Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 20 17:48:22 2020
| Host         : AK113-06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u3/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 104 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.126        0.000                      0                  209        0.064        0.000                      0                  209        3.000        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.126        0.000                      0                  123        0.188        0.000                      0                  123       19.500        0.000                       0                    68  
  clk_out2_clk_wiz_0         96.279        0.000                      0                   86        0.174        0.000                      0                   86       49.500        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.130        0.000                      0                  123        0.188        0.000                      0                  123       19.500        0.000                       0                    68  
  clk_out2_clk_wiz_0_1       96.283        0.000                      0                   86        0.174        0.000                      0                   86       49.500        0.000                       0                    40  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.126        0.000                      0                  123        0.094        0.000                      0                  123  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         96.279        0.000                      0                   86        0.064        0.000                      0                   86  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.126        0.000                      0                  123        0.094        0.000                      0                  123  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       96.279        0.000                      0                   86        0.064        0.000                      0                   86  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga
  To Clock:  clk_fpga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.280ns (29.913%)  route 2.999ns (70.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.327     0.917    u1/u2/hcount[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.327     1.244 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.453     1.697    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.326     2.023 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.645     2.668    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.149     2.817 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.574     3.392    u1/u2/plusOp[10]
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)       -0.275    38.720    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.502ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.062ns (26.869%)  route 2.891ns (73.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.409     3.065    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    38.567    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 35.502    

Slack (MET) :             35.502ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.062ns (26.869%)  route 2.891ns (73.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.409     3.065    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    38.567    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 35.502    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.062ns (26.839%)  route 2.895ns (73.161%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.413     3.069    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.095    39.018    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    38.589    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.520    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.062ns (26.839%)  route 2.895ns (73.161%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.413     3.069    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.095    39.018    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    38.589    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X61Y20         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.136    -0.319    u1/u2/vcount[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  u1/u2/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u1/u2/plusOp__0[5]
    SLICE_X60Y20         FDRE                                         r  u1/u2/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X60Y20         FDRE                                         r  u1/u2/vcounter_reg[5]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.121    -0.462    u1/u2/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.143%)  route 0.171ns (47.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/clk_out1
    SLICE_X59Y22         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.171    -0.286    u1/hPos[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  u1/horPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u1/horPos[1]_i_1_n_0
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/clk_out1
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[1]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121    -0.463    u1/horPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.852%)  route 0.173ns (48.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/clk_out1
    SLICE_X59Y22         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.173    -0.284    u1/hPos[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  u1/horPos[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.239    u1/horPos[4]_i_2_n_0
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/clk_out1
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[4]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121    -0.463    u1/horPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.214%)  route 0.149ns (41.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.287    b4/currState[0]
    SLICE_X60Y25         LUT3 (Prop_lut3_I2_O)        0.044    -0.243 r  b4/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    b4/nextState[1]
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.131    -0.469    b4/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.459%)  route 0.198ns (51.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.198    -0.258    u1/u2/hcount[8]
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  u1/u2/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.213    u1/u2/blank_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  u1/u2/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X60Y21         FDRE                                         r  u1/u2/blank_reg/C
                         clock pessimism              0.274    -0.563    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.120    -0.443    u1/u2/blank_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.318%)  route 0.184ns (49.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.184    -0.272    u1/u2/hcount[4]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    u1/u2/plusOp[5]
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.121    -0.461    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.773%)  route 0.180ns (46.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b1/clk_out1
    SLICE_X60Y25         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.257    b1/currState[0]
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.212    b1/out_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b1/clk_out1
    SLICE_X60Y24         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.274    -0.567    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.120    -0.447    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 f  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.287    b4/currState[0]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.242 r  b4/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    b4/nextState[0]
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.121    -0.479    b4/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 b4/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/pressed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.196%)  route 0.170ns (44.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y24         FDRE                                         r  b4/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  b4/out_reg/Q
                         net (fo=5, routed)           0.170    -0.267    u1/l
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  u1/pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u1/pressed_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  u1/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849    -0.841    u1/clk_out1
    SLICE_X60Y23         FDCE                                         r  u1/pressed_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.120    -0.466    u1/pressed_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b3/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.246ns (61.306%)  route 0.155ns (38.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b3/clk_out1
    SLICE_X60Y25         FDCE                                         r  b3/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.148    -0.452 r  b3/FSM_sequential_currState_reg[1]/Q
                         net (fo=3, routed)           0.155    -0.297    b3/currState[1]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.098    -0.199 r  b3/out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.199    b3/out_i_1__1_n_0
    SLICE_X60Y24         FDRE                                         r  b3/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b3/clk_out1
    SLICE_X60Y24         FDRE                                         r  b3/out_reg/C
                         clock pessimism              0.274    -0.567    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121    -0.446    b3/out_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b1/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b1/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y24     b1/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b2/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b2/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y24     b2/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b3/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b3/FSM_sequential_currState_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y22     u1/horPos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y22     u1/horPos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y24     b1/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y24     b1/out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b2/FSM_sequential_currState_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[1]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[2]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[3]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[4]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[5]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[6]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[7]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             97.000ns  (required time - arrival time)
  Source:                 d1/count_100_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.923ns  (logic 1.073ns (36.703%)  route 1.850ns (63.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 148.507 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 49.106 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.618    49.106    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.422    49.528 r  d1/count_100_reg[3]/Q
                         net (fo=5, routed)           1.258    50.786    d1/sel0[3]
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.325    51.111 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.593    51.704    d1/count_100[6]_i_2_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.326    52.030 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    52.030    d1/count_100[2]
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.502   148.507    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.600   149.106    
                         clock uncertainty           -0.111   148.996    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.034   149.030    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        149.030    
                         arrival time                         -52.030    
  -------------------------------------------------------------------
                         slack                                 97.000    

Slack (MET) :             97.014ns  (required time - arrival time)
  Source:                 d1/count_100_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.890ns  (logic 0.896ns (31.007%)  route 1.994ns (68.993%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 49.106 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.618    49.106    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.524    49.630 f  d1/count_100_reg[5]/Q
                         net (fo=5, routed)           0.938    50.568    d1/sel0[5]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124    50.692 f  d1/state[0]_i_2/O
                         net (fo=1, routed)           0.792    51.484    d1/state[0]_i_2_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    51.608 f  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.264    51.872    d1/state[0]_i_1_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.124    51.996 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    51.996    d1/state[1]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.504   148.509    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.086    
                         clock uncertainty           -0.111   148.976    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.034   149.010    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        149.010    
                         arrival time                         -51.996    
  -------------------------------------------------------------------
                         slack                                 97.014    

Slack (MET) :             97.116ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.232ns  (logic 0.583ns (26.114%)  route 1.649ns (73.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 f  d1/state_reg[0]/Q
                         net (fo=14, routed)          0.729    50.296    d1/state[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.124    50.420 r  d1/shift_reg[15]_i_1/O
                         net (fo=20, routed)          0.921    51.341    d1/shift_reg[15]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.504   148.509    d1/clk_out2
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.086    
                         clock uncertainty           -0.111   148.976    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.519   148.457    d1/count_16_reg[0]
  -------------------------------------------------------------------
                         required time                        148.457    
                         arrival time                         -51.341    
  -------------------------------------------------------------------
                         slack                                 97.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 d1/count_100_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.374%)  route 0.120ns (38.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.146    49.547 f  d1/count_100_reg[1]/Q
                         net (fo=8, routed)           0.120    49.667    d1/sel0[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.045    49.712 r  d1/count_100[5]_i_1/O
                         net (fo=1, routed)           0.000    49.712    d1/count_100[5]
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.124    49.538    d1/count_100_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.538    
                         arrival time                          49.712    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 d1/count_100_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.595%)  route 0.124ns (39.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.146    49.547 f  d1/count_100_reg[1]/Q
                         net (fo=8, routed)           0.124    49.671    d1/sel0[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.045    49.716 r  d1/count_100[6]_i_1/O
                         net (fo=1, routed)           0.000    49.716    d1/count_100[6]
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.125    49.539    d1/count_100_reg[6]
  -------------------------------------------------------------------
                         required time                        -49.539    
                         arrival time                          49.716    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.112    49.662    d1/shift_reg[13]
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.252    49.417    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.063    49.480    d1/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -49.480    
                         arrival time                          49.662    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 d1/count_100_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.058%)  route 0.082ns (27.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.167    49.568 f  d1/count_100_reg[6]/Q
                         net (fo=5, routed)           0.082    49.650    d1/sel0[6]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.045    49.695 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    49.695    d1/count_100[2]
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.099    49.513    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.513    
                         arrival time                          49.695    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.336ns  (logic 0.194ns (57.688%)  route 0.142ns (42.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/sawVal_reg[1]/Q
                         net (fo=9, routed)           0.142    49.692    d1/sawVal_reg[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.048    49.740 r  d1/sawVal[5]_i_1/O
                         net (fo=1, routed)           0.000    49.740    d1/p_0_in__0[5]
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    49.163    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.417    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.114    49.531    d1/sawVal_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.531    
                         arrival time                          49.740    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.312ns  (logic 0.167ns (53.502%)  route 0.145ns (46.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.167    49.571 r  d1/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.145    49.716    d1/shift_reg[9]
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.252    49.417    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.077    49.494    d1/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        -49.494    
                         arrival time                          49.716    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.307%)  route 0.142ns (42.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/sawVal_reg[1]/Q
                         net (fo=9, routed)           0.142    49.692    d1/sawVal_reg[1]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.045    49.737 r  d1/sawVal[4]_i_1/O
                         net (fo=1, routed)           0.000    49.737    d1/p_0_in__0[4]
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    49.163    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.417    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.098    49.515    d1/sawVal_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.515    
                         arrival time                          49.737    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 d1/count_16_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.358ns  (logic 0.212ns (59.184%)  route 0.146ns (40.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 49.161 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 49.402 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.583    49.402    d1/clk_out2
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.167    49.569 f  d1/count_16_reg[3]/Q
                         net (fo=3, routed)           0.146    49.715    d1/count_16_reg[3]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045    49.760 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    49.760    d1/state[1]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.851    49.161    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.415    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.099    49.514    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.514    
                         arrival time                          49.760    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.162    49.711    d1/shift_reg[2]
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.045    49.756 r  d1/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    49.756    d1/p_1_in[3]
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.404    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.099    49.503    d1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -49.503    
                         arrival time                          49.756    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (62.986%)  route 0.136ns (37.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.133    49.537 r  d1/sawVal_reg[5]/Q
                         net (fo=5, routed)           0.136    49.673    d1/sawVal_reg[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.099    49.772 r  d1/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    49.772    d1/p_1_in[5]
    SLICE_X1Y21          FDRE                                         r  d1/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X1Y21          FDRE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.418    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.099    49.517    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.517    
                         arrival time                          49.772    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y24      d1/count_100_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y24      d1/count_100_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y24      d1/count_100_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y24      d1/count_100_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y24      d1/count_100_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y24      d1/count_100_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y24      d1/count_100_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y24      d1/count_100_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      d1/sawVal_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      d1/sawVal_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      d1/sawVal_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y22      d1/sawVal_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y22      d1/sawVal_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y22      d1/sawVal_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y22      d1/sawVal_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y21      d1/shift_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y21      d1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y21      d1/shift_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_fpga }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.130ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.474    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.130    

Slack (MET) :             35.130ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.474    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.130    

Slack (MET) :             35.130ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.474    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.130    

Slack (MET) :             35.130ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.474    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.130    

Slack (MET) :             35.130ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.474    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.474    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.130    

Slack (MET) :             35.332ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.280ns (29.913%)  route 2.999ns (70.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.327     0.917    u1/u2/hcount[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.327     1.244 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.453     1.697    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.326     2.023 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.645     2.668    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.149     2.817 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.574     3.392    u1/u2/plusOp[10]
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.091    38.998    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)       -0.275    38.723    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 35.332    

Slack (MET) :             35.505ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.062ns (26.869%)  route 2.891ns (73.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.409     3.065    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.091    38.999    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    38.570    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 35.505    

Slack (MET) :             35.505ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.062ns (26.869%)  route 2.891ns (73.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.409     3.065    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.091    38.999    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    38.570    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.570    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 35.505    

Slack (MET) :             35.523ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.062ns (26.839%)  route 2.895ns (73.161%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.413     3.069    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.091    39.021    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    38.592    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.523    

Slack (MET) :             35.523ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.062ns (26.839%)  route 2.895ns (73.161%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.413     3.069    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.091    39.021    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    38.592    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.592    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X61Y20         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.136    -0.319    u1/u2/vcount[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  u1/u2/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u1/u2/plusOp__0[5]
    SLICE_X60Y20         FDRE                                         r  u1/u2/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X60Y20         FDRE                                         r  u1/u2/vcounter_reg[5]/C
                         clock pessimism              0.253    -0.583    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.121    -0.462    u1/u2/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.143%)  route 0.171ns (47.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/clk_out1
    SLICE_X59Y22         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.171    -0.286    u1/hPos[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  u1/horPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u1/horPos[1]_i_1_n_0
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/clk_out1
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[1]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121    -0.463    u1/horPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.852%)  route 0.173ns (48.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/clk_out1
    SLICE_X59Y22         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.173    -0.284    u1/hPos[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  u1/horPos[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.239    u1/horPos[4]_i_2_n_0
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/clk_out1
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[4]/C
                         clock pessimism              0.254    -0.584    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121    -0.463    u1/horPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.214%)  route 0.149ns (41.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.287    b4/currState[0]
    SLICE_X60Y25         LUT3 (Prop_lut3_I2_O)        0.044    -0.243 r  b4/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    b4/nextState[1]
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.131    -0.469    b4/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.459%)  route 0.198ns (51.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.198    -0.258    u1/u2/hcount[8]
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  u1/u2/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.213    u1/u2/blank_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  u1/u2/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X60Y21         FDRE                                         r  u1/u2/blank_reg/C
                         clock pessimism              0.274    -0.563    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.120    -0.443    u1/u2/blank_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.318%)  route 0.184ns (49.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.184    -0.272    u1/u2/hcount[4]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    u1/u2/plusOp[5]
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.121    -0.461    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.773%)  route 0.180ns (46.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b1/clk_out1
    SLICE_X60Y25         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.257    b1/currState[0]
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.212    b1/out_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b1/clk_out1
    SLICE_X60Y24         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.274    -0.567    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.120    -0.447    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 f  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.287    b4/currState[0]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.242 r  b4/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    b4/nextState[0]
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
                         clock pessimism              0.241    -0.600    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.121    -0.479    b4/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 b4/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/pressed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.196%)  route 0.170ns (44.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y24         FDRE                                         r  b4/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  b4/out_reg/Q
                         net (fo=5, routed)           0.170    -0.267    u1/l
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  u1/pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u1/pressed_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  u1/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849    -0.841    u1/clk_out1
    SLICE_X60Y23         FDCE                                         r  u1/pressed_reg/C
                         clock pessimism              0.254    -0.586    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.120    -0.466    u1/pressed_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b3/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.246ns (61.306%)  route 0.155ns (38.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b3/clk_out1
    SLICE_X60Y25         FDCE                                         r  b3/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.148    -0.452 r  b3/FSM_sequential_currState_reg[1]/Q
                         net (fo=3, routed)           0.155    -0.297    b3/currState[1]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.098    -0.199 r  b3/out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.199    b3/out_i_1__1_n_0
    SLICE_X60Y24         FDRE                                         r  b3/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b3/clk_out1
    SLICE_X60Y24         FDRE                                         r  b3/out_reg/C
                         clock pessimism              0.274    -0.567    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121    -0.446    b3/out_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mmcm_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b1/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b1/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y24     b1/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b2/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b2/FSM_sequential_currState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X60Y24     b2/out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b3/FSM_sequential_currState_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y25     b3/FSM_sequential_currState_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y22     u1/horPos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y22     u1/horPos_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y22     u1/horPos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b1/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b1/FSM_sequential_currState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y24     b1/out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X60Y24     b1/out_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b2/FSM_sequential_currState_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b2/FSM_sequential_currState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y25     b2/FSM_sequential_currState_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.555    d1/sawVal_reg[1]
  -------------------------------------------------------------------
                         required time                        148.555    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.555    d1/sawVal_reg[2]
  -------------------------------------------------------------------
                         required time                        148.555    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.555    d1/sawVal_reg[3]
  -------------------------------------------------------------------
                         required time                        148.555    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.288ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.555    d1/sawVal_reg[4]
  -------------------------------------------------------------------
                         required time                        148.555    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.288    

Slack (MET) :             96.288ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.555    d1/sawVal_reg[5]
  -------------------------------------------------------------------
                         required time                        148.555    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.288    

Slack (MET) :             96.288ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.555    d1/sawVal_reg[6]
  -------------------------------------------------------------------
                         required time                        148.555    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.288    

Slack (MET) :             96.288ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.106   148.981    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.555    d1/sawVal_reg[7]
  -------------------------------------------------------------------
                         required time                        148.555    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.288    

Slack (MET) :             97.005ns  (required time - arrival time)
  Source:                 d1/count_100_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.923ns  (logic 1.073ns (36.703%)  route 1.850ns (63.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 148.507 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 49.106 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.618    49.106    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.422    49.528 r  d1/count_100_reg[3]/Q
                         net (fo=5, routed)           1.258    50.786    d1/sel0[3]
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.325    51.111 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.593    51.704    d1/count_100[6]_i_2_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.326    52.030 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    52.030    d1/count_100[2]
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.502   148.507    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.600   149.106    
                         clock uncertainty           -0.106   149.000    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.034   149.034    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        149.034    
                         arrival time                         -52.030    
  -------------------------------------------------------------------
                         slack                                 97.005    

Slack (MET) :             97.018ns  (required time - arrival time)
  Source:                 d1/count_100_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.890ns  (logic 0.896ns (31.007%)  route 1.994ns (68.993%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 49.106 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.618    49.106    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.524    49.630 f  d1/count_100_reg[5]/Q
                         net (fo=5, routed)           0.938    50.568    d1/sel0[5]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124    50.692 f  d1/state[0]_i_2/O
                         net (fo=1, routed)           0.792    51.484    d1/state[0]_i_2_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    51.608 f  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.264    51.872    d1/state[0]_i_1_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.124    51.996 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    51.996    d1/state[1]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.504   148.509    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.086    
                         clock uncertainty           -0.106   148.980    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.034   149.014    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        149.014    
                         arrival time                         -51.996    
  -------------------------------------------------------------------
                         slack                                 97.018    

Slack (MET) :             97.121ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.232ns  (logic 0.583ns (26.114%)  route 1.649ns (73.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 f  d1/state_reg[0]/Q
                         net (fo=14, routed)          0.729    50.296    d1/state[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.124    50.420 r  d1/shift_reg[15]_i_1/O
                         net (fo=20, routed)          0.921    51.341    d1/shift_reg[15]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.504   148.509    d1/clk_out2
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.086    
                         clock uncertainty           -0.106   148.980    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.519   148.461    d1/count_16_reg[0]
  -------------------------------------------------------------------
                         required time                        148.462    
                         arrival time                         -51.341    
  -------------------------------------------------------------------
                         slack                                 97.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 d1/count_100_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.374%)  route 0.120ns (38.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.146    49.547 f  d1/count_100_reg[1]/Q
                         net (fo=8, routed)           0.120    49.667    d1/sel0[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.045    49.712 r  d1/count_100[5]_i_1/O
                         net (fo=1, routed)           0.000    49.712    d1/count_100[5]
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.124    49.538    d1/count_100_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.538    
                         arrival time                          49.712    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 d1/count_100_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.595%)  route 0.124ns (39.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.146    49.547 f  d1/count_100_reg[1]/Q
                         net (fo=8, routed)           0.124    49.671    d1/sel0[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.045    49.716 r  d1/count_100[6]_i_1/O
                         net (fo=1, routed)           0.000    49.716    d1/count_100[6]
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.125    49.539    d1/count_100_reg[6]
  -------------------------------------------------------------------
                         required time                        -49.539    
                         arrival time                          49.716    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.112    49.662    d1/shift_reg[13]
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.252    49.417    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.063    49.480    d1/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -49.480    
                         arrival time                          49.662    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 d1/count_100_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.058%)  route 0.082ns (27.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.167    49.568 f  d1/count_100_reg[6]/Q
                         net (fo=5, routed)           0.082    49.650    d1/sel0[6]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.045    49.695 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    49.695    d1/count_100[2]
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.099    49.513    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.513    
                         arrival time                          49.695    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.336ns  (logic 0.194ns (57.688%)  route 0.142ns (42.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/sawVal_reg[1]/Q
                         net (fo=9, routed)           0.142    49.692    d1/sawVal_reg[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.048    49.740 r  d1/sawVal[5]_i_1/O
                         net (fo=1, routed)           0.000    49.740    d1/p_0_in__0[5]
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    49.163    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.417    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.114    49.531    d1/sawVal_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.531    
                         arrival time                          49.740    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.312ns  (logic 0.167ns (53.502%)  route 0.145ns (46.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.167    49.571 r  d1/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.145    49.716    d1/shift_reg[9]
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.252    49.417    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.077    49.494    d1/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        -49.494    
                         arrival time                          49.716    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.307%)  route 0.142ns (42.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/sawVal_reg[1]/Q
                         net (fo=9, routed)           0.142    49.692    d1/sawVal_reg[1]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.045    49.737 r  d1/sawVal[4]_i_1/O
                         net (fo=1, routed)           0.000    49.737    d1/p_0_in__0[4]
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    49.163    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.417    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.098    49.515    d1/sawVal_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.515    
                         arrival time                          49.737    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 d1/count_16_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.358ns  (logic 0.212ns (59.184%)  route 0.146ns (40.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 49.161 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 49.402 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.583    49.402    d1/clk_out2
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.167    49.569 f  d1/count_16_reg[3]/Q
                         net (fo=3, routed)           0.146    49.715    d1/count_16_reg[3]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045    49.760 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    49.760    d1/state[1]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.851    49.161    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.415    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.099    49.514    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.514    
                         arrival time                          49.760    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.162    49.711    d1/shift_reg[2]
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.045    49.756 r  d1/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    49.756    d1/p_1_in[3]
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.404    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.099    49.503    d1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -49.503    
                         arrival time                          49.756    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (62.986%)  route 0.136ns (37.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.133    49.537 r  d1/sawVal_reg[5]/Q
                         net (fo=5, routed)           0.136    49.673    d1/sawVal_reg[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.099    49.772 r  d1/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    49.772    d1/p_1_in[5]
    SLICE_X1Y21          FDRE                                         r  d1/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X1Y21          FDRE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.418    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.099    49.517    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.517    
                         arrival time                          49.772    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    mmcm_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y24      d1/count_100_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y24      d1/count_100_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y24      d1/count_100_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y24      d1/count_100_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y24      d1/count_100_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y24      d1/count_100_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y24      d1/count_100_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X3Y24      d1/count_100_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y24      d1/count_100_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y24      d1/count_100_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      d1/sawVal_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      d1/sawVal_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y22      d1/sawVal_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y22      d1/sawVal_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y22      d1/sawVal_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y22      d1/sawVal_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y22      d1/sawVal_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y21      d1/shift_reg_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y21      d1/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y21      d1/shift_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mmcm_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.280ns (29.913%)  route 2.999ns (70.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.327     0.917    u1/u2/hcount[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.327     1.244 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.453     1.697    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.326     2.023 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.645     2.668    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.149     2.817 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.574     3.392    u1/u2/plusOp[10]
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)       -0.275    38.720    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.502ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.062ns (26.869%)  route 2.891ns (73.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.409     3.065    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    38.567    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 35.502    

Slack (MET) :             35.502ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.062ns (26.869%)  route 2.891ns (73.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.409     3.065    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    38.567    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 35.502    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.062ns (26.839%)  route 2.895ns (73.161%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.413     3.069    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.095    39.018    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    38.589    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.520    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.062ns (26.839%)  route 2.895ns (73.161%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.413     3.069    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.095    39.018    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    38.589    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X61Y20         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.136    -0.319    u1/u2/vcount[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  u1/u2/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u1/u2/plusOp__0[5]
    SLICE_X60Y20         FDRE                                         r  u1/u2/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X60Y20         FDRE                                         r  u1/u2/vcounter_reg[5]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.121    -0.368    u1/u2/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.143%)  route 0.171ns (47.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/clk_out1
    SLICE_X59Y22         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.171    -0.286    u1/hPos[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  u1/horPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u1/horPos[1]_i_1_n_0
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/clk_out1
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[1]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121    -0.369    u1/horPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.852%)  route 0.173ns (48.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/clk_out1
    SLICE_X59Y22         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.173    -0.284    u1/hPos[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  u1/horPos[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.239    u1/horPos[4]_i_2_n_0
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/clk_out1
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[4]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121    -0.369    u1/horPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.214%)  route 0.149ns (41.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.287    b4/currState[0]
    SLICE_X60Y25         LUT3 (Prop_lut3_I2_O)        0.044    -0.243 r  b4/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    b4/nextState[1]
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.095    -0.506    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.131    -0.375    b4/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.459%)  route 0.198ns (51.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.198    -0.258    u1/u2/hcount[8]
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  u1/u2/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.213    u1/u2/blank_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  u1/u2/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X60Y21         FDRE                                         r  u1/u2/blank_reg/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.095    -0.469    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.120    -0.349    u1/u2/blank_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.318%)  route 0.184ns (49.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.184    -0.272    u1/u2/hcount[4]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    u1/u2/plusOp[5]
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.095    -0.488    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.121    -0.367    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.773%)  route 0.180ns (46.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b1/clk_out1
    SLICE_X60Y25         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.257    b1/currState[0]
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.212    b1/out_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b1/clk_out1
    SLICE_X60Y24         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.120    -0.353    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 f  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.287    b4/currState[0]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.242 r  b4/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    b4/nextState[0]
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.095    -0.506    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.121    -0.385    b4/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 b4/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/pressed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.196%)  route 0.170ns (44.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y24         FDRE                                         r  b4/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  b4/out_reg/Q
                         net (fo=5, routed)           0.170    -0.267    u1/l
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  u1/pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u1/pressed_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  u1/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849    -0.841    u1/clk_out1
    SLICE_X60Y23         FDCE                                         r  u1/pressed_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.120    -0.372    u1/pressed_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b3/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.246ns (61.306%)  route 0.155ns (38.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b3/clk_out1
    SLICE_X60Y25         FDCE                                         r  b3/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.148    -0.452 r  b3/FSM_sequential_currState_reg[1]/Q
                         net (fo=3, routed)           0.155    -0.297    b3/currState[1]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.098    -0.199 r  b3/out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.199    b3/out_i_1__1_n_0
    SLICE_X60Y24         FDRE                                         r  b3/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b3/clk_out1
    SLICE_X60Y24         FDRE                                         r  b3/out_reg/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121    -0.352    b3/out_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[1]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[2]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[3]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[4]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[5]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[6]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[7]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             97.000ns  (required time - arrival time)
  Source:                 d1/count_100_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.923ns  (logic 1.073ns (36.703%)  route 1.850ns (63.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 148.507 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 49.106 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.618    49.106    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.422    49.528 r  d1/count_100_reg[3]/Q
                         net (fo=5, routed)           1.258    50.786    d1/sel0[3]
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.325    51.111 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.593    51.704    d1/count_100[6]_i_2_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.326    52.030 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    52.030    d1/count_100[2]
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.502   148.507    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.600   149.106    
                         clock uncertainty           -0.111   148.996    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.034   149.030    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        149.030    
                         arrival time                         -52.030    
  -------------------------------------------------------------------
                         slack                                 97.000    

Slack (MET) :             97.014ns  (required time - arrival time)
  Source:                 d1/count_100_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.890ns  (logic 0.896ns (31.007%)  route 1.994ns (68.993%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 49.106 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.618    49.106    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.524    49.630 f  d1/count_100_reg[5]/Q
                         net (fo=5, routed)           0.938    50.568    d1/sel0[5]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124    50.692 f  d1/state[0]_i_2/O
                         net (fo=1, routed)           0.792    51.484    d1/state[0]_i_2_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    51.608 f  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.264    51.872    d1/state[0]_i_1_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.124    51.996 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    51.996    d1/state[1]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.504   148.509    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.086    
                         clock uncertainty           -0.111   148.976    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.034   149.010    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        149.010    
                         arrival time                         -51.996    
  -------------------------------------------------------------------
                         slack                                 97.014    

Slack (MET) :             97.116ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 fall@150.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        2.232ns  (logic 0.583ns (26.114%)  route 1.649ns (73.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 f  d1/state_reg[0]/Q
                         net (fo=14, routed)          0.729    50.296    d1/state[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.124    50.420 r  d1/shift_reg[15]_i_1/O
                         net (fo=20, routed)          0.921    51.341    d1/shift_reg[15]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.504   148.509    d1/clk_out2
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.086    
                         clock uncertainty           -0.111   148.976    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.519   148.457    d1/count_16_reg[0]
  -------------------------------------------------------------------
                         required time                        148.457    
                         arrival time                         -51.341    
  -------------------------------------------------------------------
                         slack                                 97.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 d1/count_100_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.374%)  route 0.120ns (38.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.146    49.547 f  d1/count_100_reg[1]/Q
                         net (fo=8, routed)           0.120    49.667    d1/sel0[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.045    49.712 r  d1/count_100[5]_i_1/O
                         net (fo=1, routed)           0.000    49.712    d1/count_100[5]
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
                         clock uncertainty            0.111    49.524    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.124    49.648    d1/count_100_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.648    
                         arrival time                          49.712    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 d1/count_100_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.595%)  route 0.124ns (39.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.146    49.547 f  d1/count_100_reg[1]/Q
                         net (fo=8, routed)           0.124    49.671    d1/sel0[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.045    49.716 r  d1/count_100[6]_i_1/O
                         net (fo=1, routed)           0.000    49.716    d1/count_100[6]
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
                         clock uncertainty            0.111    49.524    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.125    49.649    d1/count_100_reg[6]
  -------------------------------------------------------------------
                         required time                        -49.649    
                         arrival time                          49.716    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.112    49.662    d1/shift_reg[13]
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.252    49.417    
                         clock uncertainty            0.111    49.527    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.063    49.590    d1/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -49.590    
                         arrival time                          49.662    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 d1/count_100_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.058%)  route 0.082ns (27.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.167    49.568 f  d1/count_100_reg[6]/Q
                         net (fo=5, routed)           0.082    49.650    d1/sel0[6]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.045    49.695 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    49.695    d1/count_100[2]
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
                         clock uncertainty            0.111    49.524    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.099    49.623    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.623    
                         arrival time                          49.695    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.336ns  (logic 0.194ns (57.688%)  route 0.142ns (42.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/sawVal_reg[1]/Q
                         net (fo=9, routed)           0.142    49.692    d1/sawVal_reg[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.048    49.740 r  d1/sawVal[5]_i_1/O
                         net (fo=1, routed)           0.000    49.740    d1/p_0_in__0[5]
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    49.163    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.417    
                         clock uncertainty            0.111    49.527    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.114    49.641    d1/sawVal_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.641    
                         arrival time                          49.740    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.312ns  (logic 0.167ns (53.502%)  route 0.145ns (46.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.167    49.571 r  d1/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.145    49.716    d1/shift_reg[9]
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.252    49.417    
                         clock uncertainty            0.111    49.527    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.077    49.604    d1/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        -49.604    
                         arrival time                          49.716    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.307%)  route 0.142ns (42.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/sawVal_reg[1]/Q
                         net (fo=9, routed)           0.142    49.692    d1/sawVal_reg[1]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.045    49.737 r  d1/sawVal[4]_i_1/O
                         net (fo=1, routed)           0.000    49.737    d1/p_0_in__0[4]
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    49.163    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.417    
                         clock uncertainty            0.111    49.527    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.098    49.625    d1/sawVal_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.625    
                         arrival time                          49.737    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 d1/count_16_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.358ns  (logic 0.212ns (59.184%)  route 0.146ns (40.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 49.161 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 49.402 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.583    49.402    d1/clk_out2
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.167    49.569 f  d1/count_16_reg[3]/Q
                         net (fo=3, routed)           0.146    49.715    d1/count_16_reg[3]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045    49.760 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    49.760    d1/state[1]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.851    49.161    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.415    
                         clock uncertainty            0.111    49.525    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.099    49.624    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.624    
                         arrival time                          49.760    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.162    49.711    d1/shift_reg[2]
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.045    49.756 r  d1/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    49.756    d1/p_1_in[3]
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.404    
                         clock uncertainty            0.111    49.514    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.099    49.613    d1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -49.613    
                         arrival time                          49.756    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 fall@50.000ns - clk_out2_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (62.986%)  route 0.136ns (37.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.133    49.537 r  d1/sawVal_reg[5]/Q
                         net (fo=5, routed)           0.136    49.673    d1/sawVal_reg[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.099    49.772 r  d1/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    49.772    d1/p_1_in[5]
    SLICE_X1Y21          FDRE                                         r  d1/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X1Y21          FDRE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.418    
                         clock uncertainty            0.111    49.528    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.099    49.627    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.627    
                         arrival time                          49.772    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[0]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[1]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[2]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.126ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.062ns (25.094%)  route 3.170ns (74.906%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.688     3.345    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    38.471    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.471    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 35.126    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.280ns (29.913%)  route 2.999ns (70.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.478    -0.410 f  u1/u2/hcounter_reg[3]/Q
                         net (fo=10, routed)          1.327     0.917    u1/u2/hcount[3]
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.327     1.244 r  u1/u2/hcounter[9]_i_2/O
                         net (fo=5, routed)           0.453     1.697    u1/u2/hcounter[9]_i_2_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.326     2.023 r  u1/u2/hcounter[10]_i_3/O
                         net (fo=1, routed)           0.645     2.668    u1/u2/hcounter[10]_i_3_n_0
    SLICE_X62Y21         LUT4 (Prop_lut4_I3_O)        0.149     2.817 r  u1/u2/hcounter[10]_i_2/O
                         net (fo=1, routed)           0.574     3.392    u1/u2/plusOp[10]
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.578    39.089    
                         clock uncertainty           -0.095    38.995    
    SLICE_X63Y21         FDRE (Setup_fdre_C_D)       -0.275    38.720    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.720    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.502ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.062ns (26.869%)  route 2.891ns (73.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.409     3.065    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[10]/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    38.567    u1/u2/hcounter_reg[10]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 35.502    

Slack (MET) :             35.502ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.062ns (26.869%)  route 2.891ns (73.131%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.409     3.065    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/C
                         clock pessimism              0.579    39.090    
                         clock uncertainty           -0.095    38.996    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    38.567    u1/u2/hcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.567    
                         arrival time                          -3.065    
  -------------------------------------------------------------------
                         slack                                 35.502    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.062ns (26.839%)  route 2.895ns (73.161%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.413     3.069    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.095    39.018    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    38.589    u1/u2/hcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.520    

Slack (MET) :             35.520ns  (required time - arrival time)
  Source:                 u1/u2/hcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.062ns (26.839%)  route 2.895ns (73.161%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.888ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.624    -0.888    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.432 f  u1/u2/hcounter_reg[6]/Q
                         net (fo=12, routed)          0.906     0.475    u1/u2/hcount[6]
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.150     0.625 r  u1/u2/vcounter[10]_i_7/O
                         net (fo=1, routed)           1.105     1.730    u1/u2/vcounter[10]_i_7_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I3_O)        0.332     2.062 r  u1/u2/vcounter[10]_i_2/O
                         net (fo=12, routed)          0.470     2.532    u1/u2/vcounter[10]_i_2_n_0
    SLICE_X63Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.656 r  u1/u2/hcounter[10]_i_1/O
                         net (fo=11, routed)          0.413     3.069    u1/u2/hcounter[10]_i_1_n_0
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000    40.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    37.005 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          1.507    38.512    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[7]/C
                         clock pessimism              0.601    39.112    
                         clock uncertainty           -0.095    39.018    
    SLICE_X62Y21         FDRE (Setup_fdre_C_R)       -0.429    38.589    u1/u2/hcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.589    
                         arrival time                          -3.069    
  -------------------------------------------------------------------
                         slack                                 35.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u1/u2/vcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X61Y20         FDRE                                         r  u1/u2/vcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/vcounter_reg[1]/Q
                         net (fo=11, routed)          0.136    -0.319    u1/u2/vcount[1]
    SLICE_X60Y20         LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  u1/u2/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u1/u2/plusOp__0[5]
    SLICE_X60Y20         FDRE                                         r  u1/u2/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.853    -0.837    u1/u2/clk_out1
    SLICE_X60Y20         FDRE                                         r  u1/u2/vcounter_reg[5]/C
                         clock pessimism              0.253    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.121    -0.368    u1/u2/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.143%)  route 0.171ns (47.857%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/clk_out1
    SLICE_X59Y22         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.171    -0.286    u1/hPos[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.045    -0.241 r  u1/horPos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    u1/horPos[1]_i_1_n_0
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/clk_out1
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[1]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121    -0.369    u1/horPos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u1/horPos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/horPos_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.852%)  route 0.173ns (48.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.584    -0.597    u1/clk_out1
    SLICE_X59Y22         FDCE                                         r  u1/horPos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  u1/horPos_reg[0]/Q
                         net (fo=16, routed)          0.173    -0.284    u1/hPos[0]
    SLICE_X60Y22         LUT6 (Prop_lut6_I0_O)        0.045    -0.239 r  u1/horPos[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.239    u1/horPos[4]_i_2_n_0
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.851    -0.839    u1/clk_out1
    SLICE_X60Y22         FDCE                                         r  u1/horPos_reg[4]/C
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X60Y22         FDCE (Hold_fdce_C_D)         0.121    -0.369    u1/horPos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/FSM_sequential_currState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.208ns (58.214%)  route 0.149ns (41.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.287    b4/currState[0]
    SLICE_X60Y25         LUT3 (Prop_lut3_I2_O)        0.044    -0.243 r  b4/FSM_sequential_currState[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    b4/nextState[1]
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[1]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.095    -0.506    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.131    -0.375    b4/FSM_sequential_currState_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.459%)  route 0.198ns (51.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X62Y21         FDRE                                         r  u1/u2/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[8]/Q
                         net (fo=10, routed)          0.198    -0.258    u1/u2/hcount[8]
    SLICE_X60Y21         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  u1/u2/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.213    u1/u2/blank_i_1_n_0
    SLICE_X60Y21         FDRE                                         r  u1/u2/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.852    -0.838    u1/u2/clk_out1
    SLICE_X60Y21         FDRE                                         r  u1/u2/blank_reg/C
                         clock pessimism              0.274    -0.563    
                         clock uncertainty            0.095    -0.469    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.120    -0.349    u1/u2/blank_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u1/u2/hcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/u2/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.318%)  route 0.184ns (49.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.585    -0.596    u1/u2/clk_out1
    SLICE_X63Y21         FDRE                                         r  u1/u2/hcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  u1/u2/hcounter_reg[4]/Q
                         net (fo=9, routed)           0.184    -0.272    u1/u2/hcount[4]
    SLICE_X64Y21         LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  u1/u2/hcounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    u1/u2/plusOp[5]
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.854    -0.836    u1/u2/clk_out1
    SLICE_X64Y21         FDRE                                         r  u1/u2/hcounter_reg[5]/C
                         clock pessimism              0.253    -0.582    
                         clock uncertainty            0.095    -0.488    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.121    -0.367    u1/u2/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 b1/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b1/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.209ns (53.773%)  route 0.180ns (46.227%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b1/clk_out1
    SLICE_X60Y25         FDCE                                         r  b1/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  b1/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.180    -0.257    b1/currState[0]
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.212 r  b1/out_i_1/O
                         net (fo=1, routed)           0.000    -0.212    b1/out_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  b1/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b1/clk_out1
    SLICE_X60Y24         FDRE                                         r  b1/out_reg/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.120    -0.353    b1/out_reg
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 b4/FSM_sequential_currState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b4/FSM_sequential_currState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.436 f  b4/FSM_sequential_currState_reg[0]/Q
                         net (fo=3, routed)           0.149    -0.287    b4/currState[0]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.242 r  b4/FSM_sequential_currState[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    b4/nextState[0]
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b4/clk_out1
    SLICE_X60Y25         FDCE                                         r  b4/FSM_sequential_currState_reg[0]/C
                         clock pessimism              0.241    -0.600    
                         clock uncertainty            0.095    -0.506    
    SLICE_X60Y25         FDCE (Hold_fdce_C_D)         0.121    -0.385    b4/FSM_sequential_currState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 b4/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/pressed_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.209ns (55.196%)  route 0.170ns (44.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b4/clk_out1
    SLICE_X60Y24         FDRE                                         r  b4/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  b4/out_reg/Q
                         net (fo=5, routed)           0.170    -0.267    u1/l
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.045    -0.222 r  u1/pressed_i_1/O
                         net (fo=1, routed)           0.000    -0.222    u1/pressed_i_1_n_0
    SLICE_X60Y23         FDCE                                         r  u1/pressed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.849    -0.841    u1/clk_out1
    SLICE_X60Y23         FDCE                                         r  u1/pressed_reg/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.095    -0.492    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.120    -0.372    u1/pressed_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_currState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            b3/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.246ns (61.306%)  route 0.155ns (38.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.581    -0.600    b3/clk_out1
    SLICE_X60Y25         FDCE                                         r  b3/FSM_sequential_currState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.148    -0.452 r  b3/FSM_sequential_currState_reg[1]/Q
                         net (fo=3, routed)           0.155    -0.297    b3/currState[1]
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.098    -0.199 r  b3/out_i_1__1/O
                         net (fo=1, routed)           0.000    -0.199    b3/out_i_1__1_n_0
    SLICE_X60Y24         FDRE                                         r  b3/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_fpga (IN)
                         net (fo=0)                   0.000     0.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mmcm_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mmcm_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mmcm_inst/inst/clkout1_buf/O
                         net (fo=66, routed)          0.848    -0.842    b3/clk_out1
    SLICE_X60Y24         FDRE                                         r  b3/out_reg/C
                         clock pessimism              0.274    -0.567    
                         clock uncertainty            0.095    -0.473    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121    -0.352    b3/out_reg
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[1]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[2]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.279ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.164ns  (logic 0.937ns (29.619%)  route 2.227ns (70.381%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.401    52.272    d1/sawVal[7]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X0Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[3]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.272    
  -------------------------------------------------------------------
                         slack                                 96.279    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[4]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[5]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[6]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             96.283ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        3.159ns  (logic 0.937ns (29.660%)  route 2.222ns (70.340%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 148.510 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 r  d1/state_reg[1]/Q
                         net (fo=22, routed)          1.023    50.590    d1/state[1]
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.152    50.742 f  d1/sawVal[7]_i_4/O
                         net (fo=1, routed)           0.803    51.545    d1/sawVal[7]_i_4_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.326    51.871 r  d1/sawVal[7]_i_1/O
                         net (fo=7, routed)           0.397    52.268    d1/sawVal[7]_i_1_n_0
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.505   148.510    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.087    
                         clock uncertainty           -0.111   148.977    
    SLICE_X1Y22          FDRE (Setup_fdre_C_R)       -0.426   148.551    d1/sawVal_reg[7]
  -------------------------------------------------------------------
                         required time                        148.551    
                         arrival time                         -52.268    
  -------------------------------------------------------------------
                         slack                                 96.283    

Slack (MET) :             97.000ns  (required time - arrival time)
  Source:                 d1/count_100_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.923ns  (logic 1.073ns (36.703%)  route 1.850ns (63.297%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 148.507 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 49.106 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.618    49.106    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.422    49.528 r  d1/count_100_reg[3]/Q
                         net (fo=5, routed)           1.258    50.786    d1/sel0[3]
    SLICE_X3Y23          LUT4 (Prop_lut4_I0_O)        0.325    51.111 r  d1/count_100[6]_i_2/O
                         net (fo=3, routed)           0.593    51.704    d1/count_100[6]_i_2_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.326    52.030 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    52.030    d1/count_100[2]
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.502   148.507    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.600   149.106    
                         clock uncertainty           -0.111   148.996    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.034   149.030    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        149.030    
                         arrival time                         -52.030    
  -------------------------------------------------------------------
                         slack                                 97.000    

Slack (MET) :             97.014ns  (required time - arrival time)
  Source:                 d1/count_100_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.890ns  (logic 0.896ns (31.007%)  route 1.994ns (68.993%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 49.106 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.618    49.106    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.524    49.630 f  d1/count_100_reg[5]/Q
                         net (fo=5, routed)           0.938    50.568    d1/sel0[5]
    SLICE_X2Y24          LUT6 (Prop_lut6_I5_O)        0.124    50.692 f  d1/state[0]_i_2/O
                         net (fo=1, routed)           0.792    51.484    d1/state[0]_i_2_n_0
    SLICE_X3Y23          LUT5 (Prop_lut5_I4_O)        0.124    51.608 f  d1/state[0]_i_1/O
                         net (fo=2, routed)           0.264    51.872    d1/state[0]_i_1_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.124    51.996 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    51.996    d1/state[1]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.504   148.509    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.086    
                         clock uncertainty           -0.111   148.976    
    SLICE_X3Y23          FDCE (Setup_fdce_C_D)        0.034   149.010    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        149.010    
                         arrival time                         -51.996    
  -------------------------------------------------------------------
                         slack                                 97.014    

Slack (MET) :             97.116ns  (required time - arrival time)
  Source:                 d1/state_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_16_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 fall@150.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        2.232ns  (logic 0.583ns (26.114%)  route 1.649ns (73.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 148.509 - 150.000 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 49.108 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    51.458 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.691    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    45.731 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    47.392    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    47.488 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.620    49.108    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDCE (Prop_fdce_C_Q)         0.459    49.567 f  d1/state_reg[0]/Q
                         net (fo=14, routed)          0.729    50.296    d1/state[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.124    50.420 r  d1/shift_reg[15]_i_1/O
                         net (fo=20, routed)          0.921    51.341    d1/shift_reg[15]_i_1_n_0
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                    150.000   150.000 f  
    W5                                                0.000   150.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000   150.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   151.388 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.550    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217   145.332 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581   146.914    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   147.005 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          1.504   148.509    d1/clk_out2
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.578   149.086    
                         clock uncertainty           -0.111   148.976    
    SLICE_X2Y23          FDRE (Setup_fdre_C_R)       -0.519   148.457    d1/count_16_reg[0]
  -------------------------------------------------------------------
                         required time                        148.457    
                         arrival time                         -51.341    
  -------------------------------------------------------------------
                         slack                                 97.116    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 d1/count_100_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.374%)  route 0.120ns (38.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.146    49.547 f  d1/count_100_reg[1]/Q
                         net (fo=8, routed)           0.120    49.667    d1/sel0[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.045    49.712 r  d1/count_100[5]_i_1/O
                         net (fo=1, routed)           0.000    49.712    d1/count_100[5]
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
                         clock uncertainty            0.111    49.524    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.124    49.648    d1/count_100_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.648    
                         arrival time                          49.712    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 d1/count_100_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.315ns  (logic 0.191ns (60.595%)  route 0.124ns (39.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.146    49.547 f  d1/count_100_reg[1]/Q
                         net (fo=8, routed)           0.124    49.671    d1/sel0[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I1_O)        0.045    49.716 r  d1/count_100[6]_i_1/O
                         net (fo=1, routed)           0.000    49.716    d1/count_100[6]
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
                         clock uncertainty            0.111    49.524    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.125    49.649    d1/count_100_reg[6]
  -------------------------------------------------------------------
                         required time                        -49.649    
                         arrival time                          49.716    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/shift_reg_reg[13]/Q
                         net (fo=1, routed)           0.112    49.662    d1/shift_reg[13]
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.252    49.417    
                         clock uncertainty            0.111    49.527    
    SLICE_X2Y21          FDRE (Hold_fdre_C_D)         0.063    49.590    d1/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        -49.590    
                         arrival time                          49.662    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 d1/count_100_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/count_100_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.058%)  route 0.082ns (27.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 49.160 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 49.401 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.582    49.401    d1/clk_out2
    SLICE_X2Y24          FDRE                                         r  d1/count_100_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.167    49.568 f  d1/count_100_reg[6]/Q
                         net (fo=5, routed)           0.082    49.650    d1/sel0[6]
    SLICE_X3Y24          LUT6 (Prop_lut6_I0_O)        0.045    49.695 r  d1/count_100[2]_i_1/O
                         net (fo=1, routed)           0.000    49.695    d1/count_100[2]
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.850    49.160    d1/clk_out2
    SLICE_X3Y24          FDRE                                         r  d1/count_100_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.414    
                         clock uncertainty            0.111    49.524    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.099    49.623    d1/count_100_reg[2]
  -------------------------------------------------------------------
                         required time                        -49.623    
                         arrival time                          49.695    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.336ns  (logic 0.194ns (57.688%)  route 0.142ns (42.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/sawVal_reg[1]/Q
                         net (fo=9, routed)           0.142    49.692    d1/sawVal_reg[1]
    SLICE_X1Y22          LUT5 (Prop_lut5_I3_O)        0.048    49.740 r  d1/sawVal[5]_i_1/O
                         net (fo=1, routed)           0.000    49.740    d1/p_0_in__0[5]
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    49.163    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.417    
                         clock uncertainty            0.111    49.527    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.114    49.641    d1/sawVal_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.641    
                         arrival time                          49.740    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.312ns  (logic 0.167ns (53.502%)  route 0.145ns (46.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X2Y21          FDRE                                         r  d1/shift_reg_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDRE (Prop_fdre_C_Q)         0.167    49.571 r  d1/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.145    49.716    d1/shift_reg[9]
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X3Y21          FDRE                                         r  d1/shift_reg_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.252    49.417    
                         clock uncertainty            0.111    49.527    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.077    49.604    d1/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                        -49.604    
                         arrival time                          49.716    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/sawVal_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.307%)  route 0.142ns (42.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns = ( 49.163 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y22          FDRE                                         r  d1/sawVal_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/sawVal_reg[1]/Q
                         net (fo=9, routed)           0.142    49.692    d1/sawVal_reg[1]
    SLICE_X1Y22          LUT4 (Prop_lut4_I3_O)        0.045    49.737 r  d1/sawVal[4]_i_1/O
                         net (fo=1, routed)           0.000    49.737    d1/p_0_in__0[4]
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.853    49.163    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.417    
                         clock uncertainty            0.111    49.527    
    SLICE_X1Y22          FDRE (Hold_fdre_C_D)         0.098    49.625    d1/sawVal_reg[4]
  -------------------------------------------------------------------
                         required time                        -49.625    
                         arrival time                          49.737    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 d1/count_16_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/state_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.358ns  (logic 0.212ns (59.184%)  route 0.146ns (40.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 49.161 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.598ns = ( 49.402 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.583    49.402    d1/clk_out2
    SLICE_X2Y23          FDRE                                         r  d1/count_16_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.167    49.569 f  d1/count_16_reg[3]/Q
                         net (fo=3, routed)           0.146    49.715    d1/count_16_reg[3]
    SLICE_X3Y23          LUT6 (Prop_lut6_I2_O)        0.045    49.760 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000    49.760    d1/state[1]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.851    49.161    d1/clk_out2
    SLICE_X3Y23          FDCE                                         r  d1/state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.415    
                         clock uncertainty            0.111    49.525    
    SLICE_X3Y23          FDCE (Hold_fdce_C_D)         0.099    49.624    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                        -49.624    
                         arrival time                          49.760    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 d1/shift_reg_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.353ns  (logic 0.191ns (54.157%)  route 0.162ns (45.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.146    49.550 r  d1/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.162    49.711    d1/shift_reg[2]
    SLICE_X0Y21          LUT5 (Prop_lut5_I0_O)        0.045    49.756 r  d1/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    49.756    d1/p_1_in[3]
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X0Y21          FDRE                                         r  d1/shift_reg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.239    49.404    
                         clock uncertainty            0.111    49.514    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.099    49.613    d1/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -49.613    
                         arrival time                          49.756    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 d1/sawVal_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            d1/shift_reg_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 fall@50.000ns - clk_out2_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        0.368ns  (logic 0.232ns (62.986%)  route 0.136ns (37.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns = ( 49.164 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.596ns = ( 49.404 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226    50.226 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.667    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    48.307 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    48.793    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.819 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.585    49.404    d1/clk_out2
    SLICE_X1Y22          FDRE                                         r  d1/sawVal_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.133    49.537 r  d1/sawVal_reg[5]/Q
                         net (fo=5, routed)           0.136    49.673    d1/sawVal_reg[5]
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.099    49.772 r  d1/shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    49.772    d1/p_1_in[5]
    SLICE_X1Y21          FDRE                                         r  d1/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    W5                                                0.000    50.000 f  clk_fpga (IN)
                         net (fo=0)                   0.000    50.000    mmcm_inst/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    50.414 f  mmcm_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.894    mmcm_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    47.752 f  mmcm_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    48.282    mmcm_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.311 f  mmcm_inst/inst/clkout2_buf/O
                         net (fo=39, routed)          0.854    49.164    d1/clk_out2
    SLICE_X1Y21          FDRE                                         r  d1/shift_reg_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.253    49.418    
                         clock uncertainty            0.111    49.528    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.099    49.627    d1/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -49.627    
                         arrival time                          49.772    
  -------------------------------------------------------------------
                         slack                                  0.145    





