rc file Version 1.0

[Design]
COMPILE_PATH=/home/vgupta/2023UEC2039/PROJECTS/basic_full_adder
VCS_HOME=/home/vgupta/EDAInstallation/Synopsys/vcs/U-2023.03
VERDI_HOME=/home/vgupta/EDAInstallation/Synopsys/verdi/verdi/U-2023.03-SP1
SystemC=FALSE
UUM=FALSE
KDB=TRUE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=testbench 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 
ELAB=TRUE
SIMV_WRAPPER=FALSE
[vcs]
RUN_ELABCOM=unset TURBO_LOG_DIR ;\rm -rf /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/elabcomLog ;/home/vgupta/EDAInstallation/Synopsys/vcs/U-2023.03/linux64/bin/elabcom -logdir /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/elabcomLog  -simvdaidir /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir  -lib /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/work  -saveLevel  -elab /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/kdb -simflow -simdir /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/kdb_libs -topfile /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/.elabcomTopFile -ssv -ssy  -Lf work +disable_message+C00388+C00389  >& /dev/null  && echo Success >& /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/.elabcomReport || echo Fail >& /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/.elabcomReport; \rm -rf /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/work.lib++ /home/vgupta/2023UEC2039/PROJECTS/basic_full_adder/sim/simv.daidir/kdb_libs/ 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-kdb -ssv -ssy 
