

================================================================
== Vitis HLS Report for 'write_result_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Fri Jul  5 07:57:29 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    40965|    40965|  0.205 ms|  0.205 ms|  40965|  40965|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |    40963|    40963|         9|          5|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln21_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln21"   --->   Operation 13 'read' 'sext_ln21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln21_cast = sext i62 %sext_ln21_read"   --->   Operation 14 'sext' 'sext_ln21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_3, void @empty_9, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln21_cast" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 19 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.65ns)   --->   "%icmp_ln21 = icmp_eq  i14 %i_1, i14 8192" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 20 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%add_ln21 = add i14 %i_1, i14 1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 22 'add' 'add_ln21' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.body4.split_ifconv, void %for.end11.exitStub" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 23 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i14 %i_1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 24 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%out_buf_0_addr = getelementptr i16 %out_buf_0, i64 0, i64 %zext_ln21"   --->   Operation 25 'getelementptr' 'out_buf_0_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.24ns)   --->   "%p_Val2_s = load i13 %out_buf_0_addr"   --->   Operation 26 'load' 'p_Val2_s' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_buf_1_addr = getelementptr i16 %out_buf_1, i64 0, i64 %zext_ln21"   --->   Operation 27 'getelementptr' 'out_buf_1_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.24ns)   --->   "%p_Val2_3 = load i13 %out_buf_1_addr"   --->   Operation 28 'load' 'p_Val2_3' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_buf_2_addr = getelementptr i16 %out_buf_2, i64 0, i64 %zext_ln21"   --->   Operation 29 'getelementptr' 'out_buf_2_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.24ns)   --->   "%p_Val2_6 = load i13 %out_buf_2_addr"   --->   Operation 30 'load' 'p_Val2_6' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_buf_3_addr = getelementptr i16 %out_buf_3, i64 0, i64 %zext_ln21"   --->   Operation 31 'getelementptr' 'out_buf_3_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.24ns)   --->   "%p_Val2_9 = load i13 %out_buf_3_addr"   --->   Operation 32 'load' 'p_Val2_9' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%out_buf_4_addr = getelementptr i16 %out_buf_4, i64 0, i64 %zext_ln21"   --->   Operation 33 'getelementptr' 'out_buf_4_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.24ns)   --->   "%p_Val2_12 = load i13 %out_buf_4_addr"   --->   Operation 34 'load' 'p_Val2_12' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln21 = store i14 %add_ln21, i14 %i" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 35 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 36 [1/2] (1.24ns)   --->   "%p_Val2_s = load i13 %out_buf_0_addr"   --->   Operation 36 'load' 'p_Val2_s' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 37 [1/1] (0.67ns)   --->   "%icmp_ln1090 = icmp_eq  i16 %p_Val2_s, i16 0"   --->   Operation 37 'icmp' 'icmp_ln1090' <Predicate = (!icmp_ln21)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_s, i32 15"   --->   Operation 38 'bitselect' 'p_Result_35' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.78ns)   --->   "%tmp_V = sub i16 0, i16 %p_Val2_s"   --->   Operation 39 'sub' 'tmp_V' <Predicate = (!icmp_ln21)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.24ns)   --->   "%tmp_V_10 = select i1 %p_Result_35, i16 %tmp_V, i16 %p_Val2_s"   --->   Operation 40 'select' 'tmp_V_10' <Predicate = (!icmp_ln21)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i16 @llvm.part.select.i16, i16 %tmp_V_10, i32 15, i32 0"   --->   Operation 41 'partselect' 'p_Result_s' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_36 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_s"   --->   Operation 42 'bitconcatenate' 'p_Result_36' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1198 = sext i17 %p_Result_36"   --->   Operation 43 'sext' 'sext_ln1198' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198, i1 1"   --->   Operation 44 'cttz' 'l' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.88ns)   --->   "%sub_ln1099 = sub i32 16, i32 %l"   --->   Operation 45 'sub' 'sub_ln1099' <Predicate = (!icmp_ln21)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1099 = trunc i32 %sub_ln1099"   --->   Operation 46 'trunc' 'trunc_ln1099' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln1102 = trunc i32 %sub_ln1099"   --->   Operation 47 'trunc' 'trunc_ln1102' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %l"   --->   Operation 48 'trunc' 'trunc_ln1098' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 49 [1/2] (1.24ns)   --->   "%p_Val2_3 = load i13 %out_buf_1_addr"   --->   Operation 49 'load' 'p_Val2_3' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_3, i32 15"   --->   Operation 50 'bitselect' 'p_Result_38' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (1.24ns)   --->   "%p_Val2_6 = load i13 %out_buf_2_addr"   --->   Operation 51 'load' 'p_Val2_6' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 15"   --->   Operation 52 'bitselect' 'p_Result_41' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 53 [1/2] (1.24ns)   --->   "%p_Val2_9 = load i13 %out_buf_3_addr"   --->   Operation 53 'load' 'p_Val2_9' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 15"   --->   Operation 54 'bitselect' 'p_Result_44' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (1.24ns)   --->   "%p_Val2_12 = load i13 %out_buf_4_addr"   --->   Operation 55 'load' 'p_Val2_12' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_12, i32 15"   --->   Operation 56 'bitselect' 'p_Result_47' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 57 [1/1] (0.88ns)   --->   "%lsb_index = add i32 %sub_ln1099, i32 4294967272"   --->   Operation 57 'add' 'lsb_index' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 58 'partselect' 'tmp' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.84ns)   --->   "%icmp_ln1101 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 59 'icmp' 'icmp_ln1101' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.70ns)   --->   "%sub_ln1102 = sub i4 9, i4 %trunc_ln1102"   --->   Operation 60 'sub' 'sub_ln1102' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%zext_ln1102 = zext i4 %sub_ln1102"   --->   Operation 61 'zext' 'zext_ln1102' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%lshr_ln1102 = lshr i16 65535, i16 %zext_ln1102"   --->   Operation 62 'lshr' 'lshr_ln1102' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102)   --->   "%p_Result_4 = and i16 %tmp_V_10, i16 %lshr_ln1102"   --->   Operation 63 'and' 'p_Result_4' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln1102 = icmp_ne  i16 %p_Result_4, i16 0"   --->   Operation 64 'icmp' 'icmp_ln1102' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln1101, i1 %icmp_ln1102"   --->   Operation 65 'and' 'a' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 66 'bitselect' 'tmp_2' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln1104 = xor i1 %tmp_2, i1 1"   --->   Operation 67 'xor' 'xor_ln1104' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln1104 = add i16 %trunc_ln1099, i16 65512"   --->   Operation 68 'add' 'add_ln1104' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %tmp_V_10, i16 %add_ln1104"   --->   Operation 69 'bitselect' 'p_Result_3' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln1104 = and i1 %p_Result_3, i1 %xor_ln1104"   --->   Operation 70 'and' 'and_ln1104' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1104_5 = or i1 %and_ln1104, i1 %a"   --->   Operation 71 'or' 'or_ln1104_5' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_5"   --->   Operation 72 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.12>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1112 = zext i16 %tmp_V_10"   --->   Operation 73 'zext' 'zext_ln1112' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.85ns)   --->   "%icmp_ln1113 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 74 'icmp' 'icmp_ln1113' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.88ns)   --->   "%add_ln1113 = add i32 %sub_ln1099, i32 4294967271"   --->   Operation 75 'add' 'add_ln1113' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1113 = zext i32 %add_ln1113"   --->   Operation 76 'zext' 'zext_ln1113' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln1113 = lshr i64 %zext_ln1112, i64 %zext_ln1113"   --->   Operation 77 'lshr' 'lshr_ln1113' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.88ns)   --->   "%sub_ln1114 = sub i32 25, i32 %sub_ln1099"   --->   Operation 78 'sub' 'sub_ln1114' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1114 = zext i32 %sub_ln1114"   --->   Operation 79 'zext' 'zext_ln1114' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln1114 = shl i64 %zext_ln1112, i64 %zext_ln1114"   --->   Operation 80 'shl' 'shl_ln1114' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln1113, i64 %lshr_ln1113, i64 %shl_ln1114"   --->   Operation 81 'select' 'm_2' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln1116 = zext i2 %or_ln"   --->   Operation 82 'zext' 'zext_ln1116' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln1116"   --->   Operation 83 'add' 'm_3' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%m_26 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 84 'partselect' 'm_26' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 25"   --->   Operation 85 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.67ns)   --->   "%icmp_ln1090_1 = icmp_eq  i16 %p_Val2_3, i16 0"   --->   Operation 86 'icmp' 'icmp_ln1090_1' <Predicate = (!icmp_ln21)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.78ns)   --->   "%tmp_V_2 = sub i16 0, i16 %p_Val2_3"   --->   Operation 87 'sub' 'tmp_V_2' <Predicate = (!icmp_ln21 & p_Result_38)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.24ns)   --->   "%tmp_V_11 = select i1 %p_Result_38, i16 %tmp_V_2, i16 %p_Val2_3"   --->   Operation 88 'select' 'tmp_V_11' <Predicate = (!icmp_ln21)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i16 @llvm.part.select.i16, i16 %tmp_V_11, i32 15, i32 0"   --->   Operation 89 'partselect' 'p_Result_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_39 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_8"   --->   Operation 90 'bitconcatenate' 'p_Result_39' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1198_1 = sext i17 %p_Result_39"   --->   Operation 91 'sext' 'sext_ln1198_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_1, i1 1"   --->   Operation 92 'cttz' 'l_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.88ns)   --->   "%sub_ln1099_1 = sub i32 16, i32 %l_1"   --->   Operation 93 'sub' 'sub_ln1099_1' <Predicate = (!icmp_ln21)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1099_1 = trunc i32 %sub_ln1099_1"   --->   Operation 94 'trunc' 'trunc_ln1099_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln1102_1 = trunc i32 %sub_ln1099_1"   --->   Operation 95 'trunc' 'trunc_ln1102_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1098_1 = trunc i32 %l_1"   --->   Operation 96 'trunc' 'trunc_ln1098_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.99>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i63 %m_26"   --->   Operation 97 'zext' 'zext_ln1117' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.30ns)   --->   "%select_ln1098 = select i1 %p_Result_5, i8 127, i8 126"   --->   Operation 98 'select' 'select_ln1098' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119 = sub i8 6, i8 %trunc_ln1098"   --->   Operation 99 'sub' 'sub_ln1119' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124 = add i8 %sub_ln1119, i8 %select_ln1098"   --->   Operation 100 'add' 'add_ln1124' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_35, i8 %add_ln1124"   --->   Operation 101 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_Result_37 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117, i9 %tmp_1, i32 23, i32 31"   --->   Operation 102 'partset' 'p_Result_37' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_37"   --->   Operation 103 'trunc' 'LD' <Predicate = (!icmp_ln21 & !icmp_ln1090)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.22ns)   --->   "%select_ln1090 = select i1 %icmp_ln1090, i32 0, i32 %LD"   --->   Operation 104 'select' 'select_ln1090' <Predicate = (!icmp_ln21)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.88ns)   --->   "%lsb_index_1 = add i32 %sub_ln1099_1, i32 4294967272"   --->   Operation 105 'add' 'lsb_index_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 106 'partselect' 'tmp_8' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.84ns)   --->   "%icmp_ln1101_1 = icmp_sgt  i31 %tmp_8, i31 0"   --->   Operation 107 'icmp' 'icmp_ln1101_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.70ns)   --->   "%sub_ln1102_1 = sub i4 9, i4 %trunc_ln1102_1"   --->   Operation 108 'sub' 'sub_ln1102_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%zext_ln1102_1 = zext i4 %sub_ln1102_1"   --->   Operation 109 'zext' 'zext_ln1102_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%lshr_ln1102_1 = lshr i16 65535, i16 %zext_ln1102_1"   --->   Operation 110 'lshr' 'lshr_ln1102_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_1)   --->   "%p_Result_10 = and i16 %tmp_V_11, i16 %lshr_ln1102_1"   --->   Operation 111 'and' 'p_Result_10' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln1102_1 = icmp_ne  i16 %p_Result_10, i16 0"   --->   Operation 112 'icmp' 'icmp_ln1102_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%a_1 = and i1 %icmp_ln1101_1, i1 %icmp_ln1102_1"   --->   Operation 113 'and' 'a_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 114 'bitselect' 'tmp_10' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%xor_ln1104_1 = xor i1 %tmp_10, i1 1"   --->   Operation 115 'xor' 'xor_ln1104_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln1104_1 = add i16 %trunc_ln1099_1, i16 65512"   --->   Operation 116 'add' 'add_ln1104_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %tmp_V_11, i16 %add_ln1104_1"   --->   Operation 117 'bitselect' 'p_Result_11' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%and_ln1104_1 = and i1 %p_Result_11, i1 %xor_ln1104_1"   --->   Operation 118 'and' 'and_ln1104_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_1)   --->   "%or_ln1104 = or i1 %and_ln1104_1, i1 %a_1"   --->   Operation 119 'or' 'or_ln1104' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104"   --->   Operation 120 'bitconcatenate' 'or_ln1104_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.12>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1112_1 = zext i16 %tmp_V_11"   --->   Operation 121 'zext' 'zext_ln1112_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.85ns)   --->   "%icmp_ln1113_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 122 'icmp' 'icmp_ln1113_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.88ns)   --->   "%add_ln1113_1 = add i32 %sub_ln1099_1, i32 4294967271"   --->   Operation 123 'add' 'add_ln1113_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln1113_1 = zext i32 %add_ln1113_1"   --->   Operation 124 'zext' 'zext_ln1113_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%lshr_ln1113_1 = lshr i64 %zext_ln1112_1, i64 %zext_ln1113_1"   --->   Operation 125 'lshr' 'lshr_ln1113_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.88ns)   --->   "%sub_ln1114_1 = sub i32 25, i32 %sub_ln1099_1"   --->   Operation 126 'sub' 'sub_ln1114_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln1114_1 = zext i32 %sub_ln1114_1"   --->   Operation 127 'zext' 'zext_ln1114_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%shl_ln1114_1 = shl i64 %zext_ln1112_1, i64 %zext_ln1114_1"   --->   Operation 128 'shl' 'shl_ln1114_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%m_12 = select i1 %icmp_ln1113_1, i64 %lshr_ln1113_1, i64 %shl_ln1114_1"   --->   Operation 129 'select' 'm_12' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node m_13)   --->   "%zext_ln1116_1 = zext i2 %or_ln1104_1"   --->   Operation 130 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_13 = add i64 %m_12, i64 %zext_ln1116_1"   --->   Operation 131 'add' 'm_13' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%m_27 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_13, i32 1, i32 63"   --->   Operation 132 'partselect' 'm_27' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_13, i32 25"   --->   Operation 133 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.67ns)   --->   "%icmp_ln1090_2 = icmp_eq  i16 %p_Val2_6, i16 0"   --->   Operation 134 'icmp' 'icmp_ln1090_2' <Predicate = (!icmp_ln21)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.78ns)   --->   "%tmp_V_4 = sub i16 0, i16 %p_Val2_6"   --->   Operation 135 'sub' 'tmp_V_4' <Predicate = (!icmp_ln21 & p_Result_41)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.24ns)   --->   "%tmp_V_12 = select i1 %p_Result_41, i16 %tmp_V_4, i16 %p_Val2_6"   --->   Operation 136 'select' 'tmp_V_12' <Predicate = (!icmp_ln21)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i16 @llvm.part.select.i16, i16 %tmp_V_12, i32 15, i32 0"   --->   Operation 137 'partselect' 'p_Result_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_42 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_15"   --->   Operation 138 'bitconcatenate' 'p_Result_42' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1198_2 = sext i17 %p_Result_42"   --->   Operation 139 'sext' 'sext_ln1198_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_2, i1 1"   --->   Operation 140 'cttz' 'l_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.88ns)   --->   "%sub_ln1099_2 = sub i32 16, i32 %l_2"   --->   Operation 141 'sub' 'sub_ln1099_2' <Predicate = (!icmp_ln21)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln1099_2 = trunc i32 %sub_ln1099_2"   --->   Operation 142 'trunc' 'trunc_ln1099_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln1102_2 = trunc i32 %sub_ln1099_2"   --->   Operation 143 'trunc' 'trunc_ln1102_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1098_2 = trunc i32 %l_2"   --->   Operation 144 'trunc' 'trunc_ln1098_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 294 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i63 %m_27"   --->   Operation 145 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.30ns)   --->   "%select_ln1098_1 = select i1 %p_Result_12, i8 127, i8 126"   --->   Operation 146 'select' 'select_ln1098_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_1 = sub i8 6, i8 %trunc_ln1098_1"   --->   Operation 147 'sub' 'sub_ln1119_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_1 = add i8 %sub_ln1119_1, i8 %select_ln1098_1"   --->   Operation 148 'add' 'add_ln1124_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_38, i8 %add_ln1124_1"   --->   Operation 149 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%p_Result_40 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_1, i9 %tmp_3, i32 23, i32 31"   --->   Operation 150 'partset' 'p_Result_40' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%LD_1 = trunc i64 %p_Result_40"   --->   Operation 151 'trunc' 'LD_1' <Predicate = (!icmp_ln21 & !icmp_ln1090_1)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.22ns)   --->   "%select_ln1090_1 = select i1 %icmp_ln1090_1, i32 0, i32 %LD_1"   --->   Operation 152 'select' 'select_ln1090_1' <Predicate = (!icmp_ln21)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.88ns)   --->   "%lsb_index_2 = add i32 %sub_ln1099_2, i32 4294967272"   --->   Operation 153 'add' 'lsb_index_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_2, i32 1, i32 31"   --->   Operation 154 'partselect' 'tmp_13' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.84ns)   --->   "%icmp_ln1101_2 = icmp_sgt  i31 %tmp_13, i31 0"   --->   Operation 155 'icmp' 'icmp_ln1101_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.70ns)   --->   "%sub_ln1102_2 = sub i4 9, i4 %trunc_ln1102_2"   --->   Operation 156 'sub' 'sub_ln1102_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%zext_ln1102_2 = zext i4 %sub_ln1102_2"   --->   Operation 157 'zext' 'zext_ln1102_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%lshr_ln1102_2 = lshr i16 65535, i16 %zext_ln1102_2"   --->   Operation 158 'lshr' 'lshr_ln1102_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_2)   --->   "%p_Result_17 = and i16 %tmp_V_12, i16 %lshr_ln1102_2"   --->   Operation 159 'and' 'p_Result_17' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln1102_2 = icmp_ne  i16 %p_Result_17, i16 0"   --->   Operation 160 'icmp' 'icmp_ln1102_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%a_2 = and i1 %icmp_ln1101_2, i1 %icmp_ln1102_2"   --->   Operation 161 'and' 'a_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_2, i32 31"   --->   Operation 162 'bitselect' 'tmp_14' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%xor_ln1104_2 = xor i1 %tmp_14, i1 1"   --->   Operation 163 'xor' 'xor_ln1104_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.78ns)   --->   "%add_ln1104_2 = add i16 %trunc_ln1099_2, i16 65512"   --->   Operation 164 'add' 'add_ln1104_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%p_Result_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %tmp_V_12, i16 %add_ln1104_2"   --->   Operation 165 'bitselect' 'p_Result_18' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%and_ln1104_2 = and i1 %p_Result_18, i1 %xor_ln1104_2"   --->   Operation 166 'and' 'and_ln1104_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_2)   --->   "%or_ln1104_6 = or i1 %and_ln1104_2, i1 %a_2"   --->   Operation 167 'or' 'or_ln1104_6' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_2 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_6"   --->   Operation 168 'bitconcatenate' 'or_ln1104_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.12>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln1112_2 = zext i16 %tmp_V_12"   --->   Operation 169 'zext' 'zext_ln1112_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.85ns)   --->   "%icmp_ln1113_2 = icmp_sgt  i32 %lsb_index_2, i32 0"   --->   Operation 170 'icmp' 'icmp_ln1113_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.88ns)   --->   "%add_ln1113_2 = add i32 %sub_ln1099_2, i32 4294967271"   --->   Operation 171 'add' 'add_ln1113_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%zext_ln1113_2 = zext i32 %add_ln1113_2"   --->   Operation 172 'zext' 'zext_ln1113_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%lshr_ln1113_2 = lshr i64 %zext_ln1112_2, i64 %zext_ln1113_2"   --->   Operation 173 'lshr' 'lshr_ln1113_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.88ns)   --->   "%sub_ln1114_2 = sub i32 25, i32 %sub_ln1099_2"   --->   Operation 174 'sub' 'sub_ln1114_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%zext_ln1114_2 = zext i32 %sub_ln1114_2"   --->   Operation 175 'zext' 'zext_ln1114_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%shl_ln1114_2 = shl i64 %zext_ln1112_2, i64 %zext_ln1114_2"   --->   Operation 176 'shl' 'shl_ln1114_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%m_15 = select i1 %icmp_ln1113_2, i64 %lshr_ln1113_2, i64 %shl_ln1114_2"   --->   Operation 177 'select' 'm_15' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node m_16)   --->   "%zext_ln1116_2 = zext i2 %or_ln1104_2"   --->   Operation 178 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_16 = add i64 %m_15, i64 %zext_ln1116_2"   --->   Operation 179 'add' 'm_16' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_16, i32 1, i32 63"   --->   Operation 180 'partselect' 'm' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_16, i32 25"   --->   Operation 181 'bitselect' 'p_Result_19' <Predicate = (!icmp_ln21 & !icmp_ln1090_2)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.67ns)   --->   "%icmp_ln1090_3 = icmp_eq  i16 %p_Val2_9, i16 0"   --->   Operation 182 'icmp' 'icmp_ln1090_3' <Predicate = (!icmp_ln21)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.78ns)   --->   "%tmp_V_6 = sub i16 0, i16 %p_Val2_9"   --->   Operation 183 'sub' 'tmp_V_6' <Predicate = (!icmp_ln21 & p_Result_44)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.24ns)   --->   "%tmp_V_13 = select i1 %p_Result_44, i16 %tmp_V_6, i16 %p_Val2_9"   --->   Operation 184 'select' 'tmp_V_13' <Predicate = (!icmp_ln21)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%p_Result_22 = partselect i16 @llvm.part.select.i16, i16 %tmp_V_13, i32 15, i32 0"   --->   Operation 185 'partselect' 'p_Result_22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_45 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_22"   --->   Operation 186 'bitconcatenate' 'p_Result_45' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1198_3 = sext i17 %p_Result_45"   --->   Operation 187 'sext' 'sext_ln1198_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%l_3 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_3, i1 1"   --->   Operation 188 'cttz' 'l_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.88ns)   --->   "%sub_ln1099_3 = sub i32 16, i32 %l_3"   --->   Operation 189 'sub' 'sub_ln1099_3' <Predicate = (!icmp_ln21)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln1099_3 = trunc i32 %sub_ln1099_3"   --->   Operation 190 'trunc' 'trunc_ln1099_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln1102_3 = trunc i32 %sub_ln1099_3"   --->   Operation 191 'trunc' 'trunc_ln1102_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln1098_3 = trunc i32 %l_3"   --->   Operation 192 'trunc' 'trunc_ln1098_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (3.65ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem1_addr, i32 %select_ln1090, i4 15" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 193 'write' 'write_ln25' <Predicate = (!icmp_ln21)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i63 %m"   --->   Operation 194 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln1090_2)> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.30ns)   --->   "%select_ln1098_2 = select i1 %p_Result_19, i8 127, i8 126"   --->   Operation 195 'select' 'select_ln1098_2' <Predicate = (!icmp_ln1090_2)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_2 = sub i8 6, i8 %trunc_ln1098_2"   --->   Operation 196 'sub' 'sub_ln1119_2' <Predicate = (!icmp_ln1090_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 197 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_2 = add i8 %sub_ln1119_2, i8 %select_ln1098_2"   --->   Operation 197 'add' 'add_ln1124_2' <Predicate = (!icmp_ln1090_2)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_41, i8 %add_ln1124_2"   --->   Operation 198 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln1090_2)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%p_Result_43 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_2, i9 %tmp_5, i32 23, i32 31"   --->   Operation 199 'partset' 'p_Result_43' <Predicate = (!icmp_ln1090_2)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%LD_2 = trunc i64 %p_Result_43"   --->   Operation 200 'trunc' 'LD_2' <Predicate = (!icmp_ln1090_2)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.22ns)   --->   "%select_ln1090_2 = select i1 %icmp_ln1090_2, i32 0, i32 %LD_2"   --->   Operation 201 'select' 'select_ln1090_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 202 [1/1] (0.88ns)   --->   "%lsb_index_3 = add i32 %sub_ln1099_3, i32 4294967272"   --->   Operation 202 'add' 'lsb_index_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_3, i32 1, i32 31"   --->   Operation 203 'partselect' 'tmp_17' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (0.84ns)   --->   "%icmp_ln1101_3 = icmp_sgt  i31 %tmp_17, i31 0"   --->   Operation 204 'icmp' 'icmp_ln1101_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 205 [1/1] (0.70ns)   --->   "%sub_ln1102_3 = sub i4 9, i4 %trunc_ln1102_3"   --->   Operation 205 'sub' 'sub_ln1102_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%zext_ln1102_3 = zext i4 %sub_ln1102_3"   --->   Operation 206 'zext' 'zext_ln1102_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%lshr_ln1102_3 = lshr i16 65535, i16 %zext_ln1102_3"   --->   Operation 207 'lshr' 'lshr_ln1102_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_3)   --->   "%p_Result_24 = and i16 %tmp_V_13, i16 %lshr_ln1102_3"   --->   Operation 208 'and' 'p_Result_24' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln1102_3 = icmp_ne  i16 %p_Result_24, i16 0"   --->   Operation 209 'icmp' 'icmp_ln1102_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%a_3 = and i1 %icmp_ln1101_3, i1 %icmp_ln1102_3"   --->   Operation 210 'and' 'a_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_3, i32 31"   --->   Operation 211 'bitselect' 'tmp_18' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%xor_ln1104_3 = xor i1 %tmp_18, i1 1"   --->   Operation 212 'xor' 'xor_ln1104_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.78ns)   --->   "%add_ln1104_3 = add i16 %trunc_ln1099_3, i16 65512"   --->   Operation 213 'add' 'add_ln1104_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%p_Result_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %tmp_V_13, i16 %add_ln1104_3"   --->   Operation 214 'bitselect' 'p_Result_25' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%and_ln1104_3 = and i1 %p_Result_25, i1 %xor_ln1104_3"   --->   Operation 215 'and' 'and_ln1104_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_3)   --->   "%or_ln1104_7 = or i1 %and_ln1104_3, i1 %a_3"   --->   Operation 216 'or' 'or_ln1104_7' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_7"   --->   Operation 217 'bitconcatenate' 'or_ln1104_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.12>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln1112_3 = zext i16 %tmp_V_13"   --->   Operation 218 'zext' 'zext_ln1112_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 219 [1/1] (0.85ns)   --->   "%icmp_ln1113_3 = icmp_sgt  i32 %lsb_index_3, i32 0"   --->   Operation 219 'icmp' 'icmp_ln1113_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 220 [1/1] (0.88ns)   --->   "%add_ln1113_3 = add i32 %sub_ln1099_3, i32 4294967271"   --->   Operation 220 'add' 'add_ln1113_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node m_20)   --->   "%zext_ln1113_3 = zext i32 %add_ln1113_3"   --->   Operation 221 'zext' 'zext_ln1113_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node m_20)   --->   "%lshr_ln1113_3 = lshr i64 %zext_ln1112_3, i64 %zext_ln1113_3"   --->   Operation 222 'lshr' 'lshr_ln1113_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 223 [1/1] (0.88ns)   --->   "%sub_ln1114_3 = sub i32 25, i32 %sub_ln1099_3"   --->   Operation 223 'sub' 'sub_ln1114_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node m_20)   --->   "%zext_ln1114_3 = zext i32 %sub_ln1114_3"   --->   Operation 224 'zext' 'zext_ln1114_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node m_20)   --->   "%shl_ln1114_3 = shl i64 %zext_ln1112_3, i64 %zext_ln1114_3"   --->   Operation 225 'shl' 'shl_ln1114_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node m_20)   --->   "%m_19 = select i1 %icmp_ln1113_3, i64 %lshr_ln1113_3, i64 %shl_ln1114_3"   --->   Operation 226 'select' 'm_19' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node m_20)   --->   "%zext_ln1116_3 = zext i2 %or_ln1104_3"   --->   Operation 227 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_20 = add i64 %m_19, i64 %zext_ln1116_3"   --->   Operation 228 'add' 'm_20' <Predicate = (!icmp_ln1090_3)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%m_28 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_20, i32 1, i32 63"   --->   Operation 229 'partselect' 'm_28' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_20, i32 25"   --->   Operation 230 'bitselect' 'p_Result_26' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.67ns)   --->   "%icmp_ln1090_4 = icmp_eq  i16 %p_Val2_12, i16 0"   --->   Operation 231 'icmp' 'icmp_ln1090_4' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 232 [1/1] (0.78ns)   --->   "%tmp_V_8 = sub i16 0, i16 %p_Val2_12"   --->   Operation 232 'sub' 'tmp_V_8' <Predicate = (p_Result_47)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 233 [1/1] (0.24ns)   --->   "%tmp_V_14 = select i1 %p_Result_47, i16 %tmp_V_8, i16 %p_Val2_12"   --->   Operation 233 'select' 'tmp_V_14' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_29 = partselect i16 @llvm.part.select.i16, i16 %tmp_V_14, i32 15, i32 0"   --->   Operation 234 'partselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_48 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 1, i16 %p_Result_29"   --->   Operation 235 'bitconcatenate' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1198_4 = sext i17 %p_Result_48"   --->   Operation 236 'sext' 'sext_ln1198_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%l_4 = cttz i32 @llvm.cttz.i32, i32 %sext_ln1198_4, i1 1"   --->   Operation 237 'cttz' 'l_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.88ns)   --->   "%sub_ln1099_4 = sub i32 16, i32 %l_4"   --->   Operation 238 'sub' 'sub_ln1099_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln1099_4 = trunc i32 %sub_ln1099_4"   --->   Operation 239 'trunc' 'trunc_ln1099_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln1102_4 = trunc i32 %sub_ln1099_4"   --->   Operation 240 'trunc' 'trunc_ln1102_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln1098_4 = trunc i32 %l_4"   --->   Operation 241 'trunc' 'trunc_ln1098_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (3.65ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem1_addr, i32 %select_ln1090_1, i4 15" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 242 'write' 'write_ln25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i63 %m_28"   --->   Operation 243 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_7 : Operation 244 [1/1] (0.30ns)   --->   "%select_ln1098_3 = select i1 %p_Result_26, i8 127, i8 126"   --->   Operation 244 'select' 'select_ln1098_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_3 = sub i8 6, i8 %trunc_ln1098_3"   --->   Operation 245 'sub' 'sub_ln1119_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 246 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_3 = add i8 %sub_ln1119_3, i8 %select_ln1098_3"   --->   Operation 246 'add' 'add_ln1124_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_44, i8 %add_ln1124_3"   --->   Operation 247 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_7 : Operation 248 [1/1] (0.00ns)   --->   "%p_Result_46 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_3, i9 %tmp_7, i32 23, i32 31"   --->   Operation 248 'partset' 'p_Result_46' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_7 : Operation 249 [1/1] (0.00ns)   --->   "%LD_3 = trunc i64 %p_Result_46"   --->   Operation 249 'trunc' 'LD_3' <Predicate = (!icmp_ln1090_3)> <Delay = 0.00>
ST_7 : Operation 250 [1/1] (0.22ns)   --->   "%select_ln1090_3 = select i1 %icmp_ln1090_3, i32 0, i32 %LD_3"   --->   Operation 250 'select' 'select_ln1090_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.88ns)   --->   "%lsb_index_4 = add i32 %sub_ln1099_4, i32 4294967272"   --->   Operation 251 'add' 'lsb_index_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_4, i32 1, i32 31"   --->   Operation 252 'partselect' 'tmp_21' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 253 [1/1] (0.84ns)   --->   "%icmp_ln1101_4 = icmp_sgt  i31 %tmp_21, i31 0"   --->   Operation 253 'icmp' 'icmp_ln1101_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 254 [1/1] (0.70ns)   --->   "%sub_ln1102_4 = sub i4 9, i4 %trunc_ln1102_4"   --->   Operation 254 'sub' 'sub_ln1102_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_4)   --->   "%zext_ln1102_4 = zext i4 %sub_ln1102_4"   --->   Operation 255 'zext' 'zext_ln1102_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_4)   --->   "%lshr_ln1102_4 = lshr i16 65535, i16 %zext_ln1102_4"   --->   Operation 256 'lshr' 'lshr_ln1102_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1102_4)   --->   "%p_Result_31 = and i16 %tmp_V_14, i16 %lshr_ln1102_4"   --->   Operation 257 'and' 'p_Result_31' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 258 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln1102_4 = icmp_ne  i16 %p_Result_31, i16 0"   --->   Operation 258 'icmp' 'icmp_ln1102_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%a_4 = and i1 %icmp_ln1101_4, i1 %icmp_ln1102_4"   --->   Operation 259 'and' 'a_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_4, i32 31"   --->   Operation 260 'bitselect' 'tmp_22' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%xor_ln1104_4 = xor i1 %tmp_22, i1 1"   --->   Operation 261 'xor' 'xor_ln1104_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 262 [1/1] (0.78ns)   --->   "%add_ln1104_4 = add i16 %trunc_ln1099_4, i16 65512"   --->   Operation 262 'add' 'add_ln1104_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%p_Result_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i16, i16 %tmp_V_14, i16 %add_ln1104_4"   --->   Operation 263 'bitselect' 'p_Result_32' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%and_ln1104_4 = and i1 %p_Result_32, i1 %xor_ln1104_4"   --->   Operation 264 'and' 'and_ln1104_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node or_ln1104_4)   --->   "%or_ln1104_8 = or i1 %and_ln1104_4, i1 %a_4"   --->   Operation 265 'or' 'or_ln1104_8' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1104_4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1104_8"   --->   Operation 266 'bitconcatenate' 'or_ln1104_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.12>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln1112_4 = zext i16 %tmp_V_14"   --->   Operation 267 'zext' 'zext_ln1112_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.85ns)   --->   "%icmp_ln1113_4 = icmp_sgt  i32 %lsb_index_4, i32 0"   --->   Operation 268 'icmp' 'icmp_ln1113_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 269 [1/1] (0.88ns)   --->   "%add_ln1113_4 = add i32 %sub_ln1099_4, i32 4294967271"   --->   Operation 269 'add' 'add_ln1113_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%zext_ln1113_4 = zext i32 %add_ln1113_4"   --->   Operation 270 'zext' 'zext_ln1113_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%lshr_ln1113_4 = lshr i64 %zext_ln1112_4, i64 %zext_ln1113_4"   --->   Operation 271 'lshr' 'lshr_ln1113_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 272 [1/1] (0.88ns)   --->   "%sub_ln1114_4 = sub i32 25, i32 %sub_ln1099_4"   --->   Operation 272 'sub' 'sub_ln1114_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%zext_ln1114_4 = zext i32 %sub_ln1114_4"   --->   Operation 273 'zext' 'zext_ln1114_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%shl_ln1114_4 = shl i64 %zext_ln1112_4, i64 %zext_ln1114_4"   --->   Operation 274 'shl' 'shl_ln1114_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%m_23 = select i1 %icmp_ln1113_4, i64 %lshr_ln1113_4, i64 %shl_ln1114_4"   --->   Operation 275 'select' 'm_23' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node m_24)   --->   "%zext_ln1116_4 = zext i2 %or_ln1104_4"   --->   Operation 276 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_24 = add i64 %m_23, i64 %zext_ln1116_4"   --->   Operation 277 'add' 'm_24' <Predicate = (!icmp_ln1090_4)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%m_29 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_24, i32 1, i32 63"   --->   Operation 278 'partselect' 'm_29' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 279 [1/1] (0.00ns)   --->   "%p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_24, i32 25"   --->   Operation 279 'bitselect' 'p_Result_33' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_7 : Operation 280 [1/1] (3.65ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem1_addr, i32 %select_ln1090_2, i4 15" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 280 'write' 'write_ln25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i63 %m_29"   --->   Operation 281 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.30ns)   --->   "%select_ln1098_4 = select i1 %p_Result_33, i8 127, i8 126"   --->   Operation 282 'select' 'select_ln1098_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1119_4 = sub i8 6, i8 %trunc_ln1098_4"   --->   Operation 283 'sub' 'sub_ln1119_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 284 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln1124_4 = add i8 %sub_ln1119_4, i8 %select_ln1098_4"   --->   Operation 284 'add' 'add_ln1124_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %p_Result_47, i8 %add_ln1124_4"   --->   Operation 285 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_49 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1117_4, i9 %tmp_9, i32 23, i32 31"   --->   Operation 286 'partset' 'p_Result_49' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%LD_4 = trunc i64 %p_Result_49"   --->   Operation 287 'trunc' 'LD_4' <Predicate = (!icmp_ln1090_4)> <Delay = 0.00>
ST_8 : Operation 288 [1/1] (0.22ns)   --->   "%select_ln1090_4 = select i1 %icmp_ln1090_4, i32 0, i32 %LD_4"   --->   Operation 288 'select' 'select_ln1090_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 289 [1/1] (3.65ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem1_addr, i32 %select_ln1090_3, i4 15" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 289 'write' 'write_ln25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:22]   --->   Operation 290 'specpipeline' 'specpipeline_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 291 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (3.65ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem1_addr, i32 %select_ln1090_4, i4 15" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25]   --->   Operation 292 'write' 'write_ln25' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body4" [/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21]   --->   Operation 293 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	'alloca' operation ('i') [8]  (0 ns)
	'load' operation ('i', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:21) on local variable 'i' [15]  (0 ns)
	'getelementptr' operation ('out_buf_0_addr') [25]  (0 ns)
	'load' operation ('__Val2__') on array 'out_buf_0' [26]  (1.25 ns)

 <State 2>: 3.16ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'out_buf_0' [26]  (1.25 ns)
	'sub' operation ('tmp.V') [29]  (0.785 ns)
	'select' operation ('tmp.V') [30]  (0.243 ns)
	'cttz' operation ('l') [34]  (0 ns)
	'sub' operation ('sub_ln1099') [35]  (0.88 ns)

 <State 3>: 3ns
The critical path consists of the following:
	'add' operation ('lsb_index') [37]  (0.88 ns)
	'icmp' operation ('icmp_ln1101') [39]  (0.848 ns)
	'and' operation ('a') [46]  (0 ns)
	'or' operation ('or_ln1104_5') [52]  (0 ns)
	'add' operation ('m') [64]  (1.15 ns)
	blocking operation 0.122 ns on control path)

 <State 4>: 3ns
The critical path consists of the following:
	'add' operation ('lsb_index') [88]  (0.88 ns)
	'icmp' operation ('icmp_ln1101_1') [90]  (0.848 ns)
	'and' operation ('a') [97]  (0 ns)
	'or' operation ('or_ln1104') [103]  (0 ns)
	'add' operation ('m') [115]  (1.15 ns)
	blocking operation 0.122 ns on control path)

 <State 5>: 3.65ns
The critical path consists of the following:
	bus write operation ('write_ln25', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port 'gmem1' (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) [280]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	bus write operation ('write_ln25', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port 'gmem1' (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) [281]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	bus write operation ('write_ln25', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port 'gmem1' (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) [282]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	bus write operation ('write_ln25', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port 'gmem1' (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) [283]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	bus write operation ('write_ln25', /home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) on port 'gmem1' (/home/ayvol/vitis-accel-hw-quant/vitis_accel_prj/kernel_wrapper.cpp:25) [284]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
