Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Spring_2022\ECE178-EmbeddedSystems\178hw3\hw3proc.qsys --block-symbol-file --output-directory=D:\Spring_2022\ECE178-EmbeddedSystems\178hw3\hw3proc --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 178hw3/hw3proc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_0
Progress: Adding hex_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_1
Progress: Adding hex_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_2
Progress: Adding hex_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_3
Progress: Adding hex_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_4
Progress: Adding hex_5 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_5
Progress: Adding hex_6 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_6
Progress: Adding hex_7 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_7
Progress: Adding hr_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module hr_timer
Progress: Adding hw3proc [altera_nios2_qsys 16.1]
Progress: Parameterizing module hw3proc
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ledg [altera_avalon_pio 17.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 17.1]
Progress: Parameterizing module ledr
Progress: Adding pushbuttons [altera_avalon_pio 17.1]
Progress: Parameterizing module pushbuttons
Progress: Adding sram_0 [altera_up_avalon_sram 17.1]
Progress: Parameterizing module sram_0
Progress: Adding switches [altera_avalon_pio 17.1]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding system_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module system_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: hw3proc.hw3proc: Nios II Classic cores are no longer recommended for new projects
Info: hw3proc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: hw3proc.pushbuttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hw3proc.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hw3proc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: hw3proc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Spring_2022\ECE178-EmbeddedSystems\178hw3\hw3proc.qsys --synthesis=VERILOG --output-directory=D:\Spring_2022\ECE178-EmbeddedSystems\178hw3\hw3proc\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading 178hw3/hw3proc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding hex_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_0
Progress: Adding hex_1 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_1
Progress: Adding hex_2 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_2
Progress: Adding hex_3 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_3
Progress: Adding hex_4 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_4
Progress: Adding hex_5 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_5
Progress: Adding hex_6 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_6
Progress: Adding hex_7 [altera_avalon_pio 17.1]
Progress: Parameterizing module hex_7
Progress: Adding hr_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module hr_timer
Progress: Adding hw3proc [altera_nios2_qsys 16.1]
Progress: Parameterizing module hw3proc
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding ledg [altera_avalon_pio 17.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 17.1]
Progress: Parameterizing module ledr
Progress: Adding pushbuttons [altera_avalon_pio 17.1]
Progress: Parameterizing module pushbuttons
Progress: Adding sram_0 [altera_up_avalon_sram 17.1]
Progress: Parameterizing module sram_0
Progress: Adding switches [altera_avalon_pio 17.1]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding system_timer [altera_avalon_timer 17.1]
Progress: Parameterizing module system_timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: hw3proc.hw3proc: Nios II Classic cores are no longer recommended for new projects
Info: hw3proc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: hw3proc.pushbuttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hw3proc.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: hw3proc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: hw3proc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: hw3proc: Generating hw3proc "hw3proc" for QUARTUS_SYNTH
Info: hex_0: Starting RTL generation for module 'hw3proc_hex_0'
Info: hex_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hw3proc_hex_0 --dir=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0002_hex_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0002_hex_0_gen//hw3proc_hex_0_component_configuration.pl  --do_build_sim=0  ]
Info: hex_0: Done RTL generation for module 'hw3proc_hex_0'
Info: hex_0: "hw3proc" instantiated altera_avalon_pio "hex_0"
Info: hr_timer: Starting RTL generation for module 'hw3proc_hr_timer'
Info: hr_timer:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=hw3proc_hr_timer --dir=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0003_hr_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0003_hr_timer_gen//hw3proc_hr_timer_component_configuration.pl  --do_build_sim=0  ]
Info: hr_timer: Done RTL generation for module 'hw3proc_hr_timer'
Info: hr_timer: "hw3proc" instantiated altera_avalon_timer "hr_timer"
Info: hw3proc: Starting RTL generation for module 'hw3proc_hw3proc'
Info: hw3proc:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=hw3proc_hw3proc --dir=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0004_hw3proc_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0004_hw3proc_gen//hw3proc_hw3proc_processor_configuration.pl  --do_build_sim=0  ]
Info: hw3proc: # 2022.04.05 09:07:58 (*) Starting Nios II generation
Info: hw3proc: # 2022.04.05 09:07:58 (*)   Checking for plaintext license.
Info: hw3proc: # 2022.04.05 09:07:58 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: hw3proc: # 2022.04.05 09:07:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: hw3proc: # 2022.04.05 09:07:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: hw3proc: # 2022.04.05 09:07:58 (*)   Plaintext license not found.
Info: hw3proc: # 2022.04.05 09:07:58 (*)   Checking for encrypted license (non-evaluation).
Info: hw3proc: # 2022.04.05 09:07:59 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64
Info: hw3proc: # 2022.04.05 09:07:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: hw3proc: # 2022.04.05 09:07:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: hw3proc: # 2022.04.05 09:07:59 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: hw3proc: # 2022.04.05 09:07:59 (*)   Elaborating CPU configuration settings
Info: hw3proc: # 2022.04.05 09:07:59 (*)   Creating all objects for CPU
Info: hw3proc: # 2022.04.05 09:07:59 (*)     Testbench
Info: hw3proc: # 2022.04.05 09:07:59 (*)     Instruction decoding
Info: hw3proc: # 2022.04.05 09:07:59 (*)       Instruction fields
Info: hw3proc: # 2022.04.05 09:07:59 (*)       Instruction decodes
Info: hw3proc: # 2022.04.05 09:07:59 (*)       Signals for RTL simulation waveforms
Info: hw3proc: # 2022.04.05 09:07:59 (*)       Instruction controls
Info: hw3proc: # 2022.04.05 09:07:59 (*)     Pipeline frontend
Info: hw3proc: # 2022.04.05 09:08:00 (*)     Pipeline backend
Info: hw3proc: # 2022.04.05 09:08:01 (*)   Generating RTL from CPU objects
Info: hw3proc: # 2022.04.05 09:08:03 (*)   Creating encrypted RTL
Info: hw3proc: # 2022.04.05 09:08:04 (*) Done Nios II generation
Info: hw3proc: Done RTL generation for module 'hw3proc_hw3proc'
Info: hw3proc: "hw3proc" instantiated altera_nios2_qsys "hw3proc"
Info: jtag_uart_0: Starting RTL generation for module 'hw3proc_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=hw3proc_jtag_uart_0 --dir=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0005_jtag_uart_0_gen//hw3proc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'hw3proc_jtag_uart_0'
Info: jtag_uart_0: "hw3proc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: ledg: Starting RTL generation for module 'hw3proc_ledg'
Info: ledg:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hw3proc_ledg --dir=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0006_ledg_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0006_ledg_gen//hw3proc_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'hw3proc_ledg'
Info: ledg: "hw3proc" instantiated altera_avalon_pio "ledg"
Info: ledr: Starting RTL generation for module 'hw3proc_ledr'
Info: ledr:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hw3proc_ledr --dir=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0007_ledr_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0007_ledr_gen//hw3proc_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'hw3proc_ledr'
Info: ledr: "hw3proc" instantiated altera_avalon_pio "ledr"
Info: pushbuttons: Starting RTL generation for module 'hw3proc_pushbuttons'
Info: pushbuttons:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hw3proc_pushbuttons --dir=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0008_pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0008_pushbuttons_gen//hw3proc_pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: pushbuttons: Done RTL generation for module 'hw3proc_pushbuttons'
Info: pushbuttons: "hw3proc" instantiated altera_avalon_pio "pushbuttons"
Info: sram_0: Starting Generation of the SRAM Controller
Info: sram_0: "hw3proc" instantiated altera_up_avalon_sram "sram_0"
Info: switches: Starting RTL generation for module 'hw3proc_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hw3proc_switches --dir=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0010_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/macie/AppData/Local/Temp/alt9087_6920232937089533933.dir/0010_switches_gen//hw3proc_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'hw3proc_switches'
Info: switches: "hw3proc" instantiated altera_avalon_pio "switches"
Info: sysid_qsys_0: "hw3proc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "hw3proc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "hw3proc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "hw3proc" instantiated altera_reset_controller "rst_controller"
Info: hw3proc_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "hw3proc_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: hw3proc_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "hw3proc_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: hw3proc_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hw3proc_data_master_limiter"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/hw3proc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sram_0_avalon_sram_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sram_0_avalon_sram_slave_burst_adapter"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/hw3proc/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/hw3proc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/hw3proc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/hw3proc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sram_0_avalon_sram_slave_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sram_0_avalon_sram_slave_rsp_width_adapter"
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/hw3proc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/Spring_2022/ECE178-EmbeddedSystems/178hw3/hw3proc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: hw3proc: Done "hw3proc" with 39 modules, 67 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
