
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4188 
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [E:/VerilogPrograms/PCandController/PCandController.srcs/sources_1/new/maindec.v:40]
WARNING: [Synth 8-2292] literal value truncated to fit in 10 bits [E:/VerilogPrograms/PCandController/PCandController.srcs/sources_1/new/maindec.v:41]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/signext.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 381.422 ; gain = 112.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mips' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'maindec' [E:/VerilogPrograms/PCandController/PCandController.srcs/sources_1/new/maindec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [E:/VerilogPrograms/PCandController/PCandController.srcs/sources_1/new/maindec.v:23]
INFO: [Synth 8-6157] synthesizing module 'aludec' [E:/VerilogPrograms/PCandController/PCandController.srcs/sources_1/new/aludec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [E:/VerilogPrograms/PCandController/PCandController.srcs/sources_1/new/aludec.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'alucontrol' does not match port width (4) of module 'aludec' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:47]
INFO: [Synth 8-6157] synthesizing module 'floprc' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr' [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/flopr.v:22]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/flopr.v:22]
WARNING: [Synth 8-689] width (3) of port connection 'd' does not match port width (8) of module 'flopr' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:67]
WARNING: [Synth 8-689] width (3) of port connection 'q' does not match port width (8) of module 'flopr' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:68]
WARNING: [Synth 8-689] width (2) of port connection 'd' does not match port width (8) of module 'flopr' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:72]
WARNING: [Synth 8-689] width (2) of port connection 'q' does not match port width (8) of module 'flopr' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:73]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'hazard' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/flopenr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (9#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/flopenrc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (11#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/flopenrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/signext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (12#1) [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/signext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/sl2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (13#1) [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/sl2.v:22]
INFO: [Synth 8-6157] synthesizing module 'eqcmp' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/eqcmp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eqcmp' (14#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/eqcmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (14#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/floprc.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (14#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/mux3.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (15#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/mux3.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (16#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (16#1) [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/flopr.v:22]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (16#1) [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/flopr.v:22]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/flopr.v:22]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (16#1) [E:/VerilogPrograms/singleCPU/singleCPU.srcs/sources_1/new/flopr.v:22]
WARNING: [Synth 8-3848] Net flushD in module/entity datapath does not have driver. [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/datapath.v:57]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (17#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mips' (18#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [E:/VerilogPrograms/pipelined/pipelined.runs/synth_1/.Xil/Vivado-1420-DESKTOP-RFT92PT/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (19#1) [E:/VerilogPrograms/pipelined/pipelined.runs/synth_1/.Xil/Vivado-1420-DESKTOP-RFT92PT/realtime/inst_mem_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [E:/VerilogPrograms/pipelined/pipelined.runs/synth_1/.Xil/Vivado-1420-DESKTOP-RFT92PT/realtime/data_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (20#1) [E:/VerilogPrograms/pipelined/pipelined.runs/synth_1/.Xil/Vivado-1420-DESKTOP-RFT92PT/realtime/data_mem_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (8) of module 'data_mem' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/top.v:31]
INFO: [Synth 8-6155] done synthesizing module 'top' (21#1) [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design signext has unconnected port op[5]
WARNING: [Synth 8-3331] design signext has unconnected port op[4]
WARNING: [Synth 8-3331] design signext has unconnected port op[1]
WARNING: [Synth 8-3331] design signext has unconnected port op[0]
WARNING: [Synth 8-3331] design hazard has unconnected port memtoregM
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 415.859 ; gain = 146.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin r2D:clear to constant 0 [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/datapath.v:112]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 415.859 ; gain = 146.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 415.859 ; gain = 146.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'imem'
Finished Parsing XDC File [e:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/ip/inst_mem/inst_mem/inst_mem_in_context.xdc] for cell 'imem'
Parsing XDC File [e:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'dmem'
Finished Parsing XDC File [e:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/ip/data_mem/data_mem/data_mem_in_context.xdc] for cell 'dmem'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 762.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 762.699 ; gain = 493.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 762.699 ; gain = 493.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for imem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dmem. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 762.699 ; gain = 493.715
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "alucontrol" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/alu.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [E:/VerilogPrograms/pipelined/pipelined.srcs/sources_1/new/alu.v:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 762.699 ; gain = 493.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	  24 Input      4 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      6 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	  24 Input      4 Bit        Muxes := 1     
Module floprc 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module flopr 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module hazard 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module flopenr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module flopenrc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module signext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module floprc__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module floprc__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mux3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  17 Input      1 Bit        Muxes := 2     
Module mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module flopr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module flopr__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "mips/c/md/aluop" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[16]' (FDC) to 'mips/dp/r3E/q_reg[24]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[24]' (FDC) to 'mips/dp/r3E/q_reg[20]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[20]' (FDC) to 'mips/dp/r3E/q_reg[28]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[28]' (FDC) to 'mips/dp/r3E/q_reg[18]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[18]' (FDC) to 'mips/dp/r3E/q_reg[26]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[26]' (FDC) to 'mips/dp/r3E/q_reg[22]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[22]' (FDC) to 'mips/dp/r3E/q_reg[30]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[30]' (FDC) to 'mips/dp/r3E/q_reg[17]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[17]' (FDC) to 'mips/dp/r3E/q_reg[25]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[25]' (FDC) to 'mips/dp/r3E/q_reg[21]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[21]' (FDC) to 'mips/dp/r3E/q_reg[29]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[29]' (FDC) to 'mips/dp/r3E/q_reg[19]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[19]' (FDC) to 'mips/dp/r3E/q_reg[27]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[27]' (FDC) to 'mips/dp/r3E/q_reg[23]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[23]' (FDC) to 'mips/dp/r3E/q_reg[31]'
INFO: [Synth 8-3886] merging instance 'mips/c/regM/q_reg[7]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regM/q_reg[6]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regM/q_reg[5]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regM/q_reg[4]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regM/q_reg[3]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regW/q_reg[2]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regW/q_reg[3]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regW/q_reg[4]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regW/q_reg[5]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regW/q_reg[6]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/c/regW/q_reg[7]' (FDC) to 'mips/c/regE/q_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mips/c/regE/q_reg[4] )
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/out_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/alu/overflow_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/dp/r1D/q_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (mips/c/regE/q_reg[4]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 762.699 ; gain = 493.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|top         | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 766.480 ; gain = 497.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 767.316 ; gain = 498.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|top         | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'mips/dp/r6E/q_reg[3]' (FDC) to 'mips/dp/r3E/q_reg[14]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r6E/q_reg[4]' (FDC) to 'mips/dp/r3E/q_reg[15]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r6E/q_reg[0]' (FDC) to 'mips/dp/r3E/q_reg[11]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r6E/q_reg[1]' (FDC) to 'mips/dp/r3E/q_reg[12]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r6E/q_reg[2]' (FDC) to 'mips/dp/r3E/q_reg[13]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[8]' (FDC) to 'mips/dp/r7E/q_reg[2]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[10]' (FDC) to 'mips/dp/r7E/q_reg[4]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[6]' (FDC) to 'mips/dp/r7E/q_reg[0]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[9]' (FDC) to 'mips/dp/r7E/q_reg[3]'
INFO: [Synth 8-3886] merging instance 'mips/dp/r3E/q_reg[7]' (FDC) to 'mips/dp/r7E/q_reg[1]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 811.859 ; gain = 542.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 811.859 ; gain = 542.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 811.859 ; gain = 542.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 811.859 ; gain = 542.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 811.859 ; gain = 542.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 811.859 ; gain = 542.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 811.859 ; gain = 542.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |inst_mem      |         1|
|2     |data_mem      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |data_mem |     1|
|2     |inst_mem |     1|
|3     |BUFG     |     1|
|4     |CARRY4   |    25|
|5     |LUT1     |     3|
|6     |LUT2     |   109|
|7     |LUT3     |   199|
|8     |LUT4     |    93|
|9     |LUT5     |    62|
|10    |LUT6     |   644|
|11    |MUXF7    |    38|
|12    |MUXF8    |    19|
|13    |RAM32M   |    12|
|14    |FDCE     |   289|
|15    |IBUF     |     2|
|16    |OBUF     |    65|
+------+---------+------+

Report Instance Areas: 
+------+-------------+-------------------------+------+
|      |Instance     |Module                   |Cells |
+------+-------------+-------------------------+------+
|1     |top          |                         |  1625|
|2     |  mips       |mips                     |  1492|
|3     |    c        |controller               |    97|
|4     |      regE   |floprc                   |    92|
|5     |      regM   |flopr                    |     3|
|6     |      regW   |flopr_10                 |     2|
|7     |    dp       |datapath                 |  1395|
|8     |      alu    |alu                      |    16|
|9     |      comp   |eqcmp                    |     3|
|10    |      pcadd1 |adder                    |     2|
|11    |      pcadd2 |adder_0                  |     2|
|12    |      pcreg  |flopenr                  |     9|
|13    |      r1D    |flopenr_1                |    22|
|14    |      r1E    |floprc__parameterized0   |    32|
|15    |      r1M    |flopr__parameterized0    |    32|
|16    |      r1W    |flopr__parameterized0_2  |    32|
|17    |      r2D    |flopenrc                 |   248|
|18    |      r2E    |floprc__parameterized0_3 |    32|
|19    |      r2M    |flopr__parameterized0_4  |    32|
|20    |      r2W    |flopr__parameterized0_5  |    64|
|21    |      r3E    |floprc__parameterized0_6 |   138|
|22    |      r3M    |flopr__parameterized1    |     7|
|23    |      r3W    |flopr__parameterized1_7  |     5|
|24    |      r4E    |floprc__parameterized1   |   291|
|25    |      r5E    |floprc__parameterized1_8 |   196|
|26    |      r7E    |floprc__parameterized1_9 |   220|
|27    |      rf     |regfile                  |    12|
+------+-------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 811.859 ; gain = 542.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 811.859 ; gain = 196.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 811.859 ; gain = 542.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 811.859 ; gain = 554.348
INFO: [Common 17-1381] The checkpoint 'E:/VerilogPrograms/pipelined/pipelined.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 811.859 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec 11 11:58:44 2018...
