The source code is put in folder called "src".The file ,interpolation_top.v,is the top of this filter."fir_stage1.v" and "fir_stage2.v" is the subfile.The others are used in verification on FPGA.

The simulation files are put in folder called"sim".
