$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 1 # a $end
  $var wire 1 $ b $end
  $var wire 1 % c $end
  $var wire 1 & d $end
  $var wire 1 ' x $end
  $scope module fault $end
   $var wire 1 ( a $end
   $var wire 1 ) b $end
   $var wire 1 * c $end
   $var wire 1 + d $end
   $var wire 1 , x $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
1&
1'
0(
0)
0*
1+
1,
#10000
1$
0'
1)
0,
#20000
1%
0&
1*
0+
#30000
1#
0$
0%
1(
0)
0*
#40000
1&
1+
#50000
1%
0&
1*
0+
#60000
1&
1+
#70000
1$
0%
1'
1)
0*
1,
#80000
#80001
