Protel Design System Design Rule Check
PCB File : E:\Git\Capstone\Altium\Capstone_Mainboard\Main_PCB.PcbDoc
Date     : 2/21/2024
Time     : 10:20:59 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0mil) (IsKeepOut),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5.05mil) (Max=10mil) (Preferred=10mil) (InNetClass('SE50'))
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=4mil) (Max=150mil) (Preferred=10mil) (InNetClass('Power'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.764mil < 10mil) Between Arc (2769.567mil,3476.181mil) on Top Overlay And Pad U4-1(2805mil,3466.339mil) on Top (L1) [Top Overlay] to [Top Solder] clearance [9.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C10-1(2920mil,2841.102mil) on Bot (L12) And Track (2905.827mil,2855.755mil)(2905.827mil,2864.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C10-1(2920mil,2841.102mil) on Bot (L12) And Track (2934.173mil,2855.755mil)(2934.173mil,2864.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C10-2(2920mil,2878.898mil) on Bot (L12) And Track (2905.827mil,2855.755mil)(2905.827mil,2864.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C10-2(2920mil,2878.898mil) on Bot (L12) And Track (2934.173mil,2855.755mil)(2934.173mil,2864.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C1-1(2821.102mil,5700mil) on Top (L1) And Track (2835.755mil,5685.827mil)(2844.245mil,5685.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C1-1(2821.102mil,5700mil) on Top (L1) And Track (2835.755mil,5714.173mil)(2844.245mil,5714.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C1-2(2858.898mil,5700mil) on Top (L1) And Track (2835.755mil,5685.827mil)(2844.245mil,5685.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C1-2(2858.898mil,5700mil) on Top (L1) And Track (2835.755mil,5714.173mil)(2844.245mil,5714.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C12-1(3030mil,2929.112mil) on Top (L1) And Track (3015.827mil,2905.969mil)(3015.827mil,2914.46mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C12-1(3030mil,2929.112mil) on Top (L1) And Track (3044.173mil,2905.969mil)(3044.173mil,2914.46mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.791mil < 10mil) Between Pad C12-2(3030mil,2891.317mil) on Top (L1) And Text "L3" (3056mil,2849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.791mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C12-2(3030mil,2891.317mil) on Top (L1) And Track (3015.827mil,2905.969mil)(3015.827mil,2914.46mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C12-2(3030mil,2891.317mil) on Top (L1) And Track (3044.173mil,2905.969mil)(3044.173mil,2914.46mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.306mil < 10mil) Between Pad C13-1(3100mil,2937.616mil) on Top (L1) And Text "L3" (3056mil,2849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C13-1(3100mil,2937.616mil) on Top (L1) And Track (3071.063mil,2889.929mil)(3071.063mil,2910.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C13-1(3100mil,2937.616mil) on Top (L1) And Track (3128.937mil,2889.929mil)(3128.937mil,2910.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C13-2(3100mil,2862.813mil) on Top (L1) And Text "L3" (3056mil,2849mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C13-2(3100mil,2862.813mil) on Top (L1) And Track (3071.063mil,2889.929mil)(3071.063mil,2910.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C13-2(3100mil,2862.813mil) on Top (L1) And Track (3128.937mil,2889.929mil)(3128.937mil,2910.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C14-1(2675mil,3931.102mil) on Bot (L12) And Track (2689.173mil,3945.755mil)(2689.173mil,3954.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C14-2(2675mil,3968.898mil) on Bot (L12) And Track (2689.173mil,3945.755mil)(2689.173mil,3954.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-1(3057.402mil,4070mil) on Bot (L12) And Text "C16" (3061mil,4029mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-1(3057.402mil,4070mil) on Bot (L12) And Text "L5" (3071mil,4049mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C17-1(3057.402mil,4070mil) on Bot (L12) And Track (3009.715mil,4041.063mil)(3030.285mil,4041.063mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C17-1(3057.402mil,4070mil) on Bot (L12) And Track (3009.715mil,4098.937mil)(3030.285mil,4098.937mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-2(2982.598mil,4070mil) on Bot (L12) And Text "C16" (3061mil,4029mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C17-2(2982.598mil,4070mil) on Bot (L12) And Text "L5" (3071mil,4049mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C17-2(2982.598mil,4070mil) on Bot (L12) And Track (3009.715mil,4041.063mil)(3030.285mil,4041.063mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C17-2(2982.598mil,4070mil) on Bot (L12) And Track (3009.715mil,4098.937mil)(3030.285mil,4098.937mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C19-1(3100mil,4032.402mil) on Top (L1) And Track (3071.063mil,3984.715mil)(3071.063mil,4005.285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C19-1(3100mil,4032.402mil) on Top (L1) And Track (3128.937mil,3984.715mil)(3128.937mil,4005.285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C19-2(3100mil,3957.598mil) on Top (L1) And Text "L6" (3051mil,3949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C19-2(3100mil,3957.598mil) on Top (L1) And Track (3071.063mil,3984.715mil)(3071.063mil,4005.285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C19-2(3100mil,3957.598mil) on Top (L1) And Track (3128.937mil,3984.715mil)(3128.937mil,4005.285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C20-1(3610mil,3438.598mil) on Bot (L12) And Track (3581.063mil,3465.715mil)(3581.063mil,3486.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C20-1(3610mil,3438.598mil) on Bot (L12) And Track (3638.937mil,3465.715mil)(3638.937mil,3486.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C20-2(3610mil,3513.402mil) on Bot (L12) And Track (3581.063mil,3465.715mil)(3581.063mil,3486.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C20-2(3610mil,3513.402mil) on Bot (L12) And Track (3638.937mil,3465.715mil)(3638.937mil,3486.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C2-1(2571.102mil,845mil) on Top (L1) And Track (2585.755mil,830.827mil)(2594.245mil,830.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C2-1(2571.102mil,845mil) on Top (L1) And Track (2585.755mil,859.173mil)(2594.245mil,859.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C21-1(3531.092mil,3399.598mil) on Bot (L12) And Track (3502.155mil,3426.715mil)(3502.155mil,3447.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C21-1(3531.092mil,3399.598mil) on Bot (L12) And Track (3560.029mil,3426.715mil)(3560.029mil,3447.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C21-2(3531.092mil,3474.402mil) on Bot (L12) And Track (3502.155mil,3426.715mil)(3502.155mil,3447.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C21-2(3531.092mil,3474.402mil) on Bot (L12) And Track (3560.029mil,3426.715mil)(3560.029mil,3447.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C2-2(2608.898mil,845mil) on Top (L1) And Track (2585.755mil,830.827mil)(2594.245mil,830.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C2-2(2608.898mil,845mil) on Top (L1) And Track (2585.755mil,859.173mil)(2594.245mil,859.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C22-1(3532mil,3159.402mil) on Bot (L12) And Track (3503.063mil,3111.715mil)(3503.063mil,3132.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C22-1(3532mil,3159.402mil) on Bot (L12) And Track (3560.937mil,3111.715mil)(3560.937mil,3132.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C22-2(3532mil,3084.598mil) on Bot (L12) And Track (3503.063mil,3111.715mil)(3503.063mil,3132.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C22-2(3532mil,3084.598mil) on Bot (L12) And Track (3560.937mil,3111.715mil)(3560.937mil,3132.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C23-1(3988.897mil,3825.552mil) on Top (L1) And Track (4018.966mil,3772.009mil)(4074.97mil,3772.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C23-1(3988.897mil,3825.552mil) on Top (L1) And Track (4018.966mil,3879.096mil)(4074.97mil,3879.096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C23-2(4106.023mil,3825.552mil) on Top (L1) And Track (4018.966mil,3772.009mil)(4074.97mil,3772.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C23-2(4106.023mil,3825.552mil) on Top (L1) And Track (4018.966mil,3879.096mil)(4074.97mil,3879.096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(3746.929mil,2460mil) on Top (L1) And Text "C32" (3730mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C24-1(3746.929mil,2460mil) on Top (L1) And Track (3776.998mil,2406.457mil)(3833.002mil,2406.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C24-1(3746.929mil,2460mil) on Top (L1) And Track (3776.998mil,2513.543mil)(3833.002mil,2513.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(3864.055mil,2460mil) on Top (L1) And Text "C32" (3730mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C24-2(3864.055mil,2460mil) on Top (L1) And Track (3776.998mil,2406.457mil)(3833.002mil,2406.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C24-2(3864.055mil,2460mil) on Top (L1) And Track (3776.998mil,2513.543mil)(3833.002mil,2513.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.205mil < 10mil) Between Pad C25-1(3350mil,2465.021mil) on Top (L1) And Track (3399.213mil,2516.103mil)(3438.976mil,2516.103mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.205mil < 10mil) Between Pad C26-1(4310mil,3827.461mil) on Top (L1) And Track (4221.024mil,3776.378mil)(4260.787mil,3776.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C27-1(3788.189mil,3240.551mil) on Bot (L12) And Text "C28" (3970mil,3174mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C27-1(3788.189mil,3240.551mil) on Bot (L12) And Track (3702.116mil,3187.008mil)(3758.12mil,3187.008mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C27-1(3788.189mil,3240.551mil) on Bot (L12) And Track (3702.116mil,3294.095mil)(3758.12mil,3294.095mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C27-2(3671.063mil,3240.551mil) on Bot (L12) And Track (3702.116mil,3187.008mil)(3758.12mil,3187.008mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C27-2(3671.063mil,3240.551mil) on Bot (L12) And Track (3702.116mil,3294.095mil)(3758.12mil,3294.095mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C28-1(3945.669mil,3045.669mil) on Bot (L12) And Track (3916.732mil,3072.785mil)(3916.732mil,3093.356mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C28-1(3945.669mil,3045.669mil) on Bot (L12) And Track (3974.606mil,3072.785mil)(3974.606mil,3093.356mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C28-2(3945.669mil,3120.473mil) on Bot (L12) And Track (3916.732mil,3072.785mil)(3916.732mil,3093.356mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C28-2(3945.669mil,3120.473mil) on Bot (L12) And Track (3974.606mil,3072.785mil)(3974.606mil,3093.356mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C29-1(3861.559mil,3203.149mil) on Bot (L12) And Text "C28" (3970mil,3174mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C29-1(3861.559mil,3203.149mil) on Bot (L12) And Track (3832.622mil,3230.265mil)(3832.622mil,3250.836mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C29-1(3861.559mil,3203.149mil) on Bot (L12) And Track (3890.496mil,3230.265mil)(3890.496mil,3250.836mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C29-2(3861.559mil,3277.953mil) on Bot (L12) And Track (3832.622mil,3230.265mil)(3832.622mil,3250.836mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-1(3940.299mil,3203.149mil) on Bot (L12) And Text "C28" (3970mil,3174mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C30-1(3940.299mil,3203.149mil) on Bot (L12) And Track (3911.362mil,3230.265mil)(3911.362mil,3250.836mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C30-1(3940.299mil,3203.149mil) on Bot (L12) And Track (3969.236mil,3230.265mil)(3969.236mil,3250.836mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C30-2(3940.299mil,3277.953mil) on Bot (L12) And Track (3911.362mil,3230.265mil)(3911.362mil,3250.836mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C30-2(3940.299mil,3277.953mil) on Bot (L12) And Track (3969.236mil,3230.265mil)(3969.236mil,3250.836mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C3-1(1246.102mil,845mil) on Top (L1) And Track (1260.755mil,830.827mil)(1269.245mil,830.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C3-1(1246.102mil,845mil) on Top (L1) And Track (1260.755mil,859.173mil)(1269.245mil,859.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C31-1(3988.897mil,3955mil) on Top (L1) And Text "C23" (3972mil,3914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C31-1(3988.897mil,3955mil) on Top (L1) And Track (4018.966mil,3901.457mil)(4074.97mil,3901.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C31-1(3988.897mil,3955mil) on Top (L1) And Track (4018.966mil,4008.543mil)(4074.97mil,4008.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C31-2(4106.023mil,3955mil) on Top (L1) And Text "C23" (3972mil,3914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C31-2(4106.023mil,3955mil) on Top (L1) And Track (4018.966mil,3901.457mil)(4074.97mil,3901.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C31-2(4106.023mil,3955mil) on Top (L1) And Track (4018.966mil,4008.543mil)(4074.97mil,4008.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C3-2(1283.898mil,845mil) on Top (L1) And Track (1260.755mil,830.827mil)(1269.245mil,830.827mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C3-2(1283.898mil,845mil) on Top (L1) And Track (1260.755mil,859.173mil)(1269.245mil,859.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C32-1(3746.929mil,2330mil) on Top (L1) And Track (3776.998mil,2276.457mil)(3833.002mil,2276.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C32-1(3746.929mil,2330mil) on Top (L1) And Track (3776.998mil,2383.543mil)(3833.002mil,2383.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C32-2(3864.055mil,2330mil) on Top (L1) And Track (3776.998mil,2276.457mil)(3833.002mil,2276.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C32-2(3864.055mil,2330mil) on Top (L1) And Track (3776.998mil,2383.543mil)(3833.002mil,2383.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C33-1(3673.071mil,2460mil) on Top (L1) And Text "C34" (3539mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C33-1(3673.071mil,2460mil) on Top (L1) And Track (3586.998mil,2406.457mil)(3643.002mil,2406.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C33-1(3673.071mil,2460mil) on Top (L1) And Track (3586.998mil,2513.543mil)(3643.002mil,2513.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C33-2(3555.945mil,2460mil) on Top (L1) And Text "C34" (3539mil,2418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C33-2(3555.945mil,2460mil) on Top (L1) And Track (3586.998mil,2406.457mil)(3643.002mil,2406.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C33-2(3555.945mil,2460mil) on Top (L1) And Track (3586.998mil,2513.543mil)(3643.002mil,2513.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C34-1(3673.071mil,2330mil) on Top (L1) And Track (3586.998mil,2276.457mil)(3643.002mil,2276.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C34-1(3673.071mil,2330mil) on Top (L1) And Track (3586.998mil,2383.543mil)(3643.002mil,2383.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C34-2(3555.945mil,2330mil) on Top (L1) And Track (3586.998mil,2276.457mil)(3643.002mil,2276.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C34-2(3555.945mil,2330mil) on Top (L1) And Track (3586.998mil,2383.543mil)(3643.002mil,2383.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C35-1(3908.071mil,3825.552mil) on Top (L1) And Track (3821.998mil,3772.009mil)(3878.002mil,3772.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C35-1(3908.071mil,3825.552mil) on Top (L1) And Track (3821.998mil,3879.095mil)(3878.002mil,3879.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C35-2(3790.945mil,3825.552mil) on Top (L1) And Track (3821.998mil,3772.009mil)(3878.002mil,3772.009mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C35-2(3790.945mil,3825.552mil) on Top (L1) And Track (3821.998mil,3879.095mil)(3878.002mil,3879.095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-1(3908.071mil,3955mil) on Top (L1) And Text "C35" (3774mil,3914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C36-1(3908.071mil,3955mil) on Top (L1) And Track (3821.998mil,3901.457mil)(3878.002mil,3901.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.751mil < 10mil) Between Pad C36-1(3908.071mil,3955mil) on Top (L1) And Track (3821.998mil,4008.543mil)(3878.002mil,4008.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.751mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C36-2(3790.945mil,3955mil) on Top (L1) And Text "C35" (3774mil,3914mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C36-2(3790.945mil,3955mil) on Top (L1) And Track (3821.998mil,3901.457mil)(3878.002mil,3901.457mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.646mil < 10mil) Between Pad C36-2(3790.945mil,3955mil) on Top (L1) And Track (3821.998mil,4008.543mil)(3878.002mil,4008.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C37-1(2726.496mil,3407.205mil) on Top (L1) And Track (2712.323mil,3421.857mil)(2712.323mil,3430.348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C37-1(2726.496mil,3407.205mil) on Top (L1) And Track (2740.669mil,3421.857mil)(2740.669mil,3430.348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C37-2(2726.496mil,3445mil) on Top (L1) And Track (2712.323mil,3421.857mil)(2712.323mil,3430.348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C37-2(2726.496mil,3445mil) on Top (L1) And Track (2740.669mil,3421.857mil)(2740.669mil,3430.348mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C4-1(2991.102mil,2728mil) on Bot (L12) And Track (3005.755mil,2713.827mil)(3014.245mil,2713.827mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C4-1(2991.102mil,2728mil) on Bot (L12) And Track (3005.755mil,2742.173mil)(3014.245mil,2742.173mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C4-2(3028.898mil,2728mil) on Bot (L12) And Track (3005.755mil,2713.827mil)(3014.245mil,2713.827mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C4-2(3028.898mil,2728mil) on Bot (L12) And Track (3005.755mil,2742.173mil)(3014.245mil,2742.173mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C5-2(3130mil,2892.598mil) on Bot (L12) And Track (3101.063mil,2919.715mil)(3101.063mil,2940.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C5-2(3130mil,2892.598mil) on Bot (L12) And Track (3158.937mil,2919.715mil)(3158.937mil,2940.285mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C6-1(3021.102mil,3890mil) on Bot (L12) And Track (3035.755mil,3875.827mil)(3044.245mil,3875.827mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C6-1(3021.102mil,3890mil) on Bot (L12) And Track (3035.755mil,3904.173mil)(3044.245mil,3904.173mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C6-2(3058.898mil,3890mil) on Bot (L12) And Track (3035.755mil,3875.827mil)(3044.245mil,3875.827mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C6-2(3058.898mil,3890mil) on Bot (L12) And Track (3035.755mil,3904.173mil)(3044.245mil,3904.173mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C8-1(2680mil,2831.102mil) on Bot (L12) And Track (2665.827mil,2845.755mil)(2665.827mil,2854.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C8-1(2680mil,2831.102mil) on Bot (L12) And Track (2694.173mil,2845.755mil)(2694.173mil,2854.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C8-2(2680mil,2868.898mil) on Bot (L12) And Track (2665.827mil,2845.755mil)(2665.827mil,2854.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.285mil < 10mil) Between Pad C8-2(2680mil,2868.898mil) on Bot (L12) And Track (2694.173mil,2845.755mil)(2694.173mil,2854.245mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [3.285mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C9-1(2543.598mil,2819.16mil) on Bot (L12) And Track (2570.715mil,2790.223mil)(2591.285mil,2790.223mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C9-1(2543.598mil,2819.16mil) on Bot (L12) And Track (2570.715mil,2848.097mil)(2591.285mil,2848.097mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C9-2(2618.402mil,2819.16mil) on Bot (L12) And Track (2570.715mil,2790.223mil)(2591.285mil,2790.223mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.221mil < 10mil) Between Pad C9-2(2618.402mil,2819.16mil) on Bot (L12) And Track (2570.715mil,2848.097mil)(2591.285mil,2848.097mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [7.221mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-G11(2957.087mil,2789.37mil) on Multi-Layer And Text "C4" (3086mil,2777mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-G12(2957.087mil,3072.835mil) on Multi-Layer And Text "C11" (3071mil,3033mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-G12(2957.087mil,4172.835mil) on Multi-Layer And Text "C17" (3119mil,4134mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-G9(2752.756mil,3601.969mil) on Multi-Layer And Text "U4" (2771mil,3533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-1(2541.63mil,2907.969mil) on Bot (L12) And Text "C9" (2630mil,2884mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L1-1(2541.63mil,2907.969mil) on Bot (L12) And Track (2567.22mil,2866.63mil)(2594.78mil,2866.63mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L1-1(2541.63mil,2907.969mil) on Bot (L12) And Track (2567.22mil,2949.307mil)(2594.78mil,2949.307mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L1-2(2620.37mil,2907.969mil) on Bot (L12) And Text "C9" (2630mil,2884mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L1-2(2620.37mil,2907.969mil) on Bot (L12) And Track (2567.22mil,2866.63mil)(2594.78mil,2866.63mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L1-2(2620.37mil,2907.969mil) on Bot (L12) And Track (2567.22mil,2949.307mil)(2594.78mil,2949.307mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(3059.37mil,2880mil) on Bot (L12) And Text "C10" (3061mil,2924mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(3059.37mil,2880mil) on Bot (L12) And Text "C4" (3086mil,2777mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L2-1(3059.37mil,2880mil) on Bot (L12) And Track (3006.22mil,2838.661mil)(3033.78mil,2838.661mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L2-1(3059.37mil,2880mil) on Bot (L12) And Track (3006.22mil,2921.339mil)(3033.78mil,2921.339mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-2(2980.63mil,2880mil) on Bot (L12) And Text "C10" (3061mil,2924mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.886mil < 10mil) Between Pad L2-2(2980.63mil,2880mil) on Bot (L12) And Text "C4" (3086mil,2777mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0.886mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L2-2(2980.63mil,2880mil) on Bot (L12) And Track (3006.22mil,2838.661mil)(3033.78mil,2838.661mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L2-2(2980.63mil,2880mil) on Bot (L12) And Track (3006.22mil,2921.339mil)(3033.78mil,2921.339mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L3-1(3090mil,2720.63mil) on Top (L1) And Track (3048.661mil,2746.22mil)(3048.661mil,2773.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L3-1(3090mil,2720.63mil) on Top (L1) And Track (3131.339mil,2746.22mil)(3131.339mil,2773.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L3-2(3090mil,2799.37mil) on Top (L1) And Track (3048.661mil,2746.22mil)(3048.661mil,2773.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L3-2(3090mil,2799.37mil) on Top (L1) And Track (3131.339mil,2746.22mil)(3131.339mil,2773.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L4-1(2541.63mil,4005mil) on Bot (L12) And Text "C15" (2680mil,3974mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L4-1(2541.63mil,4005mil) on Bot (L12) And Track (2567.22mil,3963.661mil)(2594.78mil,3963.661mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L4-1(2541.63mil,4005mil) on Bot (L12) And Track (2567.22mil,4046.339mil)(2594.78mil,4046.339mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L4-2(2620.37mil,4005mil) on Bot (L12) And Text "C15" (2680mil,3974mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L4-2(2620.37mil,4005mil) on Bot (L12) And Track (2567.22mil,3963.661mil)(2594.78mil,3963.661mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L4-2(2620.37mil,4005mil) on Bot (L12) And Track (2567.22mil,4046.339mil)(2594.78mil,4046.339mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.634mil < 10mil) Between Pad L5-1(3059.37mil,3975mil) on Bot (L12) And Text "C16" (3061mil,4029mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L5-1(3059.37mil,3975mil) on Bot (L12) And Text "C6" (3116mil,3939mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L5-1(3059.37mil,3975mil) on Bot (L12) And Track (3006.22mil,3933.661mil)(3033.78mil,3933.661mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L5-1(3059.37mil,3975mil) on Bot (L12) And Track (3006.22mil,4016.339mil)(3033.78mil,4016.339mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.626mil < 10mil) Between Pad L5-2(2980.63mil,3975mil) on Bot (L12) And Text "C16" (3061mil,4029mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.626mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L5-2(2980.63mil,3975mil) on Bot (L12) And Track (3006.22mil,3933.661mil)(3033.78mil,3933.661mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.379mil < 10mil) Between Pad L5-2(2980.63mil,3975mil) on Bot (L12) And Track (3006.22mil,4016.339mil)(3033.78mil,4016.339mil) on Board Layer Stack Bottom Overlay [Board Layer Stack Bottom Overlay] to [Board Layer Stack Bottom Solder] clearance [9.379mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R10-1(2350mil,809.921mil) on Top (L1) And Track (2335.039mil,823.951mil)(2335.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R10-1(2350mil,809.921mil) on Top (L1) And Track (2364.961mil,823.951mil)(2364.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R10-2(2350mil,850.079mil) on Top (L1) And Track (2335.039mil,823.951mil)(2335.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R10-2(2350mil,850.079mil) on Top (L1) And Track (2364.961mil,823.951mil)(2364.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R1-1(2669.921mil,5700mil) on Top (L1) And Track (2683.951mil,5685.039mil)(2696.049mil,5685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R1-1(2669.921mil,5700mil) on Top (L1) And Track (2683.951mil,5714.961mil)(2696.049mil,5714.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R11-1(2745mil,809.921mil) on Top (L1) And Track (2730.039mil,823.951mil)(2730.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R11-1(2745mil,809.921mil) on Top (L1) And Track (2759.961mil,823.951mil)(2759.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R11-2(2745mil,850.079mil) on Top (L1) And Track (2730.039mil,823.951mil)(2730.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R11-2(2745mil,850.079mil) on Top (L1) And Track (2759.961mil,823.951mil)(2759.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R12-2(2945mil,850.079mil) on Top (L1) And Track (2930.039mil,823.951mil)(2930.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R12-2(2945mil,850.079mil) on Top (L1) And Track (2959.961mil,823.951mil)(2959.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R13-1(3165mil,809.921mil) on Top (L1) And Track (3150.039mil,823.951mil)(3150.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R13-1(3165mil,809.921mil) on Top (L1) And Track (3179.961mil,823.951mil)(3179.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R14-1(3385mil,809.921mil) on Top (L1) And Track (3370.039mil,823.951mil)(3370.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R14-1(3385mil,809.921mil) on Top (L1) And Track (3399.961mil,823.951mil)(3399.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R14-2(3385mil,850.079mil) on Top (L1) And Track (3370.039mil,823.951mil)(3370.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R14-2(3385mil,850.079mil) on Top (L1) And Track (3399.961mil,823.951mil)(3399.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R15-1(3605mil,809.921mil) on Top (L1) And Track (3590.039mil,823.951mil)(3590.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R15-1(3605mil,809.921mil) on Top (L1) And Track (3619.961mil,823.951mil)(3619.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R15-2(3605mil,850.079mil) on Top (L1) And Track (3590.039mil,823.951mil)(3590.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R15-2(3605mil,850.079mil) on Top (L1) And Track (3619.961mil,823.951mil)(3619.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R16-1(3825mil,809.921mil) on Top (L1) And Track (3810.039mil,823.951mil)(3810.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R16-1(3825mil,809.921mil) on Top (L1) And Track (3839.961mil,823.951mil)(3839.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R16-2(3825mil,850.079mil) on Top (L1) And Track (3810.039mil,823.951mil)(3810.039mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R16-2(3825mil,850.079mil) on Top (L1) And Track (3839.961mil,823.951mil)(3839.961mil,836.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R17-1(1235mil,429.921mil) on Top (L1) And Track (1220.039mil,443.951mil)(1220.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R17-1(1235mil,429.921mil) on Top (L1) And Track (1249.961mil,443.951mil)(1249.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R17-2(1235mil,470.079mil) on Top (L1) And Track (1220.039mil,443.951mil)(1220.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R17-2(1235mil,470.079mil) on Top (L1) And Track (1249.961mil,443.951mil)(1249.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R18-1(1455mil,429.921mil) on Top (L1) And Track (1440.039mil,443.951mil)(1440.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R18-1(1455mil,429.921mil) on Top (L1) And Track (1469.961mil,443.951mil)(1469.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R18-2(1455mil,470.079mil) on Top (L1) And Track (1440.039mil,443.951mil)(1440.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R18-2(1455mil,470.079mil) on Top (L1) And Track (1469.961mil,443.951mil)(1469.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R19-1(1675mil,429.921mil) on Top (L1) And Track (1660.039mil,443.951mil)(1660.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R19-1(1675mil,429.921mil) on Top (L1) And Track (1689.961mil,443.951mil)(1689.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R19-2(1675mil,470.079mil) on Top (L1) And Track (1660.039mil,443.951mil)(1660.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R19-2(1675mil,470.079mil) on Top (L1) And Track (1689.961mil,443.951mil)(1689.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R20-1(1895mil,429.921mil) on Top (L1) And Track (1880.039mil,443.951mil)(1880.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R20-1(1895mil,429.921mil) on Top (L1) And Track (1909.961mil,443.951mil)(1909.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R20-2(1895mil,470.079mil) on Top (L1) And Track (1880.039mil,443.951mil)(1880.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R20-2(1895mil,470.079mil) on Top (L1) And Track (1909.961mil,443.951mil)(1909.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R2-1(2969.921mil,5700mil) on Top (L1) And Track (2983.951mil,5685.039mil)(2996.049mil,5685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R2-1(2969.921mil,5700mil) on Top (L1) And Track (2983.951mil,5714.961mil)(2996.049mil,5714.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R21-1(2125mil,429.921mil) on Top (L1) And Track (2110.039mil,443.951mil)(2110.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R21-1(2125mil,429.921mil) on Top (L1) And Track (2139.961mil,443.951mil)(2139.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R21-2(2125mil,470.079mil) on Top (L1) And Track (2110.039mil,443.951mil)(2110.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R21-2(2125mil,470.079mil) on Top (L1) And Track (2139.961mil,443.951mil)(2139.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R2-2(3010.079mil,5700mil) on Top (L1) And Track (2983.951mil,5685.039mil)(2996.049mil,5685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R2-2(3010.079mil,5700mil) on Top (L1) And Track (2983.951mil,5714.961mil)(2996.049mil,5714.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R22-1(2335mil,429.921mil) on Top (L1) And Track (2320.039mil,443.951mil)(2320.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R22-1(2335mil,429.921mil) on Top (L1) And Track (2349.961mil,443.951mil)(2349.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R22-2(2335mil,470.079mil) on Top (L1) And Track (2320.039mil,443.951mil)(2320.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R22-2(2335mil,470.079mil) on Top (L1) And Track (2349.961mil,443.951mil)(2349.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R23-1(2570mil,429.921mil) on Top (L1) And Track (2555.039mil,443.951mil)(2555.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R23-1(2570mil,429.921mil) on Top (L1) And Track (2584.961mil,443.951mil)(2584.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R23-2(2570mil,470.079mil) on Top (L1) And Track (2555.039mil,443.951mil)(2555.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R23-2(2570mil,470.079mil) on Top (L1) And Track (2584.961mil,443.951mil)(2584.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R24-1(2800mil,429.921mil) on Top (L1) And Track (2785.039mil,443.951mil)(2785.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R24-1(2800mil,429.921mil) on Top (L1) And Track (2814.961mil,443.951mil)(2814.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R24-2(2800mil,470.079mil) on Top (L1) And Track (2785.039mil,443.951mil)(2785.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R24-2(2800mil,470.079mil) on Top (L1) And Track (2814.961mil,443.951mil)(2814.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R25-1(3030mil,429.921mil) on Top (L1) And Track (3015.039mil,443.951mil)(3015.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R25-1(3030mil,429.921mil) on Top (L1) And Track (3044.961mil,443.951mil)(3044.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R25-2(3030mil,470.079mil) on Top (L1) And Track (3015.039mil,443.951mil)(3015.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R25-2(3030mil,470.079mil) on Top (L1) And Track (3044.961mil,443.951mil)(3044.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R26-1(3260mil,429.921mil) on Top (L1) And Track (3245.039mil,443.951mil)(3245.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R26-1(3260mil,429.921mil) on Top (L1) And Track (3274.961mil,443.951mil)(3274.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R26-2(3260mil,470.079mil) on Top (L1) And Track (3245.039mil,443.951mil)(3245.039mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R26-2(3260mil,470.079mil) on Top (L1) And Track (3274.961mil,443.951mil)(3274.961mil,456.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R27-1(2019.757mil,5926.291mil) on Top (L1) And Track (2004.796mil,5940.321mil)(2004.796mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R27-1(2019.757mil,5926.291mil) on Top (L1) And Track (2034.717mil,5940.321mil)(2034.717mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R27-2(2019.757mil,5966.448mil) on Top (L1) And Track (2004.796mil,5940.321mil)(2004.796mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R27-2(2019.757mil,5966.448mil) on Top (L1) And Track (2034.717mil,5940.321mil)(2034.717mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R29-1(1559.757mil,5926.291mil) on Top (L1) And Track (1544.796mil,5940.321mil)(1544.796mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R29-1(1559.757mil,5926.291mil) on Top (L1) And Track (1574.717mil,5940.321mil)(1574.717mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R29-2(1559.757mil,5966.448mil) on Top (L1) And Track (1544.796mil,5940.321mil)(1544.796mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R29-2(1559.757mil,5966.448mil) on Top (L1) And Track (1574.717mil,5940.321mil)(1574.717mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R30-1(1789.757mil,5926.291mil) on Top (L1) And Track (1774.796mil,5940.321mil)(1774.796mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R30-1(1789.757mil,5926.291mil) on Top (L1) And Track (1804.717mil,5940.321mil)(1804.717mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R30-2(1789.757mil,5966.448mil) on Top (L1) And Track (1774.796mil,5940.321mil)(1774.796mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R30-2(1789.757mil,5966.448mil) on Top (L1) And Track (1804.717mil,5940.321mil)(1804.717mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R3-1(3139.921mil,5700mil) on Top (L1) And Track (3153.951mil,5685.039mil)(3166.049mil,5685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R3-1(3139.921mil,5700mil) on Top (L1) And Track (3153.951mil,5714.961mil)(3166.049mil,5714.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R31-1(1114.757mil,5926.291mil) on Top (L1) And Track (1099.796mil,5940.321mil)(1099.796mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R31-1(1114.757mil,5926.291mil) on Top (L1) And Track (1129.717mil,5940.321mil)(1129.717mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R31-2(1114.757mil,5966.448mil) on Top (L1) And Track (1099.796mil,5940.321mil)(1099.796mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R31-2(1114.757mil,5966.448mil) on Top (L1) And Track (1129.717mil,5940.321mil)(1129.717mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R3-2(3180.079mil,5700mil) on Top (L1) And Track (3153.951mil,5685.039mil)(3166.049mil,5685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R3-2(3180.079mil,5700mil) on Top (L1) And Track (3153.951mil,5714.961mil)(3166.049mil,5714.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R32-1(1329.757mil,5926.291mil) on Top (L1) And Track (1314.796mil,5940.321mil)(1314.796mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R32-1(1329.757mil,5926.291mil) on Top (L1) And Track (1344.717mil,5940.321mil)(1344.717mil,5952.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R33-1(2515mil,5934.921mil) on Top (L1) And Track (2500.039mil,5948.951mil)(2500.039mil,5961.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R33-1(2515mil,5934.921mil) on Top (L1) And Track (2529.961mil,5948.951mil)(2529.961mil,5961.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R33-2(2515mil,5975.079mil) on Top (L1) And Track (2500.039mil,5948.951mil)(2500.039mil,5961.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R33-2(2515mil,5975.079mil) on Top (L1) And Track (2529.961mil,5948.951mil)(2529.961mil,5961.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R34-1(2745mil,5934.921mil) on Top (L1) And Track (2730.039mil,5948.951mil)(2730.039mil,5961.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R34-1(2745mil,5934.921mil) on Top (L1) And Track (2759.961mil,5948.951mil)(2759.961mil,5961.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R34-2(2745mil,5975.079mil) on Top (L1) And Track (2730.039mil,5948.951mil)(2730.039mil,5961.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R34-2(2745mil,5975.079mil) on Top (L1) And Track (2759.961mil,5948.951mil)(2759.961mil,5961.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R36-1(3230mil,5929.921mil) on Top (L1) And Track (3215.039mil,5943.951mil)(3215.039mil,5956.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R36-1(3230mil,5929.921mil) on Top (L1) And Track (3244.961mil,5943.951mil)(3244.961mil,5956.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R36-2(3230mil,5970.079mil) on Top (L1) And Track (3215.039mil,5943.951mil)(3215.039mil,5956.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R36-2(3230mil,5970.079mil) on Top (L1) And Track (3244.961mil,5943.951mil)(3244.961mil,5956.049mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R4-1(2064.921mil,5700mil) on Top (L1) And Track (2078.951mil,5685.039mil)(2091.049mil,5685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R4-1(2064.921mil,5700mil) on Top (L1) And Track (2078.951mil,5714.961mil)(2091.049mil,5714.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R4-2(2105.079mil,5700mil) on Top (L1) And Track (2078.951mil,5685.039mil)(2091.049mil,5685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R4-2(2105.079mil,5700mil) on Top (L1) And Track (2078.951mil,5714.961mil)(2091.049mil,5714.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R5-1(1894.921mil,5700mil) on Top (L1) And Track (1908.951mil,5685.039mil)(1921.049mil,5685.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R5-1(1894.921mil,5700mil) on Top (L1) And Track (1908.951mil,5714.961mil)(1921.049mil,5714.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R8-1(2009.921mil,845mil) on Top (L1) And Track (2023.951mil,830.039mil)(2036.049mil,830.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R8-1(2009.921mil,845mil) on Top (L1) And Track (2023.951mil,859.961mil)(2036.049mil,859.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R9-1(2179.921mil,845mil) on Top (L1) And Track (2193.951mil,830.039mil)(2206.049mil,830.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R9-1(2179.921mil,845mil) on Top (L1) And Track (2193.951mil,859.961mil)(2206.049mil,859.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R9-2(2220.079mil,845mil) on Top (L1) And Track (2193.951mil,830.039mil)(2206.049mil,830.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.284mil < 10mil) Between Pad R9-2(2220.079mil,845mil) on Top (L1) And Track (2193.951mil,859.961mil)(2206.049mil,859.961mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-1(2805mil,3466.339mil) on Top (L1) And Text "C37" (2718mil,3491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.199mil < 10mil) Between Pad U4-6(2867.992mil,3466.339mil) on Top (L1) And Text "C37" (2718mil,3491mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.199mil]
Rule Violations :290

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (9.56mil < 10mil) Between Arc (2769.567mil,3476.181mil) on Top Overlay And Text "C37" (2718mil,3491mil) on Top Overlay Silk Text to Silk Clearance [9.56mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (3061mil,2924mil) on Board Layer Stack Bottom Overlay And Text "L2" (3069mil,2954mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (3061mil,2924mil) on Board Layer Stack Bottom Overlay And Track (3006.22mil,2921.339mil)(3033.78mil,2921.339mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (3061mil,2924mil) on Board Layer Stack Bottom Overlay And Track (3009.715mil,2939.872mil)(3030.285mil,2939.872mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (5.773mil < 10mil) Between Text "C10" (3061mil,2924mil) on Board Layer Stack Bottom Overlay And Track (3009.715mil,2997.746mil)(3030.285mil,2997.746mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [5.773mil]
   Violation between Silk To Silk Clearance Constraint: (9.019mil < 10mil) Between Text "C11" (3071mil,3033mil) on Board Layer Stack Bottom Overlay And Text "L2" (3069mil,2954mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [9.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C12" (3021mil,2975mil) on Top Overlay And Text "C13" (3076mil,2991mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C14" (2816mil,4014mil) on Board Layer Stack Bottom Overlay And Text "C15" (2680mil,3974mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.582mil < 10mil) Between Text "C15" (2680mil,3974mil) on Board Layer Stack Bottom Overlay And Track (2567.22mil,3963.661mil)(2594.78mil,3963.661mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [3.582mil]
   Violation between Silk To Silk Clearance Constraint: (4.346mil < 10mil) Between Text "C15" (2680mil,3974mil) on Board Layer Stack Bottom Overlay And Track (2567.22mil,4046.339mil)(2594.78mil,4046.339mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [4.346mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (3061mil,4029mil) on Board Layer Stack Bottom Overlay And Text "L5" (3071mil,4049mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.65mil < 10mil) Between Text "C16" (3061mil,4029mil) on Board Layer Stack Bottom Overlay And Track (3006.22mil,4016.339mil)(3033.78mil,4016.339mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [4.65mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (3061mil,4029mil) on Board Layer Stack Bottom Overlay And Track (3009.715mil,4041.063mil)(3030.285mil,4041.063mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.971mil < 10mil) Between Text "C16" (3061mil,4029mil) on Board Layer Stack Bottom Overlay And Track (3009.715mil,4098.937mil)(3030.285mil,4098.937mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [1.971mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C17" (3119mil,4134mil) on Board Layer Stack Bottom Overlay And Text "C7" (3206mil,4116mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C18" (3021mil,4074mil) on Top Overlay And Text "C19" (3076mil,4086mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.532mil < 10mil) Between Text "C23" (3972mil,3914mil) on Top Overlay And Track (4018.966mil,3901.457mil)(4074.97mil,3901.457mil) on Top Overlay Silk Text to Silk Clearance [4.532mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C24" (3730mil,2548mil) on Top Overlay And Track (3394.488mil,2610.63mil)(4457.48mil,2610.63mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C25" (3264mil,2549mil) on Top Overlay And Track (3394.488mil,2610.63mil)(3394.488mil,3673.622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C25" (3264mil,2549mil) on Top Overlay And Track (3394.488mil,2610.63mil)(4457.48mil,2610.63mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C28" (3970mil,3174mil) on Board Layer Stack Bottom Overlay And Track (3832.622mil,3230.265mil)(3832.622mil,3250.836mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C28" (3970mil,3174mil) on Board Layer Stack Bottom Overlay And Track (3890.496mil,3230.265mil)(3890.496mil,3250.836mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C28" (3970mil,3174mil) on Board Layer Stack Bottom Overlay And Track (3911.362mil,3230.265mil)(3911.362mil,3250.836mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C28" (3970mil,3174mil) on Board Layer Stack Bottom Overlay And Track (3969.236mil,3230.265mil)(3969.236mil,3250.836mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C29" (3997mil,3332mil) on Board Layer Stack Bottom Overlay And Text "C30" (4076mil,3332mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.531mil < 10mil) Between Text "C32" (3730mil,2418mil) on Top Overlay And Track (3776.998mil,2406.457mil)(3833.002mil,2406.457mil) on Top Overlay Silk Text to Silk Clearance [3.531mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C33" (3539mil,2548mil) on Top Overlay And Track (3394.488mil,2610.63mil)(4457.48mil,2610.63mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.531mil < 10mil) Between Text "C34" (3539mil,2418mil) on Top Overlay And Track (3586.998mil,2406.457mil)(3643.002mil,2406.457mil) on Top Overlay Silk Text to Silk Clearance [3.531mil]
   Violation between Silk To Silk Clearance Constraint: (4.532mil < 10mil) Between Text "C35" (3774mil,3914mil) on Top Overlay And Track (3821.998mil,3901.457mil)(3878.002mil,3901.457mil) on Top Overlay Silk Text to Silk Clearance [4.532mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C37" (2718mil,3491mil) on Top Overlay And Text "U4" (2771mil,3533mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.917mil < 10mil) Between Text "C37" (2718mil,3491mil) on Top Overlay And Track (2769.567mil,3476.181mil)(2773.504mil,3480.118mil) on Top Overlay Silk Text to Silk Clearance [9.917mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C37" (2718mil,3491mil) on Top Overlay And Track (2773.504mil,3499.803mil)(2797.126mil,3499.803mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.383mil < 10mil) Between Text "C4" (3086mil,2777mil) on Board Layer Stack Bottom Overlay And Track (3006.22mil,2838.661mil)(3033.78mil,2838.661mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0.383mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C6" (3116mil,3939mil) on Board Layer Stack Bottom Overlay And Track (3006.22mil,3933.661mil)(3033.78mil,3933.661mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.346mil < 10mil) Between Text "C6" (3116mil,3939mil) on Board Layer Stack Bottom Overlay And Track (3006.22mil,4016.339mil)(3033.78mil,4016.339mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [9.346mil]
   Violation between Silk To Silk Clearance Constraint: (7.722mil < 10mil) Between Text "C6" (3116mil,3939mil) on Board Layer Stack Bottom Overlay And Track (3101.063mil,4014.715mil)(3101.063mil,4035.285mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [7.722mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C9" (2630mil,2884mil) on Board Layer Stack Bottom Overlay And Track (2567.22mil,2949.307mil)(2594.78mil,2949.307mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.116mil < 10mil) Between Text "L2" (3069mil,2954mil) on Board Layer Stack Bottom Overlay And Track (3009.715mil,2939.872mil)(3030.285mil,2939.872mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [6.116mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L2" (3069mil,2954mil) on Board Layer Stack Bottom Overlay And Track (3009.715mil,2997.746mil)(3030.285mil,2997.746mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (3.815mil < 10mil) Between Text "L3" (3056mil,2849mil) on Top Overlay And Track (3044.173mil,2905.969mil)(3044.173mil,2914.46mil) on Top Overlay Silk Text to Silk Clearance [3.815mil]
   Violation between Silk To Silk Clearance Constraint: (7.051mil < 10mil) Between Text "L3" (3056mil,2849mil) on Top Overlay And Track (3071.063mil,2889.929mil)(3071.063mil,2910.5mil) on Top Overlay Silk Text to Silk Clearance [7.051mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L3" (3056mil,2849mil) on Top Overlay And Track (3128.937mil,2889.929mil)(3128.937mil,2910.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L5" (3071mil,4049mil) on Board Layer Stack Bottom Overlay And Track (3009.715mil,4041.063mil)(3030.285mil,4041.063mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L5" (3071mil,4049mil) on Board Layer Stack Bottom Overlay And Track (3009.715mil,4098.937mil)(3030.285mil,4098.937mil) on Board Layer Stack Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L6" (3051mil,3949mil) on Top Overlay And Track (3044.173mil,4005.755mil)(3044.173mil,4014.245mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "L6" (3051mil,3949mil) on Top Overlay And Track (3128.937mil,3984.715mil)(3128.937mil,4005.285mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U4" (2771mil,3533mil) on Top Overlay And Track (2800mil,3597.047mil)(2962.008mil,3597.047mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :47

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (2542mil,2908mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (3100mil,4060mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (3630.709mil,3043.701mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (3670.079mil,2925.591mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (3709.449mil,3161.811mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (3788.189mil,3043.701mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (3985.039mil,3240.551mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (4221.26mil,3279.921mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (4260.63mil,3358.661mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (4378.74mil,3161.811mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (4418.11mil,3043.701mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (5500mil,1550mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (5500mil,1950mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (5500mil,2400mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (5500mil,4300mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (5500mil,4550mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (5500mil,4950mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (5500mil,5100mil) from Top (L1) to Bot (L12) 
   Violation between Net Antennae: Via (5950mil,5650mil) from Top (L1) to Bot (L12) 
Rule Violations :19

Processing Rule : Length Constraint (Min=0mil) (Max=0mil) (InDifferentialPairClass('HPCC_A'))
   Violation between Length Constraint: (3734.72mil > 0mil) Net HPCC_A_01_N Actual Length = 3734.72mil
   Violation between Length Constraint: (3733.015mil > 0mil) Net HPCC_A_01_P Actual Length = 3733.015mil
   Violation between Length Constraint: (3732.048mil > 0mil) Net HPCC_A_02_N Actual Length = 3732.048mil
   Violation between Length Constraint: (3718.483mil > 0mil) Net HPCC_A_02_P Actual Length = 3718.483mil
   Violation between Length Constraint: (3730.296mil > 0mil) Net HPCC_A_03_N Actual Length = 3730.296mil
   Violation between Length Constraint: (3728.588mil > 0mil) Net HPCC_A_03_P Actual Length = 3728.588mil
   Violation between Length Constraint: (3738.738mil > 0mil) Net HPCC_A_04_N Actual Length = 3738.738mil
   Violation between Length Constraint: (3725.174mil > 0mil) Net HPCC_A_04_P Actual Length = 3725.174mil
   Violation between Length Constraint: (3736.369mil > 0mil) Net HPCC_A_05_N Actual Length = 3736.369mil
   Violation between Length Constraint: (3722.553mil > 0mil) Net HPCC_A_05_P Actual Length = 3722.553mil
   Violation between Length Constraint: (3730.87mil > 0mil) Net HPCC_A_06_N Actual Length = 3730.87mil
   Violation between Length Constraint: (3730.984mil > 0mil) Net HPCC_A_06_P Actual Length = 3730.984mil
   Violation between Length Constraint: (3720.683mil > 0mil) Net HPCC_A_07_N Actual Length = 3720.683mil
   Violation between Length Constraint: (3719.998mil > 0mil) Net HPCC_A_07_P Actual Length = 3719.998mil
   Violation between Length Constraint: (3732.718mil > 0mil) Net HPCC_A_08_N Actual Length = 3732.718mil
   Violation between Length Constraint: (3730.556mil > 0mil) Net HPCC_A_08_P Actual Length = 3730.556mil
   Violation between Length Constraint: (3733.246mil > 0mil) Net HPCC_A_09_N Actual Length = 3733.246mil
   Violation between Length Constraint: (3719.611mil > 0mil) Net HPCC_A_09_P Actual Length = 3719.611mil
   Violation between Length Constraint: (3730.79mil > 0mil) Net HPCC_A_10_N Actual Length = 3730.79mil
   Violation between Length Constraint: (3729.09mil > 0mil) Net HPCC_A_10_P Actual Length = 3729.09mil
   Violation between Length Constraint: (3732.243mil > 0mil) Net HPCC_A_11_N Actual Length = 3732.243mil
   Violation between Length Constraint: (3730.542mil > 0mil) Net HPCC_A_11_P Actual Length = 3730.542mil
   Violation between Length Constraint: (3735.367mil > 0mil) Net HPCC_A_12_N Actual Length = 3735.367mil
   Violation between Length Constraint: (3733.66mil > 0mil) Net HPCC_A_12_P Actual Length = 3733.66mil
   Violation between Length Constraint: (3741.643mil > 0mil) Net HPCC_A_13_N Actual Length = 3741.643mil
   Violation between Length Constraint: (3728.079mil > 0mil) Net HPCC_A_13_P Actual Length = 3728.079mil
   Violation between Length Constraint: (3743.873mil > 0mil) Net HPCC_A_14_N Actual Length = 3743.873mil
   Violation between Length Constraint: (3730.308mil > 0mil) Net HPCC_A_14_P Actual Length = 3730.308mil
   Violation between Length Constraint: (3738.65mil > 0mil) Net HPCC_A_15_N Actual Length = 3738.65mil
   Violation between Length Constraint: (3737.013mil > 0mil) Net HPCC_A_15_P Actual Length = 3737.013mil
   Violation between Length Constraint: (3724.441mil > 0mil) Net HPCC_A_16_N Actual Length = 3724.441mil
   Violation between Length Constraint: (3709.857mil > 0mil) Net HPCC_A_16_P Actual Length = 3709.857mil
   Violation between Length Constraint: (3725.818mil > 0mil) Net HPCC_A_17_N Actual Length = 3725.818mil
   Violation between Length Constraint: (3724.11mil > 0mil) Net HPCC_A_17_P Actual Length = 3724.11mil
   Violation between Length Constraint: (3736.236mil > 0mil) Net HPCC_A_18_N Actual Length = 3736.236mil
   Violation between Length Constraint: (3734.528mil > 0mil) Net HPCC_A_18_P Actual Length = 3734.528mil
   Violation between Length Constraint: (3727.881mil > 0mil) Net HPCC_A_19_N Actual Length = 3727.881mil
   Violation between Length Constraint: (3726.174mil > 0mil) Net HPCC_A_19_P Actual Length = 3726.174mil
   Violation between Length Constraint: (3678.666mil > 0mil) Net HPCC_A_20_N Actual Length = 3678.666mil
   Violation between Length Constraint: (3676.965mil > 0mil) Net HPCC_A_20_P Actual Length = 3676.965mil
   Violation between Length Constraint: (3687.893mil > 0mil) Net HPCC_A_21_N Actual Length = 3687.893mil
   Violation between Length Constraint: (3686.11mil > 0mil) Net HPCC_A_21_P Actual Length = 3686.11mil
   Violation between Length Constraint: (3687.474mil > 0mil) Net HPCC_A_22_N Actual Length = 3687.474mil
   Violation between Length Constraint: (3685.691mil > 0mil) Net HPCC_A_22_P Actual Length = 3685.691mil
   Violation between Length Constraint: (3694.349mil > 0mil) Net HPCC_A_23_N Actual Length = 3694.349mil
   Violation between Length Constraint: (3680.954mil > 0mil) Net HPCC_A_23_P Actual Length = 3680.954mil
   Violation between Length Constraint: (3705.752mil > 0mil) Net HPCC_A_24_N Actual Length = 3705.752mil
   Violation between Length Constraint: (3704.044mil > 0mil) Net HPCC_A_24_P Actual Length = 3704.044mil
   Violation between Length Constraint: (3696.444mil > 0mil) Net HPCC_A_25_N Actual Length = 3696.444mil
   Violation between Length Constraint: (3682.179mil > 0mil) Net HPCC_A_25_P Actual Length = 3682.179mil
   Violation between Length Constraint: (3683.736mil > 0mil) Net HPCC_A_26_N Actual Length = 3683.736mil
   Violation between Length Constraint: (3682.354mil > 0mil) Net HPCC_A_26_P Actual Length = 3682.354mil
   Violation between Length Constraint: (3696.742mil > 0mil) Net HPCC_A_27_N Actual Length = 3696.742mil
   Violation between Length Constraint: (3683.179mil > 0mil) Net HPCC_A_27_P Actual Length = 3683.179mil
   Violation between Length Constraint: (3692.115mil > 0mil) Net HPCC_A_28_N Actual Length = 3692.115mil
   Violation between Length Constraint: (3690.408mil > 0mil) Net HPCC_A_28_P Actual Length = 3690.408mil
   Violation between Length Constraint: (3678.977mil > 0mil) Net HPCC_A_29_N Actual Length = 3678.977mil
   Violation between Length Constraint: (3677.193mil > 0mil) Net HPCC_A_29_P Actual Length = 3677.193mil
   Violation between Length Constraint: (3690.734mil > 0mil) Net HPCC_A_30_N Actual Length = 3690.734mil
   Violation between Length Constraint: (3689.033mil > 0mil) Net HPCC_A_30_P Actual Length = 3689.033mil
   Violation between Length Constraint: (3687.792mil > 0mil) Net HPCC_A_31_N Actual Length = 3687.792mil
   Violation between Length Constraint: (3686.009mil > 0mil) Net HPCC_A_31_P Actual Length = 3686.009mil
   Violation between Length Constraint: (3687.484mil > 0mil) Net HPCC_A_32_N Actual Length = 3687.484mil
   Violation between Length Constraint: (3685.701mil > 0mil) Net HPCC_A_32_P Actual Length = 3685.701mil
   Violation between Length Constraint: (3693.256mil > 0mil) Net HPCC_A_33_N Actual Length = 3693.256mil
   Violation between Length Constraint: (3679.692mil > 0mil) Net HPCC_A_33_P Actual Length = 3679.692mil
   Violation between Length Constraint: (3737.688mil > 0mil) Net HPCC_A_34_N Actual Length = 3737.688mil
   Violation between Length Constraint: (3724.124mil > 0mil) Net HPCC_A_34_P Actual Length = 3724.124mil
   Violation between Length Constraint: (3678.331mil > 0mil) Net HPCC_A_35_N Actual Length = 3678.331mil
   Violation between Length Constraint: (3676.957mil > 0mil) Net HPCC_A_35_P Actual Length = 3676.957mil
   Violation between Length Constraint: (3679.459mil > 0mil) Net HPCC_A_36_N Actual Length = 3679.459mil
   Violation between Length Constraint: (3678.503mil > 0mil) Net HPCC_A_36_P Actual Length = 3678.503mil
   Violation between Length Constraint: (3687.669mil > 0mil) Net HPCC_A_37_N Actual Length = 3687.669mil
   Violation between Length Constraint: (3685.961mil > 0mil) Net HPCC_A_37_P Actual Length = 3685.961mil
   Violation between Length Constraint: (3682.106mil > 0mil) Net HPCC_A_38_N Actual Length = 3682.106mil
   Violation between Length Constraint: (3680.405mil > 0mil) Net HPCC_A_38_P Actual Length = 3680.405mil
   Violation between Length Constraint: (3678.117mil > 0mil) Net HPCC_A_39_N Actual Length = 3678.117mil
   Violation between Length Constraint: (3664.624mil > 0mil) Net HPCC_A_39_P Actual Length = 3664.624mil
   Violation between Length Constraint: (3670.701mil > 0mil) Net HPCC_A_40_N Actual Length = 3670.701mil
   Violation between Length Constraint: (3669.001mil > 0mil) Net HPCC_A_40_P Actual Length = 3669.001mil
   Violation between Length Constraint: (3680.818mil > 0mil) Net HPCC_A_41_N Actual Length = 3680.818mil
   Violation between Length Constraint: (3667.253mil > 0mil) Net HPCC_A_41_P Actual Length = 3667.253mil
   Violation between Length Constraint: (3678.602mil > 0mil) Net HPCC_A_42_N Actual Length = 3678.602mil
   Violation between Length Constraint: (3665.038mil > 0mil) Net HPCC_A_42_P Actual Length = 3665.038mil
   Violation between Length Constraint: (3668.644mil > 0mil) Net HPCC_A_43_N Actual Length = 3668.644mil
   Violation between Length Constraint: (3655.15mil > 0mil) Net HPCC_A_43_P Actual Length = 3655.15mil
   Violation between Length Constraint: (3693.252mil > 0mil) Net HPCC_A_44_N Actual Length = 3693.252mil
   Violation between Length Constraint: (3691.795mil > 0mil) Net HPCC_A_44_P Actual Length = 3691.795mil
   Violation between Length Constraint: (3667.673mil > 0mil) Net HPCC_A_45_N Actual Length = 3667.673mil
   Violation between Length Constraint: (3654.171mil > 0mil) Net HPCC_A_45_P Actual Length = 3654.171mil
   Violation between Length Constraint: (3676.896mil > 0mil) Net HPCC_A_46_N Actual Length = 3676.896mil
   Violation between Length Constraint: (3663.262mil > 0mil) Net HPCC_A_46_P Actual Length = 3663.262mil
   Violation between Length Constraint: (3680.345mil > 0mil) Net HPCC_A_47_N Actual Length = 3680.345mil
   Violation between Length Constraint: (3666.048mil > 0mil) Net HPCC_A_47_P Actual Length = 3666.048mil
   Violation between Length Constraint: (3670.212mil > 0mil) Net HPCC_A_48_N Actual Length = 3670.212mil
   Violation between Length Constraint: (3656.647mil > 0mil) Net HPCC_A_48_P Actual Length = 3656.647mil
   Violation between Length Constraint: (3680.942mil > 0mil) Net HPCC_A_49_N Actual Length = 3680.942mil
   Violation between Length Constraint: (3667.378mil > 0mil) Net HPCC_A_49_P Actual Length = 3667.378mil
   Violation between Length Constraint: (3678.347mil > 0mil) Net HPCC_A_50_N Actual Length = 3678.347mil
   Violation between Length Constraint: (3664.783mil > 0mil) Net HPCC_A_50_P Actual Length = 3664.783mil
   Violation between Length Constraint: (3679.409mil > 0mil) Net HPCC_A_51_N Actual Length = 3679.409mil
   Violation between Length Constraint: (3665.845mil > 0mil) Net HPCC_A_51_P Actual Length = 3665.845mil
   Violation between Length Constraint: (3672.832mil > 0mil) Net HPCC_A_52_N Actual Length = 3672.832mil
   Violation between Length Constraint: (3671.132mil > 0mil) Net HPCC_A_52_P Actual Length = 3671.132mil
   Violation between Length Constraint: (3690.944mil > 0mil) Net HPCC_A_53_N Actual Length = 3690.944mil
   Violation between Length Constraint: (3689.236mil > 0mil) Net HPCC_A_53_P Actual Length = 3689.236mil
   Violation between Length Constraint: (3677.01mil > 0mil) Net HPCC_A_54_N Actual Length = 3677.01mil
   Violation between Length Constraint: (3663.843mil > 0mil) Net HPCC_A_54_P Actual Length = 3663.843mil
   Violation between Length Constraint: (3679.012mil > 0mil) Net HPCC_A_55_N Actual Length = 3679.012mil
   Violation between Length Constraint: (3665.447mil > 0mil) Net HPCC_A_55_P Actual Length = 3665.447mil
   Violation between Length Constraint: (3677.925mil > 0mil) Net HPCC_A_56_N Actual Length = 3677.925mil
   Violation between Length Constraint: (3663.862mil > 0mil) Net HPCC_A_56_P Actual Length = 3663.862mil
   Violation between Length Constraint: (3673.353mil > 0mil) Net HPCC_A_57_N Actual Length = 3673.353mil
   Violation between Length Constraint: (3659.719mil > 0mil) Net HPCC_A_57_P Actual Length = 3659.719mil
   Violation between Length Constraint: (4631.656mil > 0mil) Net HPCC_A_58_N Actual Length = 4631.656mil
   Violation between Length Constraint: (4627.347mil > 0mil) Net HPCC_A_58_P Actual Length = 4627.347mil
   Violation between Length Constraint: (4624.752mil > 0mil) Net HPCC_A_59_N Actual Length = 4624.752mil
   Violation between Length Constraint: (4622.268mil > 0mil) Net HPCC_A_59_P Actual Length = 4622.268mil
   Violation between Length Constraint: (4625.856mil > 0mil) Net HPCC_A_60_N Actual Length = 4625.856mil
   Violation between Length Constraint: (4625.889mil > 0mil) Net HPCC_A_60_P Actual Length = 4625.889mil
   Violation between Length Constraint: (4631.694mil > 0mil) Net HPCC_A_61_N Actual Length = 4631.694mil
   Violation between Length Constraint: (4619.855mil > 0mil) Net HPCC_A_61_P Actual Length = 4619.855mil
   Violation between Length Constraint: (3671.53mil > 0mil) Net HPCC_A_62_N Actual Length = 3671.53mil
   Violation between Length Constraint: (3658.133mil > 0mil) Net HPCC_A_62_P Actual Length = 3658.133mil
   Violation between Length Constraint: (3675.726mil > 0mil) Net HPCC_A_63_N Actual Length = 3675.726mil
   Violation between Length Constraint: (3662.55mil > 0mil) Net HPCC_A_63_P Actual Length = 3662.55mil
   Violation between Length Constraint: (4630.609mil > 0mil) Net HPCC_A_64_N Actual Length = 4630.609mil
   Violation between Length Constraint: (4618.721mil > 0mil) Net HPCC_A_64_P Actual Length = 4618.721mil
   Violation between Length Constraint: (4630.71mil > 0mil) Net HPCC_A_65_N Actual Length = 4630.71mil
   Violation between Length Constraint: (4630.721mil > 0mil) Net HPCC_A_65_P Actual Length = 4630.721mil
   Violation between Length Constraint: (4628.651mil > 0mil) Net HPCC_A_66_N Actual Length = 4628.651mil
   Violation between Length Constraint: (4628.675mil > 0mil) Net HPCC_A_66_P Actual Length = 4628.675mil
   Violation between Length Constraint: (4630.999mil > 0mil) Net HPCC_A_67_N Actual Length = 4630.999mil
   Violation between Length Constraint: (4619.16mil > 0mil) Net HPCC_A_67_P Actual Length = 4619.16mil
   Violation between Length Constraint: (4641.655mil > 0mil) Net HPCC_A_68_N Actual Length = 4641.655mil
   Violation between Length Constraint: (4629.824mil > 0mil) Net HPCC_A_68_P Actual Length = 4629.824mil
   Violation between Length Constraint: (4640.817mil > 0mil) Net HPCC_A_69_N Actual Length = 4640.817mil
   Violation between Length Constraint: (4628.986mil > 0mil) Net HPCC_A_69_P Actual Length = 4628.986mil
   Violation between Length Constraint: (4629.112mil > 0mil) Net HPCC_A_70_N Actual Length = 4629.112mil
   Violation between Length Constraint: (4629.137mil > 0mil) Net HPCC_A_70_P Actual Length = 4629.137mil
   Violation between Length Constraint: (4631.538mil > 0mil) Net HPCC_A_71_N Actual Length = 4631.538mil
   Violation between Length Constraint: (4619.708mil > 0mil) Net HPCC_A_71_P Actual Length = 4619.708mil
   Violation between Length Constraint: (3666.009mil > 0mil) Net HPCC_A_72_N Actual Length = 3666.009mil
   Violation between Length Constraint: (3664.301mil > 0mil) Net HPCC_A_72_P Actual Length = 3664.301mil
Rule Violations :144

Processing Rule : Delay Constraint (Min=310ps) (Max=320ps) (InDifferentialPairClass('QSFP_B') + InDifferentialPairClass('QSFP_A'))
Rule Violations :0

Processing Rule : Delay Constraint (Min=705ps) (Max=745ps) (InDifferentialPairClass('HPCC_B'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02