
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003854  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000528  20003854  20003854  0000b854  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000009c  20003d7c  20003d7c  0000bd7c  2**2
                  ALLOC
  3 .stack        00003000  20003e18  20003e18  0000bd7c  2**0
                  ALLOC
  4 .comment      0000012d  00000000  00000000  0000bd7c  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  0000bea9  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000651  00000000  00000000  0000bf89  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000051b2  00000000  00000000  0000c5da  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000c66  00000000  00000000  0001178c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001676  00000000  00000000  000123f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000d30  00000000  00000000  00013a68  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001dec  00000000  00000000  00014798  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00001182  00000000  00000000  00016584  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0002aa99  00000000  00000000  00017706  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0004219f  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000048  00000000  00000000  000421c4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	20001629 	.word	0x20001629
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20000fed 	.word	0x20000fed
2000006c:	2000101d 	.word	0x2000101d
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>
2000031c:	e7fe      	b.n	2000031c <WdogWakeup_IRQHandler+0x2>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001731 	.word	0x20001731
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20003854 	.word	0x20003854
20000450:	20003854 	.word	0x20003854
20000454:	20003854 	.word	0x20003854
20000458:	20003d7c 	.word	0x20003d7c
2000045c:	00000000 	.word	0x00000000
20000460:	20003d7c 	.word	0x20003d7c
20000464:	20003e18 	.word	0x20003e18
20000468:	200019c1 	.word	0x200019c1
2000046c:	20000a45 	.word	0x20000a45

20000470 <__do_global_dtors_aux>:
20000470:	f643 537c 	movw	r3, #15740	; 0x3d7c
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f643 0054 	movw	r0, #14420	; 0x3854
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <wait>:

//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
200004a0:	b082      	sub	sp, #8
200004a2:	9001      	str	r0, [sp, #4]
	while(numCycles != 0){
200004a4:	9b01      	ldr	r3, [sp, #4]
200004a6:	b133      	cbz	r3, 200004b6 <wait+0x16>
		numCycles--; //Each is .104 us
200004a8:	9b01      	ldr	r3, [sp, #4]
200004aa:	f103 33ff 	add.w	r3, r3, #4294967295
200004ae:	9301      	str	r3, [sp, #4]
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
	while(numCycles != 0){
200004b0:	9b01      	ldr	r3, [sp, #4]
200004b2:	2b00      	cmp	r3, #0
200004b4:	d1f8      	bne.n	200004a8 <wait+0x8>
		numCycles--; //Each is .104 us
	}
}
200004b6:	b002      	add	sp, #8
200004b8:	4770      	bx	lr
200004ba:	bf00      	nop

200004bc <pingController>:

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
	wait(100000);
}

struct Controller pingController(int rumble){
200004bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200004c0:	b0af      	sub	sp, #188	; 0xbc
200004c2:	4681      	mov	r9, r0
	c.LT = 0;
	c.RT = 0;

	//Set the poll pattern
	char pollStr[25];
	strcpy(pollStr, "0100000000000011000000111");
200004c4:	f10d 0c9c 	add.w	ip, sp, #156	; 0x9c
200004c8:	f243 6ea8 	movw	lr, #13992	; 0x36a8
200004cc:	f2c2 0e00 	movt	lr, #8192	; 0x2000
200004d0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200004d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200004d8:	4663      	mov	r3, ip
200004da:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
200004de:	c303      	stmia	r3!, {r0, r1}
200004e0:	801a      	strh	r2, [r3, #0]
200004e2:	f04f 0400 	mov.w	r4, #0
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200004e6:	4625      	mov	r5, r4
		if(pollStr[i] == '1'){
200004e8:	ae27      	add	r6, sp, #156	; 0x9c
			wait(2);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(19);
		}
		else{
			wait(19);
200004ea:	f04f 0713 	mov.w	r7, #19
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
200004ee:	f04f 0801 	mov.w	r8, #1
			wait(2);
200004f2:	f04f 0a02 	mov.w	sl, #2
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200004f6:	4628      	mov	r0, r5
200004f8:	4629      	mov	r1, r5
200004fa:	f000 fff3 	bl	200014e4 <MSS_GPIO_drive_inout>
		if(pollStr[i] == '1'){
200004fe:	5d33      	ldrb	r3, [r6, r4]
20000500:	2b31      	cmp	r3, #49	; 0x31
20000502:	d10a      	bne.n	2000051a <pingController+0x5e>
			wait(2);
20000504:	4650      	mov	r0, sl
20000506:	f7ff ffcb 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
2000050a:	4628      	mov	r0, r5
2000050c:	4641      	mov	r1, r8
2000050e:	f000 ffe9 	bl	200014e4 <MSS_GPIO_drive_inout>
			wait(19);
20000512:	4638      	mov	r0, r7
20000514:	f7ff ffc4 	bl	200004a0 <wait>
20000518:	e009      	b.n	2000052e <pingController+0x72>
		}
		else{
			wait(19);
2000051a:	4638      	mov	r0, r7
2000051c:	f7ff ffc0 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
20000520:	4628      	mov	r0, r5
20000522:	4641      	mov	r1, r8
20000524:	f000 ffde 	bl	200014e4 <MSS_GPIO_drive_inout>
			wait(2);
20000528:	4650      	mov	r0, sl
2000052a:	f7ff ffb9 	bl	200004a0 <wait>
	//Set the rumble bit [23]
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
2000052e:	f104 0401 	add.w	r4, r4, #1
20000532:	2c19      	cmp	r4, #25
20000534:	d1df      	bne.n	200004f6 <pingController+0x3a>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(2);
		}
	}

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
20000536:	f04f 0000 	mov.w	r0, #0
2000053a:	f04f 0102 	mov.w	r1, #2
2000053e:	f000 ffd1 	bl	200014e4 <MSS_GPIO_drive_inout>
20000542:	f04f 0400 	mov.w	r4, #0

	//Read the bits being sent back
	//TODO: If we add GPIO, do c.(everything) = c.(everything) & 1;
	//Start
	for(i = 0; i < 34; i++){
		wait(1);
20000546:	f04f 0601 	mov.w	r6, #1
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_inputs( void )
{
    return GPIO->GPIO_IN;
2000054a:	f243 0500 	movw	r5, #12288	; 0x3000
2000054e:	f2c4 0501 	movt	r5, #16385	; 0x4001
20000552:	4630      	mov	r0, r6
20000554:	f7ff ffa4 	bl	200004a0 <wait>
20000558:	f8d5 7084 	ldr.w	r7, [r5, #132]	; 0x84
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

	//Read the bits being sent back
	//TODO: If we add GPIO, do c.(everything) = c.(everything) & 1;
	//Start
	for(i = 0; i < 34; i++){
2000055c:	f104 0401 	add.w	r4, r4, #1
20000560:	2c22      	cmp	r4, #34	; 0x22
20000562:	d1f6      	bne.n	20000552 <pingController+0x96>
		wait(1);
		c.Start = MSS_GPIO_get_inputs();
	}

	//Y
	wait(30);
20000564:	f04f 001e 	mov.w	r0, #30
20000568:	f7ff ff9a 	bl	200004a0 <wait>
2000056c:	f243 0400 	movw	r4, #12288	; 0x3000
20000570:	f2c4 0401 	movt	r4, #16385	; 0x4001
20000574:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000578:	9025      	str	r0, [sp, #148]	; 0x94
	c.Y = MSS_GPIO_get_inputs();

	//X
	wait(30);
2000057a:	f04f 001e 	mov.w	r0, #30
2000057e:	f7ff ff8f 	bl	200004a0 <wait>
20000582:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
20000586:	9124      	str	r1, [sp, #144]	; 0x90
	c.X = MSS_GPIO_get_inputs();

	//B
	wait(32);
20000588:	f04f 0020 	mov.w	r0, #32
2000058c:	f7ff ff88 	bl	200004a0 <wait>
20000590:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000594:	9223      	str	r2, [sp, #140]	; 0x8c
	c.B = MSS_GPIO_get_inputs();

	//A
	wait(33);
20000596:	f04f 0021 	mov.w	r0, #33	; 0x21
2000059a:	f7ff ff81 	bl	200004a0 <wait>
2000059e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
200005a2:	9322      	str	r3, [sp, #136]	; 0x88
	c.A = MSS_GPIO_get_inputs();

	//L (After 1 cycle delay)
	wait(33);
200005a4:	f04f 0021 	mov.w	r0, #33	; 0x21
200005a8:	f7ff ff7a 	bl	200004a0 <wait>
200005ac:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	curState = MSS_GPIO_get_inputs();

	wait(33);
200005b0:	f04f 0021 	mov.w	r0, #33	; 0x21
200005b4:	f7ff ff74 	bl	200004a0 <wait>
200005b8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
200005bc:	9021      	str	r0, [sp, #132]	; 0x84
	c.L = MSS_GPIO_get_inputs();
	//R
	wait(33);
200005be:	f04f 0021 	mov.w	r0, #33	; 0x21
200005c2:	f7ff ff6d 	bl	200004a0 <wait>
200005c6:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
200005ca:	9120      	str	r1, [sp, #128]	; 0x80
	c.R = MSS_GPIO_get_inputs();
	//Z
	wait(33);
200005cc:	f04f 0021 	mov.w	r0, #33	; 0x21
200005d0:	f7ff ff66 	bl	200004a0 <wait>
200005d4:	f8d4 b084 	ldr.w	fp, [r4, #132]	; 0x84
	c.Z = MSS_GPIO_get_inputs();
	//dUp
	wait(31);
200005d8:	f04f 001f 	mov.w	r0, #31
200005dc:	f7ff ff60 	bl	200004a0 <wait>
200005e0:	f8d4 a084 	ldr.w	sl, [r4, #132]	; 0x84
	c.dUp = MSS_GPIO_get_inputs();
	//dDown
	wait(31);
200005e4:	f04f 001f 	mov.w	r0, #31
200005e8:	f7ff ff5a 	bl	200004a0 <wait>
200005ec:	f8d4 8084 	ldr.w	r8, [r4, #132]	; 0x84
	c.dDown = MSS_GPIO_get_inputs();
	//dRight
	wait(32);
200005f0:	f04f 0020 	mov.w	r0, #32
200005f4:	f7ff ff54 	bl	200004a0 <wait>
200005f8:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
	c.dRight = MSS_GPIO_get_inputs();
	//dLeft
	wait(32);
200005fc:	f04f 0020 	mov.w	r0, #32
20000600:	f7ff ff4e 	bl	200004a0 <wait>
20000604:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
	c.dLeft = MSS_GPIO_get_inputs();

	//JoyX (8 bits)
	//bit 7
	wait(32);
20000608:	f04f 0020 	mov.w	r0, #32
2000060c:	f7ff ff48 	bl	200004a0 <wait>
20000610:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000614:	921f      	str	r2, [sp, #124]	; 0x7c
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(32);
20000616:	f04f 0020 	mov.w	r0, #32
2000061a:	f7ff ff41 	bl	200004a0 <wait>
2000061e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000622:	931e      	str	r3, [sp, #120]	; 0x78
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
20000624:	f04f 0020 	mov.w	r0, #32
20000628:	f7ff ff3a 	bl	200004a0 <wait>
2000062c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000630:	901d      	str	r0, [sp, #116]	; 0x74
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(32);
20000632:	f04f 0020 	mov.w	r0, #32
20000636:	f7ff ff33 	bl	200004a0 <wait>
2000063a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
2000063e:	911c      	str	r1, [sp, #112]	; 0x70
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(32);
20000640:	f04f 0020 	mov.w	r0, #32
20000644:	f7ff ff2c 	bl	200004a0 <wait>
20000648:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
2000064c:	921b      	str	r2, [sp, #108]	; 0x6c
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(32);
2000064e:	f04f 0020 	mov.w	r0, #32
20000652:	f7ff ff25 	bl	200004a0 <wait>
20000656:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
2000065a:	931a      	str	r3, [sp, #104]	; 0x68
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(32);
2000065c:	f04f 0020 	mov.w	r0, #32
20000660:	f7ff ff1e 	bl	200004a0 <wait>
20000664:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000668:	9019      	str	r0, [sp, #100]	; 0x64
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(32);
2000066a:	f04f 0020 	mov.w	r0, #32
2000066e:	f7ff ff17 	bl	200004a0 <wait>
20000672:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
20000676:	9118      	str	r1, [sp, #96]	; 0x60



	//JoyY (8 bits)
	//bit 7
	wait(30);
20000678:	f04f 001e 	mov.w	r0, #30
2000067c:	f7ff ff10 	bl	200004a0 <wait>
20000680:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000684:	9217      	str	r2, [sp, #92]	; 0x5c
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(30);
20000686:	f04f 001e 	mov.w	r0, #30
2000068a:	f7ff ff09 	bl	200004a0 <wait>
2000068e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000692:	9316      	str	r3, [sp, #88]	; 0x58
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(30);
20000694:	f04f 001e 	mov.w	r0, #30
20000698:	f7ff ff02 	bl	200004a0 <wait>
2000069c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
200006a0:	9015      	str	r0, [sp, #84]	; 0x54
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(30);
200006a2:	f04f 001e 	mov.w	r0, #30
200006a6:	f7ff fefb 	bl	200004a0 <wait>
200006aa:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
200006ae:	9114      	str	r1, [sp, #80]	; 0x50
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(30);
200006b0:	f04f 001e 	mov.w	r0, #30
200006b4:	f7ff fef4 	bl	200004a0 <wait>
200006b8:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
200006bc:	9213      	str	r2, [sp, #76]	; 0x4c
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(31);
200006be:	f04f 001f 	mov.w	r0, #31
200006c2:	f7ff feed 	bl	200004a0 <wait>
200006c6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
200006ca:	9312      	str	r3, [sp, #72]	; 0x48
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(31);
200006cc:	f04f 001f 	mov.w	r0, #31
200006d0:	f7ff fee6 	bl	200004a0 <wait>
200006d4:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
200006d8:	9011      	str	r0, [sp, #68]	; 0x44
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
200006da:	f04f 001e 	mov.w	r0, #30
200006de:	f7ff fedf 	bl	200004a0 <wait>
200006e2:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
200006e6:	9110      	str	r1, [sp, #64]	; 0x40
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1));


	//cX (8 bits)
	//bit 7
	wait(30);
200006e8:	f04f 001e 	mov.w	r0, #30
200006ec:	f7ff fed8 	bl	200004a0 <wait>
200006f0:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
200006f4:	920f      	str	r2, [sp, #60]	; 0x3c
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(30);
200006f6:	f04f 001e 	mov.w	r0, #30
200006fa:	f7ff fed1 	bl	200004a0 <wait>
200006fe:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000702:	930e      	str	r3, [sp, #56]	; 0x38
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
20000704:	f04f 0020 	mov.w	r0, #32
20000708:	f7ff feca 	bl	200004a0 <wait>
2000070c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000710:	900d      	str	r0, [sp, #52]	; 0x34
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(31);
20000712:	f04f 001f 	mov.w	r0, #31
20000716:	f7ff fec3 	bl	200004a0 <wait>
2000071a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
2000071e:	910c      	str	r1, [sp, #48]	; 0x30
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(34);
20000720:	f04f 0022 	mov.w	r0, #34	; 0x22
20000724:	f7ff febc 	bl	200004a0 <wait>
20000728:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
2000072c:	920b      	str	r2, [sp, #44]	; 0x2c
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(31);
2000072e:	f04f 001f 	mov.w	r0, #31
20000732:	f7ff feb5 	bl	200004a0 <wait>
20000736:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
2000073a:	930a      	str	r3, [sp, #40]	; 0x28
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(32);
2000073c:	f04f 0020 	mov.w	r0, #32
20000740:	f7ff feae 	bl	200004a0 <wait>
20000744:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000748:	9009      	str	r0, [sp, #36]	; 0x24
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
2000074a:	f04f 001e 	mov.w	r0, #30
2000074e:	f7ff fea7 	bl	200004a0 <wait>
20000752:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
20000756:	9108      	str	r1, [sp, #32]
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1));


	//cY (8 bits)
	//bit 7
	wait(32);
20000758:	f04f 0020 	mov.w	r0, #32
2000075c:	f7ff fea0 	bl	200004a0 <wait>
20000760:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000764:	9207      	str	r2, [sp, #28]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(32);
20000766:	f04f 0020 	mov.w	r0, #32
2000076a:	f7ff fe99 	bl	200004a0 <wait>
2000076e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000772:	9306      	str	r3, [sp, #24]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
20000774:	f04f 0020 	mov.w	r0, #32
20000778:	f7ff fe92 	bl	200004a0 <wait>
2000077c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000780:	9005      	str	r0, [sp, #20]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(31);
20000782:	f04f 001f 	mov.w	r0, #31
20000786:	f7ff fe8b 	bl	200004a0 <wait>
2000078a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
2000078e:	9104      	str	r1, [sp, #16]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(34);
20000790:	f04f 0022 	mov.w	r0, #34	; 0x22
20000794:	f7ff fe84 	bl	200004a0 <wait>
20000798:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
2000079c:	9203      	str	r2, [sp, #12]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(31);
2000079e:	f04f 001f 	mov.w	r0, #31
200007a2:	f7ff fe7d 	bl	200004a0 <wait>
200007a6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
200007aa:	9302      	str	r3, [sp, #8]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(32);
200007ac:	f04f 0020 	mov.w	r0, #32
200007b0:	f7ff fe76 	bl	200004a0 <wait>
200007b4:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
200007b8:	9001      	str	r0, [sp, #4]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
200007ba:	f04f 001e 	mov.w	r0, #30
200007be:	f7ff fe6f 	bl	200004a0 <wait>
200007c2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	//printf("JoyX: %x\n\t", c.joyX);
	//printf("JoyY: %x\n\t", c.joyY);
	//printf("cX:   %x\n\t", c.cX);
	//printf("cY:   %x\n\t", c.cY);

	return c;
200007c6:	f04f 0200 	mov.w	r2, #0
200007ca:	f8c9 2004 	str.w	r2, [r9, #4]
200007ce:	f8c9 5030 	str.w	r5, [r9, #48]	; 0x30
200007d2:	f8c9 602c 	str.w	r6, [r9, #44]	; 0x2c
200007d6:	f8c9 8028 	str.w	r8, [r9, #40]	; 0x28
200007da:	f8c9 a024 	str.w	sl, [r9, #36]	; 0x24
200007de:	f8c9 b020 	str.w	fp, [r9, #32]
200007e2:	9920      	ldr	r1, [sp, #128]	; 0x80
200007e4:	f8c9 101c 	str.w	r1, [r9, #28]
200007e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
200007ea:	f8c9 2018 	str.w	r2, [r9, #24]
200007ee:	9822      	ldr	r0, [sp, #136]	; 0x88
200007f0:	f8c9 0014 	str.w	r0, [r9, #20]
200007f4:	9923      	ldr	r1, [sp, #140]	; 0x8c
200007f6:	f8c9 1010 	str.w	r1, [r9, #16]
200007fa:	9a24      	ldr	r2, [sp, #144]	; 0x90
200007fc:	f8c9 200c 	str.w	r2, [r9, #12]
20000800:	9825      	ldr	r0, [sp, #148]	; 0x94
20000802:	f8c9 0008 	str.w	r0, [r9, #8]
20000806:	f8c9 7000 	str.w	r7, [r9]
2000080a:	f04f 0200 	mov.w	r2, #0
2000080e:	f8c9 2048 	str.w	r2, [r9, #72]	; 0x48
20000812:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
20000816:	9907      	ldr	r1, [sp, #28]
20000818:	ea4f 12c1 	mov.w	r2, r1, lsl #7
2000081c:	f002 02ff 	and.w	r2, r2, #255	; 0xff
20000820:	9806      	ldr	r0, [sp, #24]
20000822:	f000 0101 	and.w	r1, r0, #1
20000826:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
2000082a:	f003 0301 	and.w	r3, r3, #1
2000082e:	ea42 0303 	orr.w	r3, r2, r3
20000832:	9905      	ldr	r1, [sp, #20]
20000834:	f001 0201 	and.w	r2, r1, #1
20000838:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
2000083c:	9804      	ldr	r0, [sp, #16]
2000083e:	f000 0201 	and.w	r2, r0, #1
20000842:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
20000846:	9903      	ldr	r1, [sp, #12]
20000848:	f001 0201 	and.w	r2, r1, #1
2000084c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
20000850:	9802      	ldr	r0, [sp, #8]
20000852:	f000 0201 	and.w	r2, r0, #1
20000856:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
2000085a:	9901      	ldr	r1, [sp, #4]
2000085c:	f001 0201 	and.w	r2, r1, #1
20000860:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
20000864:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
20000868:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000086a:	ea4f 13c2 	mov.w	r3, r2, lsl #7
2000086e:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20000872:	980e      	ldr	r0, [sp, #56]	; 0x38
20000874:	f000 0201 	and.w	r2, r0, #1
20000878:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
2000087c:	9908      	ldr	r1, [sp, #32]
2000087e:	f001 0201 	and.w	r2, r1, #1
20000882:	ea43 0302 	orr.w	r3, r3, r2
20000886:	980d      	ldr	r0, [sp, #52]	; 0x34
20000888:	f000 0201 	and.w	r2, r0, #1
2000088c:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
20000890:	990c      	ldr	r1, [sp, #48]	; 0x30
20000892:	f001 0201 	and.w	r2, r1, #1
20000896:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
2000089a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000089c:	f000 0201 	and.w	r2, r0, #1
200008a0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
200008a4:	990a      	ldr	r1, [sp, #40]	; 0x28
200008a6:	f001 0201 	and.w	r2, r1, #1
200008aa:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
200008ae:	9809      	ldr	r0, [sp, #36]	; 0x24
200008b0:	f000 0201 	and.w	r2, r0, #1
200008b4:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
200008b8:	f8c9 303c 	str.w	r3, [r9, #60]	; 0x3c
200008bc:	9917      	ldr	r1, [sp, #92]	; 0x5c
200008be:	ea4f 13c1 	mov.w	r3, r1, lsl #7
200008c2:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200008c6:	9816      	ldr	r0, [sp, #88]	; 0x58
200008c8:	f000 0201 	and.w	r2, r0, #1
200008cc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
200008d0:	9910      	ldr	r1, [sp, #64]	; 0x40
200008d2:	f001 0201 	and.w	r2, r1, #1
200008d6:	ea43 0302 	orr.w	r3, r3, r2
200008da:	9815      	ldr	r0, [sp, #84]	; 0x54
200008dc:	f000 0201 	and.w	r2, r0, #1
200008e0:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
200008e4:	9914      	ldr	r1, [sp, #80]	; 0x50
200008e6:	f001 0201 	and.w	r2, r1, #1
200008ea:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
200008ee:	9813      	ldr	r0, [sp, #76]	; 0x4c
200008f0:	f000 0201 	and.w	r2, r0, #1
200008f4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
200008f8:	9912      	ldr	r1, [sp, #72]	; 0x48
200008fa:	f001 0201 	and.w	r2, r1, #1
200008fe:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
20000902:	9811      	ldr	r0, [sp, #68]	; 0x44
20000904:	f000 0201 	and.w	r2, r0, #1
20000908:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
2000090c:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
20000910:	991f      	ldr	r1, [sp, #124]	; 0x7c
20000912:	ea4f 13c1 	mov.w	r3, r1, lsl #7
20000916:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000091a:	981e      	ldr	r0, [sp, #120]	; 0x78
2000091c:	f000 0201 	and.w	r2, r0, #1
20000920:	ea43 1282 	orr.w	r2, r3, r2, lsl #6
20000924:	9918      	ldr	r1, [sp, #96]	; 0x60
20000926:	f001 0301 	and.w	r3, r1, #1
2000092a:	ea42 0303 	orr.w	r3, r2, r3
2000092e:	981d      	ldr	r0, [sp, #116]	; 0x74
20000930:	f000 0201 	and.w	r2, r0, #1
20000934:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
20000938:	991c      	ldr	r1, [sp, #112]	; 0x70
2000093a:	f001 0201 	and.w	r2, r1, #1
2000093e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
20000942:	981b      	ldr	r0, [sp, #108]	; 0x6c
20000944:	f000 0201 	and.w	r2, r0, #1
20000948:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
2000094c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000094e:	f001 0201 	and.w	r2, r1, #1
20000952:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
20000956:	9819      	ldr	r0, [sp, #100]	; 0x64
20000958:	f000 0201 	and.w	r2, r0, #1
2000095c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
20000960:	f8c9 3034 	str.w	r3, [r9, #52]	; 0x34
}
20000964:	4648      	mov	r0, r9
20000966:	b02f      	add	sp, #188	; 0xbc
20000968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000096c <pollController>:

void pollController(struct Controller *c, struct Controller *cPrev){
2000096c:	b570      	push	{r4, r5, r6, lr}
2000096e:	b094      	sub	sp, #80	; 0x50
20000970:	4604      	mov	r4, r0
20000972:	460e      	mov	r6, r1
	*c = pingController(1);
20000974:	466d      	mov	r5, sp
20000976:	4668      	mov	r0, sp
20000978:	f04f 0101 	mov.w	r1, #1
2000097c:	f7ff fd9e 	bl	200004bc <pingController>
20000980:	4620      	mov	r0, r4
20000982:	4669      	mov	r1, sp
20000984:	f04f 024c 	mov.w	r2, #76	; 0x4c
20000988:	f001 f842 	bl	20001a10 <memcpy>
	c->StartOnDown = 0;
2000098c:	f04f 0300 	mov.w	r3, #0
20000990:	6063      	str	r3, [r4, #4]
	if(!cPrev->Start && c->Start){
20000992:	6833      	ldr	r3, [r6, #0]
20000994:	b923      	cbnz	r3, 200009a0 <pollController+0x34>
20000996:	6823      	ldr	r3, [r4, #0]
20000998:	b113      	cbz	r3, 200009a0 <pollController+0x34>
		c->StartOnDown = 1;
2000099a:	f04f 0301 	mov.w	r3, #1
2000099e:	6063      	str	r3, [r4, #4]
	}

	*cPrev = *c;
200009a0:	4630      	mov	r0, r6
200009a2:	4621      	mov	r1, r4
200009a4:	f04f 024c 	mov.w	r2, #76	; 0x4c
200009a8:	f001 f832 	bl	20001a10 <memcpy>
	if(c->StartOnDown) printf("Start on down!\n");
200009ac:	6863      	ldr	r3, [r4, #4]
200009ae:	b12b      	cbz	r3, 200009bc <pollController+0x50>
200009b0:	f243 60c4 	movw	r0, #14020	; 0x36c4
200009b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009b8:	f001 f92e 	bl	20001c18 <puts>
}
200009bc:	b014      	add	sp, #80	; 0x50
200009be:	bd70      	pop	{r4, r5, r6, pc}

200009c0 <initController>:
	while(numCycles != 0){
		numCycles--; //Each is .104 us
	}
}

void initController(){
200009c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200009c4:	b084      	sub	sp, #16
	int i;

	//Set the poll pattern
	char pollStr[9];
	strcpy(pollStr, "000000001");
200009c6:	ab01      	add	r3, sp, #4
200009c8:	f243 62d4 	movw	r2, #14036	; 0x36d4
200009cc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200009d0:	ca07      	ldmia	r2!, {r0, r1, r2}
200009d2:	c303      	stmia	r3!, {r0, r1}
200009d4:	801a      	strh	r2, [r3, #0]
200009d6:	f04f 0400 	mov.w	r4, #0

	//Send the poll pattern
	for(i = 0; i < 9; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200009da:	4625      	mov	r5, r4
		if(pollStr[i] == '1'){
200009dc:	af01      	add	r7, sp, #4
			wait(1);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(19);
		}
		else{
			wait(19);
200009de:	f04f 0813 	mov.w	r8, #19
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
200009e2:	f04f 0601 	mov.w	r6, #1
	char pollStr[9];
	strcpy(pollStr, "000000001");

	//Send the poll pattern
	for(i = 0; i < 9; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200009e6:	4628      	mov	r0, r5
200009e8:	4629      	mov	r1, r5
200009ea:	f000 fd7b 	bl	200014e4 <MSS_GPIO_drive_inout>
		if(pollStr[i] == '1'){
200009ee:	5d3b      	ldrb	r3, [r7, r4]
200009f0:	2b31      	cmp	r3, #49	; 0x31
200009f2:	d10a      	bne.n	20000a0a <initController+0x4a>
			wait(1);
200009f4:	4630      	mov	r0, r6
200009f6:	f7ff fd53 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
200009fa:	4628      	mov	r0, r5
200009fc:	4631      	mov	r1, r6
200009fe:	f000 fd71 	bl	200014e4 <MSS_GPIO_drive_inout>
			wait(19);
20000a02:	4640      	mov	r0, r8
20000a04:	f7ff fd4c 	bl	200004a0 <wait>
20000a08:	e009      	b.n	20000a1e <initController+0x5e>
		}
		else{
			wait(19);
20000a0a:	4640      	mov	r0, r8
20000a0c:	f7ff fd48 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
20000a10:	4628      	mov	r0, r5
20000a12:	4631      	mov	r1, r6
20000a14:	f000 fd66 	bl	200014e4 <MSS_GPIO_drive_inout>
			wait(1);
20000a18:	4630      	mov	r0, r6
20000a1a:	f7ff fd41 	bl	200004a0 <wait>
	//Set the poll pattern
	char pollStr[9];
	strcpy(pollStr, "000000001");

	//Send the poll pattern
	for(i = 0; i < 9; i++){
20000a1e:	f104 0401 	add.w	r4, r4, #1
20000a22:	2c09      	cmp	r4, #9
20000a24:	d1df      	bne.n	200009e6 <initController+0x26>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(1);
		}
	}

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
20000a26:	f04f 0000 	mov.w	r0, #0
20000a2a:	f04f 0102 	mov.w	r1, #2
20000a2e:	f000 fd59 	bl	200014e4 <MSS_GPIO_drive_inout>
	wait(100000);
20000a32:	f248 60a0 	movw	r0, #34464	; 0x86a0
20000a36:	f2c0 0001 	movt	r0, #1
20000a3a:	f7ff fd31 	bl	200004a0 <wait>
}
20000a3e:	b004      	add	sp, #16
20000a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20000a44 <main>:

//////////////////
// Tie-Everything-Together Code
//////////////////

int main(){
20000a44:	b570      	push	{r4, r5, r6, lr}
20000a46:	b0a6      	sub	sp, #152	; 0x98
	//SmartFusion Global Initializations
	MSS_GPIO_init();
20000a48:	f000 fd00 	bl	2000144c <MSS_GPIO_init>
	);*/


	//Controller Initialization
	struct Controller c, cPrev;
	cPrev.Start = 0;
20000a4c:	f04f 0400 	mov.w	r4, #0
20000a50:	9400      	str	r4, [sp, #0]
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_INOUT_MODE);
20000a52:	4620      	mov	r0, r4
20000a54:	f04f 0103 	mov.w	r1, #3
20000a58:	f000 fd28 	bl	200014ac <MSS_GPIO_config>
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
20000a5c:	4620      	mov	r0, r4
20000a5e:	f04f 0102 	mov.w	r1, #2
20000a62:	f000 fd3f 	bl	200014e4 <MSS_GPIO_drive_inout>
	initController();
20000a66:	f7ff ffab 	bl	200009c0 <initController>

	//Main Loop
	while(1){
		pollController(&c,&cPrev);
20000a6a:	ad13      	add	r5, sp, #76	; 0x4c
//		uint8_t msg[15] = "Start on down!\n";
//		MSS_UART_polled_tx(&g_mss_uart1, msg, sizeof(msg));
		wait(1000000);
20000a6c:	f244 2440 	movw	r4, #16960	; 0x4240
20000a70:	f2c0 040f 	movt	r4, #15
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
	initController();

	//Main Loop
	while(1){
		pollController(&c,&cPrev);
20000a74:	4628      	mov	r0, r5
20000a76:	4669      	mov	r1, sp
20000a78:	f7ff ff78 	bl	2000096c <pollController>
//		uint8_t msg[15] = "Start on down!\n";
//		MSS_UART_polled_tx(&g_mss_uart1, msg, sizeof(msg));
		wait(1000000);
20000a7c:	4620      	mov	r0, r4
20000a7e:	f7ff fd0f 	bl	200004a0 <wait>
20000a82:	e7f7      	b.n	20000a74 <main+0x30>

20000a84 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000a84:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000a88:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a90:	4298      	cmp	r0, r3
20000a92:	d006      	beq.n	20000aa2 <MSS_UART_polled_tx+0x1e>
20000a94:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000a98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a9c:	4298      	cmp	r0, r3
20000a9e:	d000      	beq.n	20000aa2 <MSS_UART_polled_tx+0x1e>
20000aa0:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000aa2:	b901      	cbnz	r1, 20000aa6 <MSS_UART_polled_tx+0x22>
20000aa4:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000aa6:	b902      	cbnz	r2, 20000aaa <MSS_UART_polled_tx+0x26>
20000aa8:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000aaa:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000aae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ab2:	4298      	cmp	r0, r3
20000ab4:	d005      	beq.n	20000ac2 <MSS_UART_polled_tx+0x3e>
20000ab6:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000abe:	4298      	cmp	r0, r3
20000ac0:	d133      	bne.n	20000b2a <MSS_UART_polled_tx+0xa6>
20000ac2:	1e13      	subs	r3, r2, #0
20000ac4:	bf18      	it	ne
20000ac6:	2301      	movne	r3, #1
20000ac8:	2900      	cmp	r1, #0
20000aca:	bf0c      	ite	eq
20000acc:	2300      	moveq	r3, #0
20000ace:	f003 0301 	andne.w	r3, r3, #1
20000ad2:	2b00      	cmp	r3, #0
20000ad4:	d029      	beq.n	20000b2a <MSS_UART_polled_tx+0xa6>
20000ad6:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000ada:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000adc:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000ae0:	6803      	ldr	r3, [r0, #0]
20000ae2:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20000ae4:	f890 c00a 	ldrb.w	ip, [r0, #10]
20000ae8:	ea43 0c0c 	orr.w	ip, r3, ip
20000aec:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000af0:	f013 0f20 	tst.w	r3, #32
20000af4:	d017      	beq.n	20000b26 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000af6:	2a0f      	cmp	r2, #15
20000af8:	d904      	bls.n	20000b04 <MSS_UART_polled_tx+0x80>
20000afa:	4656      	mov	r6, sl
20000afc:	46bc      	mov	ip, r7
20000afe:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000b00:	440f      	add	r7, r1
20000b02:	e004      	b.n	20000b0e <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000b04:	b90a      	cbnz	r2, 20000b0a <MSS_UART_polled_tx+0x86>
20000b06:	4643      	mov	r3, r8
20000b08:	e00b      	b.n	20000b22 <MSS_UART_polled_tx+0x9e>
20000b0a:	4616      	mov	r6, r2
20000b0c:	e7f6      	b.n	20000afc <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000b0e:	6804      	ldr	r4, [r0, #0]
20000b10:	5cfd      	ldrb	r5, [r7, r3]
20000b12:	7025      	strb	r5, [r4, #0]
20000b14:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000b18:	f103 0301 	add.w	r3, r3, #1
20000b1c:	429e      	cmp	r6, r3
20000b1e:	d8f6      	bhi.n	20000b0e <MSS_UART_polled_tx+0x8a>
20000b20:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000b22:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
20000b26:	2a00      	cmp	r2, #0
20000b28:	d1da      	bne.n	20000ae0 <MSS_UART_polled_tx+0x5c>
    }
}
20000b2a:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20000b2e:	4770      	bx	lr

20000b30 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20000b30:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000b32:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b3a:	4298      	cmp	r0, r3
20000b3c:	d006      	beq.n	20000b4c <MSS_UART_polled_tx_string+0x1c>
20000b3e:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b46:	4298      	cmp	r0, r3
20000b48:	d000      	beq.n	20000b4c <MSS_UART_polled_tx_string+0x1c>
20000b4a:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20000b4c:	b901      	cbnz	r1, 20000b50 <MSS_UART_polled_tx_string+0x20>
20000b4e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000b50:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b58:	4298      	cmp	r0, r3
20000b5a:	d005      	beq.n	20000b68 <MSS_UART_polled_tx_string+0x38>
20000b5c:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b64:	4298      	cmp	r0, r3
20000b66:	d128      	bne.n	20000bba <MSS_UART_polled_tx_string+0x8a>
20000b68:	b339      	cbz	r1, 20000bba <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000b6a:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000b6c:	b32d      	cbz	r5, 20000bba <MSS_UART_polled_tx_string+0x8a>
20000b6e:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000b72:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20000b74:	6804      	ldr	r4, [r0, #0]
20000b76:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
20000b78:	7a82      	ldrb	r2, [r0, #10]
20000b7a:	ea43 0202 	orr.w	r2, r3, r2
20000b7e:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
20000b80:	f013 0f20 	tst.w	r3, #32
20000b84:	d0f7      	beq.n	20000b76 <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000b86:	b1c5      	cbz	r5, 20000bba <MSS_UART_polled_tx_string+0x8a>
20000b88:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000b8a:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20000b8e:	6802      	ldr	r2, [r0, #0]
20000b90:	b2ed      	uxtb	r5, r5
20000b92:	7015      	strb	r5, [r2, #0]
                ++fill_size;
20000b94:	f103 0301 	add.w	r3, r3, #1
20000b98:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000b9c:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000b9e:	2b0f      	cmp	r3, #15
20000ba0:	bf8c      	ite	hi
20000ba2:	2200      	movhi	r2, #0
20000ba4:	2201      	movls	r2, #1
20000ba6:	2d00      	cmp	r5, #0
20000ba8:	bf0c      	ite	eq
20000baa:	2200      	moveq	r2, #0
20000bac:	f002 0201 	andne.w	r2, r2, #1
20000bb0:	2a00      	cmp	r2, #0
20000bb2:	d1ec      	bne.n	20000b8e <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000bb4:	b10d      	cbz	r5, 20000bba <MSS_UART_polled_tx_string+0x8a>
20000bb6:	46a4      	mov	ip, r4
20000bb8:	e7dc      	b.n	20000b74 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20000bba:	bcf0      	pop	{r4, r5, r6, r7}
20000bbc:	4770      	bx	lr
20000bbe:	bf00      	nop

20000bc0 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000bc0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000bc2:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000bc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bca:	4298      	cmp	r0, r3
20000bcc:	d006      	beq.n	20000bdc <MSS_UART_irq_tx+0x1c>
20000bce:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000bd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd6:	4298      	cmp	r0, r3
20000bd8:	d000      	beq.n	20000bdc <MSS_UART_irq_tx+0x1c>
20000bda:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
20000bdc:	b901      	cbnz	r1, 20000be0 <MSS_UART_irq_tx+0x20>
20000bde:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000be0:	b90a      	cbnz	r2, 20000be6 <MSS_UART_irq_tx+0x26>
20000be2:	be00      	bkpt	0x0000
20000be4:	e036      	b.n	20000c54 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
20000be6:	2900      	cmp	r1, #0
20000be8:	d034      	beq.n	20000c54 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
20000bea:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000bee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bf2:	4298      	cmp	r0, r3
20000bf4:	d005      	beq.n	20000c02 <MSS_UART_irq_tx+0x42>
20000bf6:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000bfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bfe:	4298      	cmp	r0, r3
20000c00:	d128      	bne.n	20000c54 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
20000c02:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
20000c04:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
20000c06:	f04f 0300 	mov.w	r3, #0
20000c0a:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000c0c:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000c0e:	b219      	sxth	r1, r3
20000c10:	ea4f 1151 	mov.w	r1, r1, lsr #5
20000c14:	f003 031f 	and.w	r3, r3, #31
20000c18:	f04f 0201 	mov.w	r2, #1
20000c1c:	fa02 f403 	lsl.w	r4, r2, r3
20000c20:	f24e 1300 	movw	r3, #57600	; 0xe100
20000c24:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000c28:	f101 0160 	add.w	r1, r1, #96	; 0x60
20000c2c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
20000c30:	f640 6169 	movw	r1, #3689	; 0xe69
20000c34:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000c38:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
20000c3a:	6841      	ldr	r1, [r0, #4]
20000c3c:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000c40:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000c42:	b208      	sxth	r0, r1
20000c44:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000c48:	f001 011f 	and.w	r1, r1, #31
20000c4c:	fa02 f201 	lsl.w	r2, r2, r1
20000c50:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20000c54:	bc10      	pop	{r4}
20000c56:	4770      	bx	lr

20000c58 <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000c58:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000c5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c60:	4298      	cmp	r0, r3
20000c62:	d009      	beq.n	20000c78 <MSS_UART_tx_complete+0x20>
20000c64:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c6c:	4298      	cmp	r0, r3
20000c6e:	d003      	beq.n	20000c78 <MSS_UART_tx_complete+0x20>
20000c70:	be00      	bkpt	0x0000
20000c72:	f04f 0000 	mov.w	r0, #0
20000c76:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000c78:	6803      	ldr	r3, [r0, #0]
20000c7a:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20000c7c:	7a82      	ldrb	r2, [r0, #10]
20000c7e:	ea43 0202 	orr.w	r2, r3, r2
20000c82:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20000c84:	6902      	ldr	r2, [r0, #16]
20000c86:	b112      	cbz	r2, 20000c8e <MSS_UART_tx_complete+0x36>
20000c88:	f04f 0000 	mov.w	r0, #0
20000c8c:	4770      	bx	lr
20000c8e:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
20000c92:	4770      	bx	lr

20000c94 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000c94:	b410      	push	{r4}
20000c96:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000c98:	f643 50e8 	movw	r0, #15848	; 0x3de8
20000c9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ca0:	4283      	cmp	r3, r0
20000ca2:	d006      	beq.n	20000cb2 <MSS_UART_get_rx+0x1e>
20000ca4:	f643 50c0 	movw	r0, #15808	; 0x3dc0
20000ca8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cac:	4283      	cmp	r3, r0
20000cae:	d000      	beq.n	20000cb2 <MSS_UART_get_rx+0x1e>
20000cb0:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000cb2:	b901      	cbnz	r1, 20000cb6 <MSS_UART_get_rx+0x22>
20000cb4:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000cb6:	b902      	cbnz	r2, 20000cba <MSS_UART_get_rx+0x26>
20000cb8:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000cba:	f643 50e8 	movw	r0, #15848	; 0x3de8
20000cbe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cc2:	4283      	cmp	r3, r0
20000cc4:	d005      	beq.n	20000cd2 <MSS_UART_get_rx+0x3e>
20000cc6:	f643 50c0 	movw	r0, #15808	; 0x3dc0
20000cca:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cce:	4283      	cmp	r3, r0
20000cd0:	d12a      	bne.n	20000d28 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
20000cd2:	1e10      	subs	r0, r2, #0
20000cd4:	bf18      	it	ne
20000cd6:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000cd8:	2900      	cmp	r1, #0
20000cda:	bf0c      	ite	eq
20000cdc:	2400      	moveq	r4, #0
20000cde:	f000 0401 	andne.w	r4, r0, #1
20000ce2:	b30c      	cbz	r4, 20000d28 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000ce4:	681c      	ldr	r4, [r3, #0]
20000ce6:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20000cea:	7a9c      	ldrb	r4, [r3, #10]
20000cec:	ea4c 0404 	orr.w	r4, ip, r4
20000cf0:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000cf2:	ea1c 0f00 	tst.w	ip, r0
20000cf6:	d017      	beq.n	20000d28 <MSS_UART_get_rx+0x94>
20000cf8:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000cfc:	681c      	ldr	r4, [r3, #0]
20000cfe:	f894 c000 	ldrb.w	ip, [r4]
20000d02:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
20000d06:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
20000d0a:	681c      	ldr	r4, [r3, #0]
20000d0c:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
20000d10:	7a9c      	ldrb	r4, [r3, #10]
20000d12:	ea4c 0404 	orr.w	r4, ip, r4
20000d16:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000d18:	4282      	cmp	r2, r0
20000d1a:	bf94      	ite	ls
20000d1c:	2400      	movls	r4, #0
20000d1e:	f00c 0401 	andhi.w	r4, ip, #1
20000d22:	2c00      	cmp	r4, #0
20000d24:	d1ea      	bne.n	20000cfc <MSS_UART_get_rx+0x68>
20000d26:	e001      	b.n	20000d2c <MSS_UART_get_rx+0x98>
20000d28:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
20000d2c:	bc10      	pop	{r4}
20000d2e:	4770      	bx	lr

20000d30 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
20000d30:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000d32:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d3a:	4298      	cmp	r0, r3
20000d3c:	d007      	beq.n	20000d4e <MSS_UART_enable_irq+0x1e>
20000d3e:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d46:	4298      	cmp	r0, r3
20000d48:	d001      	beq.n	20000d4e <MSS_UART_enable_irq+0x1e>
20000d4a:	be00      	bkpt	0x0000
20000d4c:	e022      	b.n	20000d94 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000d4e:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000d50:	fa0f fc83 	sxth.w	ip, r3
20000d54:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
20000d58:	f003 031f 	and.w	r3, r3, #31
20000d5c:	f04f 0201 	mov.w	r2, #1
20000d60:	fa02 f403 	lsl.w	r4, r2, r3
20000d64:	f24e 1300 	movw	r3, #57600	; 0xe100
20000d68:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000d6c:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
20000d70:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
20000d74:	6804      	ldr	r4, [r0, #0]
20000d76:	f894 c004 	ldrb.w	ip, [r4, #4]
20000d7a:	ea41 010c 	orr.w	r1, r1, ip
20000d7e:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000d80:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000d82:	b208      	sxth	r0, r1
20000d84:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000d88:	f001 011f 	and.w	r1, r1, #31
20000d8c:	fa02 f201 	lsl.w	r2, r2, r1
20000d90:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20000d94:	bc10      	pop	{r4}
20000d96:	4770      	bx	lr

20000d98 <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000d98:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000da0:	4298      	cmp	r0, r3
20000da2:	d007      	beq.n	20000db4 <MSS_UART_disable_irq+0x1c>
20000da4:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dac:	4298      	cmp	r0, r3
20000dae:	d001      	beq.n	20000db4 <MSS_UART_disable_irq+0x1c>
20000db0:	be00      	bkpt	0x0000
20000db2:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
20000db4:	6803      	ldr	r3, [r0, #0]
20000db6:	791a      	ldrb	r2, [r3, #4]
20000db8:	ea22 0201 	bic.w	r2, r2, r1
20000dbc:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000dbe:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000dc0:	b218      	sxth	r0, r3
20000dc2:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000dc6:	f003 031f 	and.w	r3, r3, #31
20000dca:	f04f 0201 	mov.w	r2, #1
20000dce:	fa02 f203 	lsl.w	r2, r2, r3
20000dd2:	f24e 1300 	movw	r3, #57600	; 0xe100
20000dd6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000dda:	f100 0c60 	add.w	ip, r0, #96	; 0x60
20000dde:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
20000de2:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000de4:	bf01      	itttt	eq
20000de6:	f24e 1300 	movweq	r3, #57600	; 0xe100
20000dea:	f2ce 0300 	movteq	r3, #57344	; 0xe000
20000dee:	3020      	addeq	r0, #32
20000df0:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
20000df4:	4770      	bx	lr
20000df6:	bf00      	nop

20000df8 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000df8:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000dfa:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e02:	4298      	cmp	r0, r3
20000e04:	d007      	beq.n	20000e16 <MSS_UART_isr+0x1e>
20000e06:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e0e:	4298      	cmp	r0, r3
20000e10:	d001      	beq.n	20000e16 <MSS_UART_isr+0x1e>
20000e12:	be00      	bkpt	0x0000
20000e14:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000e16:	6803      	ldr	r3, [r0, #0]
20000e18:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20000e1a:	f003 030f 	and.w	r3, r3, #15
20000e1e:	2b0c      	cmp	r3, #12
20000e20:	d820      	bhi.n	20000e64 <MSS_UART_isr+0x6c>
20000e22:	e8df f003 	tbb	[pc, r3]
20000e26:	1f07      	.short	0x1f07
20000e28:	1f131f0d 	.word	0x1f131f0d
20000e2c:	1f1f1f19 	.word	0x1f1f1f19
20000e30:	1f1f      	.short	0x1f1f
20000e32:	13          	.byte	0x13
20000e33:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000e34:	6a43      	ldr	r3, [r0, #36]	; 0x24
20000e36:	b90b      	cbnz	r3, 20000e3c <MSS_UART_isr+0x44>
20000e38:	be00      	bkpt	0x0000
20000e3a:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000e3c:	4798      	blx	r3
20000e3e:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000e40:	6a03      	ldr	r3, [r0, #32]
20000e42:	b90b      	cbnz	r3, 20000e48 <MSS_UART_isr+0x50>
20000e44:	be00      	bkpt	0x0000
20000e46:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20000e48:	4798      	blx	r3
20000e4a:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000e4c:	69c3      	ldr	r3, [r0, #28]
20000e4e:	b90b      	cbnz	r3, 20000e54 <MSS_UART_isr+0x5c>
20000e50:	be00      	bkpt	0x0000
20000e52:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20000e54:	4798      	blx	r3
20000e56:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000e58:	6983      	ldr	r3, [r0, #24]
20000e5a:	b90b      	cbnz	r3, 20000e60 <MSS_UART_isr+0x68>
20000e5c:	be00      	bkpt	0x0000
20000e5e:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
20000e60:	4798      	blx	r3
20000e62:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000e64:	be00      	bkpt	0x0000
20000e66:	bd08      	pop	{r3, pc}

20000e68 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000e68:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000e6a:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e72:	4298      	cmp	r0, r3
20000e74:	d006      	beq.n	20000e84 <default_tx_handler+0x1c>
20000e76:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000e7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e7e:	4298      	cmp	r0, r3
20000e80:	d000      	beq.n	20000e84 <default_tx_handler+0x1c>
20000e82:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20000e84:	68c2      	ldr	r2, [r0, #12]
20000e86:	b902      	cbnz	r2, 20000e8a <default_tx_handler+0x22>
20000e88:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20000e8a:	6901      	ldr	r1, [r0, #16]
20000e8c:	b901      	cbnz	r1, 20000e90 <default_tx_handler+0x28>
20000e8e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e90:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e98:	4298      	cmp	r0, r3
20000e9a:	d005      	beq.n	20000ea8 <default_tx_handler+0x40>
20000e9c:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000ea0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ea4:	4298      	cmp	r0, r3
20000ea6:	d130      	bne.n	20000f0a <default_tx_handler+0xa2>
20000ea8:	2a00      	cmp	r2, #0
20000eaa:	d02e      	beq.n	20000f0a <default_tx_handler+0xa2>
20000eac:	2900      	cmp	r1, #0
20000eae:	d02c      	beq.n	20000f0a <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000eb0:	6803      	ldr	r3, [r0, #0]
20000eb2:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20000eb4:	7a82      	ldrb	r2, [r0, #10]
20000eb6:	ea43 0202 	orr.w	r2, r3, r2
20000eba:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20000ebc:	f013 0f20 	tst.w	r3, #32
20000ec0:	d01a      	beq.n	20000ef8 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20000ec2:	6902      	ldr	r2, [r0, #16]
20000ec4:	6943      	ldr	r3, [r0, #20]
20000ec6:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20000eca:	2b0f      	cmp	r3, #15
20000ecc:	d904      	bls.n	20000ed8 <default_tx_handler+0x70>
20000ece:	f04f 0c10 	mov.w	ip, #16
20000ed2:	f04f 0300 	mov.w	r3, #0
20000ed6:	e002      	b.n	20000ede <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000ed8:	b173      	cbz	r3, 20000ef8 <default_tx_handler+0x90>
20000eda:	469c      	mov	ip, r3
20000edc:	e7f9      	b.n	20000ed2 <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20000ede:	6802      	ldr	r2, [r0, #0]
20000ee0:	68c4      	ldr	r4, [r0, #12]
20000ee2:	6941      	ldr	r1, [r0, #20]
20000ee4:	5c61      	ldrb	r1, [r4, r1]
20000ee6:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20000ee8:	6942      	ldr	r2, [r0, #20]
20000eea:	f102 0201 	add.w	r2, r2, #1
20000eee:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000ef0:	f103 0301 	add.w	r3, r3, #1
20000ef4:	4563      	cmp	r3, ip
20000ef6:	d3f2      	bcc.n	20000ede <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20000ef8:	6942      	ldr	r2, [r0, #20]
20000efa:	6903      	ldr	r3, [r0, #16]
20000efc:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20000efe:	bf01      	itttt	eq
20000f00:	2300      	moveq	r3, #0
20000f02:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20000f04:	6842      	ldreq	r2, [r0, #4]
20000f06:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20000f0a:	bc10      	pop	{r4}
20000f0c:	4770      	bx	lr
20000f0e:	bf00      	nop

20000f10 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20000f10:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000f12:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000f16:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f1a:	4298      	cmp	r0, r3
20000f1c:	d006      	beq.n	20000f2c <MSS_UART_set_rx_handler+0x1c>
20000f1e:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f26:	4298      	cmp	r0, r3
20000f28:	d000      	beq.n	20000f2c <MSS_UART_set_rx_handler+0x1c>
20000f2a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20000f2c:	b901      	cbnz	r1, 20000f30 <MSS_UART_set_rx_handler+0x20>
20000f2e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20000f30:	2ac0      	cmp	r2, #192	; 0xc0
20000f32:	d900      	bls.n	20000f36 <MSS_UART_set_rx_handler+0x26>
20000f34:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000f36:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f3e:	4298      	cmp	r0, r3
20000f40:	d005      	beq.n	20000f4e <MSS_UART_set_rx_handler+0x3e>
20000f42:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f4a:	4298      	cmp	r0, r3
20000f4c:	d12f      	bne.n	20000fae <MSS_UART_set_rx_handler+0x9e>
20000f4e:	2ac0      	cmp	r2, #192	; 0xc0
20000f50:	bf8c      	ite	hi
20000f52:	2300      	movhi	r3, #0
20000f54:	2301      	movls	r3, #1
20000f56:	2900      	cmp	r1, #0
20000f58:	bf0c      	ite	eq
20000f5a:	2300      	moveq	r3, #0
20000f5c:	f003 0301 	andne.w	r3, r3, #1
20000f60:	b32b      	cbz	r3, 20000fae <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20000f62:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20000f64:	6803      	ldr	r3, [r0, #0]
20000f66:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
20000f6a:	f042 020a 	orr.w	r2, r2, #10
20000f6e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000f70:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000f72:	b219      	sxth	r1, r3
20000f74:	ea4f 1151 	mov.w	r1, r1, lsr #5
20000f78:	f003 031f 	and.w	r3, r3, #31
20000f7c:	f04f 0201 	mov.w	r2, #1
20000f80:	fa02 f403 	lsl.w	r4, r2, r3
20000f84:	f24e 1300 	movw	r3, #57600	; 0xe100
20000f88:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000f8c:	f101 0160 	add.w	r1, r1, #96	; 0x60
20000f90:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20000f94:	6841      	ldr	r1, [r0, #4]
20000f96:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000f9a:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000f9c:	b208      	sxth	r0, r1
20000f9e:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000fa2:	f001 011f 	and.w	r1, r1, #31
20000fa6:	fa02 f201 	lsl.w	r2, r2, r1
20000faa:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20000fae:	bc10      	pop	{r4}
20000fb0:	4770      	bx	lr
20000fb2:	bf00      	nop

20000fb4 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000fb4:	f643 53e8 	movw	r3, #15848	; 0x3de8
20000fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fbc:	4298      	cmp	r0, r3
20000fbe:	d007      	beq.n	20000fd0 <MSS_UART_set_loopback+0x1c>
20000fc0:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20000fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fc8:	4298      	cmp	r0, r3
20000fca:	d001      	beq.n	20000fd0 <MSS_UART_set_loopback+0x1c>
20000fcc:	be00      	bkpt	0x0000
20000fce:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
20000fd0:	b929      	cbnz	r1, 20000fde <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
20000fd2:	6843      	ldr	r3, [r0, #4]
20000fd4:	f04f 0200 	mov.w	r2, #0
20000fd8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20000fdc:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
20000fde:	6843      	ldr	r3, [r0, #4]
20000fe0:	f04f 0201 	mov.w	r2, #1
20000fe4:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20000fe8:	4770      	bx	lr
20000fea:	bf00      	nop

20000fec <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20000fec:	4668      	mov	r0, sp
20000fee:	f020 0107 	bic.w	r1, r0, #7
20000ff2:	468d      	mov	sp, r1
20000ff4:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20000ff6:	f643 50e8 	movw	r0, #15848	; 0x3de8
20000ffa:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ffe:	f7ff fefb 	bl	20000df8 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001002:	f24e 1300 	movw	r3, #57600	; 0xe100
20001006:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000100a:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000100e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
20001012:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001016:	4685      	mov	sp, r0
20001018:	4770      	bx	lr
2000101a:	bf00      	nop

2000101c <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
2000101c:	4668      	mov	r0, sp
2000101e:	f020 0107 	bic.w	r1, r0, #7
20001022:	468d      	mov	sp, r1
20001024:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
20001026:	f643 50c0 	movw	r0, #15808	; 0x3dc0
2000102a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000102e:	f7ff fee3 	bl	20000df8 <MSS_UART_isr>
20001032:	f24e 1300 	movw	r3, #57600	; 0xe100
20001036:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000103a:	f44f 6200 	mov.w	r2, #2048	; 0x800
2000103e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
20001042:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001046:	4685      	mov	sp, r0
20001048:	4770      	bx	lr
2000104a:	bf00      	nop

2000104c <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
2000104c:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000104e:	f643 53e8 	movw	r3, #15848	; 0x3de8
20001052:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001056:	4298      	cmp	r0, r3
20001058:	d006      	beq.n	20001068 <MSS_UART_set_rxstatus_handler+0x1c>
2000105a:	f643 53c0 	movw	r3, #15808	; 0x3dc0
2000105e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001062:	4298      	cmp	r0, r3
20001064:	d000      	beq.n	20001068 <MSS_UART_set_rxstatus_handler+0x1c>
20001066:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
20001068:	b901      	cbnz	r1, 2000106c <MSS_UART_set_rxstatus_handler+0x20>
2000106a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000106c:	f643 53e8 	movw	r3, #15848	; 0x3de8
20001070:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001074:	4298      	cmp	r0, r3
20001076:	d005      	beq.n	20001084 <MSS_UART_set_rxstatus_handler+0x38>
20001078:	f643 53c0 	movw	r3, #15808	; 0x3dc0
2000107c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001080:	4298      	cmp	r0, r3
20001082:	d120      	bne.n	200010c6 <MSS_UART_set_rxstatus_handler+0x7a>
20001084:	b1f9      	cbz	r1, 200010c6 <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
20001086:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001088:	8903      	ldrh	r3, [r0, #8]
2000108a:	b219      	sxth	r1, r3
2000108c:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001090:	f003 031f 	and.w	r3, r3, #31
20001094:	f04f 0201 	mov.w	r2, #1
20001098:	fa02 f403 	lsl.w	r4, r2, r3
2000109c:	f24e 1300 	movw	r3, #57600	; 0xe100
200010a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
200010a4:	f101 0160 	add.w	r1, r1, #96	; 0x60
200010a8:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
200010ac:	6841      	ldr	r1, [r0, #4]
200010ae:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200010b2:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200010b4:	b208      	sxth	r0, r1
200010b6:	ea4f 1050 	mov.w	r0, r0, lsr #5
200010ba:	f001 011f 	and.w	r1, r1, #31
200010be:	fa02 f201 	lsl.w	r2, r2, r1
200010c2:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200010c6:	bc10      	pop	{r4}
200010c8:	4770      	bx	lr
200010ca:	bf00      	nop

200010cc <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200010cc:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200010ce:	f643 53e8 	movw	r3, #15848	; 0x3de8
200010d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d6:	4298      	cmp	r0, r3
200010d8:	d006      	beq.n	200010e8 <MSS_UART_set_tx_handler+0x1c>
200010da:	f643 53c0 	movw	r3, #15808	; 0x3dc0
200010de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010e2:	4298      	cmp	r0, r3
200010e4:	d000      	beq.n	200010e8 <MSS_UART_set_tx_handler+0x1c>
200010e6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
200010e8:	b901      	cbnz	r1, 200010ec <MSS_UART_set_tx_handler+0x20>
200010ea:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200010ec:	f643 53e8 	movw	r3, #15848	; 0x3de8
200010f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f4:	4298      	cmp	r0, r3
200010f6:	d005      	beq.n	20001104 <MSS_UART_set_tx_handler+0x38>
200010f8:	f643 53c0 	movw	r3, #15808	; 0x3dc0
200010fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001100:	4298      	cmp	r0, r3
20001102:	d124      	bne.n	2000114e <MSS_UART_set_tx_handler+0x82>
20001104:	b319      	cbz	r1, 2000114e <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
20001106:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
20001108:	f04f 0300 	mov.w	r3, #0
2000110c:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
2000110e:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001110:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001112:	b219      	sxth	r1, r3
20001114:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001118:	f003 031f 	and.w	r3, r3, #31
2000111c:	f04f 0201 	mov.w	r2, #1
20001120:	fa02 f403 	lsl.w	r4, r2, r3
20001124:	f24e 1300 	movw	r3, #57600	; 0xe100
20001128:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000112c:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001130:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20001134:	6841      	ldr	r1, [r0, #4]
20001136:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000113a:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000113c:	b208      	sxth	r0, r1
2000113e:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001142:	f001 011f 	and.w	r1, r1, #31
20001146:	fa02 f201 	lsl.w	r2, r2, r1
2000114a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000114e:	bc10      	pop	{r4}
20001150:	4770      	bx	lr
20001152:	bf00      	nop

20001154 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001154:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001156:	f643 53e8 	movw	r3, #15848	; 0x3de8
2000115a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000115e:	4298      	cmp	r0, r3
20001160:	d006      	beq.n	20001170 <MSS_UART_set_modemstatus_handler+0x1c>
20001162:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20001166:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116a:	4298      	cmp	r0, r3
2000116c:	d000      	beq.n	20001170 <MSS_UART_set_modemstatus_handler+0x1c>
2000116e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001170:	b901      	cbnz	r1, 20001174 <MSS_UART_set_modemstatus_handler+0x20>
20001172:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001174:	f643 53e8 	movw	r3, #15848	; 0x3de8
20001178:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000117c:	4298      	cmp	r0, r3
2000117e:	d005      	beq.n	2000118c <MSS_UART_set_modemstatus_handler+0x38>
20001180:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20001184:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001188:	4298      	cmp	r0, r3
2000118a:	d120      	bne.n	200011ce <MSS_UART_set_modemstatus_handler+0x7a>
2000118c:	b1f9      	cbz	r1, 200011ce <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
2000118e:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001190:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001192:	b219      	sxth	r1, r3
20001194:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001198:	f003 031f 	and.w	r3, r3, #31
2000119c:	f04f 0201 	mov.w	r2, #1
200011a0:	fa02 f403 	lsl.w	r4, r2, r3
200011a4:	f24e 1300 	movw	r3, #57600	; 0xe100
200011a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200011ac:	f101 0160 	add.w	r1, r1, #96	; 0x60
200011b0:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
200011b4:	6841      	ldr	r1, [r0, #4]
200011b6:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200011ba:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200011bc:	b208      	sxth	r0, r1
200011be:	ea4f 1050 	mov.w	r0, r0, lsr #5
200011c2:	f001 011f 	and.w	r1, r1, #31
200011c6:	fa02 f201 	lsl.w	r2, r2, r1
200011ca:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200011ce:	bc10      	pop	{r4}
200011d0:	4770      	bx	lr
200011d2:	bf00      	nop

200011d4 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
200011d4:	b410      	push	{r4}
200011d6:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200011d8:	f643 50e8 	movw	r0, #15848	; 0x3de8
200011dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011e0:	4283      	cmp	r3, r0
200011e2:	d006      	beq.n	200011f2 <MSS_UART_fill_tx_fifo+0x1e>
200011e4:	f643 50c0 	movw	r0, #15808	; 0x3dc0
200011e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011ec:	4283      	cmp	r3, r0
200011ee:	d000      	beq.n	200011f2 <MSS_UART_fill_tx_fifo+0x1e>
200011f0:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
200011f2:	b901      	cbnz	r1, 200011f6 <MSS_UART_fill_tx_fifo+0x22>
200011f4:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
200011f6:	b902      	cbnz	r2, 200011fa <MSS_UART_fill_tx_fifo+0x26>
200011f8:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
200011fa:	f643 50e8 	movw	r0, #15848	; 0x3de8
200011fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001202:	4283      	cmp	r3, r0
20001204:	d005      	beq.n	20001212 <MSS_UART_fill_tx_fifo+0x3e>
20001206:	f643 50c0 	movw	r0, #15808	; 0x3dc0
2000120a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000120e:	4283      	cmp	r3, r0
20001210:	d126      	bne.n	20001260 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
20001212:	1e10      	subs	r0, r2, #0
20001214:	bf18      	it	ne
20001216:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
20001218:	2900      	cmp	r1, #0
2000121a:	bf0c      	ite	eq
2000121c:	2400      	moveq	r4, #0
2000121e:	f000 0401 	andne.w	r4, r0, #1
20001222:	b1ec      	cbz	r4, 20001260 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20001224:	681c      	ldr	r4, [r3, #0]
20001226:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
2000122a:	7a9c      	ldrb	r4, [r3, #10]
2000122c:	ea4c 0404 	orr.w	r4, ip, r4
20001230:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
20001232:	f01c 0f20 	tst.w	ip, #32
20001236:	d013      	beq.n	20001260 <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
20001238:	2a0f      	cmp	r2, #15
2000123a:	d904      	bls.n	20001246 <MSS_UART_fill_tx_fifo+0x72>
2000123c:	f04f 0410 	mov.w	r4, #16
20001240:	f04f 0000 	mov.w	r0, #0
20001244:	e002      	b.n	2000124c <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001246:	b158      	cbz	r0, 20001260 <MSS_UART_fill_tx_fifo+0x8c>
20001248:	4614      	mov	r4, r2
2000124a:	e7f9      	b.n	20001240 <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
2000124c:	681a      	ldr	r2, [r3, #0]
2000124e:	f811 c000 	ldrb.w	ip, [r1, r0]
20001252:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001256:	f100 0001 	add.w	r0, r0, #1
2000125a:	42a0      	cmp	r0, r4
2000125c:	d3f6      	bcc.n	2000124c <MSS_UART_fill_tx_fifo+0x78>
2000125e:	e001      	b.n	20001264 <MSS_UART_fill_tx_fifo+0x90>
20001260:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
20001264:	bc10      	pop	{r4}
20001266:	4770      	bx	lr

20001268 <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
20001268:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000126a:	f643 53e8 	movw	r3, #15848	; 0x3de8
2000126e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001272:	4298      	cmp	r0, r3
20001274:	d009      	beq.n	2000128a <MSS_UART_get_rx_status+0x22>
20001276:	f643 53c0 	movw	r3, #15808	; 0x3dc0
2000127a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000127e:	4298      	cmp	r0, r3
20001280:	d003      	beq.n	2000128a <MSS_UART_get_rx_status+0x22>
20001282:	be00      	bkpt	0x0000
20001284:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001288:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
2000128a:	6813      	ldr	r3, [r2, #0]
2000128c:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
2000128e:	7a93      	ldrb	r3, [r2, #10]
20001290:	ea40 0003 	orr.w	r0, r0, r3
20001294:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
20001298:	f04f 0300 	mov.w	r3, #0
2000129c:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
2000129e:	4770      	bx	lr

200012a0 <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012a0:	f643 53e8 	movw	r3, #15848	; 0x3de8
200012a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012a8:	4298      	cmp	r0, r3
200012aa:	d009      	beq.n	200012c0 <MSS_UART_get_modem_status+0x20>
200012ac:	f643 53c0 	movw	r3, #15808	; 0x3dc0
200012b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012b4:	4298      	cmp	r0, r3
200012b6:	d003      	beq.n	200012c0 <MSS_UART_get_modem_status+0x20>
200012b8:	be00      	bkpt	0x0000
200012ba:	f04f 00ff 	mov.w	r0, #255	; 0xff
200012be:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
200012c0:	6803      	ldr	r3, [r0, #0]
200012c2:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
200012c4:	4770      	bx	lr
200012c6:	bf00      	nop

200012c8 <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012c8:	f643 53e8 	movw	r3, #15848	; 0x3de8
200012cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012d0:	4298      	cmp	r0, r3
200012d2:	d009      	beq.n	200012e8 <MSS_UART_get_tx_status+0x20>
200012d4:	f643 53c0 	movw	r3, #15808	; 0x3dc0
200012d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012dc:	4298      	cmp	r0, r3
200012de:	d003      	beq.n	200012e8 <MSS_UART_get_tx_status+0x20>
200012e0:	be00      	bkpt	0x0000
200012e2:	f04f 0000 	mov.w	r0, #0
200012e6:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200012e8:	6803      	ldr	r3, [r0, #0]
200012ea:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
200012ec:	7a82      	ldrb	r2, [r0, #10]
200012ee:	ea43 0202 	orr.w	r2, r3, r2
200012f2:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
200012f4:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
200012f8:	4770      	bx	lr
200012fa:	bf00      	nop

200012fc <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200012fc:	b570      	push	{r4, r5, r6, lr}
200012fe:	4604      	mov	r4, r0
20001300:	460d      	mov	r5, r1
20001302:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001304:	f643 53e8 	movw	r3, #15848	; 0x3de8
20001308:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000130c:	4298      	cmp	r0, r3
2000130e:	d006      	beq.n	2000131e <MSS_UART_init+0x22>
20001310:	f643 53c0 	movw	r3, #15808	; 0x3dc0
20001314:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001318:	4298      	cmp	r0, r3
2000131a:	d000      	beq.n	2000131e <MSS_UART_init+0x22>
2000131c:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
2000131e:	b905      	cbnz	r5, 20001322 <MSS_UART_init+0x26>
20001320:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001322:	f000 fa07 	bl	20001734 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001326:	f643 53e8 	movw	r3, #15848	; 0x3de8
2000132a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000132e:	429c      	cmp	r4, r3
20001330:	d126      	bne.n	20001380 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001332:	f643 53e8 	movw	r3, #15848	; 0x3de8
20001336:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000133a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000133e:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001340:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001344:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001346:	f04f 020a 	mov.w	r2, #10
2000134a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000134c:	f643 0360 	movw	r3, #14432	; 0x3860
20001350:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001354:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001356:	f242 0300 	movw	r3, #8192	; 0x2000
2000135a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000135e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001360:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001364:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001366:	f24e 1200 	movw	r2, #57600	; 0xe100
2000136a:	f2ce 0200 	movt	r2, #57344	; 0xe000
2000136e:	f44f 6180 	mov.w	r1, #1024	; 0x400
20001372:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001378:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000137c:	631a      	str	r2, [r3, #48]	; 0x30
2000137e:	e025      	b.n	200013cc <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001380:	f240 0300 	movw	r3, #0
20001384:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001388:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
2000138a:	f240 0300 	movw	r3, #0
2000138e:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001392:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001394:	f04f 030b 	mov.w	r3, #11
20001398:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
2000139a:	f643 0364 	movw	r3, #14436	; 0x3864
2000139e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013a2:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
200013a4:	f242 0300 	movw	r3, #8192	; 0x2000
200013a8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200013ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200013ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200013b2:	631a      	str	r2, [r3, #48]	; 0x30
200013b4:	f24e 1200 	movw	r2, #57600	; 0xe100
200013b8:	f2ce 0200 	movt	r2, #57344	; 0xe000
200013bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
200013c0:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200013c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200013c6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200013ca:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200013cc:	6823      	ldr	r3, [r4, #0]
200013ce:	f04f 0200 	mov.w	r2, #0
200013d2:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200013d4:	b915      	cbnz	r5, 200013dc <MSS_UART_init+0xe0>
200013d6:	f04f 0501 	mov.w	r5, #1
200013da:	e00f      	b.n	200013fc <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200013dc:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
200013e0:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200013e4:	ea4f 1515 	mov.w	r5, r5, lsr #4
200013e8:	bf18      	it	ne
200013ea:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200013ec:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
200013f0:	bf38      	it	cc
200013f2:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200013f4:	d302      	bcc.n	200013fc <MSS_UART_init+0x100>
200013f6:	be00      	bkpt	0x0000
200013f8:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
200013fc:	6863      	ldr	r3, [r4, #4]
200013fe:	f04f 0201 	mov.w	r2, #1
20001402:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001406:	6823      	ldr	r3, [r4, #0]
20001408:	ea4f 2215 	mov.w	r2, r5, lsr #8
2000140c:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
2000140e:	6823      	ldr	r3, [r4, #0]
20001410:	b2ed      	uxtb	r5, r5
20001412:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001414:	6862      	ldr	r2, [r4, #4]
20001416:	f04f 0300 	mov.w	r3, #0
2000141a:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
2000141e:	6822      	ldr	r2, [r4, #0]
20001420:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001422:	6822      	ldr	r2, [r4, #0]
20001424:	f04f 010e 	mov.w	r1, #14
20001428:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
2000142a:	6862      	ldr	r2, [r4, #4]
2000142c:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001430:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001432:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20001434:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001436:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20001438:	f640 6269 	movw	r2, #3689	; 0xe69
2000143c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001440:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001442:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001444:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001446:	72a3      	strb	r3, [r4, #10]
}
20001448:	bd70      	pop	{r4, r5, r6, pc}
2000144a:	bf00      	nop

2000144c <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
2000144c:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
2000144e:	f242 0300 	movw	r3, #8192	; 0x2000
20001452:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001456:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001458:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
2000145c:	631a      	str	r2, [r3, #48]	; 0x30
2000145e:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20001462:	f243 60e0 	movw	r0, #14048	; 0x36e0
20001466:	f2c2 0000 	movt	r0, #8192	; 0x2000
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000146a:	f04f 0c01 	mov.w	ip, #1
2000146e:	f24e 1400 	movw	r4, #57600	; 0xe100
20001472:	f2ce 0400 	movt	r4, #57344	; 0xe000
20001476:	5ac2      	ldrh	r2, [r0, r3]
20001478:	b211      	sxth	r1, r2
2000147a:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000147e:	f002 021f 	and.w	r2, r2, #31
20001482:	fa0c f202 	lsl.w	r2, ip, r2
20001486:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000148a:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
2000148e:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20001492:	2b40      	cmp	r3, #64	; 0x40
20001494:	d1ef      	bne.n	20001476 <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
20001496:	f242 0300 	movw	r3, #8192	; 0x2000
2000149a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000149e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200014a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
200014a4:	631a      	str	r2, [r3, #48]	; 0x30
}
200014a6:	bc10      	pop	{r4}
200014a8:	4770      	bx	lr
200014aa:	bf00      	nop

200014ac <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200014ac:	281f      	cmp	r0, #31
200014ae:	d901      	bls.n	200014b4 <MSS_GPIO_config+0x8>
200014b0:	be00      	bkpt	0x0000
200014b2:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
200014b4:	f243 63e0 	movw	r3, #14048	; 0x36e0
200014b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
200014c0:	6c03      	ldr	r3, [r0, #64]	; 0x40
200014c2:	6019      	str	r1, [r3, #0]
200014c4:	4770      	bx	lr
200014c6:	bf00      	nop

200014c8 <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200014c8:	281f      	cmp	r0, #31
200014ca:	d901      	bls.n	200014d0 <MSS_GPIO_set_output+0x8>
200014cc:	be00      	bkpt	0x0000
200014ce:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
200014d0:	f240 0300 	movw	r3, #0
200014d4:	f2c4 2326 	movt	r3, #16934	; 0x4226
200014d8:	f500 6088 	add.w	r0, r0, #1088	; 0x440
200014dc:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
200014e0:	4770      	bx	lr
200014e2:	bf00      	nop

200014e4 <MSS_GPIO_drive_inout>:
{
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200014e4:	281f      	cmp	r0, #31
200014e6:	d901      	bls.n	200014ec <MSS_GPIO_drive_inout+0x8>
200014e8:	be00      	bkpt	0x0000
200014ea:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        switch( inout_state )
200014ec:	2901      	cmp	r1, #1
200014ee:	d003      	beq.n	200014f8 <MSS_GPIO_drive_inout+0x14>
200014f0:	b1e1      	cbz	r1, 2000152c <MSS_GPIO_drive_inout+0x48>
200014f2:	2902      	cmp	r1, #2
200014f4:	d140      	bne.n	20001578 <MSS_GPIO_drive_inout+0x94>
200014f6:	e033      	b.n	20001560 <MSS_GPIO_drive_inout+0x7c>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
200014f8:	f243 0300 	movw	r3, #12288	; 0x3000
200014fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001500:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state |= (uint32_t)1 << gpio_idx;
20001504:	f04f 0201 	mov.w	r2, #1
20001508:	fa02 f200 	lsl.w	r2, r2, r0
2000150c:	ea42 0201 	orr.w	r2, r2, r1
            GPIO->GPIO_OUT = outputs_state;
20001510:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20001514:	f243 63e0 	movw	r3, #14048	; 0x36e0
20001518:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000151c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20001520:	6c03      	ldr	r3, [r0, #64]	; 0x40
20001522:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
20001524:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
20001528:	601a      	str	r2, [r3, #0]
            break;
2000152a:	4770      	bx	lr
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
2000152c:	f243 0300 	movw	r3, #12288	; 0x3000
20001530:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001534:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
20001538:	f04f 0201 	mov.w	r2, #1
2000153c:	fa02 f200 	lsl.w	r2, r2, r0
20001540:	ea21 0202 	bic.w	r2, r1, r2
            GPIO->GPIO_OUT = outputs_state;
20001544:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20001548:	f243 63e0 	movw	r3, #14048	; 0x36e0
2000154c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001550:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20001554:	6c03      	ldr	r3, [r0, #64]	; 0x40
20001556:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
20001558:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
2000155c:	601a      	str	r2, [r3, #0]
            break;
2000155e:	4770      	bx	lr
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20001560:	f243 63e0 	movw	r3, #14048	; 0x36e0
20001564:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001568:	eb03 0080 	add.w	r0, r3, r0, lsl #2
2000156c:	6c03      	ldr	r3, [r0, #64]	; 0x40
2000156e:	681a      	ldr	r2, [r3, #0]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
20001570:	f022 0204 	bic.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
20001574:	601a      	str	r2, [r3, #0]
            break;
20001576:	4770      	bx	lr
            
        default:
            ASSERT(0);
20001578:	be00      	bkpt	0x0000
2000157a:	4770      	bx	lr

2000157c <MSS_GPIO_enable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000157c:	281f      	cmp	r0, #31
2000157e:	d901      	bls.n	20001584 <MSS_GPIO_enable_irq+0x8>
20001580:	be00      	bkpt	0x0000
20001582:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20001584:	f243 63e0 	movw	r3, #14048	; 0x36e0
20001588:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000158c:	eb03 0280 	add.w	r2, r3, r0, lsl #2
20001590:	6c12      	ldr	r2, [r2, #64]	; 0x40
20001592:	6811      	ldr	r1, [r2, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20001594:	f041 0108 	orr.w	r1, r1, #8
20001598:	6011      	str	r1, [r2, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
2000159a:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000159e:	b21a      	sxth	r2, r3
200015a0:	ea4f 1252 	mov.w	r2, r2, lsr #5
200015a4:	f003 031f 	and.w	r3, r3, #31
200015a8:	f04f 0101 	mov.w	r1, #1
200015ac:	fa01 f103 	lsl.w	r1, r1, r3
200015b0:	f24e 1300 	movw	r3, #57600	; 0xe100
200015b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
200015b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200015bc:	4770      	bx	lr
200015be:	bf00      	nop

200015c0 <MSS_GPIO_disable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200015c0:	281f      	cmp	r0, #31
200015c2:	d901      	bls.n	200015c8 <MSS_GPIO_disable_irq+0x8>
200015c4:	be00      	bkpt	0x0000
200015c6:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
200015c8:	f243 63e0 	movw	r3, #14048	; 0x36e0
200015cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200015d0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
200015d4:	6c03      	ldr	r3, [r0, #64]	; 0x40
200015d6:	681a      	ldr	r2, [r3, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
200015d8:	f022 0208 	bic.w	r2, r2, #8
200015dc:	601a      	str	r2, [r3, #0]
200015de:	4770      	bx	lr

200015e0 <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200015e0:	281f      	cmp	r0, #31
200015e2:	d901      	bls.n	200015e8 <MSS_GPIO_clear_irq+0x8>
200015e4:	be00      	bkpt	0x0000
200015e6:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
200015e8:	f04f 0201 	mov.w	r2, #1
200015ec:	fa02 f100 	lsl.w	r1, r2, r0
200015f0:	f243 0300 	movw	r3, #12288	; 0x3000
200015f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
200015f8:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
200015fc:	f243 63e0 	movw	r3, #14048	; 0x36e0
20001600:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001604:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001608:	b219      	sxth	r1, r3
2000160a:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000160e:	f003 031f 	and.w	r3, r3, #31
20001612:	fa02 f203 	lsl.w	r2, r2, r3
20001616:	f24e 1300 	movw	r3, #57600	; 0xe100
2000161a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000161e:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001622:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
20001626:	4770      	bx	lr

20001628 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
20001628:	4668      	mov	r0, sp
2000162a:	f020 0107 	bic.w	r1, r0, #7
2000162e:	468d      	mov	sp, r1
20001630:	b401      	push	{r0}
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
20001632:	f242 0300 	movw	r3, #8192	; 0x2000
20001636:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000163a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
2000163c:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
20001640:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
20001642:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20001644:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
20001648:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
2000164c:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
2000164e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20001650:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
20001654:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
20001658:	651a      	str	r2, [r3, #80]	; 0x50
2000165a:	f04f 0264 	mov.w	r2, #100	; 0x64
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
2000165e:	4619      	mov	r1, r3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
20001660:	4610      	mov	r0, r2
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
20001662:	6b4b      	ldr	r3, [r1, #52]	; 0x34
        if ( NO_BROWNOUT == brownout_status )
20001664:	f003 0303 	and.w	r3, r3, #3
20001668:	2b03      	cmp	r3, #3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
2000166a:	bf18      	it	ne
2000166c:	4602      	movne	r2, r0
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
        if ( NO_BROWNOUT == brownout_status )
2000166e:	d1f8      	bne.n	20001662 <BrownOut_1_5V_IRQHandler+0x3a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
        }
    } while ( delay_count != 0 );
20001670:	3a01      	subs	r2, #1
20001672:	d1f6      	bne.n	20001662 <BrownOut_1_5V_IRQHandler+0x3a>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
20001674:	f64e 5300 	movw	r3, #60672	; 0xed00
20001678:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000167c:	f240 0204 	movw	r2, #4
20001680:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
20001684:	60da      	str	r2, [r3, #12]
}
20001686:	bc01      	pop	{r0}
20001688:	4685      	mov	sp, r0
2000168a:	4770      	bx	lr

2000168c <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
2000168c:	f3ef 8009 	mrs	r0, PSP
20001690:	4600      	mov	r0, r0
20001692:	4770      	bx	lr

20001694 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
20001694:	f380 8809 	msr	PSP, r0
20001698:	4770      	bx	lr
2000169a:	bf00      	nop

2000169c <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
2000169c:	f3ef 8008 	mrs	r0, MSP
200016a0:	4600      	mov	r0, r0
200016a2:	4770      	bx	lr

200016a4 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
200016a4:	f380 8808 	msr	MSP, r0
200016a8:	4770      	bx	lr
200016aa:	bf00      	nop

200016ac <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
200016ac:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
200016b0:	4770      	bx	lr
200016b2:	bf00      	nop

200016b4 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
200016b4:	f380 8811 	msr	BASEPRI, r0
}
200016b8:	4770      	bx	lr
200016ba:	bf00      	nop

200016bc <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
200016bc:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
200016c0:	4770      	bx	lr
200016c2:	bf00      	nop

200016c4 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
200016c4:	f380 8810 	msr	PRIMASK, r0
}
200016c8:	4770      	bx	lr
200016ca:	bf00      	nop

200016cc <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
200016cc:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
200016d0:	4770      	bx	lr
200016d2:	bf00      	nop

200016d4 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
200016d4:	f380 8813 	msr	FAULTMASK, r0
}
200016d8:	4770      	bx	lr
200016da:	bf00      	nop

200016dc <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
200016dc:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
200016e0:	4770      	bx	lr
200016e2:	bf00      	nop

200016e4 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
200016e4:	f380 8814 	msr	CONTROL, r0
}
200016e8:	4770      	bx	lr
200016ea:	bf00      	nop

200016ec <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
200016ec:	ba00      	rev	r0, r0
  return(result);
}
200016ee:	4770      	bx	lr

200016f0 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
200016f0:	ba40      	rev16	r0, r0
  return(result);
}
200016f2:	4770      	bx	lr

200016f4 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
200016f4:	bac0      	revsh	r0, r0
  return(result);
}
200016f6:	4770      	bx	lr

200016f8 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
200016f8:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
200016fc:	4770      	bx	lr
200016fe:	bf00      	nop

20001700 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
20001700:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
20001704:	b2c0      	uxtb	r0, r0
20001706:	4770      	bx	lr

20001708 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20001708:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
2000170c:	b280      	uxth	r0, r0
2000170e:	4770      	bx	lr

20001710 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
20001710:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
20001714:	4770      	bx	lr
20001716:	bf00      	nop

20001718 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001718:	e8c1 0f40 	strexb	r0, r0, [r1]
   return(result);
}
2000171c:	4770      	bx	lr
2000171e:	bf00      	nop

20001720 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001720:	e8c1 0f50 	strexh	r0, r0, [r1]
   return(result);
}
20001724:	4770      	bx	lr
20001726:	bf00      	nop

20001728 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001728:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
2000172c:	4770      	bx	lr
2000172e:	bf00      	nop

20001730 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001730:	4770      	bx	lr
20001732:	bf00      	nop

20001734 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20001734:	b430      	push	{r4, r5}
20001736:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20001738:	f243 73a0 	movw	r3, #14240	; 0x37a0
2000173c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001740:	46ec      	mov	ip, sp
20001742:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001744:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20001748:	f242 0300 	movw	r3, #8192	; 0x2000
2000174c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001750:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001752:	f002 020c 	and.w	r2, r2, #12
20001756:	a904      	add	r1, sp, #16
20001758:	440a      	add	r2, r1
2000175a:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
2000175e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001760:	f3c2 1201 	ubfx	r2, r2, #4, #2
20001764:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001768:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
2000176c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
2000176e:	f3c2 1281 	ubfx	r2, r2, #6, #2
20001772:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001776:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
2000177a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
2000177c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
2000177e:	f3c1 2104 	ubfx	r1, r1, #8, #5
20001782:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
20001786:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
2000178a:	bf18      	it	ne
2000178c:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
2000178e:	f240 2330 	movw	r3, #560	; 0x230
20001792:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001796:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
20001798:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
2000179c:	f241 13cf 	movw	r3, #4559	; 0x11cf
200017a0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200017a4:	429a      	cmp	r2, r3
200017a6:	d105      	bne.n	200017b4 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
200017a8:	f64e 732c 	movw	r3, #61228	; 0xef2c
200017ac:	f2c6 0301 	movt	r3, #24577	; 0x6001
200017b0:	681a      	ldr	r2, [r3, #0]
200017b2:	e028      	b.n	20001806 <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200017b4:	f640 031c 	movw	r3, #2076	; 0x81c
200017b8:	f2c6 0308 	movt	r3, #24584	; 0x6008
200017bc:	681a      	ldr	r2, [r3, #0]
200017be:	f244 3341 	movw	r3, #17217	; 0x4341
200017c2:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200017c6:	429a      	cmp	r2, r3
200017c8:	d11e      	bne.n	20001808 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
200017ca:	f640 0340 	movw	r3, #2112	; 0x840
200017ce:	f2c6 0308 	movt	r3, #24584	; 0x6008
200017d2:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
200017d4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
200017d8:	f240 3300 	movw	r3, #768	; 0x300
200017dc:	f2c0 0301 	movt	r3, #1
200017e0:	429a      	cmp	r2, r3
200017e2:	d911      	bls.n	20001808 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
200017e4:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
200017e8:	d205      	bcs.n	200017f6 <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
200017ea:	f241 632c 	movw	r3, #5676	; 0x162c
200017ee:	f2c6 0308 	movt	r3, #24584	; 0x6008
200017f2:	681a      	ldr	r2, [r3, #0]
200017f4:	e007      	b.n	20001806 <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
200017f6:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
200017fa:	d205      	bcs.n	20001808 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
200017fc:	f641 63ac 	movw	r3, #7852	; 0x1eac
20001800:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001804:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20001806:	b922      	cbnz	r2, 20001812 <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001808:	be00      	bkpt	0x0000
2000180a:	f647 0240 	movw	r2, #30784	; 0x7840
2000180e:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001812:	f643 035c 	movw	r3, #14428	; 0x385c
20001816:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000181a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
2000181c:	fbb2 f5f5 	udiv	r5, r2, r5
20001820:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001822:	fbb2 f4f4 	udiv	r4, r2, r4
20001826:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20001828:	fbb2 f0f0 	udiv	r0, r2, r0
2000182c:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000182e:	fbb2 f1f1 	udiv	r1, r2, r1
20001832:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20001834:	615a      	str	r2, [r3, #20]
}
20001836:	b004      	add	sp, #16
20001838:	bc30      	pop	{r4, r5}
2000183a:	4770      	bx	lr

2000183c <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
2000183c:	f04f 30ff 	mov.w	r0, #4294967295
20001840:	4770      	bx	lr
20001842:	bf00      	nop

20001844 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20001844:	e7fe      	b.n	20001844 <_exit>
20001846:	bf00      	nop

20001848 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001848:	f44f 5300 	mov.w	r3, #8192	; 0x2000
2000184c:	604b      	str	r3, [r1, #4]
    return 0;
}
2000184e:	f04f 0000 	mov.w	r0, #0
20001852:	4770      	bx	lr

20001854 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
20001854:	f04f 0001 	mov.w	r0, #1
20001858:	4770      	bx	lr
2000185a:	bf00      	nop

2000185c <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
2000185c:	f04f 0001 	mov.w	r0, #1
20001860:	4770      	bx	lr
20001862:	bf00      	nop

20001864 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20001864:	f04f 0000 	mov.w	r0, #0
20001868:	4770      	bx	lr
2000186a:	bf00      	nop

2000186c <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
2000186c:	f04f 30ff 	mov.w	r0, #4294967295
20001870:	4770      	bx	lr
20001872:	bf00      	nop

20001874 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20001874:	f04f 0000 	mov.w	r0, #0
20001878:	4770      	bx	lr
2000187a:	bf00      	nop

2000187c <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
2000187c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001880:	604b      	str	r3, [r1, #4]
    return 0;
}
20001882:	f04f 0000 	mov.w	r0, #0
20001886:	4770      	bx	lr

20001888 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
20001888:	f04f 30ff 	mov.w	r0, #4294967295
2000188c:	4770      	bx	lr
2000188e:	bf00      	nop

20001890 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
20001890:	b508      	push	{r3, lr}
    errno = ECHILD;
20001892:	f000 f88f 	bl	200019b4 <__errno>
20001896:	f04f 030a 	mov.w	r3, #10
2000189a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000189c:	f04f 30ff 	mov.w	r0, #4294967295
200018a0:	bd08      	pop	{r3, pc}
200018a2:	bf00      	nop

200018a4 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
200018a4:	b508      	push	{r3, lr}
    errno = ENOENT;
200018a6:	f000 f885 	bl	200019b4 <__errno>
200018aa:	f04f 0302 	mov.w	r3, #2
200018ae:	6003      	str	r3, [r0, #0]
    return -1;
}
200018b0:	f04f 30ff 	mov.w	r0, #4294967295
200018b4:	bd08      	pop	{r3, pc}
200018b6:	bf00      	nop

200018b8 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
200018b8:	b508      	push	{r3, lr}
    errno = EMLINK;
200018ba:	f000 f87b 	bl	200019b4 <__errno>
200018be:	f04f 031f 	mov.w	r3, #31
200018c2:	6003      	str	r3, [r0, #0]
    return -1;
}
200018c4:	f04f 30ff 	mov.w	r0, #4294967295
200018c8:	bd08      	pop	{r3, pc}
200018ca:	bf00      	nop

200018cc <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
200018cc:	b508      	push	{r3, lr}
    errno = EINVAL;
200018ce:	f000 f871 	bl	200019b4 <__errno>
200018d2:	f04f 0316 	mov.w	r3, #22
200018d6:	6003      	str	r3, [r0, #0]
    return -1;
}
200018d8:	f04f 30ff 	mov.w	r0, #4294967295
200018dc:	bd08      	pop	{r3, pc}
200018de:	bf00      	nop

200018e0 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
200018e0:	b508      	push	{r3, lr}
    errno = EAGAIN;
200018e2:	f000 f867 	bl	200019b4 <__errno>
200018e6:	f04f 030b 	mov.w	r3, #11
200018ea:	6003      	str	r3, [r0, #0]
    return -1;
}
200018ec:	f04f 30ff 	mov.w	r0, #4294967295
200018f0:	bd08      	pop	{r3, pc}
200018f2:	bf00      	nop

200018f4 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
200018f4:	b508      	push	{r3, lr}
    errno = ENOMEM;
200018f6:	f000 f85d 	bl	200019b4 <__errno>
200018fa:	f04f 030c 	mov.w	r3, #12
200018fe:	6003      	str	r3, [r0, #0]
    return -1;
}
20001900:	f04f 30ff 	mov.w	r0, #4294967295
20001904:	bd08      	pop	{r3, pc}
20001906:	bf00      	nop

20001908 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001908:	b538      	push	{r3, r4, r5, lr}
2000190a:	4615      	mov	r5, r2
2000190c:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000190e:	f643 5380 	movw	r3, #15744	; 0x3d80
20001912:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001916:	681b      	ldr	r3, [r3, #0]
20001918:	b983      	cbnz	r3, 2000193c <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
2000191a:	f643 50e8 	movw	r0, #15848	; 0x3de8
2000191e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001922:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001926:	f04f 0203 	mov.w	r2, #3
2000192a:	f7ff fce7 	bl	200012fc <MSS_UART_init>
        g_stdio_uart_init_done = 1;
2000192e:	f643 5380 	movw	r3, #15744	; 0x3d80
20001932:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001936:	f04f 0201 	mov.w	r2, #1
2000193a:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
2000193c:	f643 50e8 	movw	r0, #15848	; 0x3de8
20001940:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001944:	4629      	mov	r1, r5
20001946:	4622      	mov	r2, r4
20001948:	f7ff f89c 	bl	20000a84 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
2000194c:	4620      	mov	r0, r4
2000194e:	bd38      	pop	{r3, r4, r5, pc}

20001950 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001950:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001952:	f643 5380 	movw	r3, #15744	; 0x3d80
20001956:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000195a:	685b      	ldr	r3, [r3, #4]
2000195c:	b943      	cbnz	r3, 20001970 <_sbrk+0x20>
    {
      heap_end = &_end;
2000195e:	f643 5380 	movw	r3, #15744	; 0x3d80
20001962:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001966:	f643 6218 	movw	r2, #15896	; 0x3e18
2000196a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000196e:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
20001970:	f643 5380 	movw	r3, #15744	; 0x3d80
20001974:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001978:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000197a:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
2000197e:	4410      	add	r0, r2
20001980:	4283      	cmp	r3, r0
20001982:	d20f      	bcs.n	200019a4 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001984:	f04f 0000 	mov.w	r0, #0
20001988:	f04f 0101 	mov.w	r1, #1
2000198c:	f243 72b0 	movw	r2, #14256	; 0x37b0
20001990:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001994:	f04f 0319 	mov.w	r3, #25
20001998:	f7ff ffb6 	bl	20001908 <_write_r>
      _exit (1);
2000199c:	f04f 0001 	mov.w	r0, #1
200019a0:	f7ff ff50 	bl	20001844 <_exit>
    }
  
    heap_end += incr;
200019a4:	f643 5380 	movw	r3, #15744	; 0x3d80
200019a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019ac:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
200019ae:	4610      	mov	r0, r2
200019b0:	bd08      	pop	{r3, pc}
200019b2:	bf00      	nop

200019b4 <__errno>:
200019b4:	f643 0378 	movw	r3, #14456	; 0x3878
200019b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019bc:	6818      	ldr	r0, [r3, #0]
200019be:	4770      	bx	lr

200019c0 <__libc_init_array>:
200019c0:	b570      	push	{r4, r5, r6, lr}
200019c2:	f643 064c 	movw	r6, #14412	; 0x384c
200019c6:	f643 054c 	movw	r5, #14412	; 0x384c
200019ca:	f2c2 0600 	movt	r6, #8192	; 0x2000
200019ce:	f2c2 0500 	movt	r5, #8192	; 0x2000
200019d2:	1b76      	subs	r6, r6, r5
200019d4:	10b6      	asrs	r6, r6, #2
200019d6:	d006      	beq.n	200019e6 <__libc_init_array+0x26>
200019d8:	2400      	movs	r4, #0
200019da:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200019de:	3401      	adds	r4, #1
200019e0:	4798      	blx	r3
200019e2:	42a6      	cmp	r6, r4
200019e4:	d8f9      	bhi.n	200019da <__libc_init_array+0x1a>
200019e6:	f643 054c 	movw	r5, #14412	; 0x384c
200019ea:	f643 0650 	movw	r6, #14416	; 0x3850
200019ee:	f2c2 0500 	movt	r5, #8192	; 0x2000
200019f2:	f2c2 0600 	movt	r6, #8192	; 0x2000
200019f6:	1b76      	subs	r6, r6, r5
200019f8:	f001 ff1c 	bl	20003834 <_init>
200019fc:	10b6      	asrs	r6, r6, #2
200019fe:	d006      	beq.n	20001a0e <__libc_init_array+0x4e>
20001a00:	2400      	movs	r4, #0
20001a02:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001a06:	3401      	adds	r4, #1
20001a08:	4798      	blx	r3
20001a0a:	42a6      	cmp	r6, r4
20001a0c:	d8f9      	bhi.n	20001a02 <__libc_init_array+0x42>
20001a0e:	bd70      	pop	{r4, r5, r6, pc}

20001a10 <memcpy>:
20001a10:	2a03      	cmp	r2, #3
20001a12:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20001a16:	d80b      	bhi.n	20001a30 <memcpy+0x20>
20001a18:	b13a      	cbz	r2, 20001a2a <memcpy+0x1a>
20001a1a:	2300      	movs	r3, #0
20001a1c:	f811 c003 	ldrb.w	ip, [r1, r3]
20001a20:	f800 c003 	strb.w	ip, [r0, r3]
20001a24:	3301      	adds	r3, #1
20001a26:	4293      	cmp	r3, r2
20001a28:	d1f8      	bne.n	20001a1c <memcpy+0xc>
20001a2a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20001a2e:	4770      	bx	lr
20001a30:	1882      	adds	r2, r0, r2
20001a32:	460c      	mov	r4, r1
20001a34:	4603      	mov	r3, r0
20001a36:	e003      	b.n	20001a40 <memcpy+0x30>
20001a38:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20001a3c:	f803 1c01 	strb.w	r1, [r3, #-1]
20001a40:	f003 0603 	and.w	r6, r3, #3
20001a44:	4619      	mov	r1, r3
20001a46:	46a4      	mov	ip, r4
20001a48:	3301      	adds	r3, #1
20001a4a:	3401      	adds	r4, #1
20001a4c:	2e00      	cmp	r6, #0
20001a4e:	d1f3      	bne.n	20001a38 <memcpy+0x28>
20001a50:	f01c 0403 	ands.w	r4, ip, #3
20001a54:	4663      	mov	r3, ip
20001a56:	bf08      	it	eq
20001a58:	ebc1 0c02 	rsbeq	ip, r1, r2
20001a5c:	d068      	beq.n	20001b30 <memcpy+0x120>
20001a5e:	4265      	negs	r5, r4
20001a60:	f1c4 0a04 	rsb	sl, r4, #4
20001a64:	eb0c 0705 	add.w	r7, ip, r5
20001a68:	4633      	mov	r3, r6
20001a6a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20001a6e:	f85c 6005 	ldr.w	r6, [ip, r5]
20001a72:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20001a76:	1a55      	subs	r5, r2, r1
20001a78:	e008      	b.n	20001a8c <memcpy+0x7c>
20001a7a:	f857 4f04 	ldr.w	r4, [r7, #4]!
20001a7e:	4626      	mov	r6, r4
20001a80:	fa04 f40a 	lsl.w	r4, r4, sl
20001a84:	ea49 0404 	orr.w	r4, r9, r4
20001a88:	50cc      	str	r4, [r1, r3]
20001a8a:	3304      	adds	r3, #4
20001a8c:	185c      	adds	r4, r3, r1
20001a8e:	2d03      	cmp	r5, #3
20001a90:	fa26 f908 	lsr.w	r9, r6, r8
20001a94:	f1a5 0504 	sub.w	r5, r5, #4
20001a98:	eb0c 0603 	add.w	r6, ip, r3
20001a9c:	dced      	bgt.n	20001a7a <memcpy+0x6a>
20001a9e:	2300      	movs	r3, #0
20001aa0:	e002      	b.n	20001aa8 <memcpy+0x98>
20001aa2:	5cf1      	ldrb	r1, [r6, r3]
20001aa4:	54e1      	strb	r1, [r4, r3]
20001aa6:	3301      	adds	r3, #1
20001aa8:	1919      	adds	r1, r3, r4
20001aaa:	4291      	cmp	r1, r2
20001aac:	d3f9      	bcc.n	20001aa2 <memcpy+0x92>
20001aae:	e7bc      	b.n	20001a2a <memcpy+0x1a>
20001ab0:	f853 4c40 	ldr.w	r4, [r3, #-64]
20001ab4:	f841 4c40 	str.w	r4, [r1, #-64]
20001ab8:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20001abc:	f841 4c3c 	str.w	r4, [r1, #-60]
20001ac0:	f853 4c38 	ldr.w	r4, [r3, #-56]
20001ac4:	f841 4c38 	str.w	r4, [r1, #-56]
20001ac8:	f853 4c34 	ldr.w	r4, [r3, #-52]
20001acc:	f841 4c34 	str.w	r4, [r1, #-52]
20001ad0:	f853 4c30 	ldr.w	r4, [r3, #-48]
20001ad4:	f841 4c30 	str.w	r4, [r1, #-48]
20001ad8:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20001adc:	f841 4c2c 	str.w	r4, [r1, #-44]
20001ae0:	f853 4c28 	ldr.w	r4, [r3, #-40]
20001ae4:	f841 4c28 	str.w	r4, [r1, #-40]
20001ae8:	f853 4c24 	ldr.w	r4, [r3, #-36]
20001aec:	f841 4c24 	str.w	r4, [r1, #-36]
20001af0:	f853 4c20 	ldr.w	r4, [r3, #-32]
20001af4:	f841 4c20 	str.w	r4, [r1, #-32]
20001af8:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20001afc:	f841 4c1c 	str.w	r4, [r1, #-28]
20001b00:	f853 4c18 	ldr.w	r4, [r3, #-24]
20001b04:	f841 4c18 	str.w	r4, [r1, #-24]
20001b08:	f853 4c14 	ldr.w	r4, [r3, #-20]
20001b0c:	f841 4c14 	str.w	r4, [r1, #-20]
20001b10:	f853 4c10 	ldr.w	r4, [r3, #-16]
20001b14:	f841 4c10 	str.w	r4, [r1, #-16]
20001b18:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20001b1c:	f841 4c0c 	str.w	r4, [r1, #-12]
20001b20:	f853 4c08 	ldr.w	r4, [r3, #-8]
20001b24:	f841 4c08 	str.w	r4, [r1, #-8]
20001b28:	f853 4c04 	ldr.w	r4, [r3, #-4]
20001b2c:	f841 4c04 	str.w	r4, [r1, #-4]
20001b30:	461c      	mov	r4, r3
20001b32:	460d      	mov	r5, r1
20001b34:	3340      	adds	r3, #64	; 0x40
20001b36:	3140      	adds	r1, #64	; 0x40
20001b38:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20001b3c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20001b40:	dcb6      	bgt.n	20001ab0 <memcpy+0xa0>
20001b42:	4621      	mov	r1, r4
20001b44:	462b      	mov	r3, r5
20001b46:	1b54      	subs	r4, r2, r5
20001b48:	e00f      	b.n	20001b6a <memcpy+0x15a>
20001b4a:	f851 5c10 	ldr.w	r5, [r1, #-16]
20001b4e:	f843 5c10 	str.w	r5, [r3, #-16]
20001b52:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20001b56:	f843 5c0c 	str.w	r5, [r3, #-12]
20001b5a:	f851 5c08 	ldr.w	r5, [r1, #-8]
20001b5e:	f843 5c08 	str.w	r5, [r3, #-8]
20001b62:	f851 5c04 	ldr.w	r5, [r1, #-4]
20001b66:	f843 5c04 	str.w	r5, [r3, #-4]
20001b6a:	2c0f      	cmp	r4, #15
20001b6c:	460d      	mov	r5, r1
20001b6e:	469c      	mov	ip, r3
20001b70:	f101 0110 	add.w	r1, r1, #16
20001b74:	f103 0310 	add.w	r3, r3, #16
20001b78:	f1a4 0410 	sub.w	r4, r4, #16
20001b7c:	dce5      	bgt.n	20001b4a <memcpy+0x13a>
20001b7e:	ebcc 0102 	rsb	r1, ip, r2
20001b82:	2300      	movs	r3, #0
20001b84:	e003      	b.n	20001b8e <memcpy+0x17e>
20001b86:	58ec      	ldr	r4, [r5, r3]
20001b88:	f84c 4003 	str.w	r4, [ip, r3]
20001b8c:	3304      	adds	r3, #4
20001b8e:	195e      	adds	r6, r3, r5
20001b90:	2903      	cmp	r1, #3
20001b92:	eb03 040c 	add.w	r4, r3, ip
20001b96:	f1a1 0104 	sub.w	r1, r1, #4
20001b9a:	dcf4      	bgt.n	20001b86 <memcpy+0x176>
20001b9c:	e77f      	b.n	20001a9e <memcpy+0x8e>
20001b9e:	bf00      	nop

20001ba0 <_puts_r>:
20001ba0:	b530      	push	{r4, r5, lr}
20001ba2:	4604      	mov	r4, r0
20001ba4:	b089      	sub	sp, #36	; 0x24
20001ba6:	4608      	mov	r0, r1
20001ba8:	460d      	mov	r5, r1
20001baa:	f000 f83d 	bl	20001c28 <strlen>
20001bae:	f243 73c8 	movw	r3, #14280	; 0x37c8
20001bb2:	9501      	str	r5, [sp, #4]
20001bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bb8:	9303      	str	r3, [sp, #12]
20001bba:	9002      	str	r0, [sp, #8]
20001bbc:	1c43      	adds	r3, r0, #1
20001bbe:	9307      	str	r3, [sp, #28]
20001bc0:	2301      	movs	r3, #1
20001bc2:	9304      	str	r3, [sp, #16]
20001bc4:	ab01      	add	r3, sp, #4
20001bc6:	9305      	str	r3, [sp, #20]
20001bc8:	2302      	movs	r3, #2
20001bca:	9306      	str	r3, [sp, #24]
20001bcc:	b10c      	cbz	r4, 20001bd2 <_puts_r+0x32>
20001bce:	69a3      	ldr	r3, [r4, #24]
20001bd0:	b1eb      	cbz	r3, 20001c0e <_puts_r+0x6e>
20001bd2:	f643 0378 	movw	r3, #14456	; 0x3878
20001bd6:	4620      	mov	r0, r4
20001bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bdc:	681b      	ldr	r3, [r3, #0]
20001bde:	689b      	ldr	r3, [r3, #8]
20001be0:	899a      	ldrh	r2, [r3, #12]
20001be2:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20001be6:	bf01      	itttt	eq
20001be8:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20001bec:	819a      	strheq	r2, [r3, #12]
20001bee:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20001bf0:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20001bf4:	68a1      	ldr	r1, [r4, #8]
20001bf6:	bf08      	it	eq
20001bf8:	665a      	streq	r2, [r3, #100]	; 0x64
20001bfa:	aa05      	add	r2, sp, #20
20001bfc:	f000 f928 	bl	20001e50 <__sfvwrite_r>
20001c00:	2800      	cmp	r0, #0
20001c02:	bf14      	ite	ne
20001c04:	f04f 30ff 	movne.w	r0, #4294967295
20001c08:	200a      	moveq	r0, #10
20001c0a:	b009      	add	sp, #36	; 0x24
20001c0c:	bd30      	pop	{r4, r5, pc}
20001c0e:	4620      	mov	r0, r4
20001c10:	f000 f8ee 	bl	20001df0 <__sinit>
20001c14:	e7dd      	b.n	20001bd2 <_puts_r+0x32>
20001c16:	bf00      	nop

20001c18 <puts>:
20001c18:	f643 0378 	movw	r3, #14456	; 0x3878
20001c1c:	4601      	mov	r1, r0
20001c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c22:	6818      	ldr	r0, [r3, #0]
20001c24:	e7bc      	b.n	20001ba0 <_puts_r>
20001c26:	bf00      	nop

20001c28 <strlen>:
20001c28:	f020 0103 	bic.w	r1, r0, #3
20001c2c:	f010 0003 	ands.w	r0, r0, #3
20001c30:	f1c0 0000 	rsb	r0, r0, #0
20001c34:	f851 3b04 	ldr.w	r3, [r1], #4
20001c38:	f100 0c04 	add.w	ip, r0, #4
20001c3c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20001c40:	f06f 0200 	mvn.w	r2, #0
20001c44:	bf1c      	itt	ne
20001c46:	fa22 f20c 	lsrne.w	r2, r2, ip
20001c4a:	4313      	orrne	r3, r2
20001c4c:	f04f 0c01 	mov.w	ip, #1
20001c50:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20001c54:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20001c58:	eba3 020c 	sub.w	r2, r3, ip
20001c5c:	ea22 0203 	bic.w	r2, r2, r3
20001c60:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20001c64:	bf04      	itt	eq
20001c66:	f851 3b04 	ldreq.w	r3, [r1], #4
20001c6a:	3004      	addeq	r0, #4
20001c6c:	d0f4      	beq.n	20001c58 <strlen+0x30>
20001c6e:	f013 0fff 	tst.w	r3, #255	; 0xff
20001c72:	bf1f      	itttt	ne
20001c74:	3001      	addne	r0, #1
20001c76:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20001c7a:	3001      	addne	r0, #1
20001c7c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20001c80:	bf18      	it	ne
20001c82:	3001      	addne	r0, #1
20001c84:	4770      	bx	lr
20001c86:	bf00      	nop

20001c88 <__sfp_lock_acquire>:
20001c88:	4770      	bx	lr
20001c8a:	bf00      	nop

20001c8c <__sfp_lock_release>:
20001c8c:	4770      	bx	lr
20001c8e:	bf00      	nop

20001c90 <__sinit_lock_acquire>:
20001c90:	4770      	bx	lr
20001c92:	bf00      	nop

20001c94 <__sinit_lock_release>:
20001c94:	4770      	bx	lr
20001c96:	bf00      	nop

20001c98 <__fp_lock>:
20001c98:	2000      	movs	r0, #0
20001c9a:	4770      	bx	lr

20001c9c <__fp_unlock>:
20001c9c:	2000      	movs	r0, #0
20001c9e:	4770      	bx	lr

20001ca0 <__fp_unlock_all>:
20001ca0:	f643 0378 	movw	r3, #14456	; 0x3878
20001ca4:	f641 419d 	movw	r1, #7325	; 0x1c9d
20001ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cac:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001cb0:	6818      	ldr	r0, [r3, #0]
20001cb2:	f000 ba91 	b.w	200021d8 <_fwalk>
20001cb6:	bf00      	nop

20001cb8 <__fp_lock_all>:
20001cb8:	f643 0378 	movw	r3, #14456	; 0x3878
20001cbc:	f641 4199 	movw	r1, #7321	; 0x1c99
20001cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cc4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001cc8:	6818      	ldr	r0, [r3, #0]
20001cca:	f000 ba85 	b.w	200021d8 <_fwalk>
20001cce:	bf00      	nop

20001cd0 <_cleanup_r>:
20001cd0:	f243 0125 	movw	r1, #12325	; 0x3025
20001cd4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001cd8:	f000 ba7e 	b.w	200021d8 <_fwalk>

20001cdc <_cleanup>:
20001cdc:	f243 73cc 	movw	r3, #14284	; 0x37cc
20001ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ce4:	6818      	ldr	r0, [r3, #0]
20001ce6:	e7f3      	b.n	20001cd0 <_cleanup_r>

20001ce8 <std>:
20001ce8:	b510      	push	{r4, lr}
20001cea:	4604      	mov	r4, r0
20001cec:	2300      	movs	r3, #0
20001cee:	305c      	adds	r0, #92	; 0x5c
20001cf0:	81a1      	strh	r1, [r4, #12]
20001cf2:	4619      	mov	r1, r3
20001cf4:	81e2      	strh	r2, [r4, #14]
20001cf6:	2208      	movs	r2, #8
20001cf8:	6023      	str	r3, [r4, #0]
20001cfa:	6063      	str	r3, [r4, #4]
20001cfc:	60a3      	str	r3, [r4, #8]
20001cfe:	6663      	str	r3, [r4, #100]	; 0x64
20001d00:	6123      	str	r3, [r4, #16]
20001d02:	6163      	str	r3, [r4, #20]
20001d04:	61a3      	str	r3, [r4, #24]
20001d06:	f000 fdf5 	bl	200028f4 <memset>
20001d0a:	f642 6019 	movw	r0, #11801	; 0x2e19
20001d0e:	f642 51dd 	movw	r1, #11741	; 0x2ddd
20001d12:	f642 52b5 	movw	r2, #11701	; 0x2db5
20001d16:	f642 53ad 	movw	r3, #11693	; 0x2dad
20001d1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001d1e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001d22:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d2a:	6260      	str	r0, [r4, #36]	; 0x24
20001d2c:	62a1      	str	r1, [r4, #40]	; 0x28
20001d2e:	62e2      	str	r2, [r4, #44]	; 0x2c
20001d30:	6323      	str	r3, [r4, #48]	; 0x30
20001d32:	6224      	str	r4, [r4, #32]
20001d34:	bd10      	pop	{r4, pc}
20001d36:	bf00      	nop

20001d38 <__sfmoreglue>:
20001d38:	b570      	push	{r4, r5, r6, lr}
20001d3a:	2568      	movs	r5, #104	; 0x68
20001d3c:	460e      	mov	r6, r1
20001d3e:	fb05 f501 	mul.w	r5, r5, r1
20001d42:	f105 010c 	add.w	r1, r5, #12
20001d46:	f000 fa6d 	bl	20002224 <_malloc_r>
20001d4a:	4604      	mov	r4, r0
20001d4c:	b148      	cbz	r0, 20001d62 <__sfmoreglue+0x2a>
20001d4e:	f100 030c 	add.w	r3, r0, #12
20001d52:	2100      	movs	r1, #0
20001d54:	6046      	str	r6, [r0, #4]
20001d56:	462a      	mov	r2, r5
20001d58:	4618      	mov	r0, r3
20001d5a:	6021      	str	r1, [r4, #0]
20001d5c:	60a3      	str	r3, [r4, #8]
20001d5e:	f000 fdc9 	bl	200028f4 <memset>
20001d62:	4620      	mov	r0, r4
20001d64:	bd70      	pop	{r4, r5, r6, pc}
20001d66:	bf00      	nop

20001d68 <__sfp>:
20001d68:	f243 73cc 	movw	r3, #14284	; 0x37cc
20001d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d70:	b570      	push	{r4, r5, r6, lr}
20001d72:	681d      	ldr	r5, [r3, #0]
20001d74:	4606      	mov	r6, r0
20001d76:	69ab      	ldr	r3, [r5, #24]
20001d78:	2b00      	cmp	r3, #0
20001d7a:	d02a      	beq.n	20001dd2 <__sfp+0x6a>
20001d7c:	35d8      	adds	r5, #216	; 0xd8
20001d7e:	686b      	ldr	r3, [r5, #4]
20001d80:	68ac      	ldr	r4, [r5, #8]
20001d82:	3b01      	subs	r3, #1
20001d84:	d503      	bpl.n	20001d8e <__sfp+0x26>
20001d86:	e020      	b.n	20001dca <__sfp+0x62>
20001d88:	3468      	adds	r4, #104	; 0x68
20001d8a:	3b01      	subs	r3, #1
20001d8c:	d41d      	bmi.n	20001dca <__sfp+0x62>
20001d8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20001d92:	2a00      	cmp	r2, #0
20001d94:	d1f8      	bne.n	20001d88 <__sfp+0x20>
20001d96:	2500      	movs	r5, #0
20001d98:	f04f 33ff 	mov.w	r3, #4294967295
20001d9c:	6665      	str	r5, [r4, #100]	; 0x64
20001d9e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20001da2:	81e3      	strh	r3, [r4, #14]
20001da4:	4629      	mov	r1, r5
20001da6:	f04f 0301 	mov.w	r3, #1
20001daa:	6025      	str	r5, [r4, #0]
20001dac:	81a3      	strh	r3, [r4, #12]
20001dae:	2208      	movs	r2, #8
20001db0:	60a5      	str	r5, [r4, #8]
20001db2:	6065      	str	r5, [r4, #4]
20001db4:	6125      	str	r5, [r4, #16]
20001db6:	6165      	str	r5, [r4, #20]
20001db8:	61a5      	str	r5, [r4, #24]
20001dba:	f000 fd9b 	bl	200028f4 <memset>
20001dbe:	64e5      	str	r5, [r4, #76]	; 0x4c
20001dc0:	6365      	str	r5, [r4, #52]	; 0x34
20001dc2:	63a5      	str	r5, [r4, #56]	; 0x38
20001dc4:	64a5      	str	r5, [r4, #72]	; 0x48
20001dc6:	4620      	mov	r0, r4
20001dc8:	bd70      	pop	{r4, r5, r6, pc}
20001dca:	6828      	ldr	r0, [r5, #0]
20001dcc:	b128      	cbz	r0, 20001dda <__sfp+0x72>
20001dce:	4605      	mov	r5, r0
20001dd0:	e7d5      	b.n	20001d7e <__sfp+0x16>
20001dd2:	4628      	mov	r0, r5
20001dd4:	f000 f80c 	bl	20001df0 <__sinit>
20001dd8:	e7d0      	b.n	20001d7c <__sfp+0x14>
20001dda:	4630      	mov	r0, r6
20001ddc:	2104      	movs	r1, #4
20001dde:	f7ff ffab 	bl	20001d38 <__sfmoreglue>
20001de2:	6028      	str	r0, [r5, #0]
20001de4:	2800      	cmp	r0, #0
20001de6:	d1f2      	bne.n	20001dce <__sfp+0x66>
20001de8:	230c      	movs	r3, #12
20001dea:	4604      	mov	r4, r0
20001dec:	6033      	str	r3, [r6, #0]
20001dee:	e7ea      	b.n	20001dc6 <__sfp+0x5e>

20001df0 <__sinit>:
20001df0:	b570      	push	{r4, r5, r6, lr}
20001df2:	6986      	ldr	r6, [r0, #24]
20001df4:	4604      	mov	r4, r0
20001df6:	b106      	cbz	r6, 20001dfa <__sinit+0xa>
20001df8:	bd70      	pop	{r4, r5, r6, pc}
20001dfa:	f641 43d1 	movw	r3, #7377	; 0x1cd1
20001dfe:	2501      	movs	r5, #1
20001e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e04:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20001e08:	6283      	str	r3, [r0, #40]	; 0x28
20001e0a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20001e0e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20001e12:	6185      	str	r5, [r0, #24]
20001e14:	f7ff ffa8 	bl	20001d68 <__sfp>
20001e18:	6060      	str	r0, [r4, #4]
20001e1a:	4620      	mov	r0, r4
20001e1c:	f7ff ffa4 	bl	20001d68 <__sfp>
20001e20:	60a0      	str	r0, [r4, #8]
20001e22:	4620      	mov	r0, r4
20001e24:	f7ff ffa0 	bl	20001d68 <__sfp>
20001e28:	4632      	mov	r2, r6
20001e2a:	2104      	movs	r1, #4
20001e2c:	4623      	mov	r3, r4
20001e2e:	60e0      	str	r0, [r4, #12]
20001e30:	6860      	ldr	r0, [r4, #4]
20001e32:	f7ff ff59 	bl	20001ce8 <std>
20001e36:	462a      	mov	r2, r5
20001e38:	68a0      	ldr	r0, [r4, #8]
20001e3a:	2109      	movs	r1, #9
20001e3c:	4623      	mov	r3, r4
20001e3e:	f7ff ff53 	bl	20001ce8 <std>
20001e42:	4623      	mov	r3, r4
20001e44:	68e0      	ldr	r0, [r4, #12]
20001e46:	2112      	movs	r1, #18
20001e48:	2202      	movs	r2, #2
20001e4a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20001e4e:	e74b      	b.n	20001ce8 <std>

20001e50 <__sfvwrite_r>:
20001e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001e54:	6893      	ldr	r3, [r2, #8]
20001e56:	b085      	sub	sp, #20
20001e58:	4690      	mov	r8, r2
20001e5a:	460c      	mov	r4, r1
20001e5c:	9003      	str	r0, [sp, #12]
20001e5e:	2b00      	cmp	r3, #0
20001e60:	d064      	beq.n	20001f2c <__sfvwrite_r+0xdc>
20001e62:	8988      	ldrh	r0, [r1, #12]
20001e64:	fa1f fa80 	uxth.w	sl, r0
20001e68:	f01a 0f08 	tst.w	sl, #8
20001e6c:	f000 80a0 	beq.w	20001fb0 <__sfvwrite_r+0x160>
20001e70:	690b      	ldr	r3, [r1, #16]
20001e72:	2b00      	cmp	r3, #0
20001e74:	f000 809c 	beq.w	20001fb0 <__sfvwrite_r+0x160>
20001e78:	f01a 0b02 	ands.w	fp, sl, #2
20001e7c:	f8d8 5000 	ldr.w	r5, [r8]
20001e80:	bf1c      	itt	ne
20001e82:	f04f 0a00 	movne.w	sl, #0
20001e86:	4657      	movne	r7, sl
20001e88:	d136      	bne.n	20001ef8 <__sfvwrite_r+0xa8>
20001e8a:	f01a 0a01 	ands.w	sl, sl, #1
20001e8e:	bf1d      	ittte	ne
20001e90:	46dc      	movne	ip, fp
20001e92:	46d9      	movne	r9, fp
20001e94:	465f      	movne	r7, fp
20001e96:	4656      	moveq	r6, sl
20001e98:	d152      	bne.n	20001f40 <__sfvwrite_r+0xf0>
20001e9a:	b326      	cbz	r6, 20001ee6 <__sfvwrite_r+0x96>
20001e9c:	b280      	uxth	r0, r0
20001e9e:	68a7      	ldr	r7, [r4, #8]
20001ea0:	f410 7f00 	tst.w	r0, #512	; 0x200
20001ea4:	f000 808f 	beq.w	20001fc6 <__sfvwrite_r+0x176>
20001ea8:	42be      	cmp	r6, r7
20001eaa:	46bb      	mov	fp, r7
20001eac:	f080 80a7 	bcs.w	20001ffe <__sfvwrite_r+0x1ae>
20001eb0:	6820      	ldr	r0, [r4, #0]
20001eb2:	4637      	mov	r7, r6
20001eb4:	46b3      	mov	fp, r6
20001eb6:	465a      	mov	r2, fp
20001eb8:	4651      	mov	r1, sl
20001eba:	f000 fcbf 	bl	2000283c <memmove>
20001ebe:	68a2      	ldr	r2, [r4, #8]
20001ec0:	6823      	ldr	r3, [r4, #0]
20001ec2:	46b1      	mov	r9, r6
20001ec4:	1bd7      	subs	r7, r2, r7
20001ec6:	60a7      	str	r7, [r4, #8]
20001ec8:	4637      	mov	r7, r6
20001eca:	445b      	add	r3, fp
20001ecc:	6023      	str	r3, [r4, #0]
20001ece:	f8d8 3008 	ldr.w	r3, [r8, #8]
20001ed2:	ebc9 0606 	rsb	r6, r9, r6
20001ed6:	44ca      	add	sl, r9
20001ed8:	1bdf      	subs	r7, r3, r7
20001eda:	f8c8 7008 	str.w	r7, [r8, #8]
20001ede:	b32f      	cbz	r7, 20001f2c <__sfvwrite_r+0xdc>
20001ee0:	89a0      	ldrh	r0, [r4, #12]
20001ee2:	2e00      	cmp	r6, #0
20001ee4:	d1da      	bne.n	20001e9c <__sfvwrite_r+0x4c>
20001ee6:	f8d5 a000 	ldr.w	sl, [r5]
20001eea:	686e      	ldr	r6, [r5, #4]
20001eec:	3508      	adds	r5, #8
20001eee:	e7d4      	b.n	20001e9a <__sfvwrite_r+0x4a>
20001ef0:	f8d5 a000 	ldr.w	sl, [r5]
20001ef4:	686f      	ldr	r7, [r5, #4]
20001ef6:	3508      	adds	r5, #8
20001ef8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20001efc:	bf34      	ite	cc
20001efe:	463b      	movcc	r3, r7
20001f00:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20001f04:	4652      	mov	r2, sl
20001f06:	9803      	ldr	r0, [sp, #12]
20001f08:	2f00      	cmp	r7, #0
20001f0a:	d0f1      	beq.n	20001ef0 <__sfvwrite_r+0xa0>
20001f0c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20001f0e:	6a21      	ldr	r1, [r4, #32]
20001f10:	47b0      	blx	r6
20001f12:	2800      	cmp	r0, #0
20001f14:	4482      	add	sl, r0
20001f16:	ebc0 0707 	rsb	r7, r0, r7
20001f1a:	f340 80ec 	ble.w	200020f6 <__sfvwrite_r+0x2a6>
20001f1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20001f22:	1a18      	subs	r0, r3, r0
20001f24:	f8c8 0008 	str.w	r0, [r8, #8]
20001f28:	2800      	cmp	r0, #0
20001f2a:	d1e5      	bne.n	20001ef8 <__sfvwrite_r+0xa8>
20001f2c:	2000      	movs	r0, #0
20001f2e:	b005      	add	sp, #20
20001f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001f34:	f8d5 9000 	ldr.w	r9, [r5]
20001f38:	f04f 0c00 	mov.w	ip, #0
20001f3c:	686f      	ldr	r7, [r5, #4]
20001f3e:	3508      	adds	r5, #8
20001f40:	2f00      	cmp	r7, #0
20001f42:	d0f7      	beq.n	20001f34 <__sfvwrite_r+0xe4>
20001f44:	f1bc 0f00 	cmp.w	ip, #0
20001f48:	f000 80b5 	beq.w	200020b6 <__sfvwrite_r+0x266>
20001f4c:	6963      	ldr	r3, [r4, #20]
20001f4e:	45bb      	cmp	fp, r7
20001f50:	bf34      	ite	cc
20001f52:	46da      	movcc	sl, fp
20001f54:	46ba      	movcs	sl, r7
20001f56:	68a6      	ldr	r6, [r4, #8]
20001f58:	6820      	ldr	r0, [r4, #0]
20001f5a:	6922      	ldr	r2, [r4, #16]
20001f5c:	199e      	adds	r6, r3, r6
20001f5e:	4290      	cmp	r0, r2
20001f60:	bf94      	ite	ls
20001f62:	2200      	movls	r2, #0
20001f64:	2201      	movhi	r2, #1
20001f66:	45b2      	cmp	sl, r6
20001f68:	bfd4      	ite	le
20001f6a:	2200      	movle	r2, #0
20001f6c:	f002 0201 	andgt.w	r2, r2, #1
20001f70:	2a00      	cmp	r2, #0
20001f72:	f040 80ae 	bne.w	200020d2 <__sfvwrite_r+0x282>
20001f76:	459a      	cmp	sl, r3
20001f78:	f2c0 8082 	blt.w	20002080 <__sfvwrite_r+0x230>
20001f7c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20001f7e:	464a      	mov	r2, r9
20001f80:	f8cd c004 	str.w	ip, [sp, #4]
20001f84:	9803      	ldr	r0, [sp, #12]
20001f86:	6a21      	ldr	r1, [r4, #32]
20001f88:	47b0      	blx	r6
20001f8a:	f8dd c004 	ldr.w	ip, [sp, #4]
20001f8e:	1e06      	subs	r6, r0, #0
20001f90:	f340 80b1 	ble.w	200020f6 <__sfvwrite_r+0x2a6>
20001f94:	ebbb 0b06 	subs.w	fp, fp, r6
20001f98:	f000 8086 	beq.w	200020a8 <__sfvwrite_r+0x258>
20001f9c:	f8d8 3008 	ldr.w	r3, [r8, #8]
20001fa0:	44b1      	add	r9, r6
20001fa2:	1bbf      	subs	r7, r7, r6
20001fa4:	1b9e      	subs	r6, r3, r6
20001fa6:	f8c8 6008 	str.w	r6, [r8, #8]
20001faa:	2e00      	cmp	r6, #0
20001fac:	d1c8      	bne.n	20001f40 <__sfvwrite_r+0xf0>
20001fae:	e7bd      	b.n	20001f2c <__sfvwrite_r+0xdc>
20001fb0:	9803      	ldr	r0, [sp, #12]
20001fb2:	4621      	mov	r1, r4
20001fb4:	f000 ff42 	bl	20002e3c <__swsetup_r>
20001fb8:	2800      	cmp	r0, #0
20001fba:	f040 80d4 	bne.w	20002166 <__sfvwrite_r+0x316>
20001fbe:	89a0      	ldrh	r0, [r4, #12]
20001fc0:	fa1f fa80 	uxth.w	sl, r0
20001fc4:	e758      	b.n	20001e78 <__sfvwrite_r+0x28>
20001fc6:	6820      	ldr	r0, [r4, #0]
20001fc8:	46b9      	mov	r9, r7
20001fca:	6923      	ldr	r3, [r4, #16]
20001fcc:	4298      	cmp	r0, r3
20001fce:	bf94      	ite	ls
20001fd0:	2300      	movls	r3, #0
20001fd2:	2301      	movhi	r3, #1
20001fd4:	42b7      	cmp	r7, r6
20001fd6:	bf2c      	ite	cs
20001fd8:	2300      	movcs	r3, #0
20001fda:	f003 0301 	andcc.w	r3, r3, #1
20001fde:	2b00      	cmp	r3, #0
20001fe0:	f040 809d 	bne.w	2000211e <__sfvwrite_r+0x2ce>
20001fe4:	6963      	ldr	r3, [r4, #20]
20001fe6:	429e      	cmp	r6, r3
20001fe8:	f0c0 808c 	bcc.w	20002104 <__sfvwrite_r+0x2b4>
20001fec:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20001fee:	4652      	mov	r2, sl
20001ff0:	9803      	ldr	r0, [sp, #12]
20001ff2:	6a21      	ldr	r1, [r4, #32]
20001ff4:	47b8      	blx	r7
20001ff6:	1e07      	subs	r7, r0, #0
20001ff8:	dd7d      	ble.n	200020f6 <__sfvwrite_r+0x2a6>
20001ffa:	46b9      	mov	r9, r7
20001ffc:	e767      	b.n	20001ece <__sfvwrite_r+0x7e>
20001ffe:	f410 6f90 	tst.w	r0, #1152	; 0x480
20002002:	bf08      	it	eq
20002004:	6820      	ldreq	r0, [r4, #0]
20002006:	f43f af56 	beq.w	20001eb6 <__sfvwrite_r+0x66>
2000200a:	6962      	ldr	r2, [r4, #20]
2000200c:	6921      	ldr	r1, [r4, #16]
2000200e:	6823      	ldr	r3, [r4, #0]
20002010:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20002014:	1a5b      	subs	r3, r3, r1
20002016:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000201a:	f103 0c01 	add.w	ip, r3, #1
2000201e:	44b4      	add	ip, r6
20002020:	ea4f 0969 	mov.w	r9, r9, asr #1
20002024:	45e1      	cmp	r9, ip
20002026:	464a      	mov	r2, r9
20002028:	bf3c      	itt	cc
2000202a:	46e1      	movcc	r9, ip
2000202c:	464a      	movcc	r2, r9
2000202e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20002032:	f000 8083 	beq.w	2000213c <__sfvwrite_r+0x2ec>
20002036:	4611      	mov	r1, r2
20002038:	9803      	ldr	r0, [sp, #12]
2000203a:	9302      	str	r3, [sp, #8]
2000203c:	f000 f8f2 	bl	20002224 <_malloc_r>
20002040:	9b02      	ldr	r3, [sp, #8]
20002042:	2800      	cmp	r0, #0
20002044:	f000 8099 	beq.w	2000217a <__sfvwrite_r+0x32a>
20002048:	461a      	mov	r2, r3
2000204a:	6921      	ldr	r1, [r4, #16]
2000204c:	9302      	str	r3, [sp, #8]
2000204e:	9001      	str	r0, [sp, #4]
20002050:	f7ff fcde 	bl	20001a10 <memcpy>
20002054:	89a2      	ldrh	r2, [r4, #12]
20002056:	9b02      	ldr	r3, [sp, #8]
20002058:	f8dd c004 	ldr.w	ip, [sp, #4]
2000205c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20002060:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002064:	81a2      	strh	r2, [r4, #12]
20002066:	ebc3 0209 	rsb	r2, r3, r9
2000206a:	eb0c 0003 	add.w	r0, ip, r3
2000206e:	4637      	mov	r7, r6
20002070:	46b3      	mov	fp, r6
20002072:	60a2      	str	r2, [r4, #8]
20002074:	f8c4 c010 	str.w	ip, [r4, #16]
20002078:	6020      	str	r0, [r4, #0]
2000207a:	f8c4 9014 	str.w	r9, [r4, #20]
2000207e:	e71a      	b.n	20001eb6 <__sfvwrite_r+0x66>
20002080:	4652      	mov	r2, sl
20002082:	4649      	mov	r1, r9
20002084:	4656      	mov	r6, sl
20002086:	f8cd c004 	str.w	ip, [sp, #4]
2000208a:	f000 fbd7 	bl	2000283c <memmove>
2000208e:	68a2      	ldr	r2, [r4, #8]
20002090:	6823      	ldr	r3, [r4, #0]
20002092:	ebbb 0b06 	subs.w	fp, fp, r6
20002096:	ebca 0202 	rsb	r2, sl, r2
2000209a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000209e:	4453      	add	r3, sl
200020a0:	60a2      	str	r2, [r4, #8]
200020a2:	6023      	str	r3, [r4, #0]
200020a4:	f47f af7a 	bne.w	20001f9c <__sfvwrite_r+0x14c>
200020a8:	9803      	ldr	r0, [sp, #12]
200020aa:	4621      	mov	r1, r4
200020ac:	f000 ffc2 	bl	20003034 <_fflush_r>
200020b0:	bb08      	cbnz	r0, 200020f6 <__sfvwrite_r+0x2a6>
200020b2:	46dc      	mov	ip, fp
200020b4:	e772      	b.n	20001f9c <__sfvwrite_r+0x14c>
200020b6:	4648      	mov	r0, r9
200020b8:	210a      	movs	r1, #10
200020ba:	463a      	mov	r2, r7
200020bc:	f000 fb84 	bl	200027c8 <memchr>
200020c0:	2800      	cmp	r0, #0
200020c2:	d04b      	beq.n	2000215c <__sfvwrite_r+0x30c>
200020c4:	f100 0b01 	add.w	fp, r0, #1
200020c8:	f04f 0c01 	mov.w	ip, #1
200020cc:	ebc9 0b0b 	rsb	fp, r9, fp
200020d0:	e73c      	b.n	20001f4c <__sfvwrite_r+0xfc>
200020d2:	4649      	mov	r1, r9
200020d4:	4632      	mov	r2, r6
200020d6:	f8cd c004 	str.w	ip, [sp, #4]
200020da:	f000 fbaf 	bl	2000283c <memmove>
200020de:	6823      	ldr	r3, [r4, #0]
200020e0:	4621      	mov	r1, r4
200020e2:	9803      	ldr	r0, [sp, #12]
200020e4:	199b      	adds	r3, r3, r6
200020e6:	6023      	str	r3, [r4, #0]
200020e8:	f000 ffa4 	bl	20003034 <_fflush_r>
200020ec:	f8dd c004 	ldr.w	ip, [sp, #4]
200020f0:	2800      	cmp	r0, #0
200020f2:	f43f af4f 	beq.w	20001f94 <__sfvwrite_r+0x144>
200020f6:	89a3      	ldrh	r3, [r4, #12]
200020f8:	f04f 30ff 	mov.w	r0, #4294967295
200020fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002100:	81a3      	strh	r3, [r4, #12]
20002102:	e714      	b.n	20001f2e <__sfvwrite_r+0xde>
20002104:	4632      	mov	r2, r6
20002106:	4651      	mov	r1, sl
20002108:	f000 fb98 	bl	2000283c <memmove>
2000210c:	68a2      	ldr	r2, [r4, #8]
2000210e:	6823      	ldr	r3, [r4, #0]
20002110:	4637      	mov	r7, r6
20002112:	1b92      	subs	r2, r2, r6
20002114:	46b1      	mov	r9, r6
20002116:	199b      	adds	r3, r3, r6
20002118:	60a2      	str	r2, [r4, #8]
2000211a:	6023      	str	r3, [r4, #0]
2000211c:	e6d7      	b.n	20001ece <__sfvwrite_r+0x7e>
2000211e:	4651      	mov	r1, sl
20002120:	463a      	mov	r2, r7
20002122:	f000 fb8b 	bl	2000283c <memmove>
20002126:	6823      	ldr	r3, [r4, #0]
20002128:	9803      	ldr	r0, [sp, #12]
2000212a:	4621      	mov	r1, r4
2000212c:	19db      	adds	r3, r3, r7
2000212e:	6023      	str	r3, [r4, #0]
20002130:	f000 ff80 	bl	20003034 <_fflush_r>
20002134:	2800      	cmp	r0, #0
20002136:	f43f aeca 	beq.w	20001ece <__sfvwrite_r+0x7e>
2000213a:	e7dc      	b.n	200020f6 <__sfvwrite_r+0x2a6>
2000213c:	9803      	ldr	r0, [sp, #12]
2000213e:	9302      	str	r3, [sp, #8]
20002140:	f000 fc46 	bl	200029d0 <_realloc_r>
20002144:	9b02      	ldr	r3, [sp, #8]
20002146:	4684      	mov	ip, r0
20002148:	2800      	cmp	r0, #0
2000214a:	d18c      	bne.n	20002066 <__sfvwrite_r+0x216>
2000214c:	6921      	ldr	r1, [r4, #16]
2000214e:	9803      	ldr	r0, [sp, #12]
20002150:	f001 f880 	bl	20003254 <_free_r>
20002154:	9903      	ldr	r1, [sp, #12]
20002156:	230c      	movs	r3, #12
20002158:	600b      	str	r3, [r1, #0]
2000215a:	e7cc      	b.n	200020f6 <__sfvwrite_r+0x2a6>
2000215c:	f107 0b01 	add.w	fp, r7, #1
20002160:	f04f 0c01 	mov.w	ip, #1
20002164:	e6f2      	b.n	20001f4c <__sfvwrite_r+0xfc>
20002166:	9903      	ldr	r1, [sp, #12]
20002168:	2209      	movs	r2, #9
2000216a:	89a3      	ldrh	r3, [r4, #12]
2000216c:	f04f 30ff 	mov.w	r0, #4294967295
20002170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002174:	600a      	str	r2, [r1, #0]
20002176:	81a3      	strh	r3, [r4, #12]
20002178:	e6d9      	b.n	20001f2e <__sfvwrite_r+0xde>
2000217a:	9a03      	ldr	r2, [sp, #12]
2000217c:	230c      	movs	r3, #12
2000217e:	6013      	str	r3, [r2, #0]
20002180:	e7b9      	b.n	200020f6 <__sfvwrite_r+0x2a6>
20002182:	bf00      	nop

20002184 <_fwalk_reent>:
20002184:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20002188:	4607      	mov	r7, r0
2000218a:	468a      	mov	sl, r1
2000218c:	f7ff fd7c 	bl	20001c88 <__sfp_lock_acquire>
20002190:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20002194:	bf08      	it	eq
20002196:	46b0      	moveq	r8, r6
20002198:	d018      	beq.n	200021cc <_fwalk_reent+0x48>
2000219a:	f04f 0800 	mov.w	r8, #0
2000219e:	6875      	ldr	r5, [r6, #4]
200021a0:	68b4      	ldr	r4, [r6, #8]
200021a2:	3d01      	subs	r5, #1
200021a4:	d40f      	bmi.n	200021c6 <_fwalk_reent+0x42>
200021a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200021aa:	b14b      	cbz	r3, 200021c0 <_fwalk_reent+0x3c>
200021ac:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200021b0:	4621      	mov	r1, r4
200021b2:	4638      	mov	r0, r7
200021b4:	f1b3 3fff 	cmp.w	r3, #4294967295
200021b8:	d002      	beq.n	200021c0 <_fwalk_reent+0x3c>
200021ba:	47d0      	blx	sl
200021bc:	ea48 0800 	orr.w	r8, r8, r0
200021c0:	3468      	adds	r4, #104	; 0x68
200021c2:	3d01      	subs	r5, #1
200021c4:	d5ef      	bpl.n	200021a6 <_fwalk_reent+0x22>
200021c6:	6836      	ldr	r6, [r6, #0]
200021c8:	2e00      	cmp	r6, #0
200021ca:	d1e8      	bne.n	2000219e <_fwalk_reent+0x1a>
200021cc:	f7ff fd5e 	bl	20001c8c <__sfp_lock_release>
200021d0:	4640      	mov	r0, r8
200021d2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200021d6:	bf00      	nop

200021d8 <_fwalk>:
200021d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200021dc:	4606      	mov	r6, r0
200021de:	4688      	mov	r8, r1
200021e0:	f7ff fd52 	bl	20001c88 <__sfp_lock_acquire>
200021e4:	36d8      	adds	r6, #216	; 0xd8
200021e6:	bf08      	it	eq
200021e8:	4637      	moveq	r7, r6
200021ea:	d015      	beq.n	20002218 <_fwalk+0x40>
200021ec:	2700      	movs	r7, #0
200021ee:	6875      	ldr	r5, [r6, #4]
200021f0:	68b4      	ldr	r4, [r6, #8]
200021f2:	3d01      	subs	r5, #1
200021f4:	d40d      	bmi.n	20002212 <_fwalk+0x3a>
200021f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200021fa:	b13b      	cbz	r3, 2000220c <_fwalk+0x34>
200021fc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20002200:	4620      	mov	r0, r4
20002202:	f1b3 3fff 	cmp.w	r3, #4294967295
20002206:	d001      	beq.n	2000220c <_fwalk+0x34>
20002208:	47c0      	blx	r8
2000220a:	4307      	orrs	r7, r0
2000220c:	3468      	adds	r4, #104	; 0x68
2000220e:	3d01      	subs	r5, #1
20002210:	d5f1      	bpl.n	200021f6 <_fwalk+0x1e>
20002212:	6836      	ldr	r6, [r6, #0]
20002214:	2e00      	cmp	r6, #0
20002216:	d1ea      	bne.n	200021ee <_fwalk+0x16>
20002218:	f7ff fd38 	bl	20001c8c <__sfp_lock_release>
2000221c:	4638      	mov	r0, r7
2000221e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002222:	bf00      	nop

20002224 <_malloc_r>:
20002224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002228:	f101 040b 	add.w	r4, r1, #11
2000222c:	2c16      	cmp	r4, #22
2000222e:	b083      	sub	sp, #12
20002230:	4606      	mov	r6, r0
20002232:	d82f      	bhi.n	20002294 <_malloc_r+0x70>
20002234:	2300      	movs	r3, #0
20002236:	2410      	movs	r4, #16
20002238:	428c      	cmp	r4, r1
2000223a:	bf2c      	ite	cs
2000223c:	4619      	movcs	r1, r3
2000223e:	f043 0101 	orrcc.w	r1, r3, #1
20002242:	2900      	cmp	r1, #0
20002244:	d130      	bne.n	200022a8 <_malloc_r+0x84>
20002246:	4630      	mov	r0, r6
20002248:	f000 fbbe 	bl	200029c8 <__malloc_lock>
2000224c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20002250:	d22e      	bcs.n	200022b0 <_malloc_r+0x8c>
20002252:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20002256:	f643 156c 	movw	r5, #14700	; 0x396c
2000225a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000225e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20002262:	68d3      	ldr	r3, [r2, #12]
20002264:	4293      	cmp	r3, r2
20002266:	f000 8206 	beq.w	20002676 <_malloc_r+0x452>
2000226a:	685a      	ldr	r2, [r3, #4]
2000226c:	f103 0508 	add.w	r5, r3, #8
20002270:	68d9      	ldr	r1, [r3, #12]
20002272:	4630      	mov	r0, r6
20002274:	f022 0c03 	bic.w	ip, r2, #3
20002278:	689a      	ldr	r2, [r3, #8]
2000227a:	4463      	add	r3, ip
2000227c:	685c      	ldr	r4, [r3, #4]
2000227e:	608a      	str	r2, [r1, #8]
20002280:	f044 0401 	orr.w	r4, r4, #1
20002284:	60d1      	str	r1, [r2, #12]
20002286:	605c      	str	r4, [r3, #4]
20002288:	f000 fba0 	bl	200029cc <__malloc_unlock>
2000228c:	4628      	mov	r0, r5
2000228e:	b003      	add	sp, #12
20002290:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002294:	f024 0407 	bic.w	r4, r4, #7
20002298:	0fe3      	lsrs	r3, r4, #31
2000229a:	428c      	cmp	r4, r1
2000229c:	bf2c      	ite	cs
2000229e:	4619      	movcs	r1, r3
200022a0:	f043 0101 	orrcc.w	r1, r3, #1
200022a4:	2900      	cmp	r1, #0
200022a6:	d0ce      	beq.n	20002246 <_malloc_r+0x22>
200022a8:	230c      	movs	r3, #12
200022aa:	2500      	movs	r5, #0
200022ac:	6033      	str	r3, [r6, #0]
200022ae:	e7ed      	b.n	2000228c <_malloc_r+0x68>
200022b0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200022b4:	bf04      	itt	eq
200022b6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200022ba:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200022be:	f040 8090 	bne.w	200023e2 <_malloc_r+0x1be>
200022c2:	f643 156c 	movw	r5, #14700	; 0x396c
200022c6:	f2c2 0500 	movt	r5, #8192	; 0x2000
200022ca:	1828      	adds	r0, r5, r0
200022cc:	68c3      	ldr	r3, [r0, #12]
200022ce:	4298      	cmp	r0, r3
200022d0:	d106      	bne.n	200022e0 <_malloc_r+0xbc>
200022d2:	e00d      	b.n	200022f0 <_malloc_r+0xcc>
200022d4:	2a00      	cmp	r2, #0
200022d6:	f280 816f 	bge.w	200025b8 <_malloc_r+0x394>
200022da:	68db      	ldr	r3, [r3, #12]
200022dc:	4298      	cmp	r0, r3
200022de:	d007      	beq.n	200022f0 <_malloc_r+0xcc>
200022e0:	6859      	ldr	r1, [r3, #4]
200022e2:	f021 0103 	bic.w	r1, r1, #3
200022e6:	1b0a      	subs	r2, r1, r4
200022e8:	2a0f      	cmp	r2, #15
200022ea:	ddf3      	ble.n	200022d4 <_malloc_r+0xb0>
200022ec:	f10e 3eff 	add.w	lr, lr, #4294967295
200022f0:	f10e 0e01 	add.w	lr, lr, #1
200022f4:	f643 176c 	movw	r7, #14700	; 0x396c
200022f8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200022fc:	f107 0108 	add.w	r1, r7, #8
20002300:	688b      	ldr	r3, [r1, #8]
20002302:	4299      	cmp	r1, r3
20002304:	bf08      	it	eq
20002306:	687a      	ldreq	r2, [r7, #4]
20002308:	d026      	beq.n	20002358 <_malloc_r+0x134>
2000230a:	685a      	ldr	r2, [r3, #4]
2000230c:	f022 0c03 	bic.w	ip, r2, #3
20002310:	ebc4 020c 	rsb	r2, r4, ip
20002314:	2a0f      	cmp	r2, #15
20002316:	f300 8194 	bgt.w	20002642 <_malloc_r+0x41e>
2000231a:	2a00      	cmp	r2, #0
2000231c:	60c9      	str	r1, [r1, #12]
2000231e:	6089      	str	r1, [r1, #8]
20002320:	f280 8099 	bge.w	20002456 <_malloc_r+0x232>
20002324:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20002328:	f080 8165 	bcs.w	200025f6 <_malloc_r+0x3d2>
2000232c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20002330:	f04f 0a01 	mov.w	sl, #1
20002334:	687a      	ldr	r2, [r7, #4]
20002336:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000233a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000233e:	fa0a fc0c 	lsl.w	ip, sl, ip
20002342:	60d8      	str	r0, [r3, #12]
20002344:	f8d0 8008 	ldr.w	r8, [r0, #8]
20002348:	ea4c 0202 	orr.w	r2, ip, r2
2000234c:	607a      	str	r2, [r7, #4]
2000234e:	f8c3 8008 	str.w	r8, [r3, #8]
20002352:	f8c8 300c 	str.w	r3, [r8, #12]
20002356:	6083      	str	r3, [r0, #8]
20002358:	f04f 0c01 	mov.w	ip, #1
2000235c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20002360:	fa0c fc03 	lsl.w	ip, ip, r3
20002364:	4594      	cmp	ip, r2
20002366:	f200 8082 	bhi.w	2000246e <_malloc_r+0x24a>
2000236a:	ea12 0f0c 	tst.w	r2, ip
2000236e:	d108      	bne.n	20002382 <_malloc_r+0x15e>
20002370:	f02e 0e03 	bic.w	lr, lr, #3
20002374:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20002378:	f10e 0e04 	add.w	lr, lr, #4
2000237c:	ea12 0f0c 	tst.w	r2, ip
20002380:	d0f8      	beq.n	20002374 <_malloc_r+0x150>
20002382:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20002386:	46f2      	mov	sl, lr
20002388:	46c8      	mov	r8, r9
2000238a:	f8d8 300c 	ldr.w	r3, [r8, #12]
2000238e:	4598      	cmp	r8, r3
20002390:	d107      	bne.n	200023a2 <_malloc_r+0x17e>
20002392:	e168      	b.n	20002666 <_malloc_r+0x442>
20002394:	2a00      	cmp	r2, #0
20002396:	f280 8178 	bge.w	2000268a <_malloc_r+0x466>
2000239a:	68db      	ldr	r3, [r3, #12]
2000239c:	4598      	cmp	r8, r3
2000239e:	f000 8162 	beq.w	20002666 <_malloc_r+0x442>
200023a2:	6858      	ldr	r0, [r3, #4]
200023a4:	f020 0003 	bic.w	r0, r0, #3
200023a8:	1b02      	subs	r2, r0, r4
200023aa:	2a0f      	cmp	r2, #15
200023ac:	ddf2      	ble.n	20002394 <_malloc_r+0x170>
200023ae:	461d      	mov	r5, r3
200023b0:	191f      	adds	r7, r3, r4
200023b2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200023b6:	f044 0e01 	orr.w	lr, r4, #1
200023ba:	f855 4f08 	ldr.w	r4, [r5, #8]!
200023be:	4630      	mov	r0, r6
200023c0:	50ba      	str	r2, [r7, r2]
200023c2:	f042 0201 	orr.w	r2, r2, #1
200023c6:	f8c3 e004 	str.w	lr, [r3, #4]
200023ca:	f8cc 4008 	str.w	r4, [ip, #8]
200023ce:	f8c4 c00c 	str.w	ip, [r4, #12]
200023d2:	608f      	str	r7, [r1, #8]
200023d4:	60cf      	str	r7, [r1, #12]
200023d6:	607a      	str	r2, [r7, #4]
200023d8:	60b9      	str	r1, [r7, #8]
200023da:	60f9      	str	r1, [r7, #12]
200023dc:	f000 faf6 	bl	200029cc <__malloc_unlock>
200023e0:	e754      	b.n	2000228c <_malloc_r+0x68>
200023e2:	f1be 0f04 	cmp.w	lr, #4
200023e6:	bf9e      	ittt	ls
200023e8:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200023ec:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200023f0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200023f4:	f67f af65 	bls.w	200022c2 <_malloc_r+0x9e>
200023f8:	f1be 0f14 	cmp.w	lr, #20
200023fc:	bf9c      	itt	ls
200023fe:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20002402:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002406:	f67f af5c 	bls.w	200022c2 <_malloc_r+0x9e>
2000240a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000240e:	bf9e      	ittt	ls
20002410:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20002414:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20002418:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000241c:	f67f af51 	bls.w	200022c2 <_malloc_r+0x9e>
20002420:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20002424:	bf9e      	ittt	ls
20002426:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000242a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000242e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002432:	f67f af46 	bls.w	200022c2 <_malloc_r+0x9e>
20002436:	f240 5354 	movw	r3, #1364	; 0x554
2000243a:	459e      	cmp	lr, r3
2000243c:	bf95      	itete	ls
2000243e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20002442:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20002446:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000244a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000244e:	bf98      	it	ls
20002450:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20002454:	e735      	b.n	200022c2 <_malloc_r+0x9e>
20002456:	eb03 020c 	add.w	r2, r3, ip
2000245a:	f103 0508 	add.w	r5, r3, #8
2000245e:	4630      	mov	r0, r6
20002460:	6853      	ldr	r3, [r2, #4]
20002462:	f043 0301 	orr.w	r3, r3, #1
20002466:	6053      	str	r3, [r2, #4]
20002468:	f000 fab0 	bl	200029cc <__malloc_unlock>
2000246c:	e70e      	b.n	2000228c <_malloc_r+0x68>
2000246e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20002472:	f8d8 3004 	ldr.w	r3, [r8, #4]
20002476:	f023 0903 	bic.w	r9, r3, #3
2000247a:	ebc4 0209 	rsb	r2, r4, r9
2000247e:	454c      	cmp	r4, r9
20002480:	bf94      	ite	ls
20002482:	2300      	movls	r3, #0
20002484:	2301      	movhi	r3, #1
20002486:	2a0f      	cmp	r2, #15
20002488:	bfd8      	it	le
2000248a:	f043 0301 	orrle.w	r3, r3, #1
2000248e:	2b00      	cmp	r3, #0
20002490:	f000 80a1 	beq.w	200025d6 <_malloc_r+0x3b2>
20002494:	f643 5b8c 	movw	fp, #15756	; 0x3d8c
20002498:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
2000249c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200024a0:	f8db 3000 	ldr.w	r3, [fp]
200024a4:	3310      	adds	r3, #16
200024a6:	191b      	adds	r3, r3, r4
200024a8:	f1b2 3fff 	cmp.w	r2, #4294967295
200024ac:	d006      	beq.n	200024bc <_malloc_r+0x298>
200024ae:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200024b2:	331f      	adds	r3, #31
200024b4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200024b8:	f023 031f 	bic.w	r3, r3, #31
200024bc:	4619      	mov	r1, r3
200024be:	4630      	mov	r0, r6
200024c0:	9301      	str	r3, [sp, #4]
200024c2:	f000 fc5f 	bl	20002d84 <_sbrk_r>
200024c6:	9b01      	ldr	r3, [sp, #4]
200024c8:	f1b0 3fff 	cmp.w	r0, #4294967295
200024cc:	4682      	mov	sl, r0
200024ce:	f000 80f4 	beq.w	200026ba <_malloc_r+0x496>
200024d2:	eb08 0109 	add.w	r1, r8, r9
200024d6:	4281      	cmp	r1, r0
200024d8:	f200 80ec 	bhi.w	200026b4 <_malloc_r+0x490>
200024dc:	f8db 2004 	ldr.w	r2, [fp, #4]
200024e0:	189a      	adds	r2, r3, r2
200024e2:	4551      	cmp	r1, sl
200024e4:	f8cb 2004 	str.w	r2, [fp, #4]
200024e8:	f000 8145 	beq.w	20002776 <_malloc_r+0x552>
200024ec:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200024f0:	f643 106c 	movw	r0, #14700	; 0x396c
200024f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200024f8:	f1b5 3fff 	cmp.w	r5, #4294967295
200024fc:	bf08      	it	eq
200024fe:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20002502:	d003      	beq.n	2000250c <_malloc_r+0x2e8>
20002504:	4452      	add	r2, sl
20002506:	1a51      	subs	r1, r2, r1
20002508:	f8cb 1004 	str.w	r1, [fp, #4]
2000250c:	f01a 0507 	ands.w	r5, sl, #7
20002510:	4630      	mov	r0, r6
20002512:	bf17      	itett	ne
20002514:	f1c5 0508 	rsbne	r5, r5, #8
20002518:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000251c:	44aa      	addne	sl, r5
2000251e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20002522:	4453      	add	r3, sl
20002524:	051b      	lsls	r3, r3, #20
20002526:	0d1b      	lsrs	r3, r3, #20
20002528:	1aed      	subs	r5, r5, r3
2000252a:	4629      	mov	r1, r5
2000252c:	f000 fc2a 	bl	20002d84 <_sbrk_r>
20002530:	f1b0 3fff 	cmp.w	r0, #4294967295
20002534:	f000 812c 	beq.w	20002790 <_malloc_r+0x56c>
20002538:	ebca 0100 	rsb	r1, sl, r0
2000253c:	1949      	adds	r1, r1, r5
2000253e:	f041 0101 	orr.w	r1, r1, #1
20002542:	f8db 2004 	ldr.w	r2, [fp, #4]
20002546:	f643 538c 	movw	r3, #15756	; 0x3d8c
2000254a:	f8c7 a008 	str.w	sl, [r7, #8]
2000254e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002552:	18aa      	adds	r2, r5, r2
20002554:	45b8      	cmp	r8, r7
20002556:	f8cb 2004 	str.w	r2, [fp, #4]
2000255a:	f8ca 1004 	str.w	r1, [sl, #4]
2000255e:	d017      	beq.n	20002590 <_malloc_r+0x36c>
20002560:	f1b9 0f0f 	cmp.w	r9, #15
20002564:	f240 80df 	bls.w	20002726 <_malloc_r+0x502>
20002568:	f1a9 010c 	sub.w	r1, r9, #12
2000256c:	2505      	movs	r5, #5
2000256e:	f021 0107 	bic.w	r1, r1, #7
20002572:	eb08 0001 	add.w	r0, r8, r1
20002576:	290f      	cmp	r1, #15
20002578:	6085      	str	r5, [r0, #8]
2000257a:	6045      	str	r5, [r0, #4]
2000257c:	f8d8 0004 	ldr.w	r0, [r8, #4]
20002580:	f000 0001 	and.w	r0, r0, #1
20002584:	ea41 0000 	orr.w	r0, r1, r0
20002588:	f8c8 0004 	str.w	r0, [r8, #4]
2000258c:	f200 80ac 	bhi.w	200026e8 <_malloc_r+0x4c4>
20002590:	46d0      	mov	r8, sl
20002592:	f643 538c 	movw	r3, #15756	; 0x3d8c
20002596:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000259a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000259e:	428a      	cmp	r2, r1
200025a0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200025a4:	bf88      	it	hi
200025a6:	62da      	strhi	r2, [r3, #44]	; 0x2c
200025a8:	f643 538c 	movw	r3, #15756	; 0x3d8c
200025ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025b0:	428a      	cmp	r2, r1
200025b2:	bf88      	it	hi
200025b4:	631a      	strhi	r2, [r3, #48]	; 0x30
200025b6:	e082      	b.n	200026be <_malloc_r+0x49a>
200025b8:	185c      	adds	r4, r3, r1
200025ba:	689a      	ldr	r2, [r3, #8]
200025bc:	68d9      	ldr	r1, [r3, #12]
200025be:	4630      	mov	r0, r6
200025c0:	6866      	ldr	r6, [r4, #4]
200025c2:	f103 0508 	add.w	r5, r3, #8
200025c6:	608a      	str	r2, [r1, #8]
200025c8:	f046 0301 	orr.w	r3, r6, #1
200025cc:	60d1      	str	r1, [r2, #12]
200025ce:	6063      	str	r3, [r4, #4]
200025d0:	f000 f9fc 	bl	200029cc <__malloc_unlock>
200025d4:	e65a      	b.n	2000228c <_malloc_r+0x68>
200025d6:	eb08 0304 	add.w	r3, r8, r4
200025da:	f042 0201 	orr.w	r2, r2, #1
200025de:	f044 0401 	orr.w	r4, r4, #1
200025e2:	4630      	mov	r0, r6
200025e4:	f8c8 4004 	str.w	r4, [r8, #4]
200025e8:	f108 0508 	add.w	r5, r8, #8
200025ec:	605a      	str	r2, [r3, #4]
200025ee:	60bb      	str	r3, [r7, #8]
200025f0:	f000 f9ec 	bl	200029cc <__malloc_unlock>
200025f4:	e64a      	b.n	2000228c <_malloc_r+0x68>
200025f6:	ea4f 225c 	mov.w	r2, ip, lsr #9
200025fa:	2a04      	cmp	r2, #4
200025fc:	d954      	bls.n	200026a8 <_malloc_r+0x484>
200025fe:	2a14      	cmp	r2, #20
20002600:	f200 8089 	bhi.w	20002716 <_malloc_r+0x4f2>
20002604:	325b      	adds	r2, #91	; 0x5b
20002606:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000260a:	44a8      	add	r8, r5
2000260c:	f643 176c 	movw	r7, #14700	; 0x396c
20002610:	f2c2 0700 	movt	r7, #8192	; 0x2000
20002614:	f8d8 0008 	ldr.w	r0, [r8, #8]
20002618:	4540      	cmp	r0, r8
2000261a:	d103      	bne.n	20002624 <_malloc_r+0x400>
2000261c:	e06f      	b.n	200026fe <_malloc_r+0x4da>
2000261e:	6880      	ldr	r0, [r0, #8]
20002620:	4580      	cmp	r8, r0
20002622:	d004      	beq.n	2000262e <_malloc_r+0x40a>
20002624:	6842      	ldr	r2, [r0, #4]
20002626:	f022 0203 	bic.w	r2, r2, #3
2000262a:	4594      	cmp	ip, r2
2000262c:	d3f7      	bcc.n	2000261e <_malloc_r+0x3fa>
2000262e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20002632:	f8c3 c00c 	str.w	ip, [r3, #12]
20002636:	6098      	str	r0, [r3, #8]
20002638:	687a      	ldr	r2, [r7, #4]
2000263a:	60c3      	str	r3, [r0, #12]
2000263c:	f8cc 3008 	str.w	r3, [ip, #8]
20002640:	e68a      	b.n	20002358 <_malloc_r+0x134>
20002642:	191f      	adds	r7, r3, r4
20002644:	4630      	mov	r0, r6
20002646:	f044 0401 	orr.w	r4, r4, #1
2000264a:	60cf      	str	r7, [r1, #12]
2000264c:	605c      	str	r4, [r3, #4]
2000264e:	f103 0508 	add.w	r5, r3, #8
20002652:	50ba      	str	r2, [r7, r2]
20002654:	f042 0201 	orr.w	r2, r2, #1
20002658:	608f      	str	r7, [r1, #8]
2000265a:	607a      	str	r2, [r7, #4]
2000265c:	60b9      	str	r1, [r7, #8]
2000265e:	60f9      	str	r1, [r7, #12]
20002660:	f000 f9b4 	bl	200029cc <__malloc_unlock>
20002664:	e612      	b.n	2000228c <_malloc_r+0x68>
20002666:	f10a 0a01 	add.w	sl, sl, #1
2000266a:	f01a 0f03 	tst.w	sl, #3
2000266e:	d05f      	beq.n	20002730 <_malloc_r+0x50c>
20002670:	f103 0808 	add.w	r8, r3, #8
20002674:	e689      	b.n	2000238a <_malloc_r+0x166>
20002676:	f103 0208 	add.w	r2, r3, #8
2000267a:	68d3      	ldr	r3, [r2, #12]
2000267c:	429a      	cmp	r2, r3
2000267e:	bf08      	it	eq
20002680:	f10e 0e02 	addeq.w	lr, lr, #2
20002684:	f43f ae36 	beq.w	200022f4 <_malloc_r+0xd0>
20002688:	e5ef      	b.n	2000226a <_malloc_r+0x46>
2000268a:	461d      	mov	r5, r3
2000268c:	1819      	adds	r1, r3, r0
2000268e:	68da      	ldr	r2, [r3, #12]
20002690:	4630      	mov	r0, r6
20002692:	f855 3f08 	ldr.w	r3, [r5, #8]!
20002696:	684c      	ldr	r4, [r1, #4]
20002698:	6093      	str	r3, [r2, #8]
2000269a:	f044 0401 	orr.w	r4, r4, #1
2000269e:	60da      	str	r2, [r3, #12]
200026a0:	604c      	str	r4, [r1, #4]
200026a2:	f000 f993 	bl	200029cc <__malloc_unlock>
200026a6:	e5f1      	b.n	2000228c <_malloc_r+0x68>
200026a8:	ea4f 129c 	mov.w	r2, ip, lsr #6
200026ac:	3238      	adds	r2, #56	; 0x38
200026ae:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200026b2:	e7aa      	b.n	2000260a <_malloc_r+0x3e6>
200026b4:	45b8      	cmp	r8, r7
200026b6:	f43f af11 	beq.w	200024dc <_malloc_r+0x2b8>
200026ba:	f8d7 8008 	ldr.w	r8, [r7, #8]
200026be:	f8d8 2004 	ldr.w	r2, [r8, #4]
200026c2:	f022 0203 	bic.w	r2, r2, #3
200026c6:	4294      	cmp	r4, r2
200026c8:	bf94      	ite	ls
200026ca:	2300      	movls	r3, #0
200026cc:	2301      	movhi	r3, #1
200026ce:	1b12      	subs	r2, r2, r4
200026d0:	2a0f      	cmp	r2, #15
200026d2:	bfd8      	it	le
200026d4:	f043 0301 	orrle.w	r3, r3, #1
200026d8:	2b00      	cmp	r3, #0
200026da:	f43f af7c 	beq.w	200025d6 <_malloc_r+0x3b2>
200026de:	4630      	mov	r0, r6
200026e0:	2500      	movs	r5, #0
200026e2:	f000 f973 	bl	200029cc <__malloc_unlock>
200026e6:	e5d1      	b.n	2000228c <_malloc_r+0x68>
200026e8:	f108 0108 	add.w	r1, r8, #8
200026ec:	4630      	mov	r0, r6
200026ee:	9301      	str	r3, [sp, #4]
200026f0:	f000 fdb0 	bl	20003254 <_free_r>
200026f4:	9b01      	ldr	r3, [sp, #4]
200026f6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200026fa:	685a      	ldr	r2, [r3, #4]
200026fc:	e749      	b.n	20002592 <_malloc_r+0x36e>
200026fe:	f04f 0a01 	mov.w	sl, #1
20002702:	f8d7 8004 	ldr.w	r8, [r7, #4]
20002706:	1092      	asrs	r2, r2, #2
20002708:	4684      	mov	ip, r0
2000270a:	fa0a f202 	lsl.w	r2, sl, r2
2000270e:	ea48 0202 	orr.w	r2, r8, r2
20002712:	607a      	str	r2, [r7, #4]
20002714:	e78d      	b.n	20002632 <_malloc_r+0x40e>
20002716:	2a54      	cmp	r2, #84	; 0x54
20002718:	d824      	bhi.n	20002764 <_malloc_r+0x540>
2000271a:	ea4f 321c 	mov.w	r2, ip, lsr #12
2000271e:	326e      	adds	r2, #110	; 0x6e
20002720:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002724:	e771      	b.n	2000260a <_malloc_r+0x3e6>
20002726:	2301      	movs	r3, #1
20002728:	46d0      	mov	r8, sl
2000272a:	f8ca 3004 	str.w	r3, [sl, #4]
2000272e:	e7c6      	b.n	200026be <_malloc_r+0x49a>
20002730:	464a      	mov	r2, r9
20002732:	f01e 0f03 	tst.w	lr, #3
20002736:	4613      	mov	r3, r2
20002738:	f10e 3eff 	add.w	lr, lr, #4294967295
2000273c:	d033      	beq.n	200027a6 <_malloc_r+0x582>
2000273e:	f853 2908 	ldr.w	r2, [r3], #-8
20002742:	429a      	cmp	r2, r3
20002744:	d0f5      	beq.n	20002732 <_malloc_r+0x50e>
20002746:	687b      	ldr	r3, [r7, #4]
20002748:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000274c:	459c      	cmp	ip, r3
2000274e:	f63f ae8e 	bhi.w	2000246e <_malloc_r+0x24a>
20002752:	f1bc 0f00 	cmp.w	ip, #0
20002756:	f43f ae8a 	beq.w	2000246e <_malloc_r+0x24a>
2000275a:	ea1c 0f03 	tst.w	ip, r3
2000275e:	d027      	beq.n	200027b0 <_malloc_r+0x58c>
20002760:	46d6      	mov	lr, sl
20002762:	e60e      	b.n	20002382 <_malloc_r+0x15e>
20002764:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20002768:	d815      	bhi.n	20002796 <_malloc_r+0x572>
2000276a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000276e:	3277      	adds	r2, #119	; 0x77
20002770:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20002774:	e749      	b.n	2000260a <_malloc_r+0x3e6>
20002776:	0508      	lsls	r0, r1, #20
20002778:	0d00      	lsrs	r0, r0, #20
2000277a:	2800      	cmp	r0, #0
2000277c:	f47f aeb6 	bne.w	200024ec <_malloc_r+0x2c8>
20002780:	f8d7 8008 	ldr.w	r8, [r7, #8]
20002784:	444b      	add	r3, r9
20002786:	f043 0301 	orr.w	r3, r3, #1
2000278a:	f8c8 3004 	str.w	r3, [r8, #4]
2000278e:	e700      	b.n	20002592 <_malloc_r+0x36e>
20002790:	2101      	movs	r1, #1
20002792:	2500      	movs	r5, #0
20002794:	e6d5      	b.n	20002542 <_malloc_r+0x31e>
20002796:	f240 5054 	movw	r0, #1364	; 0x554
2000279a:	4282      	cmp	r2, r0
2000279c:	d90d      	bls.n	200027ba <_malloc_r+0x596>
2000279e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200027a2:	227e      	movs	r2, #126	; 0x7e
200027a4:	e731      	b.n	2000260a <_malloc_r+0x3e6>
200027a6:	687b      	ldr	r3, [r7, #4]
200027a8:	ea23 030c 	bic.w	r3, r3, ip
200027ac:	607b      	str	r3, [r7, #4]
200027ae:	e7cb      	b.n	20002748 <_malloc_r+0x524>
200027b0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200027b4:	f10a 0a04 	add.w	sl, sl, #4
200027b8:	e7cf      	b.n	2000275a <_malloc_r+0x536>
200027ba:	ea4f 429c 	mov.w	r2, ip, lsr #18
200027be:	327c      	adds	r2, #124	; 0x7c
200027c0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200027c4:	e721      	b.n	2000260a <_malloc_r+0x3e6>
200027c6:	bf00      	nop

200027c8 <memchr>:
200027c8:	f010 0f03 	tst.w	r0, #3
200027cc:	b2c9      	uxtb	r1, r1
200027ce:	b410      	push	{r4}
200027d0:	d010      	beq.n	200027f4 <memchr+0x2c>
200027d2:	2a00      	cmp	r2, #0
200027d4:	d02f      	beq.n	20002836 <memchr+0x6e>
200027d6:	7803      	ldrb	r3, [r0, #0]
200027d8:	428b      	cmp	r3, r1
200027da:	d02a      	beq.n	20002832 <memchr+0x6a>
200027dc:	3a01      	subs	r2, #1
200027de:	e005      	b.n	200027ec <memchr+0x24>
200027e0:	2a00      	cmp	r2, #0
200027e2:	d028      	beq.n	20002836 <memchr+0x6e>
200027e4:	7803      	ldrb	r3, [r0, #0]
200027e6:	3a01      	subs	r2, #1
200027e8:	428b      	cmp	r3, r1
200027ea:	d022      	beq.n	20002832 <memchr+0x6a>
200027ec:	3001      	adds	r0, #1
200027ee:	f010 0f03 	tst.w	r0, #3
200027f2:	d1f5      	bne.n	200027e0 <memchr+0x18>
200027f4:	2a03      	cmp	r2, #3
200027f6:	d911      	bls.n	2000281c <memchr+0x54>
200027f8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
200027fc:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20002800:	6803      	ldr	r3, [r0, #0]
20002802:	ea84 0303 	eor.w	r3, r4, r3
20002806:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000280a:	ea2c 0303 	bic.w	r3, ip, r3
2000280e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20002812:	d103      	bne.n	2000281c <memchr+0x54>
20002814:	3a04      	subs	r2, #4
20002816:	3004      	adds	r0, #4
20002818:	2a03      	cmp	r2, #3
2000281a:	d8f1      	bhi.n	20002800 <memchr+0x38>
2000281c:	b15a      	cbz	r2, 20002836 <memchr+0x6e>
2000281e:	7803      	ldrb	r3, [r0, #0]
20002820:	428b      	cmp	r3, r1
20002822:	d006      	beq.n	20002832 <memchr+0x6a>
20002824:	3a01      	subs	r2, #1
20002826:	b132      	cbz	r2, 20002836 <memchr+0x6e>
20002828:	f810 3f01 	ldrb.w	r3, [r0, #1]!
2000282c:	3a01      	subs	r2, #1
2000282e:	428b      	cmp	r3, r1
20002830:	d1f9      	bne.n	20002826 <memchr+0x5e>
20002832:	bc10      	pop	{r4}
20002834:	4770      	bx	lr
20002836:	2000      	movs	r0, #0
20002838:	e7fb      	b.n	20002832 <memchr+0x6a>
2000283a:	bf00      	nop

2000283c <memmove>:
2000283c:	4288      	cmp	r0, r1
2000283e:	468c      	mov	ip, r1
20002840:	b470      	push	{r4, r5, r6}
20002842:	4605      	mov	r5, r0
20002844:	4614      	mov	r4, r2
20002846:	d90e      	bls.n	20002866 <memmove+0x2a>
20002848:	188b      	adds	r3, r1, r2
2000284a:	4298      	cmp	r0, r3
2000284c:	d20b      	bcs.n	20002866 <memmove+0x2a>
2000284e:	b142      	cbz	r2, 20002862 <memmove+0x26>
20002850:	ebc2 0c03 	rsb	ip, r2, r3
20002854:	4601      	mov	r1, r0
20002856:	1e53      	subs	r3, r2, #1
20002858:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000285c:	54ca      	strb	r2, [r1, r3]
2000285e:	3b01      	subs	r3, #1
20002860:	d2fa      	bcs.n	20002858 <memmove+0x1c>
20002862:	bc70      	pop	{r4, r5, r6}
20002864:	4770      	bx	lr
20002866:	2a0f      	cmp	r2, #15
20002868:	d809      	bhi.n	2000287e <memmove+0x42>
2000286a:	2c00      	cmp	r4, #0
2000286c:	d0f9      	beq.n	20002862 <memmove+0x26>
2000286e:	2300      	movs	r3, #0
20002870:	f81c 2003 	ldrb.w	r2, [ip, r3]
20002874:	54ea      	strb	r2, [r5, r3]
20002876:	3301      	adds	r3, #1
20002878:	42a3      	cmp	r3, r4
2000287a:	d1f9      	bne.n	20002870 <memmove+0x34>
2000287c:	e7f1      	b.n	20002862 <memmove+0x26>
2000287e:	ea41 0300 	orr.w	r3, r1, r0
20002882:	f013 0f03 	tst.w	r3, #3
20002886:	d1f0      	bne.n	2000286a <memmove+0x2e>
20002888:	4694      	mov	ip, r2
2000288a:	460c      	mov	r4, r1
2000288c:	4603      	mov	r3, r0
2000288e:	6825      	ldr	r5, [r4, #0]
20002890:	f1ac 0c10 	sub.w	ip, ip, #16
20002894:	601d      	str	r5, [r3, #0]
20002896:	6865      	ldr	r5, [r4, #4]
20002898:	605d      	str	r5, [r3, #4]
2000289a:	68a5      	ldr	r5, [r4, #8]
2000289c:	609d      	str	r5, [r3, #8]
2000289e:	68e5      	ldr	r5, [r4, #12]
200028a0:	3410      	adds	r4, #16
200028a2:	60dd      	str	r5, [r3, #12]
200028a4:	3310      	adds	r3, #16
200028a6:	f1bc 0f0f 	cmp.w	ip, #15
200028aa:	d8f0      	bhi.n	2000288e <memmove+0x52>
200028ac:	3a10      	subs	r2, #16
200028ae:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200028b2:	f10c 0501 	add.w	r5, ip, #1
200028b6:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200028ba:	012d      	lsls	r5, r5, #4
200028bc:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200028c0:	eb01 0c05 	add.w	ip, r1, r5
200028c4:	1945      	adds	r5, r0, r5
200028c6:	2e03      	cmp	r6, #3
200028c8:	4634      	mov	r4, r6
200028ca:	d9ce      	bls.n	2000286a <memmove+0x2e>
200028cc:	2300      	movs	r3, #0
200028ce:	f85c 2003 	ldr.w	r2, [ip, r3]
200028d2:	50ea      	str	r2, [r5, r3]
200028d4:	3304      	adds	r3, #4
200028d6:	1af2      	subs	r2, r6, r3
200028d8:	2a03      	cmp	r2, #3
200028da:	d8f8      	bhi.n	200028ce <memmove+0x92>
200028dc:	3e04      	subs	r6, #4
200028de:	08b3      	lsrs	r3, r6, #2
200028e0:	1c5a      	adds	r2, r3, #1
200028e2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200028e6:	0092      	lsls	r2, r2, #2
200028e8:	4494      	add	ip, r2
200028ea:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200028ee:	18ad      	adds	r5, r5, r2
200028f0:	e7bb      	b.n	2000286a <memmove+0x2e>
200028f2:	bf00      	nop

200028f4 <memset>:
200028f4:	2a03      	cmp	r2, #3
200028f6:	b2c9      	uxtb	r1, r1
200028f8:	b430      	push	{r4, r5}
200028fa:	d807      	bhi.n	2000290c <memset+0x18>
200028fc:	b122      	cbz	r2, 20002908 <memset+0x14>
200028fe:	2300      	movs	r3, #0
20002900:	54c1      	strb	r1, [r0, r3]
20002902:	3301      	adds	r3, #1
20002904:	4293      	cmp	r3, r2
20002906:	d1fb      	bne.n	20002900 <memset+0xc>
20002908:	bc30      	pop	{r4, r5}
2000290a:	4770      	bx	lr
2000290c:	eb00 0c02 	add.w	ip, r0, r2
20002910:	4603      	mov	r3, r0
20002912:	e001      	b.n	20002918 <memset+0x24>
20002914:	f803 1c01 	strb.w	r1, [r3, #-1]
20002918:	f003 0403 	and.w	r4, r3, #3
2000291c:	461a      	mov	r2, r3
2000291e:	3301      	adds	r3, #1
20002920:	2c00      	cmp	r4, #0
20002922:	d1f7      	bne.n	20002914 <memset+0x20>
20002924:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20002928:	ebc2 040c 	rsb	r4, r2, ip
2000292c:	fb03 f301 	mul.w	r3, r3, r1
20002930:	e01f      	b.n	20002972 <memset+0x7e>
20002932:	f842 3c40 	str.w	r3, [r2, #-64]
20002936:	f842 3c3c 	str.w	r3, [r2, #-60]
2000293a:	f842 3c38 	str.w	r3, [r2, #-56]
2000293e:	f842 3c34 	str.w	r3, [r2, #-52]
20002942:	f842 3c30 	str.w	r3, [r2, #-48]
20002946:	f842 3c2c 	str.w	r3, [r2, #-44]
2000294a:	f842 3c28 	str.w	r3, [r2, #-40]
2000294e:	f842 3c24 	str.w	r3, [r2, #-36]
20002952:	f842 3c20 	str.w	r3, [r2, #-32]
20002956:	f842 3c1c 	str.w	r3, [r2, #-28]
2000295a:	f842 3c18 	str.w	r3, [r2, #-24]
2000295e:	f842 3c14 	str.w	r3, [r2, #-20]
20002962:	f842 3c10 	str.w	r3, [r2, #-16]
20002966:	f842 3c0c 	str.w	r3, [r2, #-12]
2000296a:	f842 3c08 	str.w	r3, [r2, #-8]
2000296e:	f842 3c04 	str.w	r3, [r2, #-4]
20002972:	4615      	mov	r5, r2
20002974:	3240      	adds	r2, #64	; 0x40
20002976:	2c3f      	cmp	r4, #63	; 0x3f
20002978:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
2000297c:	dcd9      	bgt.n	20002932 <memset+0x3e>
2000297e:	462a      	mov	r2, r5
20002980:	ebc5 040c 	rsb	r4, r5, ip
20002984:	e007      	b.n	20002996 <memset+0xa2>
20002986:	f842 3c10 	str.w	r3, [r2, #-16]
2000298a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000298e:	f842 3c08 	str.w	r3, [r2, #-8]
20002992:	f842 3c04 	str.w	r3, [r2, #-4]
20002996:	4615      	mov	r5, r2
20002998:	3210      	adds	r2, #16
2000299a:	2c0f      	cmp	r4, #15
2000299c:	f1a4 0410 	sub.w	r4, r4, #16
200029a0:	dcf1      	bgt.n	20002986 <memset+0x92>
200029a2:	462a      	mov	r2, r5
200029a4:	ebc5 050c 	rsb	r5, r5, ip
200029a8:	e001      	b.n	200029ae <memset+0xba>
200029aa:	f842 3c04 	str.w	r3, [r2, #-4]
200029ae:	4614      	mov	r4, r2
200029b0:	3204      	adds	r2, #4
200029b2:	2d03      	cmp	r5, #3
200029b4:	f1a5 0504 	sub.w	r5, r5, #4
200029b8:	dcf7      	bgt.n	200029aa <memset+0xb6>
200029ba:	e001      	b.n	200029c0 <memset+0xcc>
200029bc:	f804 1b01 	strb.w	r1, [r4], #1
200029c0:	4564      	cmp	r4, ip
200029c2:	d3fb      	bcc.n	200029bc <memset+0xc8>
200029c4:	e7a0      	b.n	20002908 <memset+0x14>
200029c6:	bf00      	nop

200029c8 <__malloc_lock>:
200029c8:	4770      	bx	lr
200029ca:	bf00      	nop

200029cc <__malloc_unlock>:
200029cc:	4770      	bx	lr
200029ce:	bf00      	nop

200029d0 <_realloc_r>:
200029d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200029d4:	4691      	mov	r9, r2
200029d6:	b083      	sub	sp, #12
200029d8:	4607      	mov	r7, r0
200029da:	460e      	mov	r6, r1
200029dc:	2900      	cmp	r1, #0
200029de:	f000 813a 	beq.w	20002c56 <_realloc_r+0x286>
200029e2:	f1a1 0808 	sub.w	r8, r1, #8
200029e6:	f109 040b 	add.w	r4, r9, #11
200029ea:	f7ff ffed 	bl	200029c8 <__malloc_lock>
200029ee:	2c16      	cmp	r4, #22
200029f0:	f8d8 1004 	ldr.w	r1, [r8, #4]
200029f4:	460b      	mov	r3, r1
200029f6:	f200 80a0 	bhi.w	20002b3a <_realloc_r+0x16a>
200029fa:	2210      	movs	r2, #16
200029fc:	2500      	movs	r5, #0
200029fe:	4614      	mov	r4, r2
20002a00:	454c      	cmp	r4, r9
20002a02:	bf38      	it	cc
20002a04:	f045 0501 	orrcc.w	r5, r5, #1
20002a08:	2d00      	cmp	r5, #0
20002a0a:	f040 812a 	bne.w	20002c62 <_realloc_r+0x292>
20002a0e:	f021 0a03 	bic.w	sl, r1, #3
20002a12:	4592      	cmp	sl, r2
20002a14:	bfa2      	ittt	ge
20002a16:	4640      	movge	r0, r8
20002a18:	4655      	movge	r5, sl
20002a1a:	f108 0808 	addge.w	r8, r8, #8
20002a1e:	da75      	bge.n	20002b0c <_realloc_r+0x13c>
20002a20:	f643 136c 	movw	r3, #14700	; 0x396c
20002a24:	eb08 000a 	add.w	r0, r8, sl
20002a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a2c:	f8d3 e008 	ldr.w	lr, [r3, #8]
20002a30:	4586      	cmp	lr, r0
20002a32:	f000 811a 	beq.w	20002c6a <_realloc_r+0x29a>
20002a36:	f8d0 c004 	ldr.w	ip, [r0, #4]
20002a3a:	f02c 0b01 	bic.w	fp, ip, #1
20002a3e:	4483      	add	fp, r0
20002a40:	f8db b004 	ldr.w	fp, [fp, #4]
20002a44:	f01b 0f01 	tst.w	fp, #1
20002a48:	d07c      	beq.n	20002b44 <_realloc_r+0x174>
20002a4a:	46ac      	mov	ip, r5
20002a4c:	4628      	mov	r0, r5
20002a4e:	f011 0f01 	tst.w	r1, #1
20002a52:	f040 809b 	bne.w	20002b8c <_realloc_r+0x1bc>
20002a56:	f856 1c08 	ldr.w	r1, [r6, #-8]
20002a5a:	ebc1 0b08 	rsb	fp, r1, r8
20002a5e:	f8db 5004 	ldr.w	r5, [fp, #4]
20002a62:	f025 0503 	bic.w	r5, r5, #3
20002a66:	2800      	cmp	r0, #0
20002a68:	f000 80dd 	beq.w	20002c26 <_realloc_r+0x256>
20002a6c:	4570      	cmp	r0, lr
20002a6e:	f000 811f 	beq.w	20002cb0 <_realloc_r+0x2e0>
20002a72:	eb05 030a 	add.w	r3, r5, sl
20002a76:	eb0c 0503 	add.w	r5, ip, r3
20002a7a:	4295      	cmp	r5, r2
20002a7c:	bfb8      	it	lt
20002a7e:	461d      	movlt	r5, r3
20002a80:	f2c0 80d2 	blt.w	20002c28 <_realloc_r+0x258>
20002a84:	6881      	ldr	r1, [r0, #8]
20002a86:	465b      	mov	r3, fp
20002a88:	68c0      	ldr	r0, [r0, #12]
20002a8a:	f1aa 0204 	sub.w	r2, sl, #4
20002a8e:	2a24      	cmp	r2, #36	; 0x24
20002a90:	6081      	str	r1, [r0, #8]
20002a92:	60c8      	str	r0, [r1, #12]
20002a94:	f853 1f08 	ldr.w	r1, [r3, #8]!
20002a98:	f8db 000c 	ldr.w	r0, [fp, #12]
20002a9c:	6081      	str	r1, [r0, #8]
20002a9e:	60c8      	str	r0, [r1, #12]
20002aa0:	f200 80d0 	bhi.w	20002c44 <_realloc_r+0x274>
20002aa4:	2a13      	cmp	r2, #19
20002aa6:	469c      	mov	ip, r3
20002aa8:	d921      	bls.n	20002aee <_realloc_r+0x11e>
20002aaa:	4631      	mov	r1, r6
20002aac:	f10b 0c10 	add.w	ip, fp, #16
20002ab0:	f851 0b04 	ldr.w	r0, [r1], #4
20002ab4:	f8cb 0008 	str.w	r0, [fp, #8]
20002ab8:	6870      	ldr	r0, [r6, #4]
20002aba:	1d0e      	adds	r6, r1, #4
20002abc:	2a1b      	cmp	r2, #27
20002abe:	f8cb 000c 	str.w	r0, [fp, #12]
20002ac2:	d914      	bls.n	20002aee <_realloc_r+0x11e>
20002ac4:	6848      	ldr	r0, [r1, #4]
20002ac6:	1d31      	adds	r1, r6, #4
20002ac8:	f10b 0c18 	add.w	ip, fp, #24
20002acc:	f8cb 0010 	str.w	r0, [fp, #16]
20002ad0:	6870      	ldr	r0, [r6, #4]
20002ad2:	1d0e      	adds	r6, r1, #4
20002ad4:	2a24      	cmp	r2, #36	; 0x24
20002ad6:	f8cb 0014 	str.w	r0, [fp, #20]
20002ada:	d108      	bne.n	20002aee <_realloc_r+0x11e>
20002adc:	684a      	ldr	r2, [r1, #4]
20002ade:	f10b 0c20 	add.w	ip, fp, #32
20002ae2:	f8cb 2018 	str.w	r2, [fp, #24]
20002ae6:	6872      	ldr	r2, [r6, #4]
20002ae8:	3608      	adds	r6, #8
20002aea:	f8cb 201c 	str.w	r2, [fp, #28]
20002aee:	4631      	mov	r1, r6
20002af0:	4698      	mov	r8, r3
20002af2:	4662      	mov	r2, ip
20002af4:	4658      	mov	r0, fp
20002af6:	f851 3b04 	ldr.w	r3, [r1], #4
20002afa:	f842 3b04 	str.w	r3, [r2], #4
20002afe:	6873      	ldr	r3, [r6, #4]
20002b00:	f8cc 3004 	str.w	r3, [ip, #4]
20002b04:	684b      	ldr	r3, [r1, #4]
20002b06:	6053      	str	r3, [r2, #4]
20002b08:	f8db 3004 	ldr.w	r3, [fp, #4]
20002b0c:	ebc4 0c05 	rsb	ip, r4, r5
20002b10:	f1bc 0f0f 	cmp.w	ip, #15
20002b14:	d826      	bhi.n	20002b64 <_realloc_r+0x194>
20002b16:	1942      	adds	r2, r0, r5
20002b18:	f003 0301 	and.w	r3, r3, #1
20002b1c:	ea43 0505 	orr.w	r5, r3, r5
20002b20:	6045      	str	r5, [r0, #4]
20002b22:	6853      	ldr	r3, [r2, #4]
20002b24:	f043 0301 	orr.w	r3, r3, #1
20002b28:	6053      	str	r3, [r2, #4]
20002b2a:	4638      	mov	r0, r7
20002b2c:	4645      	mov	r5, r8
20002b2e:	f7ff ff4d 	bl	200029cc <__malloc_unlock>
20002b32:	4628      	mov	r0, r5
20002b34:	b003      	add	sp, #12
20002b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002b3a:	f024 0407 	bic.w	r4, r4, #7
20002b3e:	4622      	mov	r2, r4
20002b40:	0fe5      	lsrs	r5, r4, #31
20002b42:	e75d      	b.n	20002a00 <_realloc_r+0x30>
20002b44:	f02c 0c03 	bic.w	ip, ip, #3
20002b48:	eb0c 050a 	add.w	r5, ip, sl
20002b4c:	4295      	cmp	r5, r2
20002b4e:	f6ff af7e 	blt.w	20002a4e <_realloc_r+0x7e>
20002b52:	6882      	ldr	r2, [r0, #8]
20002b54:	460b      	mov	r3, r1
20002b56:	68c1      	ldr	r1, [r0, #12]
20002b58:	4640      	mov	r0, r8
20002b5a:	f108 0808 	add.w	r8, r8, #8
20002b5e:	608a      	str	r2, [r1, #8]
20002b60:	60d1      	str	r1, [r2, #12]
20002b62:	e7d3      	b.n	20002b0c <_realloc_r+0x13c>
20002b64:	1901      	adds	r1, r0, r4
20002b66:	f003 0301 	and.w	r3, r3, #1
20002b6a:	eb01 020c 	add.w	r2, r1, ip
20002b6e:	ea43 0404 	orr.w	r4, r3, r4
20002b72:	f04c 0301 	orr.w	r3, ip, #1
20002b76:	6044      	str	r4, [r0, #4]
20002b78:	604b      	str	r3, [r1, #4]
20002b7a:	4638      	mov	r0, r7
20002b7c:	6853      	ldr	r3, [r2, #4]
20002b7e:	3108      	adds	r1, #8
20002b80:	f043 0301 	orr.w	r3, r3, #1
20002b84:	6053      	str	r3, [r2, #4]
20002b86:	f000 fb65 	bl	20003254 <_free_r>
20002b8a:	e7ce      	b.n	20002b2a <_realloc_r+0x15a>
20002b8c:	4649      	mov	r1, r9
20002b8e:	4638      	mov	r0, r7
20002b90:	f7ff fb48 	bl	20002224 <_malloc_r>
20002b94:	4605      	mov	r5, r0
20002b96:	2800      	cmp	r0, #0
20002b98:	d041      	beq.n	20002c1e <_realloc_r+0x24e>
20002b9a:	f8d8 3004 	ldr.w	r3, [r8, #4]
20002b9e:	f1a0 0208 	sub.w	r2, r0, #8
20002ba2:	f023 0101 	bic.w	r1, r3, #1
20002ba6:	4441      	add	r1, r8
20002ba8:	428a      	cmp	r2, r1
20002baa:	f000 80d7 	beq.w	20002d5c <_realloc_r+0x38c>
20002bae:	f1aa 0204 	sub.w	r2, sl, #4
20002bb2:	4631      	mov	r1, r6
20002bb4:	2a24      	cmp	r2, #36	; 0x24
20002bb6:	d878      	bhi.n	20002caa <_realloc_r+0x2da>
20002bb8:	2a13      	cmp	r2, #19
20002bba:	4603      	mov	r3, r0
20002bbc:	d921      	bls.n	20002c02 <_realloc_r+0x232>
20002bbe:	4634      	mov	r4, r6
20002bc0:	f854 3b04 	ldr.w	r3, [r4], #4
20002bc4:	1d21      	adds	r1, r4, #4
20002bc6:	f840 3b04 	str.w	r3, [r0], #4
20002bca:	1d03      	adds	r3, r0, #4
20002bcc:	f8d6 c004 	ldr.w	ip, [r6, #4]
20002bd0:	2a1b      	cmp	r2, #27
20002bd2:	f8c5 c004 	str.w	ip, [r5, #4]
20002bd6:	d914      	bls.n	20002c02 <_realloc_r+0x232>
20002bd8:	f8d4 e004 	ldr.w	lr, [r4, #4]
20002bdc:	1d1c      	adds	r4, r3, #4
20002bde:	f101 0c04 	add.w	ip, r1, #4
20002be2:	f8c0 e004 	str.w	lr, [r0, #4]
20002be6:	6848      	ldr	r0, [r1, #4]
20002be8:	f10c 0104 	add.w	r1, ip, #4
20002bec:	6058      	str	r0, [r3, #4]
20002bee:	1d23      	adds	r3, r4, #4
20002bf0:	2a24      	cmp	r2, #36	; 0x24
20002bf2:	d106      	bne.n	20002c02 <_realloc_r+0x232>
20002bf4:	f8dc 2004 	ldr.w	r2, [ip, #4]
20002bf8:	6062      	str	r2, [r4, #4]
20002bfa:	684a      	ldr	r2, [r1, #4]
20002bfc:	3108      	adds	r1, #8
20002bfe:	605a      	str	r2, [r3, #4]
20002c00:	3308      	adds	r3, #8
20002c02:	4608      	mov	r0, r1
20002c04:	461a      	mov	r2, r3
20002c06:	f850 4b04 	ldr.w	r4, [r0], #4
20002c0a:	f842 4b04 	str.w	r4, [r2], #4
20002c0e:	6849      	ldr	r1, [r1, #4]
20002c10:	6059      	str	r1, [r3, #4]
20002c12:	6843      	ldr	r3, [r0, #4]
20002c14:	6053      	str	r3, [r2, #4]
20002c16:	4631      	mov	r1, r6
20002c18:	4638      	mov	r0, r7
20002c1a:	f000 fb1b 	bl	20003254 <_free_r>
20002c1e:	4638      	mov	r0, r7
20002c20:	f7ff fed4 	bl	200029cc <__malloc_unlock>
20002c24:	e785      	b.n	20002b32 <_realloc_r+0x162>
20002c26:	4455      	add	r5, sl
20002c28:	4295      	cmp	r5, r2
20002c2a:	dbaf      	blt.n	20002b8c <_realloc_r+0x1bc>
20002c2c:	465b      	mov	r3, fp
20002c2e:	f8db 000c 	ldr.w	r0, [fp, #12]
20002c32:	f1aa 0204 	sub.w	r2, sl, #4
20002c36:	f853 1f08 	ldr.w	r1, [r3, #8]!
20002c3a:	2a24      	cmp	r2, #36	; 0x24
20002c3c:	6081      	str	r1, [r0, #8]
20002c3e:	60c8      	str	r0, [r1, #12]
20002c40:	f67f af30 	bls.w	20002aa4 <_realloc_r+0xd4>
20002c44:	4618      	mov	r0, r3
20002c46:	4631      	mov	r1, r6
20002c48:	4698      	mov	r8, r3
20002c4a:	f7ff fdf7 	bl	2000283c <memmove>
20002c4e:	4658      	mov	r0, fp
20002c50:	f8db 3004 	ldr.w	r3, [fp, #4]
20002c54:	e75a      	b.n	20002b0c <_realloc_r+0x13c>
20002c56:	4611      	mov	r1, r2
20002c58:	b003      	add	sp, #12
20002c5a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002c5e:	f7ff bae1 	b.w	20002224 <_malloc_r>
20002c62:	230c      	movs	r3, #12
20002c64:	2500      	movs	r5, #0
20002c66:	603b      	str	r3, [r7, #0]
20002c68:	e763      	b.n	20002b32 <_realloc_r+0x162>
20002c6a:	f8de 5004 	ldr.w	r5, [lr, #4]
20002c6e:	f104 0b10 	add.w	fp, r4, #16
20002c72:	f025 0c03 	bic.w	ip, r5, #3
20002c76:	eb0c 000a 	add.w	r0, ip, sl
20002c7a:	4558      	cmp	r0, fp
20002c7c:	bfb8      	it	lt
20002c7e:	4670      	movlt	r0, lr
20002c80:	f6ff aee5 	blt.w	20002a4e <_realloc_r+0x7e>
20002c84:	eb08 0204 	add.w	r2, r8, r4
20002c88:	1b01      	subs	r1, r0, r4
20002c8a:	f041 0101 	orr.w	r1, r1, #1
20002c8e:	609a      	str	r2, [r3, #8]
20002c90:	6051      	str	r1, [r2, #4]
20002c92:	4638      	mov	r0, r7
20002c94:	f8d8 1004 	ldr.w	r1, [r8, #4]
20002c98:	4635      	mov	r5, r6
20002c9a:	f001 0301 	and.w	r3, r1, #1
20002c9e:	431c      	orrs	r4, r3
20002ca0:	f8c8 4004 	str.w	r4, [r8, #4]
20002ca4:	f7ff fe92 	bl	200029cc <__malloc_unlock>
20002ca8:	e743      	b.n	20002b32 <_realloc_r+0x162>
20002caa:	f7ff fdc7 	bl	2000283c <memmove>
20002cae:	e7b2      	b.n	20002c16 <_realloc_r+0x246>
20002cb0:	4455      	add	r5, sl
20002cb2:	f104 0110 	add.w	r1, r4, #16
20002cb6:	44ac      	add	ip, r5
20002cb8:	458c      	cmp	ip, r1
20002cba:	dbb5      	blt.n	20002c28 <_realloc_r+0x258>
20002cbc:	465d      	mov	r5, fp
20002cbe:	f8db 000c 	ldr.w	r0, [fp, #12]
20002cc2:	f1aa 0204 	sub.w	r2, sl, #4
20002cc6:	f855 1f08 	ldr.w	r1, [r5, #8]!
20002cca:	2a24      	cmp	r2, #36	; 0x24
20002ccc:	6081      	str	r1, [r0, #8]
20002cce:	60c8      	str	r0, [r1, #12]
20002cd0:	d84c      	bhi.n	20002d6c <_realloc_r+0x39c>
20002cd2:	2a13      	cmp	r2, #19
20002cd4:	4628      	mov	r0, r5
20002cd6:	d924      	bls.n	20002d22 <_realloc_r+0x352>
20002cd8:	4631      	mov	r1, r6
20002cda:	f10b 0010 	add.w	r0, fp, #16
20002cde:	f851 eb04 	ldr.w	lr, [r1], #4
20002ce2:	f8cb e008 	str.w	lr, [fp, #8]
20002ce6:	f8d6 e004 	ldr.w	lr, [r6, #4]
20002cea:	1d0e      	adds	r6, r1, #4
20002cec:	2a1b      	cmp	r2, #27
20002cee:	f8cb e00c 	str.w	lr, [fp, #12]
20002cf2:	d916      	bls.n	20002d22 <_realloc_r+0x352>
20002cf4:	f8d1 e004 	ldr.w	lr, [r1, #4]
20002cf8:	1d31      	adds	r1, r6, #4
20002cfa:	f10b 0018 	add.w	r0, fp, #24
20002cfe:	f8cb e010 	str.w	lr, [fp, #16]
20002d02:	f8d6 e004 	ldr.w	lr, [r6, #4]
20002d06:	1d0e      	adds	r6, r1, #4
20002d08:	2a24      	cmp	r2, #36	; 0x24
20002d0a:	f8cb e014 	str.w	lr, [fp, #20]
20002d0e:	d108      	bne.n	20002d22 <_realloc_r+0x352>
20002d10:	684a      	ldr	r2, [r1, #4]
20002d12:	f10b 0020 	add.w	r0, fp, #32
20002d16:	f8cb 2018 	str.w	r2, [fp, #24]
20002d1a:	6872      	ldr	r2, [r6, #4]
20002d1c:	3608      	adds	r6, #8
20002d1e:	f8cb 201c 	str.w	r2, [fp, #28]
20002d22:	4631      	mov	r1, r6
20002d24:	4602      	mov	r2, r0
20002d26:	f851 eb04 	ldr.w	lr, [r1], #4
20002d2a:	f842 eb04 	str.w	lr, [r2], #4
20002d2e:	6876      	ldr	r6, [r6, #4]
20002d30:	6046      	str	r6, [r0, #4]
20002d32:	6849      	ldr	r1, [r1, #4]
20002d34:	6051      	str	r1, [r2, #4]
20002d36:	eb0b 0204 	add.w	r2, fp, r4
20002d3a:	ebc4 010c 	rsb	r1, r4, ip
20002d3e:	f041 0101 	orr.w	r1, r1, #1
20002d42:	609a      	str	r2, [r3, #8]
20002d44:	6051      	str	r1, [r2, #4]
20002d46:	4638      	mov	r0, r7
20002d48:	f8db 1004 	ldr.w	r1, [fp, #4]
20002d4c:	f001 0301 	and.w	r3, r1, #1
20002d50:	431c      	orrs	r4, r3
20002d52:	f8cb 4004 	str.w	r4, [fp, #4]
20002d56:	f7ff fe39 	bl	200029cc <__malloc_unlock>
20002d5a:	e6ea      	b.n	20002b32 <_realloc_r+0x162>
20002d5c:	6855      	ldr	r5, [r2, #4]
20002d5e:	4640      	mov	r0, r8
20002d60:	f108 0808 	add.w	r8, r8, #8
20002d64:	f025 0503 	bic.w	r5, r5, #3
20002d68:	4455      	add	r5, sl
20002d6a:	e6cf      	b.n	20002b0c <_realloc_r+0x13c>
20002d6c:	4631      	mov	r1, r6
20002d6e:	4628      	mov	r0, r5
20002d70:	9300      	str	r3, [sp, #0]
20002d72:	f8cd c004 	str.w	ip, [sp, #4]
20002d76:	f7ff fd61 	bl	2000283c <memmove>
20002d7a:	f8dd c004 	ldr.w	ip, [sp, #4]
20002d7e:	9b00      	ldr	r3, [sp, #0]
20002d80:	e7d9      	b.n	20002d36 <_realloc_r+0x366>
20002d82:	bf00      	nop

20002d84 <_sbrk_r>:
20002d84:	b538      	push	{r3, r4, r5, lr}
20002d86:	f643 6410 	movw	r4, #15888	; 0x3e10
20002d8a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002d8e:	4605      	mov	r5, r0
20002d90:	4608      	mov	r0, r1
20002d92:	2300      	movs	r3, #0
20002d94:	6023      	str	r3, [r4, #0]
20002d96:	f7fe fddb 	bl	20001950 <_sbrk>
20002d9a:	f1b0 3fff 	cmp.w	r0, #4294967295
20002d9e:	d000      	beq.n	20002da2 <_sbrk_r+0x1e>
20002da0:	bd38      	pop	{r3, r4, r5, pc}
20002da2:	6823      	ldr	r3, [r4, #0]
20002da4:	2b00      	cmp	r3, #0
20002da6:	d0fb      	beq.n	20002da0 <_sbrk_r+0x1c>
20002da8:	602b      	str	r3, [r5, #0]
20002daa:	bd38      	pop	{r3, r4, r5, pc}

20002dac <__sclose>:
20002dac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002db0:	f000 b8c6 	b.w	20002f40 <_close_r>

20002db4 <__sseek>:
20002db4:	b510      	push	{r4, lr}
20002db6:	460c      	mov	r4, r1
20002db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002dbc:	f000 fb2a 	bl	20003414 <_lseek_r>
20002dc0:	89a3      	ldrh	r3, [r4, #12]
20002dc2:	f1b0 3fff 	cmp.w	r0, #4294967295
20002dc6:	bf15      	itete	ne
20002dc8:	6560      	strne	r0, [r4, #84]	; 0x54
20002dca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20002dce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20002dd2:	81a3      	strheq	r3, [r4, #12]
20002dd4:	bf18      	it	ne
20002dd6:	81a3      	strhne	r3, [r4, #12]
20002dd8:	bd10      	pop	{r4, pc}
20002dda:	bf00      	nop

20002ddc <__swrite>:
20002ddc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002de0:	461d      	mov	r5, r3
20002de2:	898b      	ldrh	r3, [r1, #12]
20002de4:	460c      	mov	r4, r1
20002de6:	4616      	mov	r6, r2
20002de8:	4607      	mov	r7, r0
20002dea:	f413 7f80 	tst.w	r3, #256	; 0x100
20002dee:	d006      	beq.n	20002dfe <__swrite+0x22>
20002df0:	2302      	movs	r3, #2
20002df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002df6:	2200      	movs	r2, #0
20002df8:	f000 fb0c 	bl	20003414 <_lseek_r>
20002dfc:	89a3      	ldrh	r3, [r4, #12]
20002dfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20002e02:	4638      	mov	r0, r7
20002e04:	81a3      	strh	r3, [r4, #12]
20002e06:	4632      	mov	r2, r6
20002e08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20002e0c:	462b      	mov	r3, r5
20002e0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002e12:	f7fe bd79 	b.w	20001908 <_write_r>
20002e16:	bf00      	nop

20002e18 <__sread>:
20002e18:	b510      	push	{r4, lr}
20002e1a:	460c      	mov	r4, r1
20002e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002e20:	f000 fb7c 	bl	2000351c <_read_r>
20002e24:	2800      	cmp	r0, #0
20002e26:	db03      	blt.n	20002e30 <__sread+0x18>
20002e28:	6d63      	ldr	r3, [r4, #84]	; 0x54
20002e2a:	181b      	adds	r3, r3, r0
20002e2c:	6563      	str	r3, [r4, #84]	; 0x54
20002e2e:	bd10      	pop	{r4, pc}
20002e30:	89a3      	ldrh	r3, [r4, #12]
20002e32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20002e36:	81a3      	strh	r3, [r4, #12]
20002e38:	bd10      	pop	{r4, pc}
20002e3a:	bf00      	nop

20002e3c <__swsetup_r>:
20002e3c:	b570      	push	{r4, r5, r6, lr}
20002e3e:	f643 0578 	movw	r5, #14456	; 0x3878
20002e42:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002e46:	4606      	mov	r6, r0
20002e48:	460c      	mov	r4, r1
20002e4a:	6828      	ldr	r0, [r5, #0]
20002e4c:	b110      	cbz	r0, 20002e54 <__swsetup_r+0x18>
20002e4e:	6983      	ldr	r3, [r0, #24]
20002e50:	2b00      	cmp	r3, #0
20002e52:	d036      	beq.n	20002ec2 <__swsetup_r+0x86>
20002e54:	f243 73d4 	movw	r3, #14292	; 0x37d4
20002e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e5c:	429c      	cmp	r4, r3
20002e5e:	d038      	beq.n	20002ed2 <__swsetup_r+0x96>
20002e60:	f243 73f4 	movw	r3, #14324	; 0x37f4
20002e64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e68:	429c      	cmp	r4, r3
20002e6a:	d041      	beq.n	20002ef0 <__swsetup_r+0xb4>
20002e6c:	f643 0314 	movw	r3, #14356	; 0x3814
20002e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e74:	429c      	cmp	r4, r3
20002e76:	bf04      	itt	eq
20002e78:	682b      	ldreq	r3, [r5, #0]
20002e7a:	68dc      	ldreq	r4, [r3, #12]
20002e7c:	89a2      	ldrh	r2, [r4, #12]
20002e7e:	4611      	mov	r1, r2
20002e80:	b293      	uxth	r3, r2
20002e82:	f013 0f08 	tst.w	r3, #8
20002e86:	4618      	mov	r0, r3
20002e88:	bf18      	it	ne
20002e8a:	6922      	ldrne	r2, [r4, #16]
20002e8c:	d033      	beq.n	20002ef6 <__swsetup_r+0xba>
20002e8e:	b31a      	cbz	r2, 20002ed8 <__swsetup_r+0x9c>
20002e90:	f013 0101 	ands.w	r1, r3, #1
20002e94:	d007      	beq.n	20002ea6 <__swsetup_r+0x6a>
20002e96:	6963      	ldr	r3, [r4, #20]
20002e98:	2100      	movs	r1, #0
20002e9a:	60a1      	str	r1, [r4, #8]
20002e9c:	425b      	negs	r3, r3
20002e9e:	61a3      	str	r3, [r4, #24]
20002ea0:	b142      	cbz	r2, 20002eb4 <__swsetup_r+0x78>
20002ea2:	2000      	movs	r0, #0
20002ea4:	bd70      	pop	{r4, r5, r6, pc}
20002ea6:	f013 0f02 	tst.w	r3, #2
20002eaa:	bf08      	it	eq
20002eac:	6961      	ldreq	r1, [r4, #20]
20002eae:	60a1      	str	r1, [r4, #8]
20002eb0:	2a00      	cmp	r2, #0
20002eb2:	d1f6      	bne.n	20002ea2 <__swsetup_r+0x66>
20002eb4:	89a3      	ldrh	r3, [r4, #12]
20002eb6:	f013 0f80 	tst.w	r3, #128	; 0x80
20002eba:	d0f2      	beq.n	20002ea2 <__swsetup_r+0x66>
20002ebc:	f04f 30ff 	mov.w	r0, #4294967295
20002ec0:	bd70      	pop	{r4, r5, r6, pc}
20002ec2:	f7fe ff95 	bl	20001df0 <__sinit>
20002ec6:	f243 73d4 	movw	r3, #14292	; 0x37d4
20002eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ece:	429c      	cmp	r4, r3
20002ed0:	d1c6      	bne.n	20002e60 <__swsetup_r+0x24>
20002ed2:	682b      	ldr	r3, [r5, #0]
20002ed4:	685c      	ldr	r4, [r3, #4]
20002ed6:	e7d1      	b.n	20002e7c <__swsetup_r+0x40>
20002ed8:	f403 7120 	and.w	r1, r3, #640	; 0x280
20002edc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20002ee0:	d0d6      	beq.n	20002e90 <__swsetup_r+0x54>
20002ee2:	4630      	mov	r0, r6
20002ee4:	4621      	mov	r1, r4
20002ee6:	f000 faab 	bl	20003440 <__smakebuf_r>
20002eea:	89a3      	ldrh	r3, [r4, #12]
20002eec:	6922      	ldr	r2, [r4, #16]
20002eee:	e7cf      	b.n	20002e90 <__swsetup_r+0x54>
20002ef0:	682b      	ldr	r3, [r5, #0]
20002ef2:	689c      	ldr	r4, [r3, #8]
20002ef4:	e7c2      	b.n	20002e7c <__swsetup_r+0x40>
20002ef6:	f013 0f10 	tst.w	r3, #16
20002efa:	d0df      	beq.n	20002ebc <__swsetup_r+0x80>
20002efc:	f013 0f04 	tst.w	r3, #4
20002f00:	bf08      	it	eq
20002f02:	6922      	ldreq	r2, [r4, #16]
20002f04:	d017      	beq.n	20002f36 <__swsetup_r+0xfa>
20002f06:	6b61      	ldr	r1, [r4, #52]	; 0x34
20002f08:	b151      	cbz	r1, 20002f20 <__swsetup_r+0xe4>
20002f0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002f0e:	4299      	cmp	r1, r3
20002f10:	d003      	beq.n	20002f1a <__swsetup_r+0xde>
20002f12:	4630      	mov	r0, r6
20002f14:	f000 f99e 	bl	20003254 <_free_r>
20002f18:	89a2      	ldrh	r2, [r4, #12]
20002f1a:	b290      	uxth	r0, r2
20002f1c:	2300      	movs	r3, #0
20002f1e:	6363      	str	r3, [r4, #52]	; 0x34
20002f20:	6922      	ldr	r2, [r4, #16]
20002f22:	f64f 71db 	movw	r1, #65499	; 0xffdb
20002f26:	f2c0 0100 	movt	r1, #0
20002f2a:	2300      	movs	r3, #0
20002f2c:	ea00 0101 	and.w	r1, r0, r1
20002f30:	6063      	str	r3, [r4, #4]
20002f32:	81a1      	strh	r1, [r4, #12]
20002f34:	6022      	str	r2, [r4, #0]
20002f36:	f041 0308 	orr.w	r3, r1, #8
20002f3a:	81a3      	strh	r3, [r4, #12]
20002f3c:	b29b      	uxth	r3, r3
20002f3e:	e7a6      	b.n	20002e8e <__swsetup_r+0x52>

20002f40 <_close_r>:
20002f40:	b538      	push	{r3, r4, r5, lr}
20002f42:	f643 6410 	movw	r4, #15888	; 0x3e10
20002f46:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002f4a:	4605      	mov	r5, r0
20002f4c:	4608      	mov	r0, r1
20002f4e:	2300      	movs	r3, #0
20002f50:	6023      	str	r3, [r4, #0]
20002f52:	f7fe fc73 	bl	2000183c <_close>
20002f56:	f1b0 3fff 	cmp.w	r0, #4294967295
20002f5a:	d000      	beq.n	20002f5e <_close_r+0x1e>
20002f5c:	bd38      	pop	{r3, r4, r5, pc}
20002f5e:	6823      	ldr	r3, [r4, #0]
20002f60:	2b00      	cmp	r3, #0
20002f62:	d0fb      	beq.n	20002f5c <_close_r+0x1c>
20002f64:	602b      	str	r3, [r5, #0]
20002f66:	bd38      	pop	{r3, r4, r5, pc}

20002f68 <_fclose_r>:
20002f68:	b570      	push	{r4, r5, r6, lr}
20002f6a:	4605      	mov	r5, r0
20002f6c:	460c      	mov	r4, r1
20002f6e:	2900      	cmp	r1, #0
20002f70:	d04b      	beq.n	2000300a <_fclose_r+0xa2>
20002f72:	f7fe fe89 	bl	20001c88 <__sfp_lock_acquire>
20002f76:	b115      	cbz	r5, 20002f7e <_fclose_r+0x16>
20002f78:	69ab      	ldr	r3, [r5, #24]
20002f7a:	2b00      	cmp	r3, #0
20002f7c:	d048      	beq.n	20003010 <_fclose_r+0xa8>
20002f7e:	f243 73d4 	movw	r3, #14292	; 0x37d4
20002f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f86:	429c      	cmp	r4, r3
20002f88:	bf08      	it	eq
20002f8a:	686c      	ldreq	r4, [r5, #4]
20002f8c:	d00e      	beq.n	20002fac <_fclose_r+0x44>
20002f8e:	f243 73f4 	movw	r3, #14324	; 0x37f4
20002f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f96:	429c      	cmp	r4, r3
20002f98:	bf08      	it	eq
20002f9a:	68ac      	ldreq	r4, [r5, #8]
20002f9c:	d006      	beq.n	20002fac <_fclose_r+0x44>
20002f9e:	f643 0314 	movw	r3, #14356	; 0x3814
20002fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002fa6:	429c      	cmp	r4, r3
20002fa8:	bf08      	it	eq
20002faa:	68ec      	ldreq	r4, [r5, #12]
20002fac:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20002fb0:	b33e      	cbz	r6, 20003002 <_fclose_r+0x9a>
20002fb2:	4628      	mov	r0, r5
20002fb4:	4621      	mov	r1, r4
20002fb6:	f000 f83d 	bl	20003034 <_fflush_r>
20002fba:	6b23      	ldr	r3, [r4, #48]	; 0x30
20002fbc:	4606      	mov	r6, r0
20002fbe:	b13b      	cbz	r3, 20002fd0 <_fclose_r+0x68>
20002fc0:	4628      	mov	r0, r5
20002fc2:	6a21      	ldr	r1, [r4, #32]
20002fc4:	4798      	blx	r3
20002fc6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20002fca:	bf28      	it	cs
20002fcc:	f04f 36ff 	movcs.w	r6, #4294967295
20002fd0:	89a3      	ldrh	r3, [r4, #12]
20002fd2:	f013 0f80 	tst.w	r3, #128	; 0x80
20002fd6:	d11f      	bne.n	20003018 <_fclose_r+0xb0>
20002fd8:	6b61      	ldr	r1, [r4, #52]	; 0x34
20002fda:	b141      	cbz	r1, 20002fee <_fclose_r+0x86>
20002fdc:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002fe0:	4299      	cmp	r1, r3
20002fe2:	d002      	beq.n	20002fea <_fclose_r+0x82>
20002fe4:	4628      	mov	r0, r5
20002fe6:	f000 f935 	bl	20003254 <_free_r>
20002fea:	2300      	movs	r3, #0
20002fec:	6363      	str	r3, [r4, #52]	; 0x34
20002fee:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20002ff0:	b121      	cbz	r1, 20002ffc <_fclose_r+0x94>
20002ff2:	4628      	mov	r0, r5
20002ff4:	f000 f92e 	bl	20003254 <_free_r>
20002ff8:	2300      	movs	r3, #0
20002ffa:	64a3      	str	r3, [r4, #72]	; 0x48
20002ffc:	f04f 0300 	mov.w	r3, #0
20003000:	81a3      	strh	r3, [r4, #12]
20003002:	f7fe fe43 	bl	20001c8c <__sfp_lock_release>
20003006:	4630      	mov	r0, r6
20003008:	bd70      	pop	{r4, r5, r6, pc}
2000300a:	460e      	mov	r6, r1
2000300c:	4630      	mov	r0, r6
2000300e:	bd70      	pop	{r4, r5, r6, pc}
20003010:	4628      	mov	r0, r5
20003012:	f7fe feed 	bl	20001df0 <__sinit>
20003016:	e7b2      	b.n	20002f7e <_fclose_r+0x16>
20003018:	4628      	mov	r0, r5
2000301a:	6921      	ldr	r1, [r4, #16]
2000301c:	f000 f91a 	bl	20003254 <_free_r>
20003020:	e7da      	b.n	20002fd8 <_fclose_r+0x70>
20003022:	bf00      	nop

20003024 <fclose>:
20003024:	f643 0378 	movw	r3, #14456	; 0x3878
20003028:	4601      	mov	r1, r0
2000302a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000302e:	6818      	ldr	r0, [r3, #0]
20003030:	e79a      	b.n	20002f68 <_fclose_r>
20003032:	bf00      	nop

20003034 <_fflush_r>:
20003034:	690b      	ldr	r3, [r1, #16]
20003036:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000303a:	460c      	mov	r4, r1
2000303c:	4680      	mov	r8, r0
2000303e:	2b00      	cmp	r3, #0
20003040:	d071      	beq.n	20003126 <_fflush_r+0xf2>
20003042:	b110      	cbz	r0, 2000304a <_fflush_r+0x16>
20003044:	6983      	ldr	r3, [r0, #24]
20003046:	2b00      	cmp	r3, #0
20003048:	d078      	beq.n	2000313c <_fflush_r+0x108>
2000304a:	f243 73d4 	movw	r3, #14292	; 0x37d4
2000304e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003052:	429c      	cmp	r4, r3
20003054:	bf08      	it	eq
20003056:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000305a:	d010      	beq.n	2000307e <_fflush_r+0x4a>
2000305c:	f243 73f4 	movw	r3, #14324	; 0x37f4
20003060:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003064:	429c      	cmp	r4, r3
20003066:	bf08      	it	eq
20003068:	f8d8 4008 	ldreq.w	r4, [r8, #8]
2000306c:	d007      	beq.n	2000307e <_fflush_r+0x4a>
2000306e:	f643 0314 	movw	r3, #14356	; 0x3814
20003072:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003076:	429c      	cmp	r4, r3
20003078:	bf08      	it	eq
2000307a:	f8d8 400c 	ldreq.w	r4, [r8, #12]
2000307e:	89a3      	ldrh	r3, [r4, #12]
20003080:	b21a      	sxth	r2, r3
20003082:	f012 0f08 	tst.w	r2, #8
20003086:	d135      	bne.n	200030f4 <_fflush_r+0xc0>
20003088:	6862      	ldr	r2, [r4, #4]
2000308a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000308e:	81a3      	strh	r3, [r4, #12]
20003090:	2a00      	cmp	r2, #0
20003092:	dd5e      	ble.n	20003152 <_fflush_r+0x11e>
20003094:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20003096:	2e00      	cmp	r6, #0
20003098:	d045      	beq.n	20003126 <_fflush_r+0xf2>
2000309a:	b29b      	uxth	r3, r3
2000309c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
200030a0:	bf18      	it	ne
200030a2:	6d65      	ldrne	r5, [r4, #84]	; 0x54
200030a4:	d059      	beq.n	2000315a <_fflush_r+0x126>
200030a6:	f013 0f04 	tst.w	r3, #4
200030aa:	d14a      	bne.n	20003142 <_fflush_r+0x10e>
200030ac:	2300      	movs	r3, #0
200030ae:	4640      	mov	r0, r8
200030b0:	6a21      	ldr	r1, [r4, #32]
200030b2:	462a      	mov	r2, r5
200030b4:	47b0      	blx	r6
200030b6:	4285      	cmp	r5, r0
200030b8:	d138      	bne.n	2000312c <_fflush_r+0xf8>
200030ba:	89a1      	ldrh	r1, [r4, #12]
200030bc:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200030c0:	6922      	ldr	r2, [r4, #16]
200030c2:	f2c0 0300 	movt	r3, #0
200030c6:	ea01 0303 	and.w	r3, r1, r3
200030ca:	2100      	movs	r1, #0
200030cc:	6061      	str	r1, [r4, #4]
200030ce:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200030d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
200030d4:	81a3      	strh	r3, [r4, #12]
200030d6:	6022      	str	r2, [r4, #0]
200030d8:	bf18      	it	ne
200030da:	6565      	strne	r5, [r4, #84]	; 0x54
200030dc:	b319      	cbz	r1, 20003126 <_fflush_r+0xf2>
200030de:	f104 0344 	add.w	r3, r4, #68	; 0x44
200030e2:	4299      	cmp	r1, r3
200030e4:	d002      	beq.n	200030ec <_fflush_r+0xb8>
200030e6:	4640      	mov	r0, r8
200030e8:	f000 f8b4 	bl	20003254 <_free_r>
200030ec:	2000      	movs	r0, #0
200030ee:	6360      	str	r0, [r4, #52]	; 0x34
200030f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200030f4:	6926      	ldr	r6, [r4, #16]
200030f6:	b1b6      	cbz	r6, 20003126 <_fflush_r+0xf2>
200030f8:	6825      	ldr	r5, [r4, #0]
200030fa:	6026      	str	r6, [r4, #0]
200030fc:	1bad      	subs	r5, r5, r6
200030fe:	f012 0f03 	tst.w	r2, #3
20003102:	bf0c      	ite	eq
20003104:	6963      	ldreq	r3, [r4, #20]
20003106:	2300      	movne	r3, #0
20003108:	60a3      	str	r3, [r4, #8]
2000310a:	e00a      	b.n	20003122 <_fflush_r+0xee>
2000310c:	4632      	mov	r2, r6
2000310e:	462b      	mov	r3, r5
20003110:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20003112:	4640      	mov	r0, r8
20003114:	6a21      	ldr	r1, [r4, #32]
20003116:	47b8      	blx	r7
20003118:	2800      	cmp	r0, #0
2000311a:	ebc0 0505 	rsb	r5, r0, r5
2000311e:	4406      	add	r6, r0
20003120:	dd04      	ble.n	2000312c <_fflush_r+0xf8>
20003122:	2d00      	cmp	r5, #0
20003124:	dcf2      	bgt.n	2000310c <_fflush_r+0xd8>
20003126:	2000      	movs	r0, #0
20003128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000312c:	89a3      	ldrh	r3, [r4, #12]
2000312e:	f04f 30ff 	mov.w	r0, #4294967295
20003132:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20003136:	81a3      	strh	r3, [r4, #12]
20003138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000313c:	f7fe fe58 	bl	20001df0 <__sinit>
20003140:	e783      	b.n	2000304a <_fflush_r+0x16>
20003142:	6862      	ldr	r2, [r4, #4]
20003144:	6b63      	ldr	r3, [r4, #52]	; 0x34
20003146:	1aad      	subs	r5, r5, r2
20003148:	2b00      	cmp	r3, #0
2000314a:	d0af      	beq.n	200030ac <_fflush_r+0x78>
2000314c:	6c23      	ldr	r3, [r4, #64]	; 0x40
2000314e:	1aed      	subs	r5, r5, r3
20003150:	e7ac      	b.n	200030ac <_fflush_r+0x78>
20003152:	6c22      	ldr	r2, [r4, #64]	; 0x40
20003154:	2a00      	cmp	r2, #0
20003156:	dc9d      	bgt.n	20003094 <_fflush_r+0x60>
20003158:	e7e5      	b.n	20003126 <_fflush_r+0xf2>
2000315a:	2301      	movs	r3, #1
2000315c:	4640      	mov	r0, r8
2000315e:	6a21      	ldr	r1, [r4, #32]
20003160:	47b0      	blx	r6
20003162:	f1b0 3fff 	cmp.w	r0, #4294967295
20003166:	4605      	mov	r5, r0
20003168:	d002      	beq.n	20003170 <_fflush_r+0x13c>
2000316a:	89a3      	ldrh	r3, [r4, #12]
2000316c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000316e:	e79a      	b.n	200030a6 <_fflush_r+0x72>
20003170:	f8d8 3000 	ldr.w	r3, [r8]
20003174:	2b1d      	cmp	r3, #29
20003176:	d0d6      	beq.n	20003126 <_fflush_r+0xf2>
20003178:	89a3      	ldrh	r3, [r4, #12]
2000317a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000317e:	81a3      	strh	r3, [r4, #12]
20003180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20003184 <fflush>:
20003184:	4601      	mov	r1, r0
20003186:	b128      	cbz	r0, 20003194 <fflush+0x10>
20003188:	f643 0378 	movw	r3, #14456	; 0x3878
2000318c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003190:	6818      	ldr	r0, [r3, #0]
20003192:	e74f      	b.n	20003034 <_fflush_r>
20003194:	f243 73cc 	movw	r3, #14284	; 0x37cc
20003198:	f243 0135 	movw	r1, #12341	; 0x3035
2000319c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031a0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200031a4:	6818      	ldr	r0, [r3, #0]
200031a6:	f7fe bfed 	b.w	20002184 <_fwalk_reent>
200031aa:	bf00      	nop

200031ac <_malloc_trim_r>:
200031ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200031ae:	f643 146c 	movw	r4, #14700	; 0x396c
200031b2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200031b6:	460f      	mov	r7, r1
200031b8:	4605      	mov	r5, r0
200031ba:	f7ff fc05 	bl	200029c8 <__malloc_lock>
200031be:	68a3      	ldr	r3, [r4, #8]
200031c0:	685e      	ldr	r6, [r3, #4]
200031c2:	f026 0603 	bic.w	r6, r6, #3
200031c6:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200031ca:	330f      	adds	r3, #15
200031cc:	1bdf      	subs	r7, r3, r7
200031ce:	0b3f      	lsrs	r7, r7, #12
200031d0:	3f01      	subs	r7, #1
200031d2:	033f      	lsls	r7, r7, #12
200031d4:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200031d8:	db07      	blt.n	200031ea <_malloc_trim_r+0x3e>
200031da:	2100      	movs	r1, #0
200031dc:	4628      	mov	r0, r5
200031de:	f7ff fdd1 	bl	20002d84 <_sbrk_r>
200031e2:	68a3      	ldr	r3, [r4, #8]
200031e4:	18f3      	adds	r3, r6, r3
200031e6:	4283      	cmp	r3, r0
200031e8:	d004      	beq.n	200031f4 <_malloc_trim_r+0x48>
200031ea:	4628      	mov	r0, r5
200031ec:	f7ff fbee 	bl	200029cc <__malloc_unlock>
200031f0:	2000      	movs	r0, #0
200031f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200031f4:	4279      	negs	r1, r7
200031f6:	4628      	mov	r0, r5
200031f8:	f7ff fdc4 	bl	20002d84 <_sbrk_r>
200031fc:	f1b0 3fff 	cmp.w	r0, #4294967295
20003200:	d010      	beq.n	20003224 <_malloc_trim_r+0x78>
20003202:	68a2      	ldr	r2, [r4, #8]
20003204:	f643 5390 	movw	r3, #15760	; 0x3d90
20003208:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000320c:	1bf6      	subs	r6, r6, r7
2000320e:	f046 0601 	orr.w	r6, r6, #1
20003212:	4628      	mov	r0, r5
20003214:	6056      	str	r6, [r2, #4]
20003216:	681a      	ldr	r2, [r3, #0]
20003218:	1bd7      	subs	r7, r2, r7
2000321a:	601f      	str	r7, [r3, #0]
2000321c:	f7ff fbd6 	bl	200029cc <__malloc_unlock>
20003220:	2001      	movs	r0, #1
20003222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20003224:	2100      	movs	r1, #0
20003226:	4628      	mov	r0, r5
20003228:	f7ff fdac 	bl	20002d84 <_sbrk_r>
2000322c:	68a3      	ldr	r3, [r4, #8]
2000322e:	1ac2      	subs	r2, r0, r3
20003230:	2a0f      	cmp	r2, #15
20003232:	ddda      	ble.n	200031ea <_malloc_trim_r+0x3e>
20003234:	f643 5474 	movw	r4, #15732	; 0x3d74
20003238:	f643 5190 	movw	r1, #15760	; 0x3d90
2000323c:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003240:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003244:	f042 0201 	orr.w	r2, r2, #1
20003248:	6824      	ldr	r4, [r4, #0]
2000324a:	1b00      	subs	r0, r0, r4
2000324c:	6008      	str	r0, [r1, #0]
2000324e:	605a      	str	r2, [r3, #4]
20003250:	e7cb      	b.n	200031ea <_malloc_trim_r+0x3e>
20003252:	bf00      	nop

20003254 <_free_r>:
20003254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20003258:	4605      	mov	r5, r0
2000325a:	460c      	mov	r4, r1
2000325c:	2900      	cmp	r1, #0
2000325e:	f000 8088 	beq.w	20003372 <_free_r+0x11e>
20003262:	f7ff fbb1 	bl	200029c8 <__malloc_lock>
20003266:	f1a4 0208 	sub.w	r2, r4, #8
2000326a:	f643 106c 	movw	r0, #14700	; 0x396c
2000326e:	6856      	ldr	r6, [r2, #4]
20003270:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003274:	f026 0301 	bic.w	r3, r6, #1
20003278:	f8d0 c008 	ldr.w	ip, [r0, #8]
2000327c:	18d1      	adds	r1, r2, r3
2000327e:	458c      	cmp	ip, r1
20003280:	684f      	ldr	r7, [r1, #4]
20003282:	f027 0703 	bic.w	r7, r7, #3
20003286:	f000 8095 	beq.w	200033b4 <_free_r+0x160>
2000328a:	f016 0601 	ands.w	r6, r6, #1
2000328e:	604f      	str	r7, [r1, #4]
20003290:	d05f      	beq.n	20003352 <_free_r+0xfe>
20003292:	2600      	movs	r6, #0
20003294:	19cc      	adds	r4, r1, r7
20003296:	6864      	ldr	r4, [r4, #4]
20003298:	f014 0f01 	tst.w	r4, #1
2000329c:	d106      	bne.n	200032ac <_free_r+0x58>
2000329e:	19db      	adds	r3, r3, r7
200032a0:	2e00      	cmp	r6, #0
200032a2:	d07a      	beq.n	2000339a <_free_r+0x146>
200032a4:	688c      	ldr	r4, [r1, #8]
200032a6:	68c9      	ldr	r1, [r1, #12]
200032a8:	608c      	str	r4, [r1, #8]
200032aa:	60e1      	str	r1, [r4, #12]
200032ac:	f043 0101 	orr.w	r1, r3, #1
200032b0:	50d3      	str	r3, [r2, r3]
200032b2:	6051      	str	r1, [r2, #4]
200032b4:	2e00      	cmp	r6, #0
200032b6:	d147      	bne.n	20003348 <_free_r+0xf4>
200032b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
200032bc:	d35b      	bcc.n	20003376 <_free_r+0x122>
200032be:	0a59      	lsrs	r1, r3, #9
200032c0:	2904      	cmp	r1, #4
200032c2:	bf9e      	ittt	ls
200032c4:	ea4f 1c93 	movls.w	ip, r3, lsr #6
200032c8:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
200032cc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200032d0:	d928      	bls.n	20003324 <_free_r+0xd0>
200032d2:	2914      	cmp	r1, #20
200032d4:	bf9c      	itt	ls
200032d6:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
200032da:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200032de:	d921      	bls.n	20003324 <_free_r+0xd0>
200032e0:	2954      	cmp	r1, #84	; 0x54
200032e2:	bf9e      	ittt	ls
200032e4:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200032e8:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200032ec:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200032f0:	d918      	bls.n	20003324 <_free_r+0xd0>
200032f2:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200032f6:	bf9e      	ittt	ls
200032f8:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200032fc:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20003300:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003304:	d90e      	bls.n	20003324 <_free_r+0xd0>
20003306:	f240 5c54 	movw	ip, #1364	; 0x554
2000330a:	4561      	cmp	r1, ip
2000330c:	bf95      	itete	ls
2000330e:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20003312:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20003316:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
2000331a:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
2000331e:	bf98      	it	ls
20003320:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20003324:	1904      	adds	r4, r0, r4
20003326:	68a1      	ldr	r1, [r4, #8]
20003328:	42a1      	cmp	r1, r4
2000332a:	d103      	bne.n	20003334 <_free_r+0xe0>
2000332c:	e064      	b.n	200033f8 <_free_r+0x1a4>
2000332e:	6889      	ldr	r1, [r1, #8]
20003330:	428c      	cmp	r4, r1
20003332:	d004      	beq.n	2000333e <_free_r+0xea>
20003334:	6848      	ldr	r0, [r1, #4]
20003336:	f020 0003 	bic.w	r0, r0, #3
2000333a:	4283      	cmp	r3, r0
2000333c:	d3f7      	bcc.n	2000332e <_free_r+0xda>
2000333e:	68cb      	ldr	r3, [r1, #12]
20003340:	60d3      	str	r3, [r2, #12]
20003342:	6091      	str	r1, [r2, #8]
20003344:	60ca      	str	r2, [r1, #12]
20003346:	609a      	str	r2, [r3, #8]
20003348:	4628      	mov	r0, r5
2000334a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000334e:	f7ff bb3d 	b.w	200029cc <__malloc_unlock>
20003352:	f854 4c08 	ldr.w	r4, [r4, #-8]
20003356:	f100 0c08 	add.w	ip, r0, #8
2000335a:	1b12      	subs	r2, r2, r4
2000335c:	191b      	adds	r3, r3, r4
2000335e:	6894      	ldr	r4, [r2, #8]
20003360:	4564      	cmp	r4, ip
20003362:	d047      	beq.n	200033f4 <_free_r+0x1a0>
20003364:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20003368:	f8cc 4008 	str.w	r4, [ip, #8]
2000336c:	f8c4 c00c 	str.w	ip, [r4, #12]
20003370:	e790      	b.n	20003294 <_free_r+0x40>
20003372:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20003376:	08db      	lsrs	r3, r3, #3
20003378:	f04f 0c01 	mov.w	ip, #1
2000337c:	6846      	ldr	r6, [r0, #4]
2000337e:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20003382:	109b      	asrs	r3, r3, #2
20003384:	fa0c f303 	lsl.w	r3, ip, r3
20003388:	60d1      	str	r1, [r2, #12]
2000338a:	688c      	ldr	r4, [r1, #8]
2000338c:	ea46 0303 	orr.w	r3, r6, r3
20003390:	6043      	str	r3, [r0, #4]
20003392:	6094      	str	r4, [r2, #8]
20003394:	60e2      	str	r2, [r4, #12]
20003396:	608a      	str	r2, [r1, #8]
20003398:	e7d6      	b.n	20003348 <_free_r+0xf4>
2000339a:	688c      	ldr	r4, [r1, #8]
2000339c:	4f1c      	ldr	r7, [pc, #112]	; (20003410 <_free_r+0x1bc>)
2000339e:	42bc      	cmp	r4, r7
200033a0:	d181      	bne.n	200032a6 <_free_r+0x52>
200033a2:	50d3      	str	r3, [r2, r3]
200033a4:	f043 0301 	orr.w	r3, r3, #1
200033a8:	60e2      	str	r2, [r4, #12]
200033aa:	60a2      	str	r2, [r4, #8]
200033ac:	6053      	str	r3, [r2, #4]
200033ae:	6094      	str	r4, [r2, #8]
200033b0:	60d4      	str	r4, [r2, #12]
200033b2:	e7c9      	b.n	20003348 <_free_r+0xf4>
200033b4:	18fb      	adds	r3, r7, r3
200033b6:	f016 0f01 	tst.w	r6, #1
200033ba:	d107      	bne.n	200033cc <_free_r+0x178>
200033bc:	f854 1c08 	ldr.w	r1, [r4, #-8]
200033c0:	1a52      	subs	r2, r2, r1
200033c2:	185b      	adds	r3, r3, r1
200033c4:	68d4      	ldr	r4, [r2, #12]
200033c6:	6891      	ldr	r1, [r2, #8]
200033c8:	60a1      	str	r1, [r4, #8]
200033ca:	60cc      	str	r4, [r1, #12]
200033cc:	f643 5178 	movw	r1, #15736	; 0x3d78
200033d0:	6082      	str	r2, [r0, #8]
200033d2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200033d6:	f043 0001 	orr.w	r0, r3, #1
200033da:	6050      	str	r0, [r2, #4]
200033dc:	680a      	ldr	r2, [r1, #0]
200033de:	4293      	cmp	r3, r2
200033e0:	d3b2      	bcc.n	20003348 <_free_r+0xf4>
200033e2:	f643 538c 	movw	r3, #15756	; 0x3d8c
200033e6:	4628      	mov	r0, r5
200033e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033ec:	6819      	ldr	r1, [r3, #0]
200033ee:	f7ff fedd 	bl	200031ac <_malloc_trim_r>
200033f2:	e7a9      	b.n	20003348 <_free_r+0xf4>
200033f4:	2601      	movs	r6, #1
200033f6:	e74d      	b.n	20003294 <_free_r+0x40>
200033f8:	2601      	movs	r6, #1
200033fa:	6844      	ldr	r4, [r0, #4]
200033fc:	ea4f 0cac 	mov.w	ip, ip, asr #2
20003400:	460b      	mov	r3, r1
20003402:	fa06 fc0c 	lsl.w	ip, r6, ip
20003406:	ea44 040c 	orr.w	r4, r4, ip
2000340a:	6044      	str	r4, [r0, #4]
2000340c:	e798      	b.n	20003340 <_free_r+0xec>
2000340e:	bf00      	nop
20003410:	20003974 	.word	0x20003974

20003414 <_lseek_r>:
20003414:	b538      	push	{r3, r4, r5, lr}
20003416:	f643 6410 	movw	r4, #15888	; 0x3e10
2000341a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000341e:	4605      	mov	r5, r0
20003420:	4608      	mov	r0, r1
20003422:	4611      	mov	r1, r2
20003424:	461a      	mov	r2, r3
20003426:	2300      	movs	r3, #0
20003428:	6023      	str	r3, [r4, #0]
2000342a:	f7fe fa1b 	bl	20001864 <_lseek>
2000342e:	f1b0 3fff 	cmp.w	r0, #4294967295
20003432:	d000      	beq.n	20003436 <_lseek_r+0x22>
20003434:	bd38      	pop	{r3, r4, r5, pc}
20003436:	6823      	ldr	r3, [r4, #0]
20003438:	2b00      	cmp	r3, #0
2000343a:	d0fb      	beq.n	20003434 <_lseek_r+0x20>
2000343c:	602b      	str	r3, [r5, #0]
2000343e:	bd38      	pop	{r3, r4, r5, pc}

20003440 <__smakebuf_r>:
20003440:	898b      	ldrh	r3, [r1, #12]
20003442:	b5f0      	push	{r4, r5, r6, r7, lr}
20003444:	460c      	mov	r4, r1
20003446:	b29a      	uxth	r2, r3
20003448:	b091      	sub	sp, #68	; 0x44
2000344a:	f012 0f02 	tst.w	r2, #2
2000344e:	4605      	mov	r5, r0
20003450:	d141      	bne.n	200034d6 <__smakebuf_r+0x96>
20003452:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20003456:	2900      	cmp	r1, #0
20003458:	db18      	blt.n	2000348c <__smakebuf_r+0x4c>
2000345a:	aa01      	add	r2, sp, #4
2000345c:	f000 f8fa 	bl	20003654 <_fstat_r>
20003460:	2800      	cmp	r0, #0
20003462:	db11      	blt.n	20003488 <__smakebuf_r+0x48>
20003464:	9b02      	ldr	r3, [sp, #8]
20003466:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000346a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000346e:	bf14      	ite	ne
20003470:	2700      	movne	r7, #0
20003472:	2701      	moveq	r7, #1
20003474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20003478:	d040      	beq.n	200034fc <__smakebuf_r+0xbc>
2000347a:	89a3      	ldrh	r3, [r4, #12]
2000347c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20003480:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20003484:	81a3      	strh	r3, [r4, #12]
20003486:	e00b      	b.n	200034a0 <__smakebuf_r+0x60>
20003488:	89a3      	ldrh	r3, [r4, #12]
2000348a:	b29a      	uxth	r2, r3
2000348c:	f012 0f80 	tst.w	r2, #128	; 0x80
20003490:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20003494:	bf0c      	ite	eq
20003496:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000349a:	2640      	movne	r6, #64	; 0x40
2000349c:	2700      	movs	r7, #0
2000349e:	81a3      	strh	r3, [r4, #12]
200034a0:	4628      	mov	r0, r5
200034a2:	4631      	mov	r1, r6
200034a4:	f7fe febe 	bl	20002224 <_malloc_r>
200034a8:	b170      	cbz	r0, 200034c8 <__smakebuf_r+0x88>
200034aa:	89a1      	ldrh	r1, [r4, #12]
200034ac:	f641 42d1 	movw	r2, #7377	; 0x1cd1
200034b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200034b4:	6120      	str	r0, [r4, #16]
200034b6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200034ba:	6166      	str	r6, [r4, #20]
200034bc:	62aa      	str	r2, [r5, #40]	; 0x28
200034be:	81a1      	strh	r1, [r4, #12]
200034c0:	6020      	str	r0, [r4, #0]
200034c2:	b97f      	cbnz	r7, 200034e4 <__smakebuf_r+0xa4>
200034c4:	b011      	add	sp, #68	; 0x44
200034c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
200034c8:	89a3      	ldrh	r3, [r4, #12]
200034ca:	f413 7f00 	tst.w	r3, #512	; 0x200
200034ce:	d1f9      	bne.n	200034c4 <__smakebuf_r+0x84>
200034d0:	f043 0302 	orr.w	r3, r3, #2
200034d4:	81a3      	strh	r3, [r4, #12]
200034d6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200034da:	6123      	str	r3, [r4, #16]
200034dc:	6023      	str	r3, [r4, #0]
200034de:	2301      	movs	r3, #1
200034e0:	6163      	str	r3, [r4, #20]
200034e2:	e7ef      	b.n	200034c4 <__smakebuf_r+0x84>
200034e4:	4628      	mov	r0, r5
200034e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200034ea:	f000 f8c9 	bl	20003680 <_isatty_r>
200034ee:	2800      	cmp	r0, #0
200034f0:	d0e8      	beq.n	200034c4 <__smakebuf_r+0x84>
200034f2:	89a3      	ldrh	r3, [r4, #12]
200034f4:	f043 0301 	orr.w	r3, r3, #1
200034f8:	81a3      	strh	r3, [r4, #12]
200034fa:	e7e3      	b.n	200034c4 <__smakebuf_r+0x84>
200034fc:	f642 53b5 	movw	r3, #11701	; 0x2db5
20003500:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20003502:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003506:	429a      	cmp	r2, r3
20003508:	d1b7      	bne.n	2000347a <__smakebuf_r+0x3a>
2000350a:	89a2      	ldrh	r2, [r4, #12]
2000350c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20003510:	461e      	mov	r6, r3
20003512:	6523      	str	r3, [r4, #80]	; 0x50
20003514:	ea42 0303 	orr.w	r3, r2, r3
20003518:	81a3      	strh	r3, [r4, #12]
2000351a:	e7c1      	b.n	200034a0 <__smakebuf_r+0x60>

2000351c <_read_r>:
2000351c:	b538      	push	{r3, r4, r5, lr}
2000351e:	f643 6410 	movw	r4, #15888	; 0x3e10
20003522:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003526:	4605      	mov	r5, r0
20003528:	4608      	mov	r0, r1
2000352a:	4611      	mov	r1, r2
2000352c:	461a      	mov	r2, r3
2000352e:	2300      	movs	r3, #0
20003530:	6023      	str	r3, [r4, #0]
20003532:	f7fe f99f 	bl	20001874 <_read>
20003536:	f1b0 3fff 	cmp.w	r0, #4294967295
2000353a:	d000      	beq.n	2000353e <_read_r+0x22>
2000353c:	bd38      	pop	{r3, r4, r5, pc}
2000353e:	6823      	ldr	r3, [r4, #0]
20003540:	2b00      	cmp	r3, #0
20003542:	d0fb      	beq.n	2000353c <_read_r+0x20>
20003544:	602b      	str	r3, [r5, #0]
20003546:	bd38      	pop	{r3, r4, r5, pc}

20003548 <_wrapup_reent>:
20003548:	b570      	push	{r4, r5, r6, lr}
2000354a:	4604      	mov	r4, r0
2000354c:	b188      	cbz	r0, 20003572 <_wrapup_reent+0x2a>
2000354e:	f104 0248 	add.w	r2, r4, #72	; 0x48
20003552:	6853      	ldr	r3, [r2, #4]
20003554:	1e5d      	subs	r5, r3, #1
20003556:	d407      	bmi.n	20003568 <_wrapup_reent+0x20>
20003558:	3302      	adds	r3, #2
2000355a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
2000355e:	f856 3d04 	ldr.w	r3, [r6, #-4]!
20003562:	4798      	blx	r3
20003564:	3d01      	subs	r5, #1
20003566:	d5fa      	bpl.n	2000355e <_wrapup_reent+0x16>
20003568:	6aa3      	ldr	r3, [r4, #40]	; 0x28
2000356a:	b10b      	cbz	r3, 20003570 <_wrapup_reent+0x28>
2000356c:	4620      	mov	r0, r4
2000356e:	4798      	blx	r3
20003570:	bd70      	pop	{r4, r5, r6, pc}
20003572:	f643 0378 	movw	r3, #14456	; 0x3878
20003576:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000357a:	681c      	ldr	r4, [r3, #0]
2000357c:	e7e7      	b.n	2000354e <_wrapup_reent+0x6>
2000357e:	bf00      	nop

20003580 <cleanup_glue>:
20003580:	b570      	push	{r4, r5, r6, lr}
20003582:	460c      	mov	r4, r1
20003584:	6809      	ldr	r1, [r1, #0]
20003586:	4605      	mov	r5, r0
20003588:	b109      	cbz	r1, 2000358e <cleanup_glue+0xe>
2000358a:	f7ff fff9 	bl	20003580 <cleanup_glue>
2000358e:	4628      	mov	r0, r5
20003590:	4621      	mov	r1, r4
20003592:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20003596:	f7ff be5d 	b.w	20003254 <_free_r>
2000359a:	bf00      	nop

2000359c <_reclaim_reent>:
2000359c:	f643 0378 	movw	r3, #14456	; 0x3878
200035a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035a4:	b570      	push	{r4, r5, r6, lr}
200035a6:	681b      	ldr	r3, [r3, #0]
200035a8:	4605      	mov	r5, r0
200035aa:	4298      	cmp	r0, r3
200035ac:	d046      	beq.n	2000363c <_reclaim_reent+0xa0>
200035ae:	6a43      	ldr	r3, [r0, #36]	; 0x24
200035b0:	4619      	mov	r1, r3
200035b2:	b1bb      	cbz	r3, 200035e4 <_reclaim_reent+0x48>
200035b4:	68da      	ldr	r2, [r3, #12]
200035b6:	b1aa      	cbz	r2, 200035e4 <_reclaim_reent+0x48>
200035b8:	2600      	movs	r6, #0
200035ba:	5991      	ldr	r1, [r2, r6]
200035bc:	b141      	cbz	r1, 200035d0 <_reclaim_reent+0x34>
200035be:	680c      	ldr	r4, [r1, #0]
200035c0:	4628      	mov	r0, r5
200035c2:	f7ff fe47 	bl	20003254 <_free_r>
200035c6:	4621      	mov	r1, r4
200035c8:	2c00      	cmp	r4, #0
200035ca:	d1f8      	bne.n	200035be <_reclaim_reent+0x22>
200035cc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
200035ce:	68da      	ldr	r2, [r3, #12]
200035d0:	3604      	adds	r6, #4
200035d2:	2e3c      	cmp	r6, #60	; 0x3c
200035d4:	d001      	beq.n	200035da <_reclaim_reent+0x3e>
200035d6:	68da      	ldr	r2, [r3, #12]
200035d8:	e7ef      	b.n	200035ba <_reclaim_reent+0x1e>
200035da:	4611      	mov	r1, r2
200035dc:	4628      	mov	r0, r5
200035de:	f7ff fe39 	bl	20003254 <_free_r>
200035e2:	6a69      	ldr	r1, [r5, #36]	; 0x24
200035e4:	6809      	ldr	r1, [r1, #0]
200035e6:	b111      	cbz	r1, 200035ee <_reclaim_reent+0x52>
200035e8:	4628      	mov	r0, r5
200035ea:	f7ff fe33 	bl	20003254 <_free_r>
200035ee:	6969      	ldr	r1, [r5, #20]
200035f0:	b111      	cbz	r1, 200035f8 <_reclaim_reent+0x5c>
200035f2:	4628      	mov	r0, r5
200035f4:	f7ff fe2e 	bl	20003254 <_free_r>
200035f8:	6a69      	ldr	r1, [r5, #36]	; 0x24
200035fa:	b111      	cbz	r1, 20003602 <_reclaim_reent+0x66>
200035fc:	4628      	mov	r0, r5
200035fe:	f7ff fe29 	bl	20003254 <_free_r>
20003602:	6ba9      	ldr	r1, [r5, #56]	; 0x38
20003604:	b111      	cbz	r1, 2000360c <_reclaim_reent+0x70>
20003606:	4628      	mov	r0, r5
20003608:	f7ff fe24 	bl	20003254 <_free_r>
2000360c:	6be9      	ldr	r1, [r5, #60]	; 0x3c
2000360e:	b111      	cbz	r1, 20003616 <_reclaim_reent+0x7a>
20003610:	4628      	mov	r0, r5
20003612:	f7ff fe1f 	bl	20003254 <_free_r>
20003616:	6c29      	ldr	r1, [r5, #64]	; 0x40
20003618:	b111      	cbz	r1, 20003620 <_reclaim_reent+0x84>
2000361a:	4628      	mov	r0, r5
2000361c:	f7ff fe1a 	bl	20003254 <_free_r>
20003620:	6cab      	ldr	r3, [r5, #72]	; 0x48
20003622:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
20003626:	b111      	cbz	r1, 2000362e <_reclaim_reent+0x92>
20003628:	4628      	mov	r0, r5
2000362a:	f7ff fe13 	bl	20003254 <_free_r>
2000362e:	6b69      	ldr	r1, [r5, #52]	; 0x34
20003630:	b111      	cbz	r1, 20003638 <_reclaim_reent+0x9c>
20003632:	4628      	mov	r0, r5
20003634:	f7ff fe0e 	bl	20003254 <_free_r>
20003638:	69ab      	ldr	r3, [r5, #24]
2000363a:	b903      	cbnz	r3, 2000363e <_reclaim_reent+0xa2>
2000363c:	bd70      	pop	{r4, r5, r6, pc}
2000363e:	6aab      	ldr	r3, [r5, #40]	; 0x28
20003640:	4628      	mov	r0, r5
20003642:	4798      	blx	r3
20003644:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
20003648:	2900      	cmp	r1, #0
2000364a:	d0f7      	beq.n	2000363c <_reclaim_reent+0xa0>
2000364c:	4628      	mov	r0, r5
2000364e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20003652:	e795      	b.n	20003580 <cleanup_glue>

20003654 <_fstat_r>:
20003654:	b538      	push	{r3, r4, r5, lr}
20003656:	f643 6410 	movw	r4, #15888	; 0x3e10
2000365a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000365e:	4605      	mov	r5, r0
20003660:	4608      	mov	r0, r1
20003662:	4611      	mov	r1, r2
20003664:	2300      	movs	r3, #0
20003666:	6023      	str	r3, [r4, #0]
20003668:	f7fe f8ee 	bl	20001848 <_fstat>
2000366c:	f1b0 3fff 	cmp.w	r0, #4294967295
20003670:	d000      	beq.n	20003674 <_fstat_r+0x20>
20003672:	bd38      	pop	{r3, r4, r5, pc}
20003674:	6823      	ldr	r3, [r4, #0]
20003676:	2b00      	cmp	r3, #0
20003678:	d0fb      	beq.n	20003672 <_fstat_r+0x1e>
2000367a:	602b      	str	r3, [r5, #0]
2000367c:	bd38      	pop	{r3, r4, r5, pc}
2000367e:	bf00      	nop

20003680 <_isatty_r>:
20003680:	b538      	push	{r3, r4, r5, lr}
20003682:	f643 6410 	movw	r4, #15888	; 0x3e10
20003686:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000368a:	4605      	mov	r5, r0
2000368c:	4608      	mov	r0, r1
2000368e:	2300      	movs	r3, #0
20003690:	6023      	str	r3, [r4, #0]
20003692:	f7fe f8e3 	bl	2000185c <_isatty>
20003696:	f1b0 3fff 	cmp.w	r0, #4294967295
2000369a:	d000      	beq.n	2000369e <_isatty_r+0x1e>
2000369c:	bd38      	pop	{r3, r4, r5, pc}
2000369e:	6823      	ldr	r3, [r4, #0]
200036a0:	2b00      	cmp	r3, #0
200036a2:	d0fb      	beq.n	2000369c <_isatty_r+0x1c>
200036a4:	602b      	str	r3, [r5, #0]
200036a6:	bd38      	pop	{r3, r4, r5, pc}
200036a8:	30303130 	.word	0x30303130
200036ac:	30303030 	.word	0x30303030
200036b0:	30303030 	.word	0x30303030
200036b4:	31313030 	.word	0x31313030
200036b8:	30303030 	.word	0x30303030
200036bc:	31313030 	.word	0x31313030
200036c0:	00000031 	.word	0x00000031
200036c4:	72617453 	.word	0x72617453
200036c8:	6e6f2074 	.word	0x6e6f2074
200036cc:	776f6420 	.word	0x776f6420
200036d0:	0000216e 	.word	0x0000216e
200036d4:	30303030 	.word	0x30303030
200036d8:	30303030 	.word	0x30303030
200036dc:	00000031 	.word	0x00000031

200036e0 <g_gpio_irqn_lut>:
200036e0:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
200036f0:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20003700:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20003710:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

20003720 <g_config_reg_lut>:
20003720:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
20003730:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
20003740:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
20003750:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
20003760:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
20003770:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
20003780:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
20003790:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

200037a0 <C.16.2565>:
200037a0:	00000001 00000002 00000004 00000001     ................
200037b0:	70616548 646e6120 61747320 63206b63     Heap and stack c
200037c0:	696c6c6f 6e6f6973 0000000a              ollision....

200037cc <_global_impure_ptr>:
200037cc:	2000387c 00000043                       |8. C...

200037d4 <__sf_fake_stdin>:
	...

200037f4 <__sf_fake_stdout>:
	...

20003814 <__sf_fake_stderr>:
	...

20003834 <_init>:
20003834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20003836:	bf00      	nop
20003838:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000383a:	bc08      	pop	{r3}
2000383c:	469e      	mov	lr, r3
2000383e:	4770      	bx	lr

20003840 <_fini>:
20003840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20003842:	bf00      	nop
20003844:	bcf8      	pop	{r3, r4, r5, r6, r7}
20003846:	bc08      	pop	{r3}
20003848:	469e      	mov	lr, r3
2000384a:	4770      	bx	lr

2000384c <__frame_dummy_init_array_entry>:
2000384c:	0485 2000                                   ... 

20003850 <__do_global_dtors_aux_fini_array_entry>:
20003850:	0471 2000                                   q.. 
