Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Apr 13 03:51:15 2021
| Host         : GDESK-62 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DIV_CLK_reg[19]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 57 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.721        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             7.721        0.000                      0                   21        0.252        0.000                      0                   21        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        7.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.509 r  DIV_CLK_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.509    DIV_CLK_reg[16]_i_1_n_6
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    ClkPort_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[17]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X63Y84         FDCE (Setup_fdce_C_D)        0.062    15.230    DIV_CLK_reg[17]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.742ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.488 r  DIV_CLK_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.488    DIV_CLK_reg[16]_i_1_n_4
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    ClkPort_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[19]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X63Y84         FDCE (Setup_fdce_C_D)        0.062    15.230    DIV_CLK_reg[19]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.742    

Slack (MET) :             7.816ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.414 r  DIV_CLK_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.414    DIV_CLK_reg[16]_i_1_n_5
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    ClkPort_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[18]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X63Y84         FDCE (Setup_fdce_C_D)        0.062    15.230    DIV_CLK_reg[18]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                  7.816    

Slack (MET) :             7.832ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.175 r  DIV_CLK_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.175    DIV_CLK_reg[12]_i_1_n_0
    SLICE_X63Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.398 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.398    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.505    14.928    ClkPort_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X63Y84         FDCE (Setup_fdce_C_D)        0.062    15.230    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  7.832    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.395 r  DIV_CLK_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.395    DIV_CLK_reg[12]_i_1_n_6
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.927    ClkPort_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[13]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.062    15.229    DIV_CLK_reg[13]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.855ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.374 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.374    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.927    ClkPort_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.062    15.229    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.855    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.300 r  DIV_CLK_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.300    DIV_CLK_reg[12]_i_1_n_5
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.927    ClkPort_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[14]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.062    15.229    DIV_CLK_reg[14]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  7.929    

Slack (MET) :             7.945ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.061ns  (logic 1.581ns (76.692%)  route 0.480ns (23.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  DIV_CLK_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    DIV_CLK_reg[8]_i_1_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.284 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.284    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.504    14.927    ClkPort_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X63Y83         FDCE (Setup_fdce_C_D)        0.062    15.229    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.284    
  -------------------------------------------------------------------
                         slack                                  7.945    

Slack (MET) :             7.947ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.578ns (76.658%)  route 0.480ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.281 r  DIV_CLK_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.281    DIV_CLK_reg[8]_i_1_n_6
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.926    ClkPort_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[9]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y82         FDCE (Setup_fdce_C_D)        0.062    15.228    DIV_CLK_reg[9]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  7.947    

Slack (MET) :             7.968ns  (required time - arrival time)
  Source:                 DIV_CLK_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 1.557ns (76.418%)  route 0.480ns (23.582%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.620     5.223    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.456     5.679 r  DIV_CLK_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    DIV_CLK_reg_n_0_[1]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  DIV_CLK_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    DIV_CLK_reg[0]_i_1_n_0
    SLICE_X63Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  DIV_CLK_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    DIV_CLK_reg[4]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.260 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.260    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.503    14.926    ClkPort_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X63Y82         FDCE (Setup_fdce_C_D)        0.062    15.228    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  7.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    ClkPort_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  DIV_CLK_reg[15]/Q
                         net (fo=1, routed)           0.108     1.732    DIV_CLK_reg_n_0_[15]
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  DIV_CLK_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    DIV_CLK_reg[12]_i_1_n_4
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[15]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.105     1.587    DIV_CLK_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    ClkPort_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  DIV_CLK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  DIV_CLK_reg[7]/Q
                         net (fo=1, routed)           0.108     1.730    DIV_CLK_reg_n_0_[7]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  DIV_CLK_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    DIV_CLK_reg[4]_i_1_n_4
    SLICE_X63Y81         FDCE                                         r  DIV_CLK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    ClkPort_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  DIV_CLK_reg[7]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X63Y81         FDCE (Hold_fdce_C_D)         0.105     1.585    DIV_CLK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  DIV_CLK_reg[11]/Q
                         net (fo=1, routed)           0.108     1.731    DIV_CLK_reg_n_0_[11]
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  DIV_CLK_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    DIV_CLK_reg[8]_i_1_n_4
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.996    ClkPort_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[11]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X63Y82         FDCE (Hold_fdce_C_D)         0.105     1.586    DIV_CLK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.560     1.479    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y80         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  DIV_CLK_reg[3]/Q
                         net (fo=1, routed)           0.108     1.729    DIV_CLK_reg_n_0_[3]
    SLICE_X63Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  DIV_CLK_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    DIV_CLK_reg[0]_i_1_n_4
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.829     1.994    ClkPort_IBUF_BUFG
    SLICE_X63Y80         FDCE                                         r  DIV_CLK_reg[3]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X63Y80         FDCE (Hold_fdce_C_D)         0.105     1.584    DIV_CLK_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    ClkPort_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  DIV_CLK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  DIV_CLK_reg[4]/Q
                         net (fo=1, routed)           0.105     1.727    DIV_CLK_reg_n_0_[4]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  DIV_CLK_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    DIV_CLK_reg[4]_i_1_n_7
    SLICE_X63Y81         FDCE                                         r  DIV_CLK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    ClkPort_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  DIV_CLK_reg[4]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X63Y81         FDCE (Hold_fdce_C_D)         0.105     1.585    DIV_CLK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.563     1.482    ClkPort_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDCE (Prop_fdce_C_Q)         0.141     1.623 r  DIV_CLK_reg[12]/Q
                         net (fo=1, routed)           0.105     1.729    DIV_CLK_reg_n_0_[12]
    SLICE_X63Y83         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  DIV_CLK_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    DIV_CLK_reg[12]_i_1_n_7
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.832     1.997    ClkPort_IBUF_BUFG
    SLICE_X63Y83         FDCE                                         r  DIV_CLK_reg[12]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X63Y83         FDCE (Hold_fdce_C_D)         0.105     1.587    DIV_CLK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.564     1.483    ClkPort_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  DIV_CLK_reg[16]/Q
                         net (fo=1, routed)           0.105     1.730    DIV_CLK_reg_n_0_[16]
    SLICE_X63Y84         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.845 r  DIV_CLK_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.845    DIV_CLK_reg[16]_i_1_n_7
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.833     1.998    ClkPort_IBUF_BUFG
    SLICE_X63Y84         FDCE                                         r  DIV_CLK_reg[16]/C
                         clock pessimism             -0.514     1.483    
    SLICE_X63Y84         FDCE (Hold_fdce_C_D)         0.105     1.588    DIV_CLK_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  DIV_CLK_reg[8]/Q
                         net (fo=1, routed)           0.105     1.728    DIV_CLK_reg_n_0_[8]
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  DIV_CLK_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    DIV_CLK_reg[8]_i_1_n_7
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.996    ClkPort_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[8]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X63Y82         FDCE (Hold_fdce_C_D)         0.105     1.586    DIV_CLK_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.561     1.480    ClkPort_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  DIV_CLK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  DIV_CLK_reg[6]/Q
                         net (fo=1, routed)           0.109     1.731    DIV_CLK_reg_n_0_[6]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  DIV_CLK_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    DIV_CLK_reg[4]_i_1_n_5
    SLICE_X63Y81         FDCE                                         r  DIV_CLK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.830     1.995    ClkPort_IBUF_BUFG
    SLICE_X63Y81         FDCE                                         r  DIV_CLK_reg[6]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X63Y81         FDCE (Hold_fdce_C_D)         0.105     1.585    DIV_CLK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DIV_CLK_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV_CLK_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.562     1.481    ClkPort_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     1.622 r  DIV_CLK_reg[10]/Q
                         net (fo=1, routed)           0.109     1.732    DIV_CLK_reg_n_0_[10]
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  DIV_CLK_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    DIV_CLK_reg[8]_i_1_n_5
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.831     1.996    ClkPort_IBUF_BUFG
    SLICE_X63Y82         FDCE                                         r  DIV_CLK_reg[10]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X63Y82         FDCE (Hold_fdce_C_D)         0.105     1.586    DIV_CLK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y80    DIV_CLK_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y82    DIV_CLK_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y82    DIV_CLK_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83    DIV_CLK_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83    DIV_CLK_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83    DIV_CLK_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y83    DIV_CLK_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84    DIV_CLK_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y84    DIV_CLK_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80    DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80    DIV_CLK_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82    DIV_CLK_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82    DIV_CLK_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80    DIV_CLK_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80    DIV_CLK_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82    DIV_CLK_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82    DIV_CLK_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82    DIV_CLK_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82    DIV_CLK_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y83    DIV_CLK_reg[13]/C



