------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.008
TNS   : -0.080

Type  : Slow 1200mV 85C Model Setup 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 34.909
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'altera_reserved_tck'
Slack : 42.947
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.400
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.453
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.453
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.829
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'altera_reserved_tck'
Slack : 48.284
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'altera_reserved_tck'
Slack : 1.092
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.369
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 4.705
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'clk_50m'
Slack : 9.858
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 19.718
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.383
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.292
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 35.272
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 43.436
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.385
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.401
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.402
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.140
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 48.559
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.993
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.154
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 4.680
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'clk_50m'
Slack : 9.855
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 19.718
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.229
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.969
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 37.818
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 47.113
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.131
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 3.564
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 49.564
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.482
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.040
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 4.728
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'clk_50m'
Slack : 9.423
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 19.797
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.275
TNS   : 0.000

------------------------------------------------------------
