{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1473620479417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1473620479417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 11 21:01:19 2016 " "Processing started: Sun Sep 11 21:01:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1473620479417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1473620479417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trx -c trx --generate_symbol=\"/home/d/elec/altera projects/elektor/trx/setup.vhd\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off trx -c trx --generate_symbol=\"/home/d/elec/altera projects/elektor/trx/setup.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1473620479417 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" setup.vhd(28) " "VHDL syntax error at setup.vhd(28) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "setup.vhd" "" { Text "/home/d/elec/altera projects/elektor/trx/setup.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1473620481605 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "setup_interface setup.vhd(85) " "VHDL syntax error at setup.vhd(85): name used in construct must match previously specified name \"setup_interface\"" {  } { { "setup.vhd" "" { Text "/home/d/elec/altera projects/elektor/trx/setup.vhd" 85 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Design Software" 0 -1 1473620481605 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "setup_interface setup.vhd(6) " "Ignored construct setup_interface at setup.vhd(6) due to previous errors" {  } { { "setup.vhd" "" { Text "/home/d/elec/altera projects/elektor/trx/setup.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1473620481605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1439 " "Peak virtual memory: 1439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1473620481692 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 11 21:01:21 2016 " "Processing ended: Sun Sep 11 21:01:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1473620481692 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1473620481692 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1473620481692 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1473620481692 ""}
