
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis

# Written on Wed Aug 28 19:50:32 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\libero_tests\Ethernet_dummy\designer\eth_dummy\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                         Requested     Requested     Clock        Clock                     Clock
Level     Clock                                         Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
0 -       OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     50.0 MHz      20.000        declared     default_clkgroup          1    
                                                                                                                                
0 -       eth_dummy|MAC_MII_RX_CLK                      100.0 MHz     10.000        inferred     Inferred_clkgroup_0_2     1    
                                                                                                                                
0 -       eth_dummy|MAC_MII_TX_CLK                      100.0 MHz     10.000        inferred     Inferred_clkgroup_0_1     1    
================================================================================================================================


Clock Load Summary
******************

                                              Clock     Source                                                        Clock Pin                                   Non-clock Pin     Non-clock Pin                                               
Clock                                         Load      Pin                                                           Seq Example                                 Seq Example       Comb Example                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT     1         OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     eth_dummy_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 OSC_C0_0.OSC_C0_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                
eth_dummy|MAC_MII_RX_CLK                      1         MAC_MII_RX_CLK(port)                                          eth_dummy_MSS_0.MSS_ADLIB_INST.RX_CLKPF     -                 -                                                           
                                                                                                                                                                                                                                                
eth_dummy|MAC_MII_TX_CLK                      1         MAC_MII_TX_CLK(port)                                          eth_dummy_MSS_0.MSS_ADLIB_INST.TX_CLKPF     -                 -                                                           
================================================================================================================================================================================================================================================
