{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581395312302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581395312303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 23:28:32 2020 " "Processing started: Mon Feb 10 23:28:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581395312303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1581395312303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off decoder_2to4 -c decoder_2to4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off decoder_2to4 -c decoder_2to4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1581395312303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1581395312629 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1581395312629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4 " "Found entity 1: decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581395320962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1581395320962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2to4_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_2to4_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4_tb " "Found entity 1: decoder_2to4_tb" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581395320964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1581395320964 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en decoder_2to4_tb.v(10) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(10): object \"en\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(11) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(11): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(12) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(12): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(13) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(13): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(14) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(14): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(15) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(15): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "en decoder_2to4_tb.v(16) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(16): object \"en\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(17) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(17): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(18) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(18): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(19) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(19): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(20) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(20): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "i decoder_2to4_tb.v(21) " "Verilog HDL Procedural Assignment error at decoder_2to4_tb.v(21): object \"i\" on left-hand side of assignment must have a variable data type" {  } { { "decoder_2to4_tb.v" "" { Text "D:/CompArch/decoder_2to4/decoder_2to4_tb.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Design Software" 0 -1 1581395320965 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 12 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581395321001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 10 23:28:41 2020 " "Processing ended: Mon Feb 10 23:28:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581395321001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581395321001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581395321001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1581395321001 ""}
