Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-4.4.186
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne17.ecn.purdue.edu, pid 5527
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/raytrace/ns_l_bwop_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec raytrace -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/raytrace --router_map_file configs/topologies/paper_solutions/ns_l_bwop_noci.map --flat_vn_map_file configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 1.8GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-4.4.186 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016cf4668>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016cfd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016d056d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016d106d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016d186d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016ca26d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016caa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016cb36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016cbd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016cc56d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016ccf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016cd76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c616d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c696d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c736d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c7b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c866d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c8e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c966d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c206d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c286d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c326d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c3b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c456d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c4e6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c576d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016be06d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016be96d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016bf36d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016bfc6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c056d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c0d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016c176d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b9f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016ba86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016bb16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016bbb6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016bc46d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016bcd6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016bd66d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b606d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b696d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b716d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b7a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b836d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b8c6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b966d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b1f6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b286d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b316d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b3a6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b446d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b4d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b566d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016adf6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016ae86d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016af16d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016afa6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b036d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b0b6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b156d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016b1d6d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016aa76d8>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f6016aaf6d8>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016aba3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016abae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016ac3898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016acb320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016acbd68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016ad47f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016add278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016addcc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a66748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a6f1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a6fc18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a776a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a80128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a80b70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a895f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a93080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a93ac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a9c550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a9cf98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a25a20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a2d4a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a2def0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a36978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a40400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a40e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a498d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a51358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a51da0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a5b828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169e42b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169e4cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169ed780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169f6208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169f6c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169ff6d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a08160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a08ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a10630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a190b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016a19b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169a3588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169a3fd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169ada58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169b64e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169b6f28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169be9b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169c7438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169c7e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169d0908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169d9390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169d9dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016962860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f601696a2e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f601696ad30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169747b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f601697d240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f601697dc88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016985710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6017a3b0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6017a3bb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f60169955f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f601691f080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f601691fac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f6016928550>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f6016928e80>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601692f0f0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601692f320>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601692f550>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601692f780>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601692f9b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601692fbe0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601692fe10>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601693c080>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601693c2b0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601693c4e0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601693c710>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601693c940>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601693cb70>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601693cda0>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f601693cfd0>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f60168eeef0>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f60168f7550>]
others(0)=[]
ingesting configs/topologies/nr_list/ns_l_bwop_noci_naive.nrl
ingesting configs/topologies/vn_maps/ns_l_bwop_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/ns_l_bwop_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 91044470215500.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
Exiting @ tick 91087167230500 because a thread reached the max instruction count
