// Seed: 3325266596
module module_0;
  assign id_1 = id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire module_1;
  wire id_4;
  module_0();
  wire id_5;
  assign id_3 = 1;
  wire id_6;
  always @(1 or posedge 1'b0) begin
    $display(1);
    id_5 = id_2;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7[&$display] = id_2;
  uwire id_8, id_9, id_10;
  wire module_2;
  module_0();
  assign id_10 = 1;
  id_11 :
  assert property (@(posedge id_8) 1)
  else $display(id_3, id_5);
  assign id_9 = 1;
endmodule
