{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712911086074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712911086074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 16:38:06 2024 " "Processing started: Fri Apr 12 16:38:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712911086074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911086074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2 -c project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911086074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712911086283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712911086283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "core/regfile.sv" "" { Text "D:/text2/core/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "core/flopr.sv" "" { Text "D:/text2/core/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "core/adder.sv" "" { Text "D:/text2/core/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2.sv 1 1 " "Found 1 design units, including 1 entities, in source file project2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project2 " "Found entity 1: project2" {  } { { "project2.sv" "" { Text "D:/text2/project2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irom_4096_32.v 1 1 " "Found 1 design units, including 1 entities, in source file irom_4096_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 irom_4096_32 " "Found entity 1: irom_4096_32" {  } { { "irom_4096_32.v" "" { Text "D:/text2/irom_4096_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "core/mips.sv" "" { Text "D:/text2/core/mips.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/contorller.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/contorller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contorller " "Found entity 1: contorller" {  } { { "core/contorller.sv" "" { Text "D:/text2/core/contorller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "core/datapath.sv" "" { Text "D:/text2/core/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "core/Memory.sv" "" { Text "D:/text2/core/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram_4096_32.v 1 1 " "Found 1 design units, including 1 entities, in source file iram_4096_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 iram_4096_32 " "Found entity 1: iram_4096_32" {  } { { "iram_4096_32.v" "" { Text "D:/text2/iram_4096_32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091392 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.sv(10) " "Verilog HDL information at alu.sv(10): always construct contains both blocking and non-blocking assignments" {  } { { "core/alu.sv" "" { Text "D:/text2/core/alu.sv" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1712911091392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "core/alu.sv" "" { Text "D:/text2/core/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "core/mux2.sv" "" { Text "D:/text2/core/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/signext.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/signext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "core/signext.sv" "" { Text "D:/text2/core/signext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091394 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "project2.sv(39) " "Verilog HDL Instantiation warning at project2.sv(39): instance has no name" {  } { { "project2.sv" "" { Text "D:/text2/project2.sv" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1712911091394 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project2 " "Elaborating entity \"project2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712911091415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:_mips " "Elaborating entity \"mips\" for hierarchy \"mips:_mips\"" {  } { { "project2.sv" "_mips" { Text "D:/text2/project2.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contorller mips:_mips\|contorller:c " "Elaborating entity \"contorller\" for hierarchy \"mips:_mips\|contorller:c\"" {  } { { "core/mips.sv" "c" { Text "D:/text2/core/mips.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 contorller.sv(17) " "Verilog HDL assignment warning at contorller.sv(17): truncated value with size 6 to match size of target (4)" {  } { { "core/contorller.sv" "" { Text "D:/text2/core/contorller.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712911091418 "|project2|mips:_mips|contorller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 contorller.sv(18) " "Verilog HDL assignment warning at contorller.sv(18): truncated value with size 6 to match size of target (4)" {  } { { "core/contorller.sv" "" { Text "D:/text2/core/contorller.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712911091418 "|project2|mips:_mips|contorller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 contorller.sv(19) " "Verilog HDL assignment warning at contorller.sv(19): truncated value with size 6 to match size of target (4)" {  } { { "core/contorller.sv" "" { Text "D:/text2/core/contorller.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712911091418 "|project2|mips:_mips|contorller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 contorller.sv(20) " "Verilog HDL assignment warning at contorller.sv(20): truncated value with size 6 to match size of target (4)" {  } { { "core/contorller.sv" "" { Text "D:/text2/core/contorller.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712911091418 "|project2|mips:_mips|contorller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 contorller.sv(21) " "Verilog HDL assignment warning at contorller.sv(21): truncated value with size 6 to match size of target (4)" {  } { { "core/contorller.sv" "" { Text "D:/text2/core/contorller.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712911091418 "|project2|mips:_mips|contorller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 contorller.sv(22) " "Verilog HDL assignment warning at contorller.sv(22): truncated value with size 6 to match size of target (4)" {  } { { "core/contorller.sv" "" { Text "D:/text2/core/contorller.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712911091418 "|project2|mips:_mips|contorller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 contorller.sv(26) " "Verilog HDL assignment warning at contorller.sv(26): truncated value with size 6 to match size of target (4)" {  } { { "core/contorller.sv" "" { Text "D:/text2/core/contorller.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712911091418 "|project2|mips:_mips|contorller:c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 contorller.sv(28) " "Verilog HDL assignment warning at contorller.sv(28): truncated value with size 6 to match size of target (4)" {  } { { "core/contorller.sv" "" { Text "D:/text2/core/contorller.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1712911091418 "|project2|mips:_mips|contorller:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:_mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:_mips\|datapath:dp\"" {  } { { "core/mips.sv" "dp" { Text "D:/text2/core/mips.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:_mips\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"mips:_mips\|datapath:dp\|flopr:pcreg\"" {  } { { "core/datapath.sv" "pcreg" { Text "D:/text2/core/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder mips:_mips\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"mips:_mips\|datapath:dp\|adder:pcadd1\"" {  } { { "core/datapath.sv" "pcadd1" { Text "D:/text2/core/datapath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:_mips\|datapath:dp\|alu:_alu " "Elaborating entity \"alu\" for hierarchy \"mips:_mips\|datapath:dp\|alu:_alu\"" {  } { { "core/datapath.sv" "_alu" { Text "D:/text2/core/datapath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091424 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow alu.sv(10) " "Verilog HDL Always Construct warning at alu.sv(10): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "core/alu.sv" "" { Text "D:/text2/core/alu.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1712911091425 "|project2|mips:_mips|datapath:dp|alu:_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu.sv(10) " "Inferred latch for \"overflow\" at alu.sv(10)" {  } { { "core/alu.sv" "" { Text "D:/text2/core/alu.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091425 "|project2|mips:_mips|datapath:dp|alu:_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:_mips\|datapath:dp\|regfile:_rf " "Elaborating entity \"regfile\" for hierarchy \"mips:_mips\|datapath:dp\|regfile:_rf\"" {  } { { "core/datapath.sv" "_rf" { Text "D:/text2/core/datapath.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:_mips\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:_mips\|datapath:dp\|mux2:wrmux\"" {  } { { "core/datapath.sv" "wrmux" { Text "D:/text2/core/datapath.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext mips:_mips\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"mips:_mips\|datapath:dp\|signext:se\"" {  } { { "core/datapath.sv" "se" { Text "D:/text2/core/datapath.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:_mips\|datapath:dp\|mux2:srcbmux " "Elaborating entity \"mux2\" for hierarchy \"mips:_mips\|datapath:dp\|mux2:srcbmux\"" {  } { { "core/datapath.sv" "srcbmux" { Text "D:/text2/core/datapath.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irom_4096_32 irom_4096_32:comb_3 " "Elaborating entity \"irom_4096_32\" for hierarchy \"irom_4096_32:comb_3\"" {  } { { "project2.sv" "comb_3" { Text "D:/text2/project2.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram irom_4096_32:comb_3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"irom_4096_32:comb_3\|altsyncram:altsyncram_component\"" {  } { { "irom_4096_32.v" "altsyncram_component" { Text "D:/text2/irom_4096_32.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "irom_4096_32:comb_3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"irom_4096_32:comb_3\|altsyncram:altsyncram_component\"" {  } { { "irom_4096_32.v" "" { Text "D:/text2/irom_4096_32.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "irom_4096_32:comb_3\|altsyncram:altsyncram_component " "Instantiated megafunction \"irom_4096_32:comb_3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file project2.mif " "Parameter \"init_file\" = \"project2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712911091458 ""}  } { { "irom_4096_32.v" "" { Text "D:/text2/irom_4096_32.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712911091458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c8a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c8a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c8a1 " "Found entity 1: altsyncram_c8a1" {  } { { "db/altsyncram_c8a1.tdf" "" { Text "D:/text2/db/altsyncram_c8a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712911091489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911091489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c8a1 irom_4096_32:comb_3\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated " "Elaborating entity \"altsyncram_c8a1\" for hierarchy \"irom_4096_32:comb_3\|altsyncram:altsyncram_component\|altsyncram_c8a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911091489 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[0\] GND " "Pin \"pc\[0\]\" is stuck at GND" {  } { { "project2.sv" "" { Text "D:/text2/project2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712911092305 "|project2|pc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc\[1\] GND " "Pin \"pc\[1\]\" is stuck at GND" {  } { { "project2.sv" "" { Text "D:/text2/project2.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712911092305 "|project2|pc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluop\[1\] GND " "Pin \"aluop\[1\]\" is stuck at GND" {  } { { "project2.sv" "" { Text "D:/text2/project2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712911092305 "|project2|aluop[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluop\[2\] GND " "Pin \"aluop\[2\]\" is stuck at GND" {  } { { "project2.sv" "" { Text "D:/text2/project2.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712911092305 "|project2|aluop[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712911092305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712911092381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/text2/output_files/project2.map.smsg " "Generated suppressed messages file D:/text2/output_files/project2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911093837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712911093953 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712911093953 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wren " "No output dependent on input pin \"wren\"" {  } { { "project2.sv" "" { Text "D:/text2/project2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1712911094049 "|project2|wren"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1712911094049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2891 " "Implemented 2891 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712911094049 ""} { "Info" "ICUT_CUT_TM_OPINS" "262 " "Implemented 262 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712911094049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2594 " "Implemented 2594 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712911094049 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1712911094049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712911094049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712911094058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 16:38:14 2024 " "Processing ended: Fri Apr 12 16:38:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712911094058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712911094058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712911094058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712911094058 ""}
