Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu Aug  7 02:01:43 2025
| Host         : eddd3f79d6f5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-16   Warning   Address collision              16          
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     57.013        0.000                      0                 1398        0.046        0.000                      0                 1398       40.410        0.000                       0                   406  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            57.013        0.000                      0                 1398        0.046        0.000                      0                 1398       40.410        0.000                       0                   406  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       57.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.013ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.283ns  (logic 10.294ns (39.166%)  route 15.989ns (60.834%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.587     5.131    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.704    11.197    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.837    13.158    processor/stage_IFID/memory_file_reg_1_7_7
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.124    13.282 r  processor/stage_IFID/data_wr_addr[0]_i_2/O
                         net (fo=22, routed)          1.457    14.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.146    14.885 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0/O
                         net (fo=1, routed)           0.652    15.537    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328    15.865 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    15.865    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.415 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.415    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.637 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1/O[0]
                         net (fo=3, routed)           0.951    17.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1_n_7
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.299    17.887 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, routed)           0.701    18.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.712 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, routed)           0.970    19.682    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    19.806 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.806    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.339 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.339    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.167    21.829    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.306    22.135 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    22.135    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.743 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, routed)           0.736    23.479    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.307    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3/O
                         net (fo=2, routed)           0.676    24.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7/O
                         net (fo=1, routed)           0.000    24.586    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.119 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.119    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.442 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.508    25.950    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    26.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.444    26.952    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    27.247 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.247    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.495 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.613    28.108    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    28.410 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, routed)           0.669    29.080    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    29.204 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, routed)           0.567    29.770    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X7Y85          LUT3 (Prop_lut3_I1_O)        0.124    29.894 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[0]_i_11/O
                         net (fo=1, routed)           0.573    30.467    processor/stage_IFID/operation_result_reg[0]_2
    SLICE_X7Y85          LUT6 (Prop_lut6_I4_O)        0.124    30.591 r  processor/stage_IFID/operation_result[0]_i_3/O
                         net (fo=1, routed)           0.699    31.290    processor/stage_IFID/operation_result[0]_i_3_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124    31.414 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    31.414    processor/stage_EX/operation_result_reg[15]_0[0]
    SLICE_X6Y89          FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.505    88.199    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.186    88.385    
                         clock uncertainty           -0.035    88.350    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.077    88.427    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         88.427    
                         arrival time                         -31.414    
  -------------------------------------------------------------------
                         slack                                 57.013    

Slack (MET) :             57.022ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.210ns  (logic 10.520ns (40.138%)  route 15.690ns (59.862%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=2 LUT4=4 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.587     5.131    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.704    11.197    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.837    13.158    processor/stage_IFID/memory_file_reg_1_7_7
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.124    13.282 r  processor/stage_IFID/data_wr_addr[0]_i_2/O
                         net (fo=22, routed)          1.457    14.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.146    14.885 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0/O
                         net (fo=1, routed)           0.652    15.537    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328    15.865 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    15.865    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.415 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.415    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.637 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1/O[0]
                         net (fo=3, routed)           0.951    17.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1_n_7
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.299    17.887 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, routed)           0.701    18.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.712 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, routed)           0.970    19.682    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    19.806 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.806    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.339 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.339    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.167    21.829    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.306    22.135 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    22.135    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.743 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, routed)           0.736    23.479    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.307    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3/O
                         net (fo=2, routed)           0.676    24.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7/O
                         net (fo=1, routed)           0.000    24.586    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.119 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.119    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.442 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.508    25.950    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    26.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.444    26.952    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    27.247 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.247    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.495 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.613    28.108    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    28.410 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, routed)           0.669    29.080    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    29.204 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, routed)           0.535    29.738    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.124    29.862 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_14/O
                         net (fo=4, routed)           0.696    30.558    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry_0
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.146    30.704 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_4/O
                         net (fo=1, routed)           0.309    31.013    processor/stage_IFID/operation_result_reg[5]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.328    31.341 r  processor/stage_IFID/operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    31.341    processor/stage_EX/operation_result_reg[15]_0[5]
    SLICE_X8Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.437    88.131    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.186    88.317    
                         clock uncertainty           -0.035    88.282    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.081    88.363    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         88.363    
                         arrival time                         -31.341    
  -------------------------------------------------------------------
                         slack                                 57.022    

Slack (MET) :             57.050ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.196ns  (logic 10.294ns (39.296%)  route 15.902ns (60.704%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.587     5.131    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.704    11.197    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.837    13.158    processor/stage_IFID/memory_file_reg_1_7_7
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.124    13.282 r  processor/stage_IFID/data_wr_addr[0]_i_2/O
                         net (fo=22, routed)          1.457    14.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.146    14.885 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0/O
                         net (fo=1, routed)           0.652    15.537    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328    15.865 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    15.865    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.415 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.415    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.637 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1/O[0]
                         net (fo=3, routed)           0.951    17.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1_n_7
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.299    17.887 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, routed)           0.701    18.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.712 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, routed)           0.970    19.682    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    19.806 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.806    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.339 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.339    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.167    21.829    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.306    22.135 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    22.135    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.743 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, routed)           0.736    23.479    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.307    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3/O
                         net (fo=2, routed)           0.676    24.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7/O
                         net (fo=1, routed)           0.000    24.586    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.119 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.119    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.442 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.508    25.950    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    26.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.444    26.952    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    27.247 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.247    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.495 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.613    28.108    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    28.410 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, routed)           0.669    29.080    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    29.204 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, routed)           0.535    29.738    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.124    29.862 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_14/O
                         net (fo=4, routed)           0.386    30.248    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry_0
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124    30.372 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_6/O
                         net (fo=1, routed)           0.830    31.203    processor/stage_IFID/operation_result_reg[6]_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I5_O)        0.124    31.327 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    31.327    processor/stage_EX/operation_result_reg[15]_0[6]
    SLICE_X4Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.503    88.197    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.186    88.383    
                         clock uncertainty           -0.035    88.348    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.029    88.377    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         88.377    
                         arrival time                         -31.327    
  -------------------------------------------------------------------
                         slack                                 57.050    

Slack (MET) :             57.108ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        26.072ns  (logic 10.522ns (40.357%)  route 15.550ns (59.643%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=1 LUT4=5 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.587     5.131    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.704    11.197    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.837    13.158    processor/stage_IFID/memory_file_reg_1_7_7
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.124    13.282 r  processor/stage_IFID/data_wr_addr[0]_i_2/O
                         net (fo=22, routed)          1.457    14.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.146    14.885 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0/O
                         net (fo=1, routed)           0.652    15.537    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328    15.865 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    15.865    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.415 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.415    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.637 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1/O[0]
                         net (fo=3, routed)           0.951    17.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1_n_7
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.299    17.887 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, routed)           0.701    18.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.712 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, routed)           0.970    19.682    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    19.806 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.806    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.339 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.339    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.167    21.829    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.306    22.135 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    22.135    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.743 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, routed)           0.736    23.479    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.307    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3/O
                         net (fo=2, routed)           0.676    24.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7/O
                         net (fo=1, routed)           0.000    24.586    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.119 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.119    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.442 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.508    25.950    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    26.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.444    26.952    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    27.247 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.247    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.495 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.613    28.108    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    28.410 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, routed)           0.669    29.080    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    29.204 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, routed)           0.530    29.733    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT4 (Prop_lut4_I2_O)        0.150    29.883 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_8/O
                         net (fo=1, routed)           0.433    30.317    processor/stage_IFID/operation_result_reg[1]_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.326    30.643 r  processor/stage_IFID/operation_result[1]_i_3/O
                         net (fo=1, routed)           0.436    31.079    processor/stage_IFID/operation_result[1]_i_3_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I1_O)        0.124    31.203 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    31.203    processor/stage_EX/operation_result_reg[15]_0[1]
    SLICE_X9Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.437    88.131    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.186    88.317    
                         clock uncertainty           -0.035    88.282    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)        0.029    88.311    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         88.311    
                         arrival time                         -31.203    
  -------------------------------------------------------------------
                         slack                                 57.108    

Slack (MET) :             57.247ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.984ns  (logic 10.294ns (39.617%)  route 15.690ns (60.383%))
  Logic Levels:           26  (CARRY4=9 LUT2=3 LUT3=1 LUT4=4 LUT5=2 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.587     5.131    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.704    11.197    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.837    13.158    processor/stage_IFID/memory_file_reg_1_7_7
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.124    13.282 r  processor/stage_IFID/data_wr_addr[0]_i_2/O
                         net (fo=22, routed)          1.457    14.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.146    14.885 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0/O
                         net (fo=1, routed)           0.652    15.537    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328    15.865 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    15.865    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.415 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.415    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.637 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1/O[0]
                         net (fo=3, routed)           0.951    17.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1_n_7
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.299    17.887 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, routed)           0.701    18.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.712 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, routed)           0.970    19.682    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    19.806 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.806    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.339 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.339    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.167    21.829    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.306    22.135 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    22.135    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.743 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, routed)           0.736    23.479    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.307    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3/O
                         net (fo=2, routed)           0.676    24.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7/O
                         net (fo=1, routed)           0.000    24.586    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.119 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.119    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.442 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.508    25.950    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    26.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.444    26.952    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    27.247 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.247    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.495 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.613    28.108    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    28.410 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, routed)           0.669    29.080    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    29.204 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, routed)           0.535    29.738    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.124    29.862 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_14/O
                         net (fo=4, routed)           0.487    30.349    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry_0
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.124    30.473 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_3/O
                         net (fo=1, routed)           0.518    30.991    processor/stage_IFID/operation_result_reg[4]
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124    31.115 r  processor/stage_IFID/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    31.115    processor/stage_EX/operation_result_reg[15]_0[4]
    SLICE_X8Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.436    88.130    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.186    88.316    
                         clock uncertainty           -0.035    88.281    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.081    88.362    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         88.362    
                         arrival time                         -31.115    
  -------------------------------------------------------------------
                         slack                                 57.247    

Slack (MET) :             57.396ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.850ns  (logic 10.294ns (39.822%)  route 15.556ns (60.178%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.587     5.131    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.704    11.197    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.837    13.158    processor/stage_IFID/memory_file_reg_1_7_7
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.124    13.282 r  processor/stage_IFID/data_wr_addr[0]_i_2/O
                         net (fo=22, routed)          1.457    14.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.146    14.885 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0/O
                         net (fo=1, routed)           0.652    15.537    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328    15.865 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    15.865    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.415 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.415    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.637 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1/O[0]
                         net (fo=3, routed)           0.951    17.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1_n_7
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.299    17.887 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, routed)           0.701    18.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.712 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, routed)           0.970    19.682    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    19.806 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.806    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.339 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.339    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.167    21.829    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.306    22.135 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    22.135    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.743 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, routed)           0.736    23.479    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.307    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3/O
                         net (fo=2, routed)           0.676    24.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7/O
                         net (fo=1, routed)           0.000    24.586    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.119 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.119    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.442 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.508    25.950    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    26.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.444    26.952    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    27.247 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.247    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.495 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.613    28.108    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    28.410 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, routed)           0.669    29.080    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    29.204 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, routed)           0.569    29.773    processor/stage_IFID/operation_result[6]_i_4_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.124    29.897 r  processor/stage_IFID/operation_result[7]_i_16/O
                         net (fo=1, routed)           0.433    30.330    processor/stage_IFID/operation_result[7]_i_16_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I2_O)        0.124    30.454 r  processor/stage_IFID/operation_result[7]_i_6/O
                         net (fo=1, routed)           0.403    30.857    processor/stage_IFID/operation_result[7]_i_6_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124    30.981 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    30.981    processor/stage_EX/operation_result_reg[15]_0[7]
    SLICE_X7Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.503    88.197    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.186    88.383    
                         clock uncertainty           -0.035    88.348    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)        0.029    88.377    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         88.377    
                         arrival time                         -30.981    
  -------------------------------------------------------------------
                         slack                                 57.396    

Slack (MET) :             57.544ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.683ns  (logic 10.294ns (40.081%)  route 15.389ns (59.918%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=1 LUT4=4 LUT5=3 LUT6=6 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 88.130 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.587     5.131    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.704    11.197    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.837    13.158    processor/stage_IFID/memory_file_reg_1_7_7
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.124    13.282 r  processor/stage_IFID/data_wr_addr[0]_i_2/O
                         net (fo=22, routed)          1.457    14.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.146    14.885 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0/O
                         net (fo=1, routed)           0.652    15.537    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328    15.865 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    15.865    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.415 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.415    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.637 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1/O[0]
                         net (fo=3, routed)           0.951    17.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1_n_7
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.299    17.887 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, routed)           0.701    18.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.712 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, routed)           0.970    19.682    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    19.806 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.806    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.339 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.339    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.167    21.829    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.306    22.135 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    22.135    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.743 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, routed)           0.736    23.479    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.307    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3/O
                         net (fo=2, routed)           0.676    24.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7/O
                         net (fo=1, routed)           0.000    24.586    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.119 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.119    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.442 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.508    25.950    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    26.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.444    26.952    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    27.247 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.247    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.495 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.613    28.108    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    28.410 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, routed)           0.669    29.080    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    29.204 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, routed)           0.530    29.733    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT5 (Prop_lut5_I1_O)        0.124    29.857 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_8/O
                         net (fo=1, routed)           0.402    30.260    processor/stage_IFID/operation_result_reg[2]
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124    30.384 r  processor/stage_IFID/operation_result[2]_i_3/O
                         net (fo=1, routed)           0.306    30.690    processor/stage_IFID/operation_result[2]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124    30.814 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    30.814    processor/stage_EX/operation_result_reg[15]_0[2]
    SLICE_X8Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.436    88.130    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.186    88.316    
                         clock uncertainty           -0.035    88.281    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.077    88.358    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         88.358    
                         arrival time                         -30.814    
  -------------------------------------------------------------------
                         slack                                 57.544    

Slack (MET) :             57.596ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        25.632ns  (logic 10.294ns (40.161%)  route 15.338ns (59.839%))
  Logic Levels:           26  (CARRY4=9 LUT2=2 LUT3=1 LUT4=4 LUT5=2 LUT6=7 RAMB36E1=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.587     5.131    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.003 r  processor/data_mem/memory_file_reg_0_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.068    processor/data_mem/memory_file_reg_0_0_n_1
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.493 r  processor/data_mem/memory_file_reg_1_0/DOBDO[0]
                         net (fo=1, routed)           2.704    11.197    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[0]
    SLICE_X10Y89         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=15, routed)          1.837    13.158    processor/stage_IFID/memory_file_reg_1_7_7
    SLICE_X5Y80          LUT3 (Prop_lut3_I2_O)        0.124    13.282 r  processor/stage_IFID/data_wr_addr[0]_i_2/O
                         net (fo=22, routed)          1.457    14.739    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry_0
    SLICE_X12Y81         LUT2 (Prop_lut2_I1_O)        0.146    14.885 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0/O
                         net (fo=1, routed)           0.652    15.537    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_11__0_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.328    15.865 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    15.865    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_i_7__0_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.415 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.415    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__0_n_0
    SLICE_X13Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.637 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1/O[0]
                         net (fo=3, routed)           0.951    17.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__0_carry__1_n_7
    SLICE_X14Y84         LUT4 (Prop_lut4_I0_O)        0.299    17.887 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, routed)           0.701    18.588    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    18.712 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, routed)           0.970    19.682    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    19.806 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    19.806    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.339 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.339    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.662 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__1/O[1]
                         net (fo=9, routed)           1.167    21.829    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op2_dout_IFID_reg[6]_0[1]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.306    22.135 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op_out0_carry__2_i_8/O
                         net (fo=1, routed)           0.000    22.135    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_2_1[0]
    SLICE_X8Y83          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    22.743 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[3]
                         net (fo=2, routed)           0.736    23.479    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_4
    SLICE_X10Y86         LUT5 (Prop_lut5_I4_O)        0.307    23.786 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3/O
                         net (fo=2, routed)           0.676    24.462    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_3_n_0
    SLICE_X10Y84         LUT6 (Prop_lut6_I0_O)        0.124    24.586 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7/O
                         net (fo=1, routed)           0.000    24.586    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_i_7_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.119 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, routed)           0.000    25.119    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    25.442 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, routed)           0.508    25.950    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    26.508 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, routed)           0.444    26.952    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    27.247 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    27.247    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    27.495 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, routed)           0.613    28.108    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    28.410 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, routed)           0.669    29.080    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    29.204 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, routed)           0.535    29.738    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.124    29.862 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_14/O
                         net (fo=4, routed)           0.347    30.209    processor/stage_IFID/operation_result_reg[3]_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124    30.333 r  processor/stage_IFID/operation_result[3]_i_3/O
                         net (fo=1, routed)           0.306    30.639    processor/stage_IFID/operation_result[3]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    30.763 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    30.763    processor/stage_EX/operation_result_reg[15]_0[3]
    SLICE_X8Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.437    88.131    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.186    88.317    
                         clock uncertainty           -0.035    88.282    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.077    88.359    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         88.359    
                         arrival time                         -30.763    
  -------------------------------------------------------------------
                         slack                                 57.596    

Slack (MET) :             66.819ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        16.282ns  (logic 5.824ns (35.769%)  route 10.458ns (64.231%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 88.197 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.597     5.141    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.013 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.078    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.503 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           2.583    11.087    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.211 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, routed)          1.132    12.342    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.153    12.495 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, routed)          1.649    14.145    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_3
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.327    14.472 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0_carry_i_11/O
                         net (fo=19, routed)          1.326    15.798    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/operation_result_reg[9]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124    15.922 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.406    16.328    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.713 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.713    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.026 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[3]
                         net (fo=1, routed)           0.597    17.623    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_4
    SLICE_X4Y85          LUT6 (Prop_lut6_I3_O)        0.306    17.929 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_2/O
                         net (fo=1, routed)           0.810    18.739    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_2_n_0
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124    18.863 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    18.863    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    19.115 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0/O[0]
                         net (fo=1, routed)           0.542    19.656    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/result[7]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.295    19.951 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/operation_result[15]_i_3/O
                         net (fo=1, routed)           0.407    20.358    processor/stage_IFID/operation_result_reg[15]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.124    20.482 r  processor/stage_IFID/operation_result[15]_i_1/O
                         net (fo=1, routed)           0.941    21.424    processor/stage_EX/operation_result_reg[15]_0[15]
    SLICE_X1Y84          FDRE                                         r  processor/stage_EX/operation_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.503    88.197    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  processor/stage_EX/operation_result_reg[15]/C
                         clock pessimism              0.186    88.383    
                         clock uncertainty           -0.035    88.348    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)       -0.105    88.243    processor/stage_EX/operation_result_reg[15]
  -------------------------------------------------------------------
                         required time                         88.243    
                         arrival time                         -21.424    
  -------------------------------------------------------------------
                         slack                                 66.819    

Slack (MET) :             67.631ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        15.607ns  (logic 5.830ns (37.356%)  route 9.777ns (62.644%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.597     5.141    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.013 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     8.078    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.503 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, routed)           2.583    11.087    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.211 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, routed)          1.132    12.342    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.153    12.495 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, routed)          1.649    14.145    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_3
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.327    14.472 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0_carry_i_11/O
                         net (fo=19, routed)          1.326    15.798    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/operation_result_reg[9]
    SLICE_X0Y84          LUT6 (Prop_lut6_I5_O)        0.124    15.922 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_1/O
                         net (fo=1, routed)           0.406    16.328    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.713 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    16.713    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.047 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[1]
                         net (fo=2, routed)           0.678    17.725    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_6
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.303    18.028 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry_i_3/O
                         net (fo=1, routed)           0.000    18.028    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    18.380 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry/O[3]
                         net (fo=1, routed)           1.138    19.518    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/result[6]
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.307    19.825 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/operation_result[14]_i_3/O
                         net (fo=1, routed)           0.798    20.624    processor/stage_IFID/operation_result_reg[14]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.124    20.748 r  processor/stage_IFID/operation_result[14]_i_1/O
                         net (fo=1, routed)           0.000    20.748    processor/stage_EX/operation_result_reg[15]_0[14]
    SLICE_X1Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.505    88.199    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[14]/C
                         clock pessimism              0.186    88.385    
                         clock uncertainty           -0.035    88.350    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029    88.379    processor/stage_EX/operation_result_reg[14]
  -------------------------------------------------------------------
                         required time                         88.379    
                         arrival time                         -20.748    
  -------------------------------------------------------------------
                         slack                                 67.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.579     1.483    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.228     1.852    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.846     1.996    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.806    processor/call_return_stack/stack_reg_0_7_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.579     1.483    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.228     1.852    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.846     1.996    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.806    processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.579     1.483    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.228     1.852    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.846     1.996    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.806    processor/call_return_stack/stack_reg_0_7_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.579     1.483    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.228     1.852    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.846     1.996    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.806    processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.579     1.483    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.228     1.852    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.846     1.996    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.806    processor/call_return_stack/stack_reg_0_7_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.579     1.483    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.228     1.852    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.846     1.996    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.806    processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.579     1.483    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.228     1.852    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.846     1.996    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X6Y73          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.806    processor/call_return_stack/stack_reg_0_7_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.579     1.483    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.624 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, routed)          0.228     1.852    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.846     1.996    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1/CLK
                         clock pessimism             -0.500     1.496    
    SLICE_X6Y73          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.806    processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.348%)  route 0.168ns (50.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.558     1.462    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  processor/stage_EX/data_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     1.626 r  processor/stage_EX/data_wr_addr_reg[2]/Q
                         net (fo=16, routed)          0.168     1.794    processor/data_mem/ADDRARDADDR[2]
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.869     2.018    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKARDCLK
                         clock pessimism             -0.499     1.519    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.702    processor/data_mem/memory_file_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 processor/stage_EX/pred_nxt_prog_ctr_EX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/programcounter/prog_ctr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.457%)  route 0.067ns (26.543%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.551     1.455    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  processor/stage_EX/pred_nxt_prog_ctr_EX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  processor/stage_EX/pred_nxt_prog_ctr_EX_reg[9]/Q
                         net (fo=2, routed)           0.067     1.663    processor/programcounter/prog_ctr_reg_rep_11[8]
    SLICE_X8Y75          LUT5 (Prop_lut5_I0_O)        0.045     1.708 r  processor/programcounter/prog_ctr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.708    processor/programcounter/prog_ctr[9]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  processor/programcounter/prog_ctr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.817     1.967    processor/programcounter/clk_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  processor/programcounter/prog_ctr_reg[9]/C
                         clock pessimism             -0.499     1.468    
    SLICE_X8Y75          FDRE (Hold_fdre_C_D)         0.120     1.588    processor/programcounter/prog_ctr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X2Y14  processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y12  processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y13  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y16  processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y11  processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y18  processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y14  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y16  processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X2Y15  processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y13  processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.831ns  (logic 4.344ns (40.108%)  route 6.487ns (59.892%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.603     5.147    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.419     5.566 f  processor/stage_EX/EX_reg_reg[3]/Q
                         net (fo=29, routed)          2.412     7.977    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/data_present_lut_0
    SLICE_X10Y90         LUT3 (Prop_lut3_I2_O)        0.296     8.273 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/data_width_loop[0].storage_srl_i_3/O
                         net (fo=10, routed)          0.732     9.005    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/EX_reg_reg[6]
    SLICE_X10Y90         LUT5 (Prop_lut5_I2_O)        0.124     9.129 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/pio_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          3.343    12.472    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.977 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.977    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.640ns  (logic 4.043ns (52.916%)  route 3.597ns (47.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.556     5.100    UART/transmitter/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.518     5.618 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           3.597     9.215    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.739 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.739    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.696ns  (logic 3.948ns (58.963%)  route 2.748ns (41.037%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.555     5.099    UART/receiver/clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456     5.555 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           2.748     8.302    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    11.795 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.795    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.334ns (62.002%)  route 0.818ns (37.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.563     1.467    UART/receiver/clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  UART/receiver/data_present_flop/Q
                         net (fo=4, routed)           0.818     2.426    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     3.619 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.619    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.390ns (53.888%)  route 1.189ns (46.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.563     1.467    UART/transmitter/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  UART/transmitter/serial_flop/Q
                         net (fo=1, routed)           1.189     2.820    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.046 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.046    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.252ns  (logic 1.392ns (42.802%)  route 1.860ns (57.198%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.587     1.491    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  processor/stage_EX/EX_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  processor/stage_EX/EX_reg_reg[9]/Q
                         net (fo=35, routed)          0.711     2.343    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/EX_reg[0]
    SLICE_X10Y90         LUT5 (Prop_lut5_I4_O)        0.045     2.388 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/pio_OBUF[11]_inst_i_2/O
                         net (fo=16, routed)          1.149     3.537    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.743 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.743    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.141ns  (logic 2.319ns (22.867%)  route 7.822ns (77.133%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.575     5.038    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     5.162 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, routed)           0.677     5.838    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     5.990 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, routed)          1.886     7.876    processor/programcounter/prog_ctr_reg_rep_2
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.332     8.208 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.171     8.379    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.503 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.514    10.017    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124    10.141 r  processor/programcounter/op2_dout_IFID[14]_i_1/O
                         net (fo=1, routed)           0.000    10.141    processor/stage_IFID/op2_dout_IFID_reg[14]_0
    SLICE_X3Y83          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.502     4.866    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.814ns  (logic 2.319ns (23.629%)  route 7.495ns (76.371%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.575     5.038    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     5.162 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, routed)           0.677     5.838    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     5.990 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, routed)          1.886     7.876    processor/programcounter/prog_ctr_reg_rep_2
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.332     8.208 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.171     8.379    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.503 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.187     9.690    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X3Y82          LUT6 (Prop_lut6_I2_O)        0.124     9.814 r  processor/programcounter/op2_dout_IFID[15]_i_1/O
                         net (fo=1, routed)           0.000     9.814    processor/stage_IFID/op2_dout_IFID_reg[15]_1
    SLICE_X3Y82          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.501     4.865    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.794ns  (logic 2.319ns (23.678%)  route 7.475ns (76.322%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.575     5.038    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     5.162 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, routed)           0.677     5.838    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     5.990 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, routed)          1.886     7.876    processor/programcounter/prog_ctr_reg_rep_2
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.332     8.208 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.171     8.379    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.503 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.167     9.670    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X3Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.794 r  processor/programcounter/op2_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000     9.794    processor/stage_IFID/op2_dout_IFID_reg[12]_0
    SLICE_X3Y83          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.502     4.866    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.659ns  (logic 2.319ns (24.009%)  route 7.340ns (75.991%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.575     5.038    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     5.162 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, routed)           0.677     5.838    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     5.990 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, routed)          1.886     7.876    processor/programcounter/prog_ctr_reg_rep_2
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.332     8.208 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.171     8.379    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.503 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.032     9.535    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.659 r  processor/programcounter/op2_dout_IFID[5]_i_1/O
                         net (fo=1, routed)           0.000     9.659    processor/stage_IFID/op2_dout_IFID_reg[5]_2
    SLICE_X5Y78          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.495     4.859    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.658ns  (logic 2.319ns (24.010%)  route 7.339ns (75.990%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.575     5.038    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     5.162 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, routed)           0.677     5.838    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     5.990 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, routed)          1.886     7.876    processor/programcounter/prog_ctr_reg_rep_2
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.332     8.208 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.171     8.379    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.503 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.031     9.534    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X4Y82          LUT6 (Prop_lut6_I2_O)        0.124     9.658 r  processor/programcounter/op2_dout_IFID[9]_i_1/O
                         net (fo=1, routed)           0.000     9.658    processor/stage_IFID/op2_dout_IFID_reg[9]_0
    SLICE_X4Y82          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.499     4.863    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[9]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.657ns  (logic 2.319ns (24.014%)  route 7.338ns (75.986%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.575     5.038    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     5.162 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, routed)           0.677     5.838    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     5.990 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, routed)          1.886     7.876    processor/programcounter/prog_ctr_reg_rep_2
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.332     8.208 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.171     8.379    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.503 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.030     9.533    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.124     9.657 r  processor/programcounter/op2_dout_IFID[2]_i_1/O
                         net (fo=1, routed)           0.000     9.657    processor/stage_IFID/op2_dout_IFID_reg[2]_2
    SLICE_X5Y78          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.495     4.859    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.637ns  (logic 2.319ns (24.064%)  route 7.318ns (75.936%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.575     5.038    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     5.162 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, routed)           0.677     5.838    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     5.990 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, routed)          1.886     7.876    processor/programcounter/prog_ctr_reg_rep_2
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.332     8.208 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.171     8.379    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.503 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.010     9.513    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.637 r  processor/programcounter/op2_dout_IFID[11]_i_1/O
                         net (fo=1, routed)           0.000     9.637    processor/stage_IFID/op2_dout_IFID_reg[11]_0
    SLICE_X5Y83          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.500     4.864    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[11]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op3_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.634ns  (logic 2.312ns (23.998%)  route 7.322ns (76.002%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.665     5.128    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.119     5.247 r  processor/programcounter/IFID_reg[17]_i_2/O
                         net (fo=8, routed)           0.850     6.097    processor/programcounter/prog_ctr_reg_rep_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.332     6.429 r  processor/programcounter/reg_file_reg_r3_0_7_0_5_i_2/O
                         net (fo=10, routed)          0.872     7.301    processor/programcounter/rd_addr3[1]
    SLICE_X6Y76          LUT6 (Prop_lut6_I4_O)        0.124     7.425 r  processor/programcounter/op3_dout_IFID[7]_i_4/O
                         net (fo=1, routed)           0.433     7.858    processor/programcounter/op3_dout_IFID[7]_i_4_n_0
    SLICE_X4Y78          LUT5 (Prop_lut5_I0_O)        0.124     7.982 r  processor/programcounter/op3_dout_IFID[7]_i_3/O
                         net (fo=8, routed)           0.705     8.686    processor/programcounter/fwd/bypass_op3_dcd_stage
    SLICE_X5Y78          LUT4 (Prop_lut4_I1_O)        0.150     8.836 r  processor/programcounter/op3_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.798     9.634    processor/stage_IFID/op3_dout_IFID_reg[0]_0
    SLICE_X5Y83          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.500     4.864    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.632ns  (logic 2.319ns (24.077%)  route 7.313ns (75.923%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.575     5.038    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     5.162 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, routed)           0.677     5.838    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.152     5.990 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, routed)          1.886     7.876    processor/programcounter/prog_ctr_reg_rep_2
    SLICE_X2Y80          LUT6 (Prop_lut6_I3_O)        0.332     8.208 f  processor/programcounter/op2_dout_IFID[15]_i_4/O
                         net (fo=1, routed)           0.171     8.379    processor/programcounter/op2_dout_IFID[15]_i_4_n_0
    SLICE_X2Y80          LUT5 (Prop_lut5_I4_O)        0.124     8.503 r  processor/programcounter/op2_dout_IFID[15]_i_3/O
                         net (fo=16, routed)          1.005     9.508    processor/programcounter/fwd/bypass_op2_dcd_stage
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     9.632 r  processor/programcounter/op2_dout_IFID[10]_i_1/O
                         net (fo=1, routed)           0.000     9.632    processor/stage_IFID/op2_dout_IFID_reg[10]_0
    SLICE_X5Y83          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.500     4.864    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.623ns  (logic 2.185ns (22.706%)  route 7.438ns (77.294%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         3.338     4.801    processor/programcounter/btn_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     4.925 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12/O
                         net (fo=5, routed)           0.677     5.602    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X3Y79          LUT2 (Prop_lut2_I1_O)        0.124     5.726 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_9/O
                         net (fo=27, routed)          2.134     7.860    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRA1
    SLICE_X6Y82          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.006 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMA/O
                         net (fo=1, routed)           1.289     9.295    processor/programcounter/rd_data11[6]
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.328     9.623 r  processor/programcounter/op1_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000     9.623    processor/stage_IFID/op1_dout_IFID_reg[6]_0
    SLICE_X5Y82          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         1.499     4.863    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.231ns (23.232%)  route 0.763ns (76.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.763     0.994    processor/stage_IFID/btn_IBUF[0]
    SLICE_X1Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.861     2.011    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[20]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.231ns (23.232%)  route 0.763ns (76.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.763     0.994    processor/stage_IFID/btn_IBUF[0]
    SLICE_X1Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.861     2.011    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[32]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_EX/EX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.121%)  route 0.768ns (76.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.768     0.999    processor/stage_EX/btn_IBUF[0]
    SLICE_X2Y89          FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.861     2.011    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.121%)  route 0.768ns (76.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.768     0.999    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.861     2.011    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.121%)  route 0.768ns (76.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.768     0.999    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.861     2.011    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.121%)  route 0.768ns (76.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.768     0.999    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.861     2.011    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[23]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.121%)  route 0.768ns (76.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.768     0.999    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.861     2.011    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[33]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.231ns (23.121%)  route 0.768ns (76.879%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.768     0.999    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X2Y89          FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.861     2.011    processor/stage_MEMWB/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.231ns (22.183%)  route 0.810ns (77.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.810     1.041    processor/stage_IFID/btn_IBUF[0]
    SLICE_X4Y88          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.860     2.009    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[34]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.231ns (22.183%)  route 0.810ns (77.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, routed)         0.810     1.041    processor/stage_IFID/btn_IBUF[0]
    SLICE_X4Y88          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, routed)         0.860     2.009    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X4Y88          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[35]/C





