INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 2/Project 2.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 2/Project 2.srcs/sources_1/new/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 2/Project 2.srcs/sources_1/new/pulse_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 2/Project 2.srcs/sources_1/new/counter8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 2/Project 2.srcs/sources_1/new/top_level_seven_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level_seven_segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 2/Project 2.srcs/sim_1/imported/SevenSegmentDisplay_tf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentDisplay_tf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 301 SPRING 2020/Project 2/Project 2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
