{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:false|/processing_system7_0_FCLK_RESET0_N:false|/TARGET_C_TopLevel_Sy_0_GCC_RESET:false|/processing_system7_0_FCLK_CLK0:false|/axi_dma_0_s2mm_introut:false|/TARGET_C_TopLevel_Sy_0_SS_RESET:false|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:false|/ARESETN_1:false|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:false|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:false|/rst_ps7_0_50M_peripheral_aresetn:false|/TARGET_C_TopLevel_Sy_1_GCC_RESET:false|/B_DO_10_1:false|/B_DO_11_1:false|/B_DO_14_1:false|/B_DO_13:false|/B_DO_4_1:false|/B_DO_6_1:false|/TARGET_C_TopLevel_Sy_1_SS_RESET:false|/B_DO_5_1:false|/B_DO_7_1:false|/B_DO_3_1:false|/B_DO_15_1:false|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:false|/B_DO_9_1:false|/B_DO_8_1:false|/B_DO_16_1:false|/TARGET_C_TopLevel_Sy_1_SSVALID_INTR:false|/util_ds_buf_0_OBUF_DS_N:false|/util_ds_buf_0_OBUF_DS_P:false|",
   "Addressing View_ScaleFactor":"0.930055",
   "Addressing View_TopLeft":"-151,-31",
   "Color Coded_Layers":"/B_DO_14_1:true|/processing_system7_0_FCLK_RESET0_N:true|/B_DO_10_1:true|/B_DO_9_1:true|/B_DO_16_1:true|/B_DO_11_1:true|/B_DO_7_1:true|/TARGET_C_TopLevel_Sy_1_SS_RESET:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_P:true|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:true|/B_DO_6_1:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:true|/TARGET_C_TopLevel_Sy_0_GCC_RESET:true|/TARGET_C_TopLevel_Sy_1_GCC_RESET:true|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:true|/axi_dma_0_s2mm_introut:true|/B_DO_15_1:true|/B_DO_5_1:true|/B_DO_8_1:true|/B_DO_3_1:true|/TARGET_C_TopLevel_Sy_0_SS_RESET:true|/rst_ps7_0_50M_peripheral_aresetn:true|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:true|/B_DO_13:true|/processing_system7_0_FCLK_CLK0:true|/ARESETN_1:true|/B_DO_4_1:true|",
   "Color Coded_ScaleFactor":"0.351912",
   "Color Coded_TopLeft":"-889,0",
   "Default View_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:true|/processing_system7_0_FCLK_RESET0_N:true|/TARGET_C_TopLevel_Sy_0_GCC_RESET:true|/processing_system7_0_FCLK_CLK0:true|/axi_dma_0_s2mm_introut:true|/TARGET_C_TopLevel_Sy_0_SS_RESET:true|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:true|/ARESETN_1:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:true|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:true|/rst_ps7_0_50M_peripheral_aresetn:true|/TARGET_C_TopLevel_Sy_1_GCC_RESET:true|/B_DO_10_1:true|/B_DO_11_1:true|/B_DO_14_1:true|/B_DO_13:true|/B_DO_4_1:true|/B_DO_6_1:true|/TARGET_C_TopLevel_Sy_1_SS_RESET:true|/B_DO_5_1:true|/B_DO_7_1:true|/B_DO_3_1:true|/B_DO_15_1:true|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:true|/B_DO_9_1:true|/B_DO_8_1:true|/B_DO_16_1:true|/TARGET_C_TopLevel_Sy_1_SSVALID_INTR:true|/util_ds_buf_0_OBUF_DS_N:true|/util_ds_buf_0_OBUF_DS_P:true|",
   "Default View_ScaleFactor":"0.777899",
   "Default View_TopLeft":"1701,372",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.508655",
   "Grouping and No Loops_TopLeft":"-415,-2",
   "Interfaces View_ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:false|/processing_system7_0_FCLK_RESET0_N:false|/TARGET_C_TopLevel_Sy_0_GCC_RESET:false|/processing_system7_0_FCLK_CLK0:false|/axi_dma_0_s2mm_introut:false|/TARGET_C_TopLevel_Sy_0_SS_RESET:false|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:false|/ARESETN_1:false|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:false|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:false|/rst_ps7_0_50M_peripheral_aresetn:false|/TARGET_C_TopLevel_Sy_1_GCC_RESET:false|/B_DO_10_1:false|/B_DO_11_1:false|/B_DO_14_1:false|/B_DO_13:false|/B_DO_4_1:false|/B_DO_6_1:false|/TARGET_C_TopLevel_Sy_1_SS_RESET:false|/B_DO_5_1:false|/B_DO_7_1:false|/B_DO_3_1:false|/B_DO_15_1:false|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:false|/B_DO_9_1:false|/B_DO_8_1:false|/B_DO_16_1:false|/TARGET_C_TopLevel_Sy_1_SSVALID_INTR:false|/util_ds_buf_0_OBUF_DS_N:false|/util_ds_buf_0_OBUF_DS_P:false|",
   "Interfaces View_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1590 -y 50 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1590 -y 70 -defaultsOSRD
preplace port SIN -pg 1 -lvl 6 -x 1590 -y 810 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 6 -x 1590 -y 790 -defaultsOSRD
preplace port A_PCLK -pg 1 -lvl 6 -x 1590 -y 110 -defaultsOSRD
preplace port A_HSCLK_P -pg 1 -lvl 6 -x 1590 -y 90 -defaultsOSRD
preplace port A_HSCLK_N -pg 1 -lvl 6 -x 1590 -y 20 -defaultsOSRD
preplace port A_WR_RS_S0 -pg 1 -lvl 6 -x 1590 -y 390 -defaultsOSRD
preplace port A_WR_RS_S1 -pg 1 -lvl 6 -x 1590 -y 410 -defaultsOSRD
preplace port A_WR_CS_S0 -pg 1 -lvl 6 -x 1590 -y 270 -defaultsOSRD
preplace port A_WR_CS_S1 -pg 1 -lvl 6 -x 1590 -y 290 -defaultsOSRD
preplace port A_WR_CS_S2 -pg 1 -lvl 6 -x 1590 -y 310 -defaultsOSRD
preplace port A_WR_CS_S3 -pg 1 -lvl 6 -x 1590 -y 330 -defaultsOSRD
preplace port A_WR_CS_S4 -pg 1 -lvl 6 -x 1590 -y 350 -defaultsOSRD
preplace port A_WR_CS_S5 -pg 1 -lvl 6 -x 1590 -y 370 -defaultsOSRD
preplace port A_RDAD_SIN -pg 1 -lvl 6 -x 1590 -y 170 -defaultsOSRD
preplace port A_RDAD_DIR -pg 1 -lvl 6 -x 1590 -y 150 -defaultsOSRD
preplace port A_SAMPLESEL_ANY -pg 1 -lvl 6 -x 1590 -y 190 -defaultsOSRD
preplace port A_SS_INCR -pg 1 -lvl 6 -x 1590 -y 210 -defaultsOSRD
preplace port A_SS_LD_SIN -pg 1 -lvl 6 -x 1590 -y 250 -defaultsOSRD
preplace port A_SS_LD_DIR -pg 1 -lvl 6 -x 1590 -y 230 -defaultsOSRD
preplace port A_RAMP -pg 1 -lvl 6 -x 1590 -y 130 -defaultsOSRD
preplace port MONTIMING_P -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port A_DONE -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port A_SHOUT -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port MONTIMING_N -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port A_TRIG1 -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port A_TRIG2 -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port A_TRIG3 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port A_TRIG4 -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port B_HSCLK_P -pg 1 -lvl 6 -x 1590 -y 450 -defaultsOSRD
preplace port B_HSCLK_N -pg 1 -lvl 6 -x 1590 -y 430 -defaultsOSRD
preplace port B_TRIG1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port B_TRIG2 -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port B_TRIG3 -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port B_TRIG4 -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port B_SHOUT -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace port B_DONE -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port B_WR_RS_S0 -pg 1 -lvl 6 -x 1590 -y 750 -defaultsOSRD
preplace port B_WR_RS_S1 -pg 1 -lvl 6 -x 1590 -y 770 -defaultsOSRD
preplace port B_WR_CS_S0 -pg 1 -lvl 6 -x 1590 -y 630 -defaultsOSRD
preplace port B_WR_CS_S1 -pg 1 -lvl 6 -x 1590 -y 650 -defaultsOSRD
preplace port B_WR_CS_S2 -pg 1 -lvl 6 -x 1590 -y 670 -defaultsOSRD
preplace port B_WR_CS_S3 -pg 1 -lvl 6 -x 1590 -y 690 -defaultsOSRD
preplace port B_WR_CS_S4 -pg 1 -lvl 6 -x 1590 -y 710 -defaultsOSRD
preplace port B_WR_CS_S5 -pg 1 -lvl 6 -x 1590 -y 730 -defaultsOSRD
preplace port B_RDAD_SIN -pg 1 -lvl 6 -x 1590 -y 530 -defaultsOSRD
preplace port B_RDAD_DIR -pg 1 -lvl 6 -x 1590 -y 510 -defaultsOSRD
preplace port B_SAMPLESEL_ANY -pg 1 -lvl 6 -x 1590 -y 550 -defaultsOSRD
preplace port B_SS_INCR -pg 1 -lvl 6 -x 1590 -y 570 -defaultsOSRD
preplace port B_RAMP -pg 1 -lvl 6 -x 1590 -y 490 -defaultsOSRD
preplace port B_SS_LD_SIN -pg 1 -lvl 6 -x 1590 -y 610 -defaultsOSRD
preplace port B_SS_LD_DIR -pg 1 -lvl 6 -x 1590 -y 590 -defaultsOSRD
preplace port B_PCLK -pg 1 -lvl 6 -x 1590 -y 470 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1350 -y 70 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 680 -y 80 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 980 -y 80 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 390 -y 240 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 2 -x 390 -y 90 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_0 -pg 1 -lvl 3 -x 680 -y 220 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_1 -pg 1 -lvl 3 -x 680 -y 320 -defaultsOSRD
preplace inst TARGETC_axi_int_0 -pg 1 -lvl 1 -x 130 -y 80 -defaultsOSRD
preplace inst TARGETC_axi_int_1 -pg 1 -lvl 1 -x 130 -y 180 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 NJ 220
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 250 160 NJ 160 NJ 160 NJ 160 1570
preplace netloc processing_system7_0_DDR 1 5 1 NJ 50
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 530J 260n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 530 70n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 NJ 80
preplace netloc axis_interconnect_0_M00_AXIS 1 2 1 N 90
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 N 80
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 70
preplace netloc TARGETC_axi_int_0_M00_AXIS 1 1 1 NJ 80
preplace netloc TARGETC_axi_int_1_M00_AXIS 1 1 1 240J 100n
levelinfo -pg 1 0 130 390 680 980 1350 1590
pagesize -pg 1 -db -bbox -sgen -160 0 1780 830
",
   "Interfaces View_ScaleFactor":"0.799212",
   "Interfaces View_TopLeft":"16,-48",
   "No Loops_ScaleFactor":"0.268825",
   "No Loops_TopLeft":"-1410,0",
   "Reduced Jogs_Layers":"/TARGET_C_TopLevel_Sy_0_WL_CLK_P:true|/processing_system7_0_FCLK_RESET0_N:true|/TARGET_C_TopLevel_Sy_0_GCC_RESET:true|/processing_system7_0_FCLK_CLK0:true|/axi_dma_0_s2mm_introut:true|/TARGET_C_TopLevel_Sy_0_SS_RESET:true|/TARGET_C_TopLevel_Sy_0_SSVALID_INTR:true|/ARESETN_1:true|/TARGET_C_TopLevel_Sy_0_WL_CLK_N:true|/TARGET_C_TopLevel_Sy_0_RDAD_CLK:true|/rst_ps7_0_50M_peripheral_aresetn:true|/TARGET_C_TopLevel_Sy_1_GCC_RESET:true|/B_DO_10_1:true|/B_DO_11_1:true|/B_DO_14_1:true|/B_DO_13:true|/B_DO_4_1:true|/B_DO_6_1:true|/TARGET_C_TopLevel_Sy_1_SS_RESET:true|/B_DO_5_1:true|/B_DO_7_1:true|/B_DO_3_1:true|/B_DO_15_1:true|/TARGET_C_TopLevel_Sy_1_RDAD_CLK:true|/B_DO_9_1:true|/B_DO_8_1:true|/B_DO_16_1:true|/TARGET_C_TopLevel_Sy_1_SSVALID_INTR:true|/util_ds_buf_0_OBUF_DS_N:true|/util_ds_buf_0_OBUF_DS_P:true|",
   "Reduced Jogs_ScaleFactor":"0.244793",
   "Reduced Jogs_TopLeft":"-1499,0",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 8 -x 2910 -y 1590 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 8 -x 2910 -y 1610 -defaultsOSRD
preplace port A_DO_16 -pg 1 -lvl 0 -x 0 -y 350 -defaultsOSRD
preplace port A_DO_15 -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port A_DO_1 -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port A_DO_2 -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port A_DO_3 -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port A_DO_4 -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace port A_DO_5 -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace port A_DO_6 -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace port A_DO_7 -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port A_DO_14 -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port A_DO_13 -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port A_DO_12 -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port A_DO_11 -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port A_DO_10 -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port A_DO_8 -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port A_DO_9 -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port SIN -pg 1 -lvl 8 -x 2910 -y 490 -defaultsOSRD
preplace port SCLK -pg 1 -lvl 8 -x 2910 -y 510 -defaultsOSRD
preplace port A_PCLK -pg 1 -lvl 8 -x 2910 -y 530 -defaultsOSRD
preplace port A_HSCLK_P -pg 1 -lvl 8 -x 2910 -y 550 -defaultsOSRD
preplace port A_HSCLK_N -pg 1 -lvl 8 -x 2910 -y 570 -defaultsOSRD
preplace port A_WR_RS_S0 -pg 1 -lvl 8 -x 2910 -y 590 -defaultsOSRD
preplace port A_WR_RS_S1 -pg 1 -lvl 8 -x 2910 -y 610 -defaultsOSRD
preplace port A_WR_CS_S0 -pg 1 -lvl 8 -x 2910 -y 630 -defaultsOSRD
preplace port A_WR_CS_S1 -pg 1 -lvl 8 -x 2910 -y 650 -defaultsOSRD
preplace port A_WR_CS_S2 -pg 1 -lvl 8 -x 2910 -y 670 -defaultsOSRD
preplace port A_WR_CS_S3 -pg 1 -lvl 8 -x 2910 -y 690 -defaultsOSRD
preplace port A_WR_CS_S4 -pg 1 -lvl 8 -x 2910 -y 710 -defaultsOSRD
preplace port A_WR_CS_S5 -pg 1 -lvl 8 -x 2910 -y 730 -defaultsOSRD
preplace port A_GCC_RESET -pg 1 -lvl 8 -x 2910 -y 750 -defaultsOSRD
preplace port WL_CLK_P -pg 1 -lvl 8 -x 2910 -y 770 -defaultsOSRD
preplace port WL_CLK_N -pg 1 -lvl 8 -x 2910 -y 790 -defaultsOSRD
preplace port A_RDAD_CLK -pg 1 -lvl 8 -x 2910 -y 810 -defaultsOSRD
preplace port A_RDAD_SIN -pg 1 -lvl 8 -x 2910 -y 830 -defaultsOSRD
preplace port A_RDAD_DIR -pg 1 -lvl 8 -x 2910 -y 850 -defaultsOSRD
preplace port A_SAMPLESEL_ANY -pg 1 -lvl 8 -x 2910 -y 870 -defaultsOSRD
preplace port A_SS_INCR -pg 1 -lvl 8 -x 2910 -y 890 -defaultsOSRD
preplace port A_SS_RESET -pg 1 -lvl 8 -x 2910 -y 930 -defaultsOSRD
preplace port A_SS_LD_SIN -pg 1 -lvl 8 -x 2910 -y 970 -defaultsOSRD
preplace port A_SS_LD_DIR -pg 1 -lvl 8 -x 2910 -y 990 -defaultsOSRD
preplace port A_RAMP -pg 1 -lvl 8 -x 2910 -y 1010 -defaultsOSRD
preplace port MONTIMING_P -pg 1 -lvl 0 -x 0 -y 1790 -defaultsOSRD
preplace port A_DONE -pg 1 -lvl 0 -x 0 -y 610 -defaultsOSRD
preplace port A_SHOUT -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace port MONTIMING_N -pg 1 -lvl 0 -x 0 -y 1810 -defaultsOSRD
preplace port A_TRIG1 -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace port A_TRIG2 -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace port A_TRIG3 -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port A_TRIG4 -pg 1 -lvl 0 -x 0 -y 960 -defaultsOSRD
preplace port B_HSCLK_P -pg 1 -lvl 8 -x 2910 -y 1960 -defaultsOSRD
preplace port B_HSCLK_N -pg 1 -lvl 8 -x 2910 -y 1980 -defaultsOSRD
preplace port B_TRIG1 -pg 1 -lvl 0 -x 0 -y 2300 -defaultsOSRD
preplace port B_TRIG2 -pg 1 -lvl 0 -x 0 -y 2320 -defaultsOSRD
preplace port B_TRIG3 -pg 1 -lvl 0 -x 0 -y 2340 -defaultsOSRD
preplace port B_TRIG4 -pg 1 -lvl 0 -x 0 -y 2360 -defaultsOSRD
preplace port B_SHOUT -pg 1 -lvl 0 -x 0 -y 2040 -defaultsOSRD
preplace port B_DONE -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace port B_WR_RS_S0 -pg 1 -lvl 8 -x 2910 -y 2000 -defaultsOSRD
preplace port B_WR_RS_S1 -pg 1 -lvl 8 -x 2910 -y 2020 -defaultsOSRD
preplace port B_WR_CS_S0 -pg 1 -lvl 8 -x 2910 -y 2040 -defaultsOSRD
preplace port B_WR_CS_S1 -pg 1 -lvl 8 -x 2910 -y 2060 -defaultsOSRD
preplace port B_WR_CS_S2 -pg 1 -lvl 8 -x 2910 -y 2080 -defaultsOSRD
preplace port B_WR_CS_S3 -pg 1 -lvl 8 -x 2910 -y 2100 -defaultsOSRD
preplace port B_WR_CS_S4 -pg 1 -lvl 8 -x 2910 -y 2120 -defaultsOSRD
preplace port B_WR_CS_S5 -pg 1 -lvl 8 -x 2910 -y 2140 -defaultsOSRD
preplace port B_GCC_RESET -pg 1 -lvl 8 -x 2910 -y 2160 -defaultsOSRD
preplace port B_RDAD_CLK -pg 1 -lvl 8 -x 2910 -y 2220 -defaultsOSRD
preplace port B_RDAD_SIN -pg 1 -lvl 8 -x 2910 -y 2240 -defaultsOSRD
preplace port B_RDAD_DIR -pg 1 -lvl 8 -x 2910 -y 2260 -defaultsOSRD
preplace port B_SAMPLESEL_ANY -pg 1 -lvl 8 -x 2910 -y 2280 -defaultsOSRD
preplace port B_SS_INCR -pg 1 -lvl 8 -x 2910 -y 2300 -defaultsOSRD
preplace port B_SS_RESET -pg 1 -lvl 8 -x 2910 -y 2340 -defaultsOSRD
preplace port B_RAMP -pg 1 -lvl 8 -x 2910 -y 2420 -defaultsOSRD
preplace port B_SS_LD_SIN -pg 1 -lvl 8 -x 2910 -y 2380 -defaultsOSRD
preplace port B_SS_LD_DIR -pg 1 -lvl 8 -x 2910 -y 2400 -defaultsOSRD
preplace port B_PCLK -pg 1 -lvl 8 -x 2910 -y 1940 -defaultsOSRD
preplace portBus SSTIN_P -pg 1 -lvl 8 -x 2910 -y 1070 -defaultsOSRD
preplace portBus SSTIN_N -pg 1 -lvl 8 -x 2910 -y 1090 -defaultsOSRD
preplace portBus B_DO_1 -pg 1 -lvl 0 -x 0 -y 1010 -defaultsOSRD
preplace portBus B_DO_2 -pg 1 -lvl 0 -x 0 -y 1030 -defaultsOSRD
preplace portBus B_DO_3 -pg 1 -lvl 0 -x 0 -y 1050 -defaultsOSRD
preplace portBus B_DO_4 -pg 1 -lvl 0 -x 0 -y 1070 -defaultsOSRD
preplace portBus B_DO_5 -pg 1 -lvl 0 -x 0 -y 1090 -defaultsOSRD
preplace portBus B_DO_6 -pg 1 -lvl 0 -x 0 -y 1110 -defaultsOSRD
preplace portBus B_DO_7 -pg 1 -lvl 0 -x 0 -y 1130 -defaultsOSRD
preplace portBus B_DO_8 -pg 1 -lvl 0 -x 0 -y 1150 -defaultsOSRD
preplace portBus B_DO_9 -pg 1 -lvl 0 -x 0 -y 1170 -defaultsOSRD
preplace portBus B_DO_10 -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace portBus B_DO_11 -pg 1 -lvl 0 -x 0 -y 1210 -defaultsOSRD
preplace portBus B_DO_12 -pg 1 -lvl 0 -x 0 -y 1230 -defaultsOSRD
preplace portBus B_DO_13 -pg 1 -lvl 0 -x 0 -y 1250 -defaultsOSRD
preplace portBus B_DO_14 -pg 1 -lvl 0 -x 0 -y 1270 -defaultsOSRD
preplace portBus B_DO_15 -pg 1 -lvl 0 -x 0 -y 1290 -defaultsOSRD
preplace portBus B_DO_16 -pg 1 -lvl 0 -x 0 -y 1310 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 2320 -y 1660 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 1400 -y 1510 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 5 -x 1750 -y 1510 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 990 -y 1580 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x 200 -y 1480 -swap {1 0 2 3 4 5 6 7 8 9} -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 5 -x 1750 -y 200 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 5 -x 1750 -y 1690 -defaultsOSRD
preplace inst axis_interconnect_0 -pg 1 -lvl 3 -x 990 -y 1980 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 21 27 23 22 20 24 26 25 28 29} -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 5 -x 1750 -y 1160 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 7 -x 2750 -y 1080 -defaultsOSRD
preplace inst TARGETC_axi_int_0 -pg 1 -lvl 2 -x 600 -y 740 -defaultsOSRD
preplace inst TARGETC_axi_int_1 -pg 1 -lvl 2 -x 600 -y 2180 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 200 -y 770 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 200 -y 2210 -defaultsOSRD
preplace inst Start_digitization_ip_0 -pg 1 -lvl 4 -x 1400 -y 1690 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_0 -pg 1 -lvl 6 -x 2320 -y 810 -defaultsOSRD
preplace inst TARGET_C_TopLevel_Sy_1 -pg 1 -lvl 6 -x 2320 -y 2220 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 30 1810 NJ 1810 NJ 1810 1130J 1820 NJ 1820 NJ 1820 2540
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 5 390 1400 770 1400 1200 1400 1580 1390 1990
preplace netloc ARESETN_1 1 1 2 N 1500 NJ
preplace netloc DO_16_1 1 0 5 NJ 350 NJ 350 NJ 350 NJ 350 NJ
preplace netloc DO_15_1 1 0 5 NJ 330 NJ 330 NJ 330 NJ 330 NJ
preplace netloc DO_1_1 1 0 5 NJ 50 NJ 50 NJ 50 NJ 50 NJ
preplace netloc DO_2_1 1 0 5 NJ 70 NJ 70 NJ 70 NJ 70 NJ
preplace netloc DO_3_1 1 0 5 NJ 90 NJ 90 NJ 90 NJ 90 NJ
preplace netloc DO_4_1 1 0 5 NJ 110 NJ 110 NJ 110 NJ 110 NJ
preplace netloc DO_5_1 1 0 5 NJ 130 NJ 130 NJ 130 NJ 130 NJ
preplace netloc DO_6_1 1 0 5 NJ 150 NJ 150 NJ 150 NJ 150 NJ
preplace netloc DO_7_1 1 0 5 NJ 170 NJ 170 NJ 170 NJ 170 NJ
preplace netloc DO_14_1 1 0 5 NJ 310 NJ 310 NJ 310 NJ 310 NJ
preplace netloc DO_13_1 1 0 5 NJ 290 NJ 290 NJ 290 NJ 290 NJ
preplace netloc DO_12_1 1 0 5 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc DO_11_1 1 0 5 NJ 250 NJ 250 NJ 250 NJ 250 NJ
preplace netloc DO_10_1 1 0 5 NJ 230 NJ 230 NJ 230 NJ 230 NJ
preplace netloc DO_8_1 1 0 5 NJ 190 NJ 190 NJ 190 NJ 190 NJ
preplace netloc DO_9_1 1 0 5 NJ 210 NJ 210 NJ 210 NJ 210 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 7 20 1380 380 1390 790 1390 1190 1610 1560 1380 1980 1520 2530
preplace netloc axi_dma_0_s2mm_introut 1 4 1 1570 1530n
preplace netloc xlconcat_1_dout 1 5 1 1940 1690n
preplace netloc TARGET_C_TopLevel_Sy_0_SIN 1 6 2 NJ 490 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_SCLK 1 6 2 NJ 510 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_PCLK 1 6 2 NJ 530 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_HSCLK_P 1 6 2 NJ 550 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_HSCLK_N 1 6 2 NJ 570 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WR_RS_S0 1 6 2 NJ 590 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WR_RS_S1 1 6 2 NJ 610 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S0 1 6 2 NJ 630 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S1 1 6 2 NJ 650 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S2 1 6 2 NJ 670 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S3 1 6 2 NJ 690 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S4 1 6 2 NJ 710 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WR_CS_S5 1 6 2 NJ 730 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_GCC_RESET 1 6 2 NJ 750 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WL_CLK_P 1 6 2 NJ 770 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_WL_CLK_N 1 6 2 NJ 790 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_RDAD_CLK 1 6 2 NJ 810 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_RDAD_SIN 1 6 2 NJ 830 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_RDAD_DIR 1 6 2 NJ 850 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_SAMPLESEL_ANY 1 6 2 NJ 870 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_SS_INCR 1 6 2 NJ 890 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_SS_RESET 1 6 2 NJ 930 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_SS_LD_SIN 1 6 2 NJ 970 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_SS_LD_DIR 1 6 2 NJ 990 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_RAMP 1 6 2 NJ 1010 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_SSVALID_INTR 1 4 3 1580 1770 2010J 1360 2540
preplace netloc xlconcat_0_dout 1 5 1 2010 200n
preplace netloc TARGET_C_TopLevel_Sy_0_FIFOdata 1 1 6 420 910 NJ 910 NJ 910 NJ 910 1900J 1220 2530
preplace netloc TARGET_C_TopLevel_Sy_0_CNT_CLR 1 1 6 430 890 750J 900 NJ 900 NJ 900 2010J 1210 2550
preplace netloc TARGET_C_TopLevel_Sy_0_FIFOvalid 1 1 6 400 920 NJ 920 NJ 920 NJ 920 1930J 1240 2560
preplace netloc TARGET_C_TopLevel_Sy_0_SW_nRST 1 1 6 430 410 NJ 410 NJ 410 NJ 410 NJ 410 2580
preplace netloc MONTIMING_P_1 1 0 6 NJ 1790 NJ 1790 NJ 1790 1140J 1830 NJ 1830 1950
preplace netloc DONE_1 1 0 6 NJ 610 NJ 610 NJ 610 NJ 610 NJ 610 2000J
preplace netloc SHOUT_1 1 0 6 NJ 870 NJ 870 750J 860 NJ 860 NJ 860 1920J
preplace netloc MONTIMING_N_1 1 0 6 20J 1780 NJ 1780 NJ 1780 NJ 1780 NJ 1780 1960
preplace netloc TRIGA_1 1 0 6 NJ 900 NJ 900 770J 890 NJ 890 NJ 890 NJ
preplace netloc TRIGB_1 1 0 6 NJ 920 370J 930 NJ 930 NJ 930 NJ 930 1920J
preplace netloc TRIGC_1 1 0 6 NJ 940 NJ 940 NJ 940 NJ 940 NJ 940 1940J
preplace netloc TRIGD_1 1 0 6 20J 950 NJ 950 NJ 950 NJ 950 NJ 950 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_TestStream 1 1 6 410 880 NJ 880 NJ 880 NJ 880 1970J 1230 2570
preplace netloc TARGET_C_TopLevel_Sy_1_SW_nRST 1 1 6 430 1800 NJ 1800 1150J 1810 NJ 1810 NJ 1810 2530
preplace netloc TARGET_C_TopLevel_Sy_1_TestStream 1 1 6 400 2650 NJ 2650 NJ 2650 NJ 2650 NJ 2650 2580
preplace netloc TARGET_C_TopLevel_Sy_1_FIFOdata 1 1 6 420 2620 NJ 2620 NJ 2620 NJ 2620 NJ 2620 2530
preplace netloc TARGET_C_TopLevel_Sy_1_FIFOvalid 1 1 6 410 2640 NJ 2640 NJ 2640 NJ 2640 NJ 2640 2540
preplace netloc TARGET_C_TopLevel_Sy_1_CNT_CLR 1 1 6 430 2630 NJ 2630 NJ 2630 NJ 2630 NJ 2630 2550
preplace netloc TARGET_C_TopLevel_Sy_1_HSCLK_P 1 6 2 NJ 1960 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_HSCLK_N 1 6 2 NJ 1980 NJ
preplace netloc B_TRIG1_1 1 0 6 NJ 2300 380J 2310 770J 2300 NJ 2300 NJ 2300 NJ
preplace netloc B_TRIG2_1 1 0 6 NJ 2320 NJ 2320 NJ 2320 NJ 2320 NJ 2320 NJ
preplace netloc B_TRIG3_1 1 0 6 NJ 2340 NJ 2340 NJ 2340 NJ 2340 NJ 2340 NJ
preplace netloc B_TRIG4_1 1 0 6 NJ 2360 NJ 2360 NJ 2360 NJ 2360 NJ 2360 NJ
preplace netloc B_SHOUT_1 1 0 6 NJ 2040 NJ 2040 760J 2160 NJ 2160 NJ 2160 NJ
preplace netloc B_DONE_1 1 0 6 30J 2050 NJ 2050 750J 2180 NJ 2180 NJ 2180 1910J
preplace netloc TARGET_C_TopLevel_Sy_1_WR_RS_S0 1 6 2 NJ 2000 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_WR_RS_S1 1 6 2 NJ 2020 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S0 1 6 2 NJ 2040 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S1 1 6 2 NJ 2060 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S2 1 6 2 NJ 2080 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S3 1 6 2 NJ 2100 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S4 1 6 2 NJ 2120 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_WR_CS_S5 1 6 2 NJ 2140 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_GCC_RESET 1 6 2 NJ 2160 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_RDAD_CLK 1 6 2 NJ 2220 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_RDAD_SIN 1 6 2 NJ 2240 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_RDAD_DIR 1 6 2 NJ 2260 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_SAMPLESEL_ANY 1 6 2 NJ 2280 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_SS_INCR 1 6 2 NJ 2300 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_SS_RESET 1 6 2 NJ 2340 NJ
preplace netloc xlconcat_2_dout 1 5 1 1920 1160n
preplace netloc B_DO_1_1 1 0 5 NJ 1010 NJ 1010 NJ 1010 NJ 1010 NJ
preplace netloc B_DO_2_1 1 0 5 NJ 1030 NJ 1030 NJ 1030 NJ 1030 NJ
preplace netloc B_DO_3_1 1 0 5 NJ 1050 NJ 1050 NJ 1050 NJ 1050 NJ
preplace netloc B_DO_4_1 1 0 5 NJ 1070 NJ 1070 NJ 1070 NJ 1070 NJ
preplace netloc B_DO_5_1 1 0 5 NJ 1090 NJ 1090 NJ 1090 NJ 1090 NJ
preplace netloc B_DO_6_1 1 0 5 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ
preplace netloc B_DO_7_1 1 0 5 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ
preplace netloc B_DO_8_1 1 0 5 NJ 1150 NJ 1150 NJ 1150 NJ 1150 NJ
preplace netloc B_DO_9_1 1 0 5 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ
preplace netloc B_DO_10_1 1 0 5 NJ 1190 NJ 1190 NJ 1190 NJ 1190 NJ
preplace netloc B_DO_11_1 1 0 5 NJ 1210 NJ 1210 NJ 1210 NJ 1210 NJ
preplace netloc B_DO_12_1 1 0 5 NJ 1230 NJ 1230 NJ 1230 NJ 1230 NJ
preplace netloc B_DO_13 1 0 5 NJ 1250 NJ 1250 NJ 1250 NJ 1250 NJ
preplace netloc B_DO_14_1 1 0 5 NJ 1270 NJ 1270 NJ 1270 NJ 1270 NJ
preplace netloc B_DO_15_1 1 0 5 NJ 1290 NJ 1290 NJ 1290 NJ 1290 NJ
preplace netloc B_DO_16_1 1 0 5 NJ 1310 NJ 1310 NJ 1310 NJ 1310 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_RAMP 1 6 2 NJ 2420 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_SS_LD_SIN 1 6 2 NJ 2380 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_SS_LD_DIR 1 6 2 NJ 2400 NJ
preplace netloc TARGET_C_TopLevel_Sy_1_SSVALID_INTR 1 4 3 1590 1800 NJ 1800 2570
preplace netloc TARGET_C_TopLevel_Sy_1_PCLK 1 6 2 NJ 1940 NJ
preplace netloc TARGET_C_TopLevel_Sy_0_SSTIN 1 6 1 2580 1030n
preplace netloc util_ds_buf_0_OBUF_DS_P 1 7 1 NJ 1070
preplace netloc util_ds_buf_0_OBUF_DS_N 1 7 1 NJ 1090
preplace netloc TARGETC_axi_int_0_StreamReady 1 2 4 800J 840 1130J 850 NJ 850 1900
preplace netloc TARGETC_axi_int_0_Cnt_AXIS_DATA 1 2 4 770J 870 NJ 870 NJ 870 1930
preplace netloc TARGETC_axi_int_1_StreamReady 1 2 4 NJ 2170 NJ 2170 NJ 2170 1900
preplace netloc TARGETC_axi_int_1_Cnt_AXIS_DATA 1 2 4 NJ 2190 NJ 2190 NJ 2190 1890
preplace netloc xlconstant_0_dout 1 1 1 NJ 770
preplace netloc xlconstant_1_dout 1 1 1 NJ 2210
preplace netloc Start_digitization_ip_0_startDig_out 1 4 2 1560 1790 2000J
preplace netloc TARGETC_axi_int_1_M00_AXIS 1 2 1 780 1890n
preplace netloc axi_interconnect_0_M00_AXI 1 5 1 1940 1510n
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 3 1140J 840 NJ 840 1900
preplace netloc axi_dma_0_M_AXI_S2MM 1 4 1 1570 1450n
preplace netloc TARGETC_axi_int_0_M00_AXIS 1 2 1 780 710n
preplace netloc processing_system7_0_FIXED_IO 1 6 2 2570J 1610 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 5 800 1370 NJ 1370 NJ 1370 NJ 1370 2540
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 1170 1610n
preplace netloc axis_interconnect_0_M00_AXIS 1 3 1 1180 1490n
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1160 1470n
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 3 1160J 1840 NJ 1840 1900
preplace netloc processing_system7_0_DDR 1 6 2 2560J 1590 NJ
levelinfo -pg 1 0 200 600 990 1400 1750 2320 2750 2910
pagesize -pg 1 -db -bbox -sgen -140 0 3070 2660
"
}
{
   "da_axi4_cnt":"15",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"14"
}
