#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Dec 18 13:26:59 2025
# Process ID: 31560
# Current directory: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36340 E:\BaiduNetdiskDownload\AXU3EG\course_s2\13_ps_axi_gpio\vivado3\ps_axi_gpio.xpr
# Log file: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/vivado.log
# Journal file: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.xpr
INFO: [Project 1-313] Project file moved from 'E:/XilinxPrj/AXU3EG/course_2020/course_s2_standalone/13_ps_axi_gpio/vivado' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.ip_user_files', nor could it be found using path 'E:/XilinxPrj/AXU3EG/course_2020/course_s2_standalone/13_ps_axi_gpio/vivado/ps_axi_gpio.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.965 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Successfully read diagram <design_1> from BD file <E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_resetn0] [get_bd_cells rst_ps8_0_99M]
delete_bd_objs [get_bd_intf_nets zynq_ultra_ps_e_0_M_AXI_HPM0_LPD] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_intf_nets ps8_0_axi_periph_M01_AXI] [get_bd_cells ps8_0_axi_periph]
delete_bd_objs [get_bd_nets rst_ps8_0_99M_peripheral_aresetn] [get_bd_nets axi_gpio_1_ip2intc_irpt] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
startgroup
set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1} CONFIG.PSU__USE__S_AXI_GP3 {1} CONFIG.PSU__USE__S_AXI_GP6 {0}] [get_bd_cells zynq_ultra_ps_e_0]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
endgroup
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
set_property  ip_repo_paths  E:/Xilinx/Vivado/2020.1/data/DPUCZDX8G_ip_repo_VAI_v3.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/Vivado/2020.1/data/DPUCZDX8G_ip_repo_VAI_v3.0'.
create_bd_cell -type ip -vlnv xilinx.com:ip:dpuczdx8g:4.1 dpuczdx8g_0
set_property -dict [list CONFIG.ARCH_PP {4} CONFIG.ARCH_ICP {12} CONFIG.ARCH_OCP {12} CONFIG.DNNDK_PRINT {Number of DPU Cores:1;Arch of DPU:B1152;RAM Usage:Low;Channel Augmentation:Enabled;DepthWiseConv:Enabled;AveragePool:Enabled;Conv ReLU Type:ReLU + LeakyReLU + ReLU6;Number of SFM cores:0;S-AXI Clock Mode:Independent;dpu_2x Clock Gating:Disabled;DSP48 Maximal Cascade Length:4;DSP48 Usage:High;Ultra-RAM Use per DPU:0;Enable timestamp auto-update:Enabled;Target Version:1.4.1;AXI Protocol:AXI4;S-AXI Data Width:32;M-AXI GP Data Width:32;M-AXI HP Data Width (DPU):128;M-AXI HP Data Width (SFM):128;M-AXI ID Width:2;DSP Slice Count:246;Ultra-RAM Count:0.0;Block-RAM Count:121.0} CONFIG.ARCH {1152} CONFIG.CONV_DSP_NUM {192} CONFIG.ALU_DSP_NUM {52} CONFIG.BANK_IMG_N {8} CONFIG.BANK_WGT_N {13} CONFIG.BBANK_IMG_N {8} CONFIG.BBANK_WGT_N {13} CONFIG.SUM_DSP_NUM {246} CONFIG.SUM_BRAM_N {121.0}] [get_bd_cells dpuczdx8g_0]
set_property location {2 780 276} [get_bd_cells dpuczdx8g_0]
set_property location {2 812 353} [get_bd_cells dpuczdx8g_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
create_bd_cell: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2092.238 ; gain = 778.863
set_property location {1 271 363} [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {300.000} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.000} CONFIG.MMCM_CLKOUT1_DIVIDE {4} CONFIG.NUM_OUT_CLKS {2} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {107.567} CONFIG.CLKOUT2_JITTER {94.862} CONFIG.CLKOUT2_PHASE_ERROR {87.180}] [get_bd_cells clk_wiz_0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins clk_wiz_0/clk_in1]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins dpuczdx8g_0/s_axi_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dpuczdx8g_0/m_axi_dpu_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins zynq_ultra_ps_e_0/saxihp1_fpd_aclk]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins dpuczdx8g_0/dpu_2x_clk]
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
set_property location {2 837 178} [get_bd_cells proc_sys_reset_0]
set_property location {2.5 985 40} [get_bd_cells proc_sys_reset_0]
set_property location {2.5 820 176} [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_intf_ports keys]
delete_bd_objs [get_bd_intf_ports leds]
set_property location {2 528 166} [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_cells proc_sys_reset_0]
create_ip -name proc_sys_reset -vendor xilinx.com -library ip -version 5.0 -module_name rst_ps8_0_100M -dir e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rst_ps8_0_100M}] [get_ips rst_ps8_0_100M]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rst_ps8_0_100M' to 'rst_ps8_0_100M' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M/rst_ps8_0_100M.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rst_ps8_0_100M'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M/rst_ps8_0_100M.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rst_ps8_0_100M'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rst_ps8_0_100M'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'rst_ps8_0_100M'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rst_ps8_0_100M'...
catch { config_ip_cache -export [get_ips -all rst_ps8_0_100M] }
export_ip_user_files -of_objects [get_files e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M/rst_ps8_0_100M.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M/rst_ps8_0_100M.xci]
launch_runs rst_ps8_0_100M_synth_1 -jobs 16
[Thu Dec 18 13:53:35 2025] Launched rst_ps8_0_100M_synth_1...
Run output will be captured here: E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.runs/rst_ps8_0_100M_synth_1/runme.log
export_simulation -of_objects [get_files e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M/rst_ps8_0_100M.xci] -directory E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.ip_user_files/sim_scripts -ip_user_files_dir E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.ip_user_files -ipstatic_source_dir E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.cache/compile_simlib/modelsim} {questa=E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.cache/compile_simlib/questa} {riviera=E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.cache/compile_simlib/riviera} {activehdl=E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M/rst_ps8_0_100M.xci] -no_script -reset -force -quiet
remove_files  -fileset rst_ps8_0_100M e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M/rst_ps8_0_100M.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.runs/rst_ps8_0_100M_synth_1

INFO: [Project 1-386] Moving file 'e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M/rst_ps8_0_100M.xci' from fileset 'rst_ps8_0_100M' to fileset 'sources_1'.
create_ip -name proc_sys_reset -vendor xilinx.com -library ip -version 5.0 -module_name rst_ps8_0_100M -dir e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {rst_ps8_0_100M}] [get_ips rst_ps8_0_100M]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rst_ps8_0_100M' to 'rst_ps8_0_100M' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M_1/rst_ps8_0_100M.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rst_ps8_0_100M'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M_1/rst_ps8_0_100M.xci]
generate_target all [get_files  e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M_1/rst_ps8_0_100M.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rst_ps8_0_100M'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rst_ps8_0_100M'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rst_ps8_0_100M'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'rst_ps8_0_100M'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rst_ps8_0_100M'...
export_ip_user_files -of_objects [get_files e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M_1/rst_ps8_0_100M.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M_1/rst_ps8_0_100M.xci] -directory E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.ip_user_files/sim_scripts -ip_user_files_dir E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.ip_user_files -ipstatic_source_dir E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.cache/compile_simlib/modelsim} {questa=E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.cache/compile_simlib/questa} {riviera=E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.cache/compile_simlib/riviera} {activehdl=E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M_1/rst_ps8_0_100M.xci] -no_script -reset -force -quiet
remove_files  e:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/ip/rst_ps8_0_100M_1/rst_ps8_0_100M.xci
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
set_property location {2 473 165} [get_bd_cells proc_sys_reset_0]
copy_bd_objs /  [get_bd_cells {proc_sys_reset_0}]
set_property location {2 482 53} [get_bd_cells proc_sys_reset_0]
set_property location {2 525 253} [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] [get_bd_pins clk_wiz_0/resetn]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] [get_bd_pins proc_sys_reset_1/ext_reset_in]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_1/slowest_sync_clk]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_reset] [get_bd_pins dpuczdx8g_0/m_axi_dpu_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_reset] [get_bd_pins dpuczdx8g_0/dpu_2x_resetn]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins dpuczdx8g_0/s_axi_aresetn]
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
set_property location {1 26 326} [get_bd_cells smartconnect_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins smartconnect_0/aclk]
connect_bd_intf_net [get_bd_intf_pins dpuczdx8g_0/DPU0_M_AXI_DATA0] [get_bd_intf_pins smartconnect_0/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
connect_bd_intf_net [get_bd_intf_pins dpuczdx8g_0/DPU0_M_AXI_INSTR] [get_bd_intf_pins smartconnect_0/S01_AXI]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins dpuczdx8g_0/DPU0_M_AXI_INSTR] [get_bd_intf_pins smartconnect_0/S01_AXI]'
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]'
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
copy_bd_objs /  [get_bd_cells {smartconnect_0}]
set_property location {1 -51 559} [get_bd_cells smartconnect_1]
connect_bd_intf_net [get_bd_intf_pins dpuczdx8g_0/DPU0_M_AXI_INSTR] [get_bd_intf_pins smartconnect_1/S00_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP1_FPD]
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins smartconnect_1/aclk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins smartconnect_1/aclk]'
connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins smartconnect_1/aclk]
startgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_0]
endgroup
startgroup
set_property -dict [list CONFIG.NUM_SI {1}] [get_bd_cells smartconnect_1]
endgroup
set_property location {2 481 159} [get_bd_cells proc_sys_reset_1]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_reset] [get_bd_pins smartconnect_0/aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_1/peripheral_reset] [get_bd_pins smartconnect_1/aresetn]
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
connect_bd_intf_net [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_LPD] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
startgroup
set_property -dict [list CONFIG.NUM_MI {1}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins dpuczdx8g_0/S_AXI]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_interconnect_0/ACLK]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_interconnect_0/S00_ACLK]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins axi_interconnect_0/M00_ACLK]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins axi_interconnect_0/ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins axi_interconnect_0/S00_ARESETN]
connect_bd_net [get_bd_pins proc_sys_reset_0/peripheral_reset] [get_bd_pins axi_interconnect_0/M00_ARESETN]
save_bd_design
Wrote  : <E:\BaiduNetdiskDownload\AXU3EG\course_s2\13_ps_axi_gpio\vivado3\ps_axi_gpio.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
set_property location {1 -61 209} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins dpuczdx8g_0/dpu0_interrupt] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
connect_bd_net [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0] [get_bd_pins proc_sys_reset_0/ext_reset_in]
delete_bd_objs [get_bd_nets xlconcat_0_dout] [get_bd_nets dpuczdx8g_0_dpu0_interrupt] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins dpuczdx8g_0/dpu0_interrupt] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
save_bd_design
Wrote  : <E:\BaiduNetdiskDownload\AXU3EG\course_s2\13_ps_axi_gpio\vivado3\ps_axi_gpio.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </dpuczdx8g_0/S_AXI/reg0> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_PCIE_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_PCIE_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    bip_set_base_addr Line 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /dpuczdx8g_0/s_axi_aresetn(ACTIVE_LOW) and /proc_sys_reset_0/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /dpuczdx8g_0/m_axi_dpu_aresetn(ACTIVE_LOW) and /proc_sys_reset_1/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /dpuczdx8g_0/dpu_2x_resetn(ACTIVE_LOW) and /proc_sys_reset_1/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /smartconnect_0/aresetn(ACTIVE_LOW) and /proc_sys_reset_1/peripheral_reset(ACTIVE_HIGH)
ERROR: [BD 41-238] Port/Pin property POLARITY does not match between /smartconnect_1/aresetn(ACTIVE_LOW) and /proc_sys_reset_1/peripheral_reset(ACTIVE_HIGH)
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2904.520 ; gain = 147.988
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_reset]
delete_bd_objs [get_bd_nets proc_sys_reset_1_peripheral_reset]
connect_bd_net [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins dpuczdx8g_0/s_axi_aresetn]
connect_bd_net [get_bd_pins proc_sys_reset_1/interconnect_aresetn] [get_bd_pins dpuczdx8g_0/m_axi_dpu_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
connect_bd_net [get_bd_pins dpuczdx8g_0/dpu_2x_resetn] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
connect_bd_net [get_bd_pins smartconnect_1/aresetn] [get_bd_pins proc_sys_reset_1/interconnect_aresetn]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </dpuczdx8g_0/S_AXI/reg0> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_PCIE_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_PCIE_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    bip_set_base_addr Line 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2904.520 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <E:\BaiduNetdiskDownload\AXU3EG\course_s2\13_ps_axi_gpio\vivado3\ps_axi_gpio.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design -force
CRITICAL WARNING: [BD 41-1356] Slave segment </dpuczdx8g_0/S_AXI/reg0> is not assigned into address space </zynq_ultra_ps_e_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_PCIE_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_DATA0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_PCIE_LOW> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH> is not assigned into address space </dpuczdx8g_0/DPU0_M_AXI_INSTR>. Please use Address Editor to either assign or exclude it.
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    bip_set_base_addr Line 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2904.520 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <E:\BaiduNetdiskDownload\AXU3EG\course_s2\13_ps_axi_gpio\vivado3\ps_axi_gpio.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
assign_bd_address
WARNING: [BD 41-1743] Cannot assign slave segment '/dpuczdx8g_0/S_AXI/reg0' into address space '/zynq_ultra_ps_e_0/Data' because no valid addressing path exists. The addressing path from slave segment '/dpuczdx8g_0/S_AXI/reg0' to address space '/zynq_ultra_ps_e_0/Data' terminates at master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD'. The apertures for this interface {<0x8000_0000 [ 512M ]>} do not intersect with valid path apertures {<0x0000_0000 [ 16M ]>}. This assignment will be automatically excluded.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_HIGH' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_DATA0' at <0x8_0000_0000 [ 32G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_HIGH' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_INSTR' at <0x8_0000_0000 [ 32G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_DATA0' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_DDR_LOW' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_INSTR' at <0x0000_0000 [ 2G ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_PCIE_LOW' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_DATA0' at <0xE000_0000 [ 256M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_PCIE_LOW' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_INSTR' at <0xE000_0000 [ 256M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_QSPI' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_DATA0' at <0xC000_0000 [ 512M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_QSPI' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_INSTR' at <0xC000_0000 [ 512M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_DATA0' at <0xFF00_0000 [ 16M ]>.
Slave segment '/zynq_ultra_ps_e_0/SAXIGP3/HP1_LPS_OCM' is being assigned into address space '/dpuczdx8g_0/DPU0_M_AXI_INSTR' at <0xFF00_0000 [ 16M ]>.
Excluding slave segment /dpuczdx8g_0/S_AXI/reg0 from address space /zynq_ultra_ps_e_0/Data.
validate_bd_design
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    bip_set_base_addr Line 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2904.520 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <E:\BaiduNetdiskDownload\AXU3EG\course_s2\13_ps_axi_gpio\vivado3\ps_axi_gpio.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design -force
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
ERROR: [BD 41-1273] Error running post_propagate TCL procedure: ERROR: [Common 17-55] 'get_property' expects at least one object.
    bip_set_base_addr Line 4
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2904.520 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
include_bd_addr_seg [get_bd_addr_segs -excluded zynq_ultra_ps_e_0/Data/SEG_dpuczdx8g_0_reg0]
endgroup
assign_bd_address
WARNING: [BD 41-1743] Cannot assign slave segment '/dpuczdx8g_0/S_AXI/reg0' into address space '/zynq_ultra_ps_e_0/Data' because no valid addressing path exists. The addressing path from slave segment '/dpuczdx8g_0/S_AXI/reg0' to address space '/zynq_ultra_ps_e_0/Data' terminates at master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD'. The apertures for this interface {<0x8000_0000 [ 512M ]>} do not intersect with valid path apertures {<0x0000_0000 [ 16M ]>}. This assignment will be automatically excluded.
Excluding slave segment /dpuczdx8g_0/S_AXI/reg0 from address space /zynq_ultra_ps_e_0/Data.
startgroup
include_bd_addr_seg [get_bd_addr_segs -excluded zynq_ultra_ps_e_0/Data/SEG_dpuczdx8g_0_reg0]
endgroup
assign_bd_address
WARNING: [BD 41-1743] Cannot assign slave segment '/dpuczdx8g_0/S_AXI/reg0' into address space '/zynq_ultra_ps_e_0/Data' because no valid addressing path exists. The addressing path from slave segment '/dpuczdx8g_0/S_AXI/reg0' to address space '/zynq_ultra_ps_e_0/Data' terminates at master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD'. The apertures for this interface {<0x8000_0000 [ 512M ]>} do not intersect with valid path apertures {<0x0000_0000 [ 16M ]>}. This assignment will be automatically excluded.
Excluding slave segment /dpuczdx8g_0/S_AXI/reg0 from address space /zynq_ultra_ps_e_0/Data.
startgroup
include_bd_addr_seg [get_bd_addr_segs -excluded zynq_ultra_ps_e_0/Data/SEG_dpuczdx8g_0_reg0]
endgroup
set_property range 1G [get_bd_addr_segs {dpuczdx8g_0/DPU0_M_AXI_INSTR/SEG_zynq_ultra_ps_e_0_HP1_DDR_HIGH}]
set_property range 256M [get_bd_addr_segs {dpuczdx8g_0/DPU0_M_AXI_INSTR/SEG_zynq_ultra_ps_e_0_HP1_DDR_HIGH}]
set_property offset 0x0100000000 [get_bd_addr_segs {dpuczdx8g_0/DPU0_M_AXI_INSTR/SEG_zynq_ultra_ps_e_0_HP1_DDR_HIGH}]
set_property offset 0x0800000000 [get_bd_addr_segs {dpuczdx8g_0/DPU0_M_AXI_INSTR/SEG_zynq_ultra_ps_e_0_HP1_DDR_HIGH}]
set_property range 32G [get_bd_addr_segs {dpuczdx8g_0/DPU0_M_AXI_INSTR/SEG_zynq_ultra_ps_e_0_HP1_DDR_HIGH}]
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs dpuczdx8g_0/S_AXI/reg0]
WARNING: [BD 41-1743] Cannot assign slave segment '/dpuczdx8g_0/S_AXI/reg0' into address space '/zynq_ultra_ps_e_0/Data' because no valid addressing path exists. The addressing path from slave segment '/dpuczdx8g_0/S_AXI/reg0' to address space '/zynq_ultra_ps_e_0/Data' terminates at master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD'. The apertures for this interface {<0x8000_0000 [ 512M ]>} do not intersect with valid path apertures {<0x0000_0000 [ 16M ]>}. This assignment will be automatically excluded.
Excluding slave segment /dpuczdx8g_0/S_AXI/reg0 from address space /zynq_ultra_ps_e_0/Data.
startgroup
include_bd_addr_seg [get_bd_addr_segs -excluded zynq_ultra_ps_e_0/Data/SEG_dpuczdx8g_0_reg0]
endgroup
assign_bd_address -target_address_space /zynq_ultra_ps_e_0/Data [get_bd_addr_segs dpuczdx8g_0/S_AXI/reg0]
WARNING: [BD 41-1743] Cannot assign slave segment '/dpuczdx8g_0/S_AXI/reg0' into address space '/zynq_ultra_ps_e_0/Data' because no valid addressing path exists. The addressing path from slave segment '/dpuczdx8g_0/S_AXI/reg0' to address space '/zynq_ultra_ps_e_0/Data' terminates at master interface '/zynq_ultra_ps_e_0/M_AXI_HPM0_LPD'. The apertures for this interface {<0x8000_0000 [ 512M ]>} do not intersect with valid path apertures {<0x0000_0000 [ 16M ]>}. This assignment will be automatically excluded.
Excluding slave segment /dpuczdx8g_0/S_AXI/reg0 from address space /zynq_ultra_ps_e_0/Data.
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
save_bd_design
Wrote  : <E:\BaiduNetdiskDownload\AXU3EG\course_s2\13_ps_axi_gpio\vivado3\ps_axi_gpio.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/BaiduNetdiskDownload/AXU3EG/course_s2/13_ps_axi_gpio/vivado3/ps_axi_gpio.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
