Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Thu Aug 15 21:40:33 2024


Cell Usage:
GTP_APM_E1 (SIMD)           1 use
GTP_APM_E1                   70 uses
GTP_DFF                    1143 uses
GTP_DFF_C                  8795 uses
GTP_DFF_CE                 7686 uses
GTP_DFF_E                    90 uses
GTP_DFF_P                    31 uses
GTP_DFF_PE                   67 uses
GTP_DFF_R                   180 uses
GTP_DFF_RE                   35 uses
GTP_DFF_S                    21 uses
GTP_DFF_SE                   32 uses
GTP_DLATCH                   41 uses
GTP_DRM18K                   97 uses
GTP_DRM9K                    55 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      37 uses
GTP_LUT1                     97 uses
GTP_LUT2                   4063 uses
GTP_LUT3                   1935 uses
GTP_LUT4                   1237 uses
GTP_LUT5                   2144 uses
GTP_LUT5CARRY              9993 uses
GTP_LUT5M                  1273 uses
GTP_MUX2LUT6                514 uses
GTP_MUX2LUT7                192 uses
GTP_MUX2LUT8                 96 uses
GTP_PCIEGEN2                  1 use
GTP_PLL_E3                    3 uses
GTP_RAM16X1DP                94 uses
GTP_RAM32X1DP                10 uses
GTP_ROM128X1                 47 uses
GTP_ROM256X1                 32 uses
GTP_ROM32X1                 105 uses
GTP_ROM64X1                  46 uses

I/O ports: 109
GTP_INBUF                  49 uses
GTP_IOBUF                   4 uses
GTP_OUTBUF                 19 uses
GTP_OUTBUFT                37 uses

Mapping Summary:
Total LUTs: 21487 of 42800 (50.20%)
	LUTs as dram: 104 of 17000 (0.61%)
	LUTs as logic: 21383
Total Registers: 18080 of 64200 (28.16%)
Total Latches: 41

DRM18K:
Total DRM18K = 124.5 of 134 (92.91%)

APMs:
Total APMs = 70.50 of 84 (83.93%)

Total I/O ports = 109 of 296 (36.82%)


Overview of Control Sets:

Number of unique control sets : 210

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 18       | 14                4
  [2, 4)      | 22       | 7                 15
  [4, 6)      | 18       | 5                 13
  [6, 8)      | 11       | 6                 5
  [8, 10)     | 42       | 8                 34
  [10, 12)    | 12       | 2                 10
  [12, 14)    | 11       | 0                 11
  [14, 16)    | 7        | 2                 5
  [16, Inf)   | 69       | 10                59
--------------------------------------------------------------
  The maximum fanout: 3184
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 1143
  NO              NO                YES                8826
  NO              YES               NO                 201
  YES             NO                NO                 90
  YES             NO                YES                7753
  YES             YES               NO                 67
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              41
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file TOP_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                               | LUT       | FF        | Distributed RAM     | APM      | DRM       | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| TOP                                            | 21528     | 18080     | 104                 | 70.5     | 124.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 109     | 0           | 0           | 0            | 0        | 9993          | 514          | 192          | 96           | 0       | 1        | 3       | 0        | 0          | 0             | 1         | 0        | 0        
| + ES7243E_reg_config                           | 65        | 30        | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                  | 43        | 14        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES7243E_reg_config2                          | 61        | 30        | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                  | 43        | 14        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES7243_ADC2_i2s_rx                           | 26        | 41        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES7243_i2s_rx                                | 26        | 41        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_dac2_i2s_tx                           | 16        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_i2s_tx                                | 16        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_reg_config                            | 69        | 39        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                  | 42        | 14        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ES8156_reg_config2                           | 70        | 39        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_com                                  | 43        | 14        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + U_MFCC_VQ                                    | 18421     | 13095     | 104                 | 69.5     | 40.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 9430          | 90           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LBG_16X13_1                                | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_LBG_16X13                  | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LBG_16X13_2                                | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_LBG_16X13_2                | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LBG_16X13_3                                | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_LBG_16X13_3                | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + LBG_16X13_4                                | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_LBG_16X13_4                | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + MFCCS13_RAM                                | 0         | 0         | 0                   | 0        | 7         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_MFCCS13_RAM                | 0         | 0         | 0                   | 0        | 7         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + PA_init                                    | 76        | 37        | 0                   | 0.5      | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 43            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + VQ_identifys1                              | 2088      | 2418      | 0                   | 0        | 8.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1384          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + MIN4                                     | 151       | 91        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 63            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MIN_TWO_1_1                            | 25        | 4         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MIN_TWO_2_1                            | 63        | 44        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MIN_TWO_2_2                            | 63        | 43        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 21            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VQ                                       | 1924      | 2156      | 0                   | 0        | 8.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1321          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + LBG_frame_13                           | 55        | 23        | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_1                          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_2                          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_3                          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_4                          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_5                          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_6                          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_7                          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_8                          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_9                          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_10                         | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_11                         | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_12                         | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_13                         | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_14                         | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_15                         | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + vblg14x12_16                         | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_vblg14x12            | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_frame_13                          | 6         | 11        | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MFCCS13_RAM14X12                     | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_MFCCS13_RAM14X12     | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MIN1                                   | 756       | 530       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 240           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_1_1                          | 53        | 38        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_2_1                          | 52        | 37        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_2_2                          | 53        | 37        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_4_1                          | 51        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_4_2                          | 52        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_4_3                          | 51        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_4_4                          | 52        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_1                          | 49        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_2                          | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_3                          | 49        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_4                          | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_5                          | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_6                          | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_7                          | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN_TWO_8_8                          | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + distance_16                            | 1019      | 1534      | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 992           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance1                            | 71        | 106       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance2                            | 71        | 103       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance3                            | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance4                            | 71        | 103       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance5                            | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance6                            | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance7                            | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance8                            | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance9                            | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance10                           | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance11                           | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance12                           | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance13                           | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance14                           | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance15                           | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance16                           | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + divide32_Frams                             | 262       | 239       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 90            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[0].Divider                 | 15        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[1].Divider                 | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[2].Divider                 | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[3].Divider                 | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[4].Divider                 | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[5].Divider                 | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[6].Divider                 | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[7].Divider                 | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[8].Divider                 | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[9].Divider                 | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[10].Divider                | 20        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[11].Divider                | 21        | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[12].Divider                | 13        | 14        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Divider                                  | 13        | 14        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + divide32_x_h                               | 1165      | 1082      | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 375           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[0].Divider                 | 30        | 27        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[1].Divider                 | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[2].Divider                 | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[3].Divider                 | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[4].Divider                 | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[5].Divider                 | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[6].Divider                 | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[7].Divider                 | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[8].Divider                 | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[9].Divider                 | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[10].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[11].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[12].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[13].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[14].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[15].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[16].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[17].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[18].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[19].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[20].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[21].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[22].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[23].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[24].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[25].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[26].Divider                | 37        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[27].Divider                | 38        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[28].Divider                | 39        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Div_flow_loop[29].Divider                | 38        | 37        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + Divider                                  | 2         | 32        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fft_ip                                     | 1035      | 1171      | 104                 | 14       | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 286           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_fft_ram_1024                           | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_fft_ram_1024             | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_fft_demo_r2_1024                 | 1005      | 1144      | 104                 | 14       | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 268           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_output_ctrl                          | 3         | 1         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_radix2_burst.u_burst_input_ctrl    | 23        | 14        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + use_radix2_burst.u_radix2_burst_core   | 979       | 1129      | 104                 | 14       | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 258           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + r2_dit_bf                            | 353       | 546       | 56                  | 14       | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 178           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_im_input_sreg                    | 32        | 31        | 27                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 32        | 31        | 27                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 32        | 31        | 27                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 27        | 27        | 27                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2_dit_mult_by_twiddle           | 293       | 488       | 2                   | 6        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 178           | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_comp_mult                      | 58        | 176       | 0                   | 6        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + t4.u_comp_mult_t4              | 58        | 176       | 0                   | 6        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 56            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_1_1                  | 1         | 0         | 0                   | 1        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_1_2                  | 0         | 0         | 0                   | 1        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_2_1                  | 0         | 0         | 0                   | 1        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_2_2                  | 0         | 0         | 0                   | 1        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_3_1                  | 1         | 0         | 0                   | 1        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_3mult_3_2                  | 0         | 0         | 0                   | 1        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_sreg_dly1                  | 0         | 54        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_sreg_dly2                  | 0         | 66        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_fft_comp_round                 | 143       | 252       | 2                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 84            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_round                     | 73        | 126       | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_din_sign_sreg| 4         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + latency_larger_than_2.u_distram_sreg| 4         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_shiftregister| 4         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_sdpram   | 1         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_rouning_adder| 42        | 55        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + no_use_apm.u_lut_addsub    | 42        | 55        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_round                     | 70        | 126       | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_din_sign_sreg| 1         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_shiftregister| 1         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                       + u_distributed_sdpram   | 1         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + convegent_rouning.u_rouning_adder| 42        | 55        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + no_use_apm.u_lut_addsub    | 42        | 55        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_twiddle_gen                    | 73        | 51        | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_input_sreg                | 0         | 18        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_sin_rom                      | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_drm.u_sin_drm_rom        | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_as_core                     | 0         | 0         | 0                   | 8        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_adder                     | 0         | 0         | 0                   | 4        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                       | 0         | 0         | 0                   | 2        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub         | 0         | 0         | 0                   | 2        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                       | 0         | 0         | 0                   | 2        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub         | 0         | 0         | 0                   | 2        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_r2bf_subtractor                | 0         | 0         | 0                   | 4        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_im_add                       | 0         | 0         | 0                   | 2        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub         | 0         | 0         | 0                   | 2        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_re_add                       | 0         | 0         | 0                   | 2        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + use_apm.u_apm_addsub         | 0         | 0         | 0                   | 2        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_re_input_sreg                    | 28        | 27        | 27                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 28        | 27        | 27                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 28        | 27        | 27                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 27        | 27        | 27                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + r2_dit_ctrl                          | 244       | 204       | 48                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 80            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + bfcnt_last_sreg                    | 1         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 1         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 1         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 1         | 1         | 1                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_bfcnt_sreg                       | 19        | 15        | 10                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 19        | 15        | 10                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 19        | 15        | 10                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 10        | 10        | 10                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_output_p4_sreg                   | 18        | 13        | 13                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 18        | 13        | 13                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 18        | 13        | 13                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 13        | 13        | 13                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_output_sreg                      | 15        | 11        | 11                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 15        | 11        | 11                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 15        | 11        | 11                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 11        | 11        | 11                  | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_raddr_sreg                       | 11        | 13        | 9                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 11        | 13        | 9                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 11        | 13        | 9                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 9         | 9         | 9                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_stage_sreg                       | 4         | 4         | 4                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + latency_larger_than_2.u_distram_sreg| 4         | 4         | 4                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_shiftregister    | 4         | 4         | 4                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + u_distributed_sdpram         | 4         | 4         | 4                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sdpram0                            | 0         | 0         | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + use_drm.u_drm_sdpram               | 0         | 0         | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_drm_sdpram_9k                  | 0         | 0         | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram_9k                | 0         | 0         | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_sdpram1                            | 0         | 0         | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + use_drm.u_drm_sdpram               | 0         | 0         | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_drm_sdpram_9k                  | 0         | 0         | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_drm_sdpram_9k                | 0         | 0         | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hanning                                    | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_Framing_hpss_512                         | 284       | 233       | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 114           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Framing_512                            | 107       | 102       | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_Framing_512                | 107       | 102       | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                     | 107       | 102       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 50            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_Framing_1024                           | 120       | 112       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_Framing_1024               | 120       | 112       | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                     | 120       | 112       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 55            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                        | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_MFCC_DCT                                 | 7600      | 3355      | 0                   | 53       | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4485          | 47           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + DCT                                      | 141       | 32        | 0                   | 1        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + DCT_COS                                | 99        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_DCT_COS        | 99        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + LOG10                                    | 4507      | 2024      | 0                   | 2        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3427          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + MFCC_LOG_RAM18X24                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_MFCC_LOG_RAM18X24        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_MFCC                                   | 2301      | 1266      | 0                   | 50       | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1043          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom                       | 4         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom| 4         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom2                      | 6         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom2| 6         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom3                      | 8         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom3| 8         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom4                      | 6         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom4| 6         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom5                      | 12        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom5| 12        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom6                      | 8         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom6| 8         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom7                      | 12        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom7| 12        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom8                      | 24        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom8| 24        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom9                      | 16        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom9| 16        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom10                     | 16        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom10| 16        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom11                     | 37        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom11| 37        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom12                     | 38        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom12| 38        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom13                     | 16        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom13| 16        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom14                     | 24        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom14| 24        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom15                     | 58        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom15| 58        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom16                     | 68        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom16| 68        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom17                     | 23        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom17| 23        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom18                     | 40        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom18| 40        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom19                     | 35        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom19| 35        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom20                     | 31        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom20| 31        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom21                     | 42        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom21| 42        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom22                     | 38        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom22| 38        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom23                     | 72        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom23| 72        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + MFCC_melbank_rom24                     | 45        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipm_distributed_rom_MFCC_melbank_rom24| 45        | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_MFCC_VQ_fifo                             | 128       | 122       | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_MFCC_VQ_FIFO                 | 128       | 122       | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                       | 128       | 122       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 59            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                          | 0         | 0         | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_VQ_LBG_XUNLIAN                           | 5502      | 4301      | 0                   | 1        | 10.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2497          | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + LBG_mean                                 | 1265      | 885       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 470           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + divide32_men                           | 1178      | 822       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 408           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[0].Divider             | 20        | 15        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[1].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[2].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[3].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[4].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[5].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[6].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[7].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[8].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[9].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[10].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[11].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[12].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[13].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[14].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[15].Divider            | 51        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[16].Divider            | 52        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[17].Divider            | 53        | 37        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[18].Divider            | 54        | 38        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[19].Divider            | 55        | 39        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[20].Divider            | 56        | 40        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[21].Divider            | 57        | 41        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Divider                              | 45        | 42        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 10            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + SPLIT                                    | 33        | 56        | 0                   | 1        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VQ_LBG_16X13_1                           | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram_VQ_LBG_16X13             | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + VQ_classify                              | 2645      | 2389      | 0                   | 0        | 10        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1489          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + VQ                                     | 2377      | 2155      | 0                   | 0        | 8.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 1321          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + LBG_frame_13                         | 55        | 23        | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_1                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_2                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_3                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_4                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_5                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_6                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_7                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_8                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_9                        | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_10                       | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_11                       | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_12                       | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_13                       | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_14                       | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_15                       | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + vblg14x12_16                       | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_vblg14x12          | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MFCC_frame_13                        | 6         | 11        | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MFCCS13_RAM14X12                   | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_MFCCS13_RAM14X12   | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MIN1                                 | 756       | 530       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 240           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_1_1                        | 53        | 38        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_2_1                        | 52        | 37        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_2_2                        | 53        | 37        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_4_1                        | 51        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_4_2                        | 52        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_4_3                        | 51        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_4_4                        | 52        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_1                        | 49        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_2                        | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_3                        | 49        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_4                        | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_5                        | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_6                        | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_7                        | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + MIN_TWO_8_8                        | 49        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + distance_16                          | 1019      | 1534      | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 992           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance1                          | 71        | 106       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance2                          | 71        | 103       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance3                          | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance4                          | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance5                          | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance6                          | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance7                          | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance8                          | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance9                          | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance10                         | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance11                         | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance12                         | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance13                         | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance14                         | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance15                         | 62        | 94        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + distance16                         | 71        | 103       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + VQ_classify_buffer                     | 268       | 234       | 0                   | 0        | 1.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 168           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + MFCCS13_RAM14X12                     | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_MFCCS13_RAM14X12     | 0         | 0         | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + VQ_classify_ram                      | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_VQ_classify_ram      | 0         | 0         | 0                   | 0        | 1         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + panduan_genxing                          | 1523      | 966       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 523           | 36           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + divide32_x_h                           | 1240      | 866       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 428           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[0].Divider             | 20        | 15        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 6             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[1].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[2].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[3].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[4].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[5].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[6].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[7].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[8].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[9].Divider             | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[10].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[11].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[12].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[13].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[14].Divider            | 50        | 34        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[15].Divider            | 51        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[16].Divider            | 52        | 36        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[17].Divider            | 53        | 37        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[18].Divider            | 54        | 38        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[19].Divider            | 55        | 39        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[20].Divider            | 56        | 40        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[21].Divider            | 57        | 41        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Div_flow_loop[22].Divider            | 58        | 42        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + Divider                              | 47        | 43        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + i2s_loop                                     | 1         | 32        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + inst_denosising                              | 1032      | 3342      | 0                   | 1        | 2.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 79            | 416          | 192          | 96           | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + PLL_5M                                     | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + inst_FIR                                   | 882       | 3231      | 0                   | 1        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 416          | 192          | 96           | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + rx_fifo                                    | 148       | 110       | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_asfifo_1024x16               | 148       | 110       | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                       | 148       | 110       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 72            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                          | 0         | 0         | 0                   | 0        | 2         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_key_1                                      | 189       | 168       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 126           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_btn_deb                                  | 182       | 154       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 126           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pcie                                       | 1480      | 1146      | 0                   | 0        | 80.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 306           | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsl_pcie_wrap                           | 755       | 545       | 0                   | 0        | 16.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 134           | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_pcie_top                               | 755       | 545       | 0                   | 0        | 16.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 134           | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_core_rstn_sync                       | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_hard_ctrl                       | 79        | 99        | 0                   | 0        | 16.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mem_button_rstn_sync                 | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tx_rst_done_sync                     | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_apb2dbi                       | 1         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_cfg_init                      | 29        | 16        | 0                   | 0        | 0.5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_iip_exrcvdata_rams            | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram| 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_iip_exrcvhdr_rams             | 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram| 0         | 0         | 0                   | 0        | 4         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_iip_exretry_rams              | 0         | 0         | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_ipml_spram_ipsl_pcie_retryd_ram  | 0         | 0         | 0                   | 0        | 8         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_pcie_seio                          | 6         | 8         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_soft_phy                        | 674       | 446       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 129           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + button_rstn_sync                     | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + genblk4.rdata_proc_1                 | 42        | 39        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + genblk5[0].hsst_ch_ready_sync        | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + genblk5[1].hsst_ch_ready_sync        | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + hsst_pciex4_rst                      | 472       | 251       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 122           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ext_rstn_debounce                  | 22        | 24        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + hsst_rx_rst_mcrsw                  | 303       | 152       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + genblk1[0].hsst_rst4mcrsw_rx_init| 67        | 38        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + cdr_align_multi_sw_sync        | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + loss_signal_multi_sw_sync      | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + rx_rst_initfsm_multi_sw_lane   | 67        | 32        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + word_align_multi_sw_sync       | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + genblk1[1].hsst_rst4mcrsw_rx_init| 67        | 38        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + cdr_align_multi_sw_sync        | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + loss_signal_multi_sw_sync      | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + rx_rst_initfsm_multi_sw_lane   | 67        | 32        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + word_align_multi_sw_sync       | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + genblk1[2].hsst_rst4mcrsw_rx_init| 23        | 15        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + loss_signal_multi_sw_sync      | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + rx_rst_initfsm_multi_sw_lane   | 23        | 13        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + genblk1[3].hsst_rst4mcrsw_rx_init| 22        | 12        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + rx_rst_initfsm_multi_sw_lane   | 22        | 12        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + rx_rst_fsm_multi_sw_lane         | 115       | 49        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + hsst_tx_rst_mcrsw                  | 147       | 73        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + pll_lock_multi_sw_deb            | 30        | 15        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + pll_lock_multi_sw_sync           | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + pll_lock_multi_sw_wtchdg         | 24        | 21        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + tx_rst_fsm_multi_sw_lane         | 93        | 35        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + rate_multi_sw_sync                 | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + phy_rstn_sync                        | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rate_done_sync                       | 0         | 2         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdata_proc_0                         | 42        | 39        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + x2.u_pcie_hsst                       | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + U_GTP_HSST_WRAPPER                 | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pcie_dma                                 | 681       | 553       | 0                   | 0        | 64        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 142           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_pcie_fifo                              | 308       | 133       | 0                   | 0        | 64        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_PCIE_FIFO                  | 308       | 133       | 0                   | 0        | 64        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                     | 180       | 131       | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 88            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                        | 128       | 2         | 0                   | 0        | 64        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_refclk_buttonrstn_debounce               | 22        | 24        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_refclk_perstn_debounce                   | 22        | 24        | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll                                        | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_hdmi                                   | 0         | 0         | 0                   | 0        | 0         | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                             
****************************************************************************************************************************************************************************************************************************
                                                                           Clock   Non-clock                                                                                                                                
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources                                                                                                                       
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared               474           0  {sys_clk}                                                                                                                     
 pclk                     4.000        {0 2}          Declared               111           5  {u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0]}            
 pclk_div2                8.000        {0 4}          Declared               669           0  {u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0]}            
 hdmi_tx_pix_clk          6.734        {0 3.367}      Declared             13231           1  {u_pll_hdmi/u_pll_e3/CLKOUT0}                                                                                                 
 clk_50M                  20.000       {0 10}         Declared                 0           0  {}                                                                                                                            
 clk_5M                   104.170      {0 52.085}     Declared                 0           0  {}                                                                                                                            
 clk_12M                  81.380       {0 40.69}      Declared                31           4  {u_pll/u_pll_e3/CLKOUT0}                                                                                                      
 clock_i2c                10000.000    {0 5000}       Declared               116           4  {ES7243E_reg_config/clock_i2c/Q ES7243E_reg_config2/clock_i2c/Q ES8156_reg_config/clock_i2c/Q ES8156_reg_config2/clock_i2c/Q} 
 es1_dsclk                651.040      {0 325.52}     Declared                18           0  {es1_dsclk}                                                                                                                   
 dac2_es1_dsclk           651.040      {0 325.52}     Declared                18           0  {dac2_es1_dsclk}                                                                                                              
 es0_dsclk                651.040      {0 325.52}     Declared               260           0  {es0_dsclk}                                                                                                                   
 adc2_es0_dsclk           651.040      {0 325.52}     Declared                 0           0  {adc2_es0_dsclk}                                                                                                              
============================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 group_1                       asynchronous               pclk                                      
 group_2                       asynchronous               pclk_div2                                 
 group_3                       asynchronous               sys_clk                                   
 sys_clk                       asynchronous               sys_clk                                   
 hdmi_tx_pix_clk               asynchronous               hdmi_tx_pix_clk                           
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     131.372 MHz         20.000          7.612         12.388
 pclk                       250.000 MHz     535.906 MHz          4.000          1.866          2.134
 pclk_div2                  125.000 MHz     187.758 MHz          8.000          5.326          2.674
 hdmi_tx_pix_clk            148.500 MHz     106.929 MHz          6.734          9.352         -2.618
 clk_12M                     12.288 MHz     258.799 MHz         81.380          3.864         77.516
 clock_i2c                    0.100 MHz     173.461 MHz      10000.000          5.765       9994.235
 es1_dsclk                    1.536 MHz     373.413 MHz        651.040          2.678        324.181
 dac2_es1_dsclk               1.536 MHz     375.940 MHz        651.040          2.660        324.190
 es0_dsclk                    1.536 MHz     197.278 MHz        651.040          5.069        645.971
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     12.388       0.000              0            759
 pclk                   pclk                         2.134       0.000              0            959
 pclk_div2              pclk_div2                    2.674       0.000              0           2096
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -2.618   -3631.316           3660          22395
 clk_12M                clk_12M                     77.516       0.000              0             43
 clock_i2c              clock_i2c                 9994.235       0.000              0            226
 clk_12M                clock_i2c                   -3.676    -404.605            112            112
 es1_dsclk              es1_dsclk                  324.181       0.000              0             17
 es0_dsclk              es1_dsclk                  324.454       0.000              0             16
 dac2_es1_dsclk         dac2_es1_dsclk             324.190       0.000              0             17
 es0_dsclk              dac2_es1_dsclk             324.371       0.000              0             16
 es0_dsclk              es0_dsclk                  645.971       0.000              0           1451
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0            759
 pclk                   pclk                         0.649       0.000              0            959
 pclk_div2              pclk_div2                    0.484       0.000              0           2096
 hdmi_tx_pix_clk        hdmi_tx_pix_clk              0.453       0.000              0          22395
 clk_12M                clk_12M                      1.089       0.000              0             43
 clock_i2c              clock_i2c                    0.743       0.000              0            226
 clk_12M                clock_i2c                    2.877       0.000              0            112
 es1_dsclk              es1_dsclk                    1.073       0.000              0             17
 es0_dsclk              es1_dsclk                  326.443       0.000              0             16
 dac2_es1_dsclk         dac2_es1_dsclk               1.064       0.000              0             17
 es0_dsclk              dac2_es1_dsclk             326.529       0.000              0             16
 es0_dsclk              es0_dsclk                    0.740       0.000              0           1451
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.139       0.000              0            298
 pclk                   pclk                         2.245       0.000              0            101
 pclk_div2              pclk_div2                    3.480       0.000              0            350
 hdmi_tx_pix_clk        hdmi_tx_pix_clk             -1.560   -3329.174           2143          10441
 clock_i2c              es1_dsclk                   10.146       0.000              0             18
 clock_i2c              dac2_es1_dsclk              10.159       0.000              0             18
 clock_i2c              es0_dsclk                   20.677       0.000              0            197
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.044       0.000              0            298
 pclk                   pclk                         1.292       0.000              0            101
 pclk_div2              pclk_div2                    1.818       0.000              0            350
 hdmi_tx_pix_clk        hdmi_tx_pix_clk              3.158       0.000              0          10441
 clock_i2c              es1_dsclk                   -2.356      -4.712              2             18
 clock_i2c              dac2_es1_dsclk              -2.369      -4.738              2             18
 clock_i2c              es0_dsclk                   -2.329    -184.557            197            197
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            473
 pclk                                                1.102       0.000              0            105
 pclk_div2                                           3.102       0.000              0            664
 hdmi_tx_pix_clk                                     1.467       0.000              0          13231
 clk_12M                                            40.070       0.000              0             31
 clock_i2c                                        4999.102       0.000              0            116
 es1_dsclk                                         324.900       0.000              0             18
 dac2_es1_dsclk                                    324.900       0.000              0             18
 es0_dsclk                                         324.622       0.000              0            260
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[0]/CLK (GTP_DFF_CE)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[1]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[0]/Q (GTP_DFF_CE)
                                   net (fanout=8)        0.730       5.474         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [0]
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_59/I0 (GTP_LUT5)
                                   td                    0.311       5.785 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_59/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       6.455         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36174
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N617_2/I1 (GTP_LUT2)
                                   td                    0.185       6.640 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N617_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       7.385         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36407
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_10/I4 (GTP_LUT5)
                                   td                    0.185       7.570 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.034         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N423
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_10/I2 (GTP_LUT5)
                                   td                    0.185       8.219 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.683         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N45472
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_16/I0 (GTP_LUT5)
                                   td                    0.185       8.868 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.332         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N45474
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_17/I0 (GTP_LUT5)
                                   td                    0.185       9.517 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_17/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.070         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36462
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_46/I4 (GTP_LUT5)
                                   td                    0.185      10.255 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_46/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      10.896         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N15800
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[1]_4/I2 (GTP_LUT3)
                                   td                    0.185      11.081 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[1]_4/Z (GTP_LUT3)
                                   net (fanout=9)        0.745      11.826         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36377
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[1]_1/I2 (GTP_LUT3)
                                   td                    0.185      12.011 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[1]_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      12.011         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486 [1]
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[1]/D (GTP_DFF_CE)

 Data arrival time                                                  12.011         Logic Levels: 9  
                                                                                   Logic: 2.120ns(27.909%), Route: 5.476ns(72.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204      24.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  12.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[0]/CLK (GTP_DFF_CE)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[0]/Q (GTP_DFF_CE)
                                   net (fanout=8)        0.730       5.474         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [0]
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_59/I0 (GTP_LUT5)
                                   td                    0.311       5.785 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_59/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       6.455         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36174
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N617_2/I1 (GTP_LUT2)
                                   td                    0.185       6.640 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N617_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       7.385         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36407
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_10/I4 (GTP_LUT5)
                                   td                    0.185       7.570 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.034         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N423
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_10/I2 (GTP_LUT5)
                                   td                    0.185       8.219 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.683         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N45472
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_16/I0 (GTP_LUT5)
                                   td                    0.185       8.868 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.332         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N45474
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_17/I0 (GTP_LUT5)
                                   td                    0.185       9.517 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_17/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.070         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36462
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_46/I4 (GTP_LUT5)
                                   td                    0.185      10.255 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_46/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      10.896         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N15800
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[1]_4/I2 (GTP_LUT3)
                                   td                    0.185      11.081 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[1]_4/Z (GTP_LUT3)
                                   net (fanout=9)        0.745      11.826         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36377
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[2]_1/I1 (GTP_LUT2)
                                   td                    0.185      12.011 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[2]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      12.011         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486 [2]
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/D (GTP_DFF_CE)

 Data arrival time                                                  12.011         Logic Levels: 9  
                                                                                   Logic: 2.120ns(27.909%), Route: 5.476ns(72.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204      24.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  12.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[0]/CLK (GTP_DFF_CE)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[3]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[0]/Q (GTP_DFF_CE)
                                   net (fanout=8)        0.730       5.474         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [0]
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_59/I0 (GTP_LUT5)
                                   td                    0.311       5.785 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_59/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       6.455         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36174
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N617_2/I1 (GTP_LUT2)
                                   td                    0.185       6.640 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N617_2/Z (GTP_LUT2)
                                   net (fanout=9)        0.745       7.385         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36407
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_10/I4 (GTP_LUT5)
                                   td                    0.185       7.570 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.034         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N423
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_10/I2 (GTP_LUT5)
                                   td                    0.185       8.219 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.683         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N45472
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_16/I0 (GTP_LUT5)
                                   td                    0.185       8.868 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_16/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.332         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N45474
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_17/I0 (GTP_LUT5)
                                   td                    0.185       9.517 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N435_17/Z (GTP_LUT5)
                                   net (fanout=2)        0.553      10.070         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36462
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_46/I4 (GTP_LUT5)
                                   td                    0.185      10.255 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_46/Z (GTP_LUT5)
                                   net (fanout=4)        0.641      10.896         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N15800
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[1]_4/I2 (GTP_LUT3)
                                   td                    0.185      11.081 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[1]_4/Z (GTP_LUT3)
                                   net (fanout=9)        0.745      11.826         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N36377
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[3]_1/I1 (GTP_LUT2)
                                   td                    0.185      12.011 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_37_or[3]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      12.011         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486 [3]
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[3]/D (GTP_DFF_CE)

 Data arrival time                                                  12.011         Logic Levels: 9  
                                                                                   Logic: 2.120ns(27.909%), Route: 5.476ns(72.091%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204      24.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  12.011                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        12.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs1/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs2/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs1/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs1/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs1
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs2/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rs2/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[0]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[1]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d [0]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_inner_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[18] (GTP_PCIEGEN2)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   0.617       2.195 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[0] (GTP_DRM18K)
                                   net (fanout=1)        0.903       3.098         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_dataout_i [18]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[18] (GTP_PCIEGEN2)

 Data arrival time                                                   3.098         Logic Levels: 0  
                                                                                   Logic: 0.617ns(40.592%), Route: 0.903ns(59.408%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/MEM_CLK (GTP_PCIEGEN2)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Setup time                                              0.219       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                   3.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[19] (GTP_PCIEGEN2)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   0.617       2.195 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[1] (GTP_DRM18K)
                                   net (fanout=1)        0.903       3.098         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_dataout_i [19]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[19] (GTP_PCIEGEN2)

 Data arrival time                                                   3.098         Logic Levels: 0  
                                                                                   Logic: 0.617ns(40.592%), Route: 0.903ns(59.408%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/MEM_CLK (GTP_PCIEGEN2)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Setup time                                              0.219       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                   3.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[20] (GTP_PCIEGEN2)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.578
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)

                                   tco                   0.617       2.195 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DOB[2] (GTP_DRM18K)
                                   net (fanout=1)        0.903       3.098         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_dataout_i [20]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/P_HDRQ_DATAOUT[20] (GTP_PCIEGEN2)

 Data arrival time                                                   3.098         Logic Levels: 0  
                                                                                   Logic: 0.617ns(40.592%), Route: 0.903ns(59.408%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/MEM_CLK (GTP_PCIEGEN2)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Setup time                                              0.219       5.232                          

 Data required time                                                  5.232                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.232                          
 Data arrival time                                                   3.098                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       1.386 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       2.364         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [0]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.364         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Hold time                                               0.137       1.715                          

 Data required time                                                  1.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.715                          
 Data arrival time                                                   2.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       1.386 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       2.364         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [1]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   2.364         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Hold time                                               0.137       1.715                          

 Data required time                                                  1.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.715                          
 Data arrival time                                                   2.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       1.386 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       2.364         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r [2]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   2.364         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Hold time                                               0.137       1.715                          

 Data required time                                                  1.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.715                          
 Data arrival time                                                   2.364                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.649                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[13]/D (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.162 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       3.003         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2 [16]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/I3 (GTP_LUT4)
                                   td                    0.254       3.257 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.721         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/I4 (GTP_LUT5)
                                   td                    0.185       3.906 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       4.698         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/I2 (GTP_LUT4)
                                   td                    0.185       4.883 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       5.596         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.274       5.870 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.870         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.900 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.900         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.930 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.930         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [4]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.960 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.960         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [5]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.990 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.990         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.020 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.020         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [7]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.050 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.050         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [8]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.080 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.080         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.110 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.110         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.140 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.140         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [11]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.170 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.170         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [12]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.200 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.200         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.436 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_14/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.900         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/nb7 [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[13]/I0 (GTP_LUT5)
                                   td                    0.243       7.143 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[13]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.143         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368 [13]
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[13]/D (GTP_DFF_C)

 Data arrival time                                                   7.143         Logic Levels: 8  
                                                                                   Logic: 2.036ns(38.343%), Route: 3.274ns(61.657%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       9.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[13]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       9.833                          
 clock uncertainty                                      -0.050       9.783                          

 Setup time                                              0.034       9.817                          

 Data required time                                                  9.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.817                          
 Data arrival time                                                   7.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.674                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[12]/D (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.162 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       3.003         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2 [16]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/I3 (GTP_LUT4)
                                   td                    0.254       3.257 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.721         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/I4 (GTP_LUT5)
                                   td                    0.185       3.906 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       4.698         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/I2 (GTP_LUT4)
                                   td                    0.185       4.883 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       5.596         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.274       5.870 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.870         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.900 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.900         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.930 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.930         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [4]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.960 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.960         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [5]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.990 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.990         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.020 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.020         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [7]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.050 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.050         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [8]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.080 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.080         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.110 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.110         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.140 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.140         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [11]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.170 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.170         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [12]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.406 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_13/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.870         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/nb7 [12]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[12]/I0 (GTP_LUT5)
                                   td                    0.243       7.113 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[12]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.113         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368 [12]
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[12]/D (GTP_DFF_C)

 Data arrival time                                                   7.113         Logic Levels: 7  
                                                                                   Logic: 2.006ns(37.992%), Route: 3.274ns(62.008%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       9.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[12]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       9.833                          
 clock uncertainty                                      -0.050       9.783                          

 Setup time                                              0.034       9.817                          

 Data required time                                                  9.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.817                          
 Data arrival time                                                   7.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.704                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[11]/D (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/CLK (GTP_DFF_C)

                                   tco                   0.329       2.162 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2[16]/Q (GTP_DFF_C)
                                   net (fanout=19)       0.841       3.003         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2 [16]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/I3 (GTP_LUT4)
                                   td                    0.254       3.257 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_14/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       3.721         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/I4 (GTP_LUT5)
                                   td                    0.185       3.906 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_20/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       4.698         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/I2 (GTP_LUT4)
                                   td                    0.185       4.883 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N131_30/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       5.596         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rwptr2_b [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/I1 (GTP_LUT5CARRY)
                                   td                    0.274       5.870 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.870         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.900 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.900         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [3]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.930 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.930         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [4]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.960 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.960         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [5]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.990 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.990         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.020 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.020         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [7]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.050 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.050         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [8]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.080 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.080         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [9]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.110 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.110         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.140 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.140         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.co [11]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.376 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_8.fsub_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       6.840         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/nb7 [11]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[11]/I0 (GTP_LUT5)
                                   td                    0.243       7.083 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368_6[11]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.083         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N368 [11]
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[11]/D (GTP_DFF_C)

 Data arrival time                                                   7.083         Logic Levels: 7  
                                                                                   Logic: 1.976ns(37.638%), Route: 3.274ns(62.362%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       9.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/rd_water_level[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       9.833                          
 clock uncertainty                                      -0.050       9.783                          

 Setup time                                              0.034       9.817                          

 Data required time                                                  9.817                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.817                          
 Data arrival time                                                   7.083                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.734                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[0]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[0] (GTP_HSST_E2)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.156 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       2.620         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_1 [0]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[0] (GTP_HSST_E2)

 Data arrival time                                                   2.620         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TX1_CLK_FR_CORE (GTP_HSST_E2)
 clock pessimism                                         0.000       1.833                          
 clock uncertainty                                       0.000       1.833                          

 Hold time                                               0.303       2.136                          

 Data required time                                                  2.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.136                          
 Data arrival time                                                   2.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[1]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[1] (GTP_HSST_E2)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.156 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       2.620         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_1 [1]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[1] (GTP_HSST_E2)

 Data arrival time                                                   2.620         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TX1_CLK_FR_CORE (GTP_HSST_E2)
 clock pessimism                                         0.000       1.833                          
 clock uncertainty                                       0.000       1.833                          

 Hold time                                               0.303       2.136                          

 Data required time                                                  2.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.136                          
 Data arrival time                                                   2.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[2]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[2] (GTP_HSST_E2)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       2.156 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_X2.P_TDATA_1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       2.620         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/P_TDATA_1 [2]
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TDATA_1[2] (GTP_HSST_E2)

 Data arrival time                                                   2.620         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TX1_CLK_FR_CORE (GTP_HSST_E2)
 clock pessimism                                         0.000       1.833                          
 clock uncertainty                                       0.000       1.833                          

 Hold time                                               0.303       2.136                          

 Data required time                                                  2.136                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.136                          
 Data arrival time                                                   2.620                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.484                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/D (GTP_DFF_C)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.721 r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/Q (GTP_DFF_C)
                                   net (fanout=80)       1.179       5.900         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [11]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/I3 (GTP_LUT5)
                                   td                    0.255       6.155 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.155         U_MFCC_VQ/u_MFCC_DCT/_N46010
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.155 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       6.619         U_MFCC_VQ/u_MFCC_DCT/_N44164
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/I0 (GTP_LUT5)
                                   td                    0.185       6.804 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.268         U_MFCC_VQ/u_MFCC_DCT/_N44165
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/I0 (GTP_LUT5)
                                   td                    0.185       7.453 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.058         U_MFCC_VQ/u_MFCC_DCT/_N44175
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/I3 (GTP_LUT4)
                                   td                    0.185       8.243 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       8.243         U_MFCC_VQ/u_MFCC_DCT/_N46015
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.243 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.641       8.884         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [5]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_8/I0 (GTP_LUT5)
                                   td                    0.294       9.178 f       U_MFCC_VQ/u_MFCC_DCT/N209_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.642         U_MFCC_VQ/u_MFCC_DCT/_N44334
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_34/I0 (GTP_LUT4)
                                   td                    0.212       9.854 f       U_MFCC_VQ/u_MFCC_DCT/N209_34/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.318         U_MFCC_VQ/u_MFCC_DCT/_N44360
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N113/I2 (GTP_LUT5)
                                   td                    0.258      10.576 f       U_MFCC_VQ/u_MFCC_DCT/N113/Z (GTP_LUT5)
                                   net (fanout=7)        0.713      11.289         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.490 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.490         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13551
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.520 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.520         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13552
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.550 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.550         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13553
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.580 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.580         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13554
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.610 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.610         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13555
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.640 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.640         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13556
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.670 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.670         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13557
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.700 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.700         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13558
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.730 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.730         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13559
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.760 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.760         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13560
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.790 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.790         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13561
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.820 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.820         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13562
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.850 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.850         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13563
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.880 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.880         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13564
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.910 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.910         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13565
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.940 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.940         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13566
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.176 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.729         U_MFCC_VQ/u_MFCC_DCT/LOG10/N7 [17]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_29/I3 (GTP_LUT5CARRY)
                                   td                    0.363      13.092 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.092         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13579
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.122 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.122         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13580
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.152 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.152         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13581
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.182 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.182         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13582
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_33/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.212 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_33/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.212         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13583
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_34/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.242 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_34/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.242         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13584
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_35/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.272 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_35/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.272         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13585
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_36/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.302 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_36/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.302         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13586
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_37/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.332 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_37/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.332         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13587
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_38/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.362 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_38/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.362         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13588
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_39/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.392 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_39/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.392         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13589
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_40/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.628 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_40/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.628         U_MFCC_VQ/u_MFCC_DCT/LOG10/N1222 [50]
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/D (GTP_DFF_C)

 Data arrival time                                                  13.628         Logic Levels: 17 
                                                                                   Logic: 3.689ns(39.942%), Route: 5.547ns(60.058%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392      11.126         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[50]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.126                          
 clock uncertainty                                      -0.150      10.976                          

 Setup time                                              0.034      11.010                          

 Data required time                                                 11.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.010                          
 Data arrival time                                                  13.628                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.618                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/D (GTP_DFF_C)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.721 r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/Q (GTP_DFF_C)
                                   net (fanout=80)       1.179       5.900         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [11]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/I3 (GTP_LUT5)
                                   td                    0.255       6.155 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.155         U_MFCC_VQ/u_MFCC_DCT/_N46010
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.155 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       6.619         U_MFCC_VQ/u_MFCC_DCT/_N44164
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/I0 (GTP_LUT5)
                                   td                    0.185       6.804 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.268         U_MFCC_VQ/u_MFCC_DCT/_N44165
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/I0 (GTP_LUT5)
                                   td                    0.185       7.453 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.058         U_MFCC_VQ/u_MFCC_DCT/_N44175
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/I3 (GTP_LUT4)
                                   td                    0.185       8.243 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       8.243         U_MFCC_VQ/u_MFCC_DCT/_N46015
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.243 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.641       8.884         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [5]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_8/I0 (GTP_LUT5)
                                   td                    0.294       9.178 f       U_MFCC_VQ/u_MFCC_DCT/N209_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.642         U_MFCC_VQ/u_MFCC_DCT/_N44334
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_34/I0 (GTP_LUT4)
                                   td                    0.212       9.854 f       U_MFCC_VQ/u_MFCC_DCT/N209_34/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.318         U_MFCC_VQ/u_MFCC_DCT/_N44360
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N113/I2 (GTP_LUT5)
                                   td                    0.258      10.576 f       U_MFCC_VQ/u_MFCC_DCT/N113/Z (GTP_LUT5)
                                   net (fanout=7)        0.713      11.289         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.490 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.490         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [1]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.520 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.520         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [2]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.550 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.550         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [3]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.580 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.580         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [4]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.610 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.610         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [5]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.640 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.640         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [6]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.670 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.670         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [7]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.700 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.700         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [8]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.730 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.730         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [9]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.760 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.760         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [10]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.790 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.790         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [11]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.820 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.820         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [12]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.850 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.850         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [13]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.880 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.880         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [14]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.910 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.910         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [15]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.940 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.940         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [16]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_17/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.176 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_17/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.729         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14 [17]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_29/I3 (GTP_LUT5CARRY)
                                   td                    0.363      13.092 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.092         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [29]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.122 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.122         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [30]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.152 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.152         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [31]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.182 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.182         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [32]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_33/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.212 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_33/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.212         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [33]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_34/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.242 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_34/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.242         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [34]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_35/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.272 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_35/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.272         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [35]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_36/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.302 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_36/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.302         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [36]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_37/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.332 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_37/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.332         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [37]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_38/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.362 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_38/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.362         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [38]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_39/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.392 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_39/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.392         U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.co [39]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_40/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.628 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N14_1.fsub_40/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.628         U_MFCC_VQ/u_MFCC_DCT/LOG10/N1223 [50]
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/D (GTP_DFF_C)

 Data arrival time                                                  13.628         Logic Levels: 17 
                                                                                   Logic: 3.689ns(39.942%), Route: 5.547ns(60.058%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392      11.126         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/y_data[50]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.126                          
 clock uncertainty                                      -0.150      10.976                          

 Setup time                                              0.034      11.010                          

 Data required time                                                 11.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.010                          
 Data arrival time                                                  13.628                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.618                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[49]/D (GTP_DFF_C)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.721 r       U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg[11]/Q (GTP_DFF_C)
                                   net (fanout=80)       1.179       5.900         U_MFCC_VQ/u_MFCC_DCT/fsm_c_reg [11]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/I3 (GTP_LUT5)
                                   td                    0.255       6.155 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_40/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.155         U_MFCC_VQ/u_MFCC_DCT/_N46010
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/I1 (GTP_MUX2LUT6)
                                   td                    0.000       6.155 f       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_42/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       6.619         U_MFCC_VQ/u_MFCC_DCT/_N44164
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/I0 (GTP_LUT5)
                                   td                    0.185       6.804 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_27/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.268         U_MFCC_VQ/u_MFCC_DCT/_N44165
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/I0 (GTP_LUT5)
                                   td                    0.185       7.453 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_37/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.058         U_MFCC_VQ/u_MFCC_DCT/_N44175
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/I3 (GTP_LUT4)
                                   td                    0.185       8.243 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_44/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       8.243         U_MFCC_VQ/u_MFCC_DCT/_N46015
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/I0 (GTP_MUX2LUT6)
                                   td                    0.000       8.243 r       U_MFCC_VQ/u_MFCC_DCT/N222_or[5]_45/Z (GTP_MUX2LUT6)
                                   net (fanout=4)        0.641       8.884         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN [5]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_8/I0 (GTP_LUT5)
                                   td                    0.294       9.178 f       U_MFCC_VQ/u_MFCC_DCT/N209_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.642         U_MFCC_VQ/u_MFCC_DCT/_N44334
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N209_34/I0 (GTP_LUT4)
                                   td                    0.212       9.854 f       U_MFCC_VQ/u_MFCC_DCT/N209_34/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      10.318         U_MFCC_VQ/u_MFCC_DCT/_N44360
                                                                                   U_MFCC_VQ/u_MFCC_DCT/N113/I2 (GTP_LUT5)
                                   td                    0.258      10.576 f       U_MFCC_VQ/u_MFCC_DCT/N113/Z (GTP_LUT5)
                                   net (fanout=7)        0.713      11.289         U_MFCC_VQ/u_MFCC_DCT/MFCC_IN_1 [0]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      11.490 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.490         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13551
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.520 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.520         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13552
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.550 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.550         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13553
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.580 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.580         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13554
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.610 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.610         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13555
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.640 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.640         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13556
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.670 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.670         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13557
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.700 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.700         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13558
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.730 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.730         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13559
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.760 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.760         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13560
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.790 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.790         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13561
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.820 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.820         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13562
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.850 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.850         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13563
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.880 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.880         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13564
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.910 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.910         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13565
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.940 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.940         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13566
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.176 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_17/Z (GTP_LUT5CARRY)
                                   net (fanout=2)        0.553      12.729         U_MFCC_VQ/u_MFCC_DCT/LOG10/N7 [17]
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_29/I3 (GTP_LUT5CARRY)
                                   td                    0.363      13.092 f       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.092         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13579
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_30/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.122 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.122         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13580
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_31/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.152 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.152         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13581
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_32/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.182 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_32/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.182         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13582
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_33/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.212 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_33/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.212         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13583
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_34/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.242 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_34/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.242         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13584
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_35/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.272 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_35/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.272         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13585
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_36/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.302 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_36/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.302         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13586
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_37/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.332 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_37/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.332         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13587
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_38/CIN (GTP_LUT5CARRY)
                                   td                    0.030      13.362 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_38/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.362         U_MFCC_VQ/u_MFCC_DCT/LOG10/_N13588
                                                                                   U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_39/CIN (GTP_LUT5CARRY)
                                   td                    0.236      13.598 r       U_MFCC_VQ/u_MFCC_DCT/LOG10/N7_1_39/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.598         U_MFCC_VQ/u_MFCC_DCT/LOG10/N1222 [49]
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[49]/D (GTP_DFF_C)

 Data arrival time                                                  13.598         Logic Levels: 17 
                                                                                   Logic: 3.659ns(39.746%), Route: 5.547ns(60.254%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392      11.126         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_MFCC_DCT/LOG10/x_data[49]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.126                          
 clock uncertainty                                      -0.150      10.976                          

 Setup time                                              0.034      11.010                          

 Data required time                                                 11.010                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.010                          
 Data arrival time                                                  13.598                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.588                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/CLK (GTP_DFF)
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/CLK (GTP_DFF)

                                   tco                   0.323       4.715 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.179         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [0]
                                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.179         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.392                          
 clock uncertainty                                       0.000       4.392                          

 Hold time                                               0.334       4.726                          

 Data required time                                                  4.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.726                          
 Data arrival time                                                   5.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/CLK (GTP_DFF)
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/CLK (GTP_DFF)

                                   tco                   0.323       4.715 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[1]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.179         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [1]
                                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.179         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.392                          
 clock uncertainty                                       0.000       4.392                          

 Hold time                                               0.334       4.726                          

 Data required time                                                  4.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.726                          
 Data arrival time                                                   5.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/CLK (GTP_DFF)
Endpoint    : U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/CLK (GTP_DFF)

                                   tco                   0.323       4.715 f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in[2]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.179         U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/bf_a_im_in [2]
                                                                           f       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/DI (GTP_RAM16X1DP)

 Data arrival time                                                   5.179         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_2/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       4.392                          
 clock uncertainty                                       0.000       4.392                          

 Hold time                                               0.334       4.726                          

 Data required time                                                  4.726                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.726                          
 Data arrival time                                                   5.179                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.453                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[14]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[0]/D (GTP_DFF_R)
Path Group  : clk_12M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.782
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782       0.782         nt_es1_mclk      
                                                                           r       rstn_1ms[14]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.111 r       rstn_1ms[14]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       1.664         rstn_1ms[14]     
                                                                                   N193_15/I0 (GTP_LUT5)
                                   td                    0.318       1.982 f       N193_15/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       2.446         _N42822          
                                                                                   N193_18/I4 (GTP_LUT5)
                                   td                    0.185       2.631 r       N193_18/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       3.301         _N42825          
                                                                                   ES7243E_reg_config/N14/I2 (GTP_LUT3)
                                   td                    0.185       3.486 r       ES7243E_reg_config/N14/Z (GTP_LUT3)
                                   net (fanout=83)       0.859       4.345         ES7243E_reg_config/N14_rnmt
                                                                                   N206/I1 (GTP_LUT2)
                                   td                    0.185       4.530 r       N206/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.530         N206[0]          
                                                                           r       rstn_1ms[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.530         Logic Levels: 4  
                                                                                   Logic: 1.202ns(32.070%), Route: 2.546ns(67.930%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
                                                         0.000      81.380 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782      82.162         nt_es1_mclk      
                                                                           r       rstn_1ms[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      82.162                          
 clock uncertainty                                      -0.150      82.012                          

 Setup time                                              0.034      82.046                          

 Data required time                                                 82.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 82.046                          
 Data arrival time                                                   4.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        77.516                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_i2c/CE (GTP_DFF_E)
Path Group  : clk_12M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.782
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782       0.782         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.111 r       ES7243E_reg_config/clock_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.752         ES7243E_reg_config/clock_cnt [1]
                                                                                   ES7243E_reg_config/N6_mux2_3/I0 (GTP_LUT3)
                                   td                    0.233       1.985 f       ES7243E_reg_config/N6_mux2_3/Z (GTP_LUT3)
                                   net (fanout=6)        0.553       2.538         ES7243E_reg_config/N6_inv
                                                                           f       ES7243E_reg_config/clock_i2c/CE (GTP_DFF_E)

 Data arrival time                                                   2.538         Logic Levels: 1  
                                                                                   Logic: 0.562ns(32.005%), Route: 1.194ns(67.995%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
                                                         0.000      81.380 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782      82.162         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_i2c/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      82.162                          
 clock uncertainty                                      -0.150      82.012                          

 Setup time                                             -0.542      81.470                          

 Data required time                                                 81.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 81.470                          
 Data arrival time                                                   2.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        78.932                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/clock_cnt[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config2/clock_i2c/CE (GTP_DFF_E)
Path Group  : clk_12M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.782
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782       0.782         nt_es1_mclk      
                                                                           r       ES7243E_reg_config2/clock_cnt[1]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.111 r       ES7243E_reg_config2/clock_cnt[1]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.752         ES7243E_reg_config2/clock_cnt [1]
                                                                                   ES7243E_reg_config2/N6_mux2_3/I2 (GTP_LUT3)
                                   td                    0.233       1.985 f       ES7243E_reg_config2/N6_mux2_3/Z (GTP_LUT3)
                                   net (fanout=6)        0.553       2.538         ES7243E_reg_config2/N6_inv
                                                                           f       ES7243E_reg_config2/clock_i2c/CE (GTP_DFF_E)

 Data arrival time                                                   2.538         Logic Levels: 1  
                                                                                   Logic: 0.562ns(32.005%), Route: 1.194ns(67.995%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                            81.380      81.380 r                        
                                                         0.000      81.380 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782      82.162         nt_es1_mclk      
                                                                           r       ES7243E_reg_config2/clock_i2c/CLK (GTP_DFF_E)
 clock pessimism                                         0.000      82.162                          
 clock uncertainty                                      -0.150      82.012                          

 Setup time                                             -0.542      81.470                          

 Data required time                                                 81.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 81.470                          
 Data arrival time                                                   2.538                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        78.932                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/clock_cnt[0]/D (GTP_DFF_R)
Path Group  : clk_12M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.782
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782       0.782         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.105 f       ES7243E_reg_config/clock_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.746         ES7243E_reg_config/clock_cnt [0]
                                                                                   ES7243E_reg_config/clock_cnt[3:0]_inv_3/I0 (GTP_LUT1)
                                   td                    0.172       1.918 f       ES7243E_reg_config/clock_cnt[3:0]_inv_3/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       1.918         ES7243E_reg_config/N322 [0]
                                                                           f       ES7243E_reg_config/clock_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   1.918         Logic Levels: 1  
                                                                                   Logic: 0.495ns(43.574%), Route: 0.641ns(56.426%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782       0.782         nt_es1_mclk      
                                                                           r       ES7243E_reg_config/clock_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       0.782                          
 clock uncertainty                                       0.000       0.782                          

 Hold time                                               0.047       0.829                          

 Data required time                                                  0.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.829                          
 Data arrival time                                                   1.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/clock_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config2/clock_cnt[0]/D (GTP_DFF_R)
Path Group  : clk_12M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.782
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782       0.782         nt_es1_mclk      
                                                                           r       ES7243E_reg_config2/clock_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.105 f       ES7243E_reg_config2/clock_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       1.746         ES7243E_reg_config2/clock_cnt [0]
                                                                                   ES7243E_reg_config2/clock_cnt[3:0]_inv_3/I0 (GTP_LUT1)
                                   td                    0.172       1.918 f       ES7243E_reg_config2/clock_cnt[3:0]_inv_3/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       1.918         ES7243E_reg_config2/N322 [0]
                                                                           f       ES7243E_reg_config2/clock_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   1.918         Logic Levels: 1  
                                                                                   Logic: 0.495ns(43.574%), Route: 0.641ns(56.426%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782       0.782         nt_es1_mclk      
                                                                           r       ES7243E_reg_config2/clock_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       0.782                          
 clock uncertainty                                       0.000       0.782                          

 Hold time                                               0.047       0.829                          

 Data required time                                                  0.829                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.829                          
 Data arrival time                                                   1.918                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[3]/CLK (GTP_DFF_R)
Endpoint    : rstn_1ms[3]/D (GTP_DFF_R)
Path Group  : clk_12M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.782
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782       0.782         nt_es1_mclk      
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       1.105 f       rstn_1ms[3]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       1.658         rstn_1ms[3]      
                                                                                   N51_0_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       1.939 r       N51_0_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       1.939         N51[3]           
                                                                           r       rstn_1ms[3]/D (GTP_DFF_R)

 Data arrival time                                                   1.939         Logic Levels: 1  
                                                                                   Logic: 0.604ns(52.204%), Route: 0.553ns(47.796%)
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                             0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782       0.782         nt_es1_mclk      
                                                                           r       rstn_1ms[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       0.782                          
 clock uncertainty                                       0.000       0.782                          

 Hold time                                               0.039       0.821                          

 Data required time                                                  0.821                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.821                          
 Data arrival time                                                   1.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.118                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_data/CLKA (GTP_DRM9K)
Endpoint    : ES7243E_reg_config/u_i2c_com/reg_sdat/D (GTP_DFF_S)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  1.244
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       1.244       1.244         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_data/CLKA (GTP_DRM9K)

                                   tco                   2.063       3.307 f       ES7243E_reg_config/reg_data/DOA[0] (GTP_DRM9K)
                                   net (fanout=1)        0.903       4.210         ES7243E_reg_config/i2c_data [0]
                                                                                   ES7243E_reg_config/u_i2c_com/N251_9/I0 (GTP_LUT3)
                                   td                    0.217       4.427 r       ES7243E_reg_config/u_i2c_com/N251_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       4.891         ES7243E_reg_config/u_i2c_com/_N17945
                                                                                   ES7243E_reg_config/u_i2c_com/N251_14/I0 (GTP_LUT5M)
                                   td                    0.258       5.149 f       ES7243E_reg_config/u_i2c_com/N251_14/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.149         ES7243E_reg_config/u_i2c_com/_N17950
                                                                                   ES7243E_reg_config/u_i2c_com/N251_15/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.149 f       ES7243E_reg_config/u_i2c_com/N251_15/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       5.613         ES7243E_reg_config/u_i2c_com/_N17951
                                                                                   ES7243E_reg_config/u_i2c_com/N251_28/I3 (GTP_LUT5)
                                   td                    0.217       5.830 r       ES7243E_reg_config/u_i2c_com/N251_28/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.294         ES7243E_reg_config/u_i2c_com/N251
                                                                                   ES7243E_reg_config/u_i2c_com/reg_sdat_ce_mux/I1 (GTP_LUT5)
                                   td                    0.185       6.479 r       ES7243E_reg_config/u_i2c_com/reg_sdat_ce_mux/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.479         ES7243E_reg_config/u_i2c_com/_N42768
                                                                           r       ES7243E_reg_config/u_i2c_com/reg_sdat/D (GTP_DFF_S)

 Data arrival time                                                   6.479         Logic Levels: 5  
                                                                                   Logic: 2.940ns(56.160%), Route: 2.295ns(43.840%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
                                                         0.000   10000.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730   10000.730         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/u_i2c_com/reg_sdat/CLK (GTP_DFF_S)
 clock pessimism                                         0.000   10000.730                          
 clock uncertainty                                      -0.050   10000.680                          

 Setup time                                              0.034   10000.714                          

 Data required time                                              10000.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.714                          
 Data arrival time                                                   6.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9994.235                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_data/CLKA (GTP_DRM9K)
Endpoint    : ES7243E_reg_config2/u_i2c_com/reg_sdat/D (GTP_DFF_S)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  1.244
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       1.244       1.244         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_data/CLKA (GTP_DRM9K)

                                   tco                   2.063       3.307 f       ES7243E_reg_config2/reg_data/DOA[1] (GTP_DRM9K)
                                   net (fanout=1)        0.903       4.210         ES7243E_reg_config2/i2c_data [1]
                                                                                   ES7243E_reg_config2/u_i2c_com/N251_9/I1 (GTP_LUT3)
                                   td                    0.217       4.427 r       ES7243E_reg_config2/u_i2c_com/N251_9/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       4.891         ES7243E_reg_config2/u_i2c_com/_N15927
                                                                                   ES7243E_reg_config2/u_i2c_com/N251_14/I0 (GTP_LUT5M)
                                   td                    0.258       5.149 f       ES7243E_reg_config2/u_i2c_com/N251_14/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       5.149         ES7243E_reg_config2/u_i2c_com/_N15932
                                                                                   ES7243E_reg_config2/u_i2c_com/N251_15/I0 (GTP_MUX2LUT6)
                                   td                    0.000       5.149 f       ES7243E_reg_config2/u_i2c_com/N251_15/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       5.613         ES7243E_reg_config2/u_i2c_com/_N15933
                                                                                   ES7243E_reg_config2/u_i2c_com/N251_28/I3 (GTP_LUT5)
                                   td                    0.217       5.830 r       ES7243E_reg_config2/u_i2c_com/N251_28/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.294         ES7243E_reg_config2/u_i2c_com/N251
                                                                                   ES7243E_reg_config2/u_i2c_com/reg_sdat_ce_mux/I1 (GTP_LUT5)
                                   td                    0.185       6.479 r       ES7243E_reg_config2/u_i2c_com/reg_sdat_ce_mux/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.479         ES7243E_reg_config2/u_i2c_com/_N42776
                                                                           r       ES7243E_reg_config2/u_i2c_com/reg_sdat/D (GTP_DFF_S)

 Data arrival time                                                   6.479         Logic Levels: 5  
                                                                                   Logic: 2.940ns(56.160%), Route: 2.295ns(43.840%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
                                                         0.000   10000.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730   10000.730         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/u_i2c_com/reg_sdat/CLK (GTP_DFF_S)
 clock pessimism                                         0.000   10000.730                          
 clock uncertainty                                      -0.050   10000.680                          

 Setup time                                              0.034   10000.714                          

 Data required time                                              10000.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.714                          
 Data arrival time                                                   6.479                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9994.235                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_index[0]/CLK (GTP_DFF_RE)
Endpoint    : ES7243E_reg_config2/reg_index[0]/CE (GTP_DFF_RE)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.730
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730       0.730         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_index[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.059 r       ES7243E_reg_config2/reg_index[0]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.670       1.729         ES7243E_reg_config2/reg_index [0]
                                                                                   ES7243E_reg_config2/N20_mux2_3/I2 (GTP_LUT3)
                                   td                    0.235       1.964 f       ES7243E_reg_config2/N20_mux2_3/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       2.517         _N765            
                                                                                   ES7243E_reg_config/N294_1/I4 (GTP_LUT5)
                                   td                    0.185       2.702 r       ES7243E_reg_config/N294_1/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       3.343         _N36076          
                                                                                   ES7243E_reg_config2/N294/I1 (GTP_LUT2)
                                   td                    0.172       3.515 f       ES7243E_reg_config2/N294/Z (GTP_LUT2)
                                   net (fanout=6)        0.553       4.068         ES7243E_reg_config2/N294
                                                                           f       ES7243E_reg_config2/reg_index[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   4.068         Logic Levels: 3  
                                                                                   Logic: 0.921ns(27.591%), Route: 2.417ns(72.409%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       10000.000   10000.000 r                        
                                                         0.000   10000.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730   10000.730         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_index[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000   10000.730                          
 clock uncertainty                                      -0.050   10000.680                          

 Setup time                                             -0.542   10000.138                          

 Data required time                                              10000.138                          
----------------------------------------------------------------------------------------------------
 Data required time                                              10000.138                          
 Data arrival time                                                   4.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                      9996.070                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_index[2]/CLK (GTP_DFF_RE)
Endpoint    : ES7243E_reg_config/reg_data/ADDRA[6] (GTP_DRM9K)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.244
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730       0.730         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_index[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       1.053 f       ES7243E_reg_config/reg_index[2]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       2.172         ES7243E_reg_config/reg_index [2]
                                                                           f       ES7243E_reg_config/reg_data/ADDRA[6] (GTP_DRM9K)

 Data arrival time                                                   2.172         Logic Levels: 0  
                                                                                   Logic: 0.323ns(22.399%), Route: 1.119ns(77.601%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       1.244       1.244         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_data/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       1.244                          
 clock uncertainty                                       0.000       1.244                          

 Hold time                                               0.185       1.429                          

 Data required time                                                  1.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.429                          
 Data arrival time                                                   2.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.743                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_index[3]/CLK (GTP_DFF_RE)
Endpoint    : ES7243E_reg_config/reg_data/ADDRA[7] (GTP_DRM9K)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.244
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730       0.730         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_index[3]/CLK (GTP_DFF_RE)

                                   tco                   0.323       1.053 f       ES7243E_reg_config/reg_index[3]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       2.172         ES7243E_reg_config/reg_index [3]
                                                                           f       ES7243E_reg_config/reg_data/ADDRA[7] (GTP_DRM9K)

 Data arrival time                                                   2.172         Logic Levels: 0  
                                                                                   Logic: 0.323ns(22.399%), Route: 1.119ns(77.601%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       1.244       1.244         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_data/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       1.244                          
 clock uncertainty                                       0.000       1.244                          

 Hold time                                               0.185       1.429                          

 Data required time                                                  1.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.429                          
 Data arrival time                                                   2.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.743                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_index[4]/CLK (GTP_DFF_RE)
Endpoint    : ES7243E_reg_config/reg_data/ADDRA[8] (GTP_DRM9K)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.244
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730       0.730         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_index[4]/CLK (GTP_DFF_RE)

                                   tco                   0.323       1.053 f       ES7243E_reg_config/reg_index[4]/Q (GTP_DFF_RE)
                                   net (fanout=3)        1.119       2.172         ES7243E_reg_config/reg_index [4]
                                                                           f       ES7243E_reg_config/reg_data/ADDRA[8] (GTP_DRM9K)

 Data arrival time                                                   2.172         Logic Levels: 0  
                                                                                   Logic: 0.323ns(22.399%), Route: 1.119ns(77.601%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       1.244       1.244         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_data/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       1.244                          
 clock uncertainty                                       0.000       1.244                          

 Hold time                                               0.185       1.429                          

 Data required time                                                  1.429                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.429                          
 Data arrival time                                                   2.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.743                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : ES8156_reg_config/reg_data_doreg[0]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.758
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
                                                         0.000 1419999.620 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782 1420000.402         nt_es1_mclk      
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.329 1420000.731 r       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553 1420001.284         rstn_1ms[4]      
                                                                                   N193_7/I0 (GTP_LUT5)
                                   td                    0.318 1420001.602 f       N193_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.605 1420002.207         _N42814          
                                                                                   N193_19/I0 (GTP_LUT2)
                                   td                    0.217 1420002.424 r       N193_19/Z (GTP_LUT2)
                                   net (fanout=3)        0.605 1420003.029         rstn_out         
                                                                                   ES8156_reg_config/N270_3/I3 (GTP_LUT5)
                                   td                    0.172 1420003.201 f       ES8156_reg_config/N270_3/Z (GTP_LUT5)
                                   net (fanout=14)       0.641 1420003.842         ES8156_reg_config/N270
                                                                           f       ES8156_reg_config/reg_data_doreg[0]/CE (GTP_DFF_E)

 Data arrival time                                             1420003.842         Logic Levels: 3  
                                                                                   Logic: 1.036ns(30.116%), Route: 2.404ns(69.884%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
                                                         0.000 1420000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1420000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_data_doreg[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1420000.758                          
 clock uncertainty                                      -0.050 1420000.708                          

 Setup time                                             -0.542 1420000.166                          

 Data required time                                            1420000.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1420000.166                          
 Data arrival time                                             1420003.842                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.676                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : ES8156_reg_config/reg_data_doreg[1]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.758
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
                                                         0.000 1419999.620 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782 1420000.402         nt_es1_mclk      
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.329 1420000.731 r       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553 1420001.284         rstn_1ms[4]      
                                                                                   N193_7/I0 (GTP_LUT5)
                                   td                    0.318 1420001.602 f       N193_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.605 1420002.207         _N42814          
                                                                                   N193_19/I0 (GTP_LUT2)
                                   td                    0.217 1420002.424 r       N193_19/Z (GTP_LUT2)
                                   net (fanout=3)        0.605 1420003.029         rstn_out         
                                                                                   ES8156_reg_config/N270_3/I3 (GTP_LUT5)
                                   td                    0.172 1420003.201 f       ES8156_reg_config/N270_3/Z (GTP_LUT5)
                                   net (fanout=14)       0.641 1420003.842         ES8156_reg_config/N270
                                                                           f       ES8156_reg_config/reg_data_doreg[1]/CE (GTP_DFF_E)

 Data arrival time                                             1420003.842         Logic Levels: 3  
                                                                                   Logic: 1.036ns(30.116%), Route: 2.404ns(69.884%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
                                                         0.000 1420000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1420000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_data_doreg[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1420000.758                          
 clock uncertainty                                      -0.050 1420000.708                          

 Setup time                                             -0.542 1420000.166                          

 Data required time                                            1420000.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1420000.166                          
 Data arrival time                                             1420003.842                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.676                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/CLK (GTP_DFF_R)
Endpoint    : ES8156_reg_config/reg_data_doreg[2]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.758
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1419999.620
                                                               1419999.620 r                        
                                                         0.000 1419999.620 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782 1420000.402         nt_es1_mclk      
                                                                           r       rstn_1ms[4]/CLK (GTP_DFF_R)

                                   tco                   0.329 1420000.731 r       rstn_1ms[4]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553 1420001.284         rstn_1ms[4]      
                                                                                   N193_7/I0 (GTP_LUT5)
                                   td                    0.318 1420001.602 f       N193_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.605 1420002.207         _N42814          
                                                                                   N193_19/I0 (GTP_LUT2)
                                   td                    0.217 1420002.424 r       N193_19/Z (GTP_LUT2)
                                   net (fanout=3)        0.605 1420003.029         rstn_out         
                                                                                   ES8156_reg_config/N270_3/I3 (GTP_LUT5)
                                   td                    0.172 1420003.201 f       ES8156_reg_config/N270_3/Z (GTP_LUT5)
                                   net (fanout=14)       0.641 1420003.842         ES8156_reg_config/N270
                                                                           f       ES8156_reg_config/reg_data_doreg[2]/CE (GTP_DFF_E)

 Data arrival time                                             1420003.842         Logic Levels: 3  
                                                                                   Logic: 1.036ns(30.116%), Route: 2.404ns(69.884%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1420000.000
                                                               1420000.000 r                        
                                                         0.000 1420000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1420000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_data_doreg[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1420000.758                          
 clock uncertainty                                      -0.050 1420000.708                          

 Setup time                                             -0.542 1420000.166                          

 Data required time                                            1420000.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1420000.166                          
 Data arrival time                                             1420003.842                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.676                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config/reg_data/CEA (GTP_DRM9K)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.462  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.244
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
                                                         0.000 1170000.260 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782 1170001.042         nt_es1_mclk      
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.323 1170001.365 f       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605 1170001.970         rstn_1ms[1]      
                                                                                   N193_18/I1 (GTP_LUT5)
                                   td                    0.281 1170002.251 r       N193_18/Z (GTP_LUT5)
                                   net (fanout=5)        0.670 1170002.921         _N42825          
                                                                                   ES7243E_reg_config/N318_8/I4 (GTP_LUT5)
                                   td                    0.258 1170003.179 f       ES7243E_reg_config/N318_8/Z (GTP_LUT5)
                                   net (fanout=1)        0.978 1170004.157         ES7243E_reg_config/N318
                                                                           f       ES7243E_reg_config/reg_data/CEA (GTP_DRM9K)

 Data arrival time                                             1170004.157         Logic Levels: 2  
                                                                                   Logic: 0.862ns(27.673%), Route: 2.253ns(72.327%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
                                                         0.000 1170000.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       1.244 1170001.244         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_data/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000 1170001.244                          
 clock uncertainty                                       0.050 1170001.294                          

 Hold time                                              -0.014 1170001.280                          

 Data required time                                            1170001.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170001.280                          
 Data arrival time                                             1170004.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.877                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : ES7243E_reg_config2/reg_data/CEA (GTP_DRM9K)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.462  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.244
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
                                                         0.000 1170000.260 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782 1170001.042         nt_es1_mclk      
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.323 1170001.365 f       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605 1170001.970         rstn_1ms[1]      
                                                                                   N193_18/I1 (GTP_LUT5)
                                   td                    0.281 1170002.251 r       N193_18/Z (GTP_LUT5)
                                   net (fanout=5)        0.670 1170002.921         _N42825          
                                                                                   ES7243E_reg_config2/N318_3/I4 (GTP_LUT5)
                                   td                    0.258 1170003.179 f       ES7243E_reg_config2/N318_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.978 1170004.157         ES7243E_reg_config2/N318
                                                                           f       ES7243E_reg_config2/reg_data/CEA (GTP_DRM9K)

 Data arrival time                                             1170004.157         Logic Levels: 2  
                                                                                   Logic: 0.862ns(27.673%), Route: 2.253ns(72.327%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
                                                         0.000 1170000.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       1.244 1170001.244         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_data/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000 1170001.244                          
 clock uncertainty                                       0.050 1170001.294                          

 Hold time                                              -0.014 1170001.280                          

 Data required time                                            1170001.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170001.280                          
 Data arrival time                                             1170004.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.877                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[1]/CLK (GTP_DFF_R)
Endpoint    : ES8156_reg_config/reg_data_doreg[0]/CE (GTP_DFF_E)
Path Group  : clock_i2c
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.758
  Launch Clock Delay      :  0.782
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_12M (rising edge)                        1170000.260
                                                               1170000.260 r                        
                                                         0.000 1170000.260 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=35)       0.782 1170001.042         nt_es1_mclk      
                                                                           r       rstn_1ms[1]/CLK (GTP_DFF_R)

                                   tco                   0.323 1170001.365 f       rstn_1ms[1]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605 1170001.970         rstn_1ms[1]      
                                                                                   N193_18/I1 (GTP_LUT5)
                                   td                    0.281 1170002.251 r       N193_18/Z (GTP_LUT5)
                                   net (fanout=5)        0.670 1170002.921         _N42825          
                                                                                   ES8156_reg_config/N270_3/I4 (GTP_LUT5)
                                   td                    0.250 1170003.171 r       ES8156_reg_config/N270_3/Z (GTP_LUT5)
                                   net (fanout=14)       0.641 1170003.812         ES8156_reg_config/N270
                                                                           r       ES8156_reg_config/reg_data_doreg[0]/CE (GTP_DFF_E)

 Data arrival time                                             1170003.812         Logic Levels: 2  
                                                                                   Logic: 0.854ns(30.830%), Route: 1.916ns(69.170%)
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1170000.000
                                                               1170000.000 r                        
                                                         0.000 1170000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1170000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_data_doreg[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000 1170000.758                          
 clock uncertainty                                       0.050 1170000.808                          

 Hold time                                              -0.258 1170000.550                          

 Data required time                                            1170000.550                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1170000.550                          
 Data arrival time                                             1170003.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.262                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_i2s_tx/ws_d [0]
                                                                                   ES8156_i2s_tx/N15_7[1]/I3 (GTP_LUT5)
                                   td                    0.269       5.839 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.839         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 1  
                                                                                   Logic: 0.598ns(41.994%), Route: 0.826ns(58.006%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.181                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_i2s_tx/ws_d [0]
                                                                                   ES8156_i2s_tx/N15_7[2]/I3 (GTP_LUT5)
                                   td                    0.269       5.839 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.839         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 1  
                                                                                   Logic: 0.598ns(41.994%), Route: 0.826ns(58.006%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.181                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_i2s_tx/ws_d [0]
                                                                                   ES8156_i2s_tx/N15_7[3]/I3 (GTP_LUT5)
                                   td                    0.269       5.839 f       ES8156_i2s_tx/N15_7[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.839         ES8156_i2s_tx/N15 [3]
                                                                           f       ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.839         Logic Levels: 1  
                                                                                   Logic: 0.598ns(41.994%), Route: 0.826ns(58.006%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.839                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.181                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_i2s_tx/sr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_i2s_tx/sr [0]
                                                                                   ES8156_i2s_tx/N15_7[1]/I2 (GTP_LUT5)
                                   td                    0.333     331.156 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     331.156         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                 331.156         Logic Levels: 1  
                                                                                   Logic: 0.656ns(58.571%), Route: 0.464ns(41.429%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.073                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_i2s_tx/sr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_i2s_tx/sr [1]
                                                                                   ES8156_i2s_tx/N15_7[2]/I2 (GTP_LUT5)
                                   td                    0.333     331.156 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     331.156         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                 331.156         Logic Levels: 1  
                                                                                   Logic: 0.656ns(58.571%), Route: 0.464ns(41.429%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.073                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
Endpoint    : ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_i2s_tx/sr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_i2s_tx/sr [2]
                                                                                   ES8156_i2s_tx/N15_7[3]/I2 (GTP_LUT5)
                                   td                    0.333     331.156 f       ES8156_i2s_tx/N15_7[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     331.156         ES8156_i2s_tx/N15 [3]
                                                                           f       ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                 331.156         Logic Levels: 1  
                                                                                   Logic: 0.656ns(58.571%), Route: 0.464ns(41.429%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.073                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[1]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       i2s_loop/ldata[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.208         ldata[1]         
                                                                                   ES8156_i2s_tx/N15_7[1]/I0 (GTP_LUT5)
                                   td                    0.358       5.566 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.566         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.566         Logic Levels: 1  
                                                                                   Logic: 0.687ns(59.687%), Route: 0.464ns(40.313%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.454                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[2]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       i2s_loop/ldata[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.208         ldata[2]         
                                                                                   ES8156_i2s_tx/N15_7[2]/I0 (GTP_LUT5)
                                   td                    0.358       5.566 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.566         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.566         Logic Levels: 1  
                                                                                   Logic: 0.687ns(59.687%), Route: 0.464ns(40.313%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.454                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[3]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       i2s_loop/ldata[3]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.208         ldata[3]         
                                                                                   ES8156_i2s_tx/N15_7[3]/I0 (GTP_LUT5)
                                   td                    0.358       5.566 f       ES8156_i2s_tx/N15_7[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       5.566         ES8156_i2s_tx/N15 [3]
                                                                           f       ES8156_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.566         Logic Levels: 1  
                                                                                   Logic: 0.687ns(59.687%), Route: 0.464ns(40.313%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.566                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.454                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[0]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[0]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204     655.455         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       i2s_loop/ldata[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464     656.242         ldata[0]         
                                                                                   ES8156_i2s_tx/N15_7[0]/I0 (GTP_LUT4)
                                   td                    0.334     656.576 f       ES8156_i2s_tx/N15_7[0]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     656.576         ES8156_i2s_tx/N15 [0]
                                                                           f       ES8156_i2s_tx/sr[0]/D (GTP_DFF_C)

 Data arrival time                                                 656.576         Logic Levels: 1  
                                                                                   Logic: 0.657ns(58.608%), Route: 0.464ns(41.392%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.047     330.133                          

 Data required time                                                330.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.133                          
 Data arrival time                                                 656.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.443                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[1]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204     655.455         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       i2s_loop/ldata[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464     656.242         ldata[1]         
                                                                                   ES8156_i2s_tx/N15_7[1]/I0 (GTP_LUT5)
                                   td                    0.358     656.600 f       ES8156_i2s_tx/N15_7[1]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     656.600         ES8156_i2s_tx/N15 [1]
                                                                           f       ES8156_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                 656.600         Logic Levels: 1  
                                                                                   Logic: 0.681ns(59.476%), Route: 0.464ns(40.524%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.047     330.133                          

 Data required time                                                330.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.133                          
 Data arrival time                                                 656.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.467                          
====================================================================================================

====================================================================================================

Startpoint  : i2s_loop/ldata[2]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204     655.455         nt_es0_dsclk     
                                                                           r       i2s_loop/ldata[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       i2s_loop/ldata[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464     656.242         ldata[2]         
                                                                                   ES8156_i2s_tx/N15_7[2]/I0 (GTP_LUT5)
                                   td                    0.358     656.600 f       ES8156_i2s_tx/N15_7[2]/Z (GTP_LUT5)
                                   net (fanout=1)        0.000     656.600         ES8156_i2s_tx/N15 [2]
                                                                           f       ES8156_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                 656.600         Logic Levels: 1  
                                                                                   Logic: 0.681ns(59.476%), Route: 0.464ns(40.524%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                        325.520     325.520 f                        
 es1_dsclk                                               0.000     325.520 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000     325.520         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.047     330.133                          

 Data required time                                                330.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.133                          
 Data arrival time                                                 656.600                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.467                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_dac2_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_dac2_i2s_tx/ws_d [0]
                                                                                   ES8156_dac2_i2s_tx/N15[1]/I3 (GTP_LUT4)
                                   td                    0.260       5.830 f       ES8156_dac2_i2s_tx/N15[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.830         ES8156_dac2_i2s_tx/N15 [1]
                                                                           f       ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.830         Logic Levels: 1  
                                                                                   Logic: 0.589ns(41.625%), Route: 0.826ns(58.375%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.190                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_dac2_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_dac2_i2s_tx/ws_d [0]
                                                                                   ES8156_dac2_i2s_tx/N15[2]/I3 (GTP_LUT4)
                                   td                    0.260       5.830 f       ES8156_dac2_i2s_tx/N15[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.830         ES8156_dac2_i2s_tx/N15 [2]
                                                                           f       ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.830         Logic Levels: 1  
                                                                                   Logic: 0.589ns(41.625%), Route: 0.826ns(58.375%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.190                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       ES8156_dac2_i2s_tx/ws_d[0]/Q (GTP_DFF_C)
                                   net (fanout=17)       0.826       5.570         ES8156_dac2_i2s_tx/ws_d [0]
                                                                                   ES8156_dac2_i2s_tx/N15[3]/I3 (GTP_LUT4)
                                   td                    0.260       5.830 f       ES8156_dac2_i2s_tx/N15[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.830         ES8156_dac2_i2s_tx/N15 [3]
                                                                           f       ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.830         Logic Levels: 1  
                                                                                   Logic: 0.589ns(41.625%), Route: 0.826ns(58.375%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.190                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_dac2_i2s_tx/sr[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_dac2_i2s_tx/sr [0]
                                                                                   ES8156_dac2_i2s_tx/N15[1]/I1 (GTP_LUT4)
                                   td                    0.324     331.147 f       ES8156_dac2_i2s_tx/N15[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     331.147         ES8156_dac2_i2s_tx/N15 [1]
                                                                           f       ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                 331.147         Logic Levels: 1  
                                                                                   Logic: 0.647ns(58.236%), Route: 0.464ns(41.764%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.064                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_dac2_i2s_tx/sr[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_dac2_i2s_tx/sr [1]
                                                                                   ES8156_dac2_i2s_tx/N15[2]/I1 (GTP_LUT4)
                                   td                    0.324     331.147 f       ES8156_dac2_i2s_tx/N15[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     331.147         ES8156_dac2_i2s_tx/N15 [2]
                                                                           f       ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                 331.147         Logic Levels: 1  
                                                                                   Logic: 0.647ns(58.236%), Route: 0.464ns(41.764%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.064                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
Endpoint    : ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.516
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)

                                   tco                   0.323     330.359 f       ES8156_dac2_i2s_tx/sr[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464     330.823         ES8156_dac2_i2s_tx/sr [2]
                                                                                   ES8156_dac2_i2s_tx/N15[3]/I1 (GTP_LUT4)
                                   td                    0.324     331.147 f       ES8156_dac2_i2s_tx/N15[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     331.147         ES8156_dac2_i2s_tx/N15 [3]
                                                                           f       ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                 331.147         Logic Levels: 1  
                                                                                   Logic: 0.647ns(58.236%), Route: 0.464ns(41.764%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.000     330.036                          

 Hold time                                               0.047     330.083                          

 Data required time                                                330.083                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.083                          
 Data arrival time                                                 331.147                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.064                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/data[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         rx_data[1]       
                                                                                   ES8156_dac2_i2s_tx/N15[1]/I0 (GTP_LUT4)
                                   td                    0.300       5.649 f       ES8156_dac2_i2s_tx/N15[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.649         ES8156_dac2_i2s_tx/N15 [1]
                                                                           f       ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.649         Logic Levels: 1  
                                                                                   Logic: 0.629ns(50.972%), Route: 0.605ns(49.028%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.371                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[2]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/data[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         rx_data[2]       
                                                                                   ES8156_dac2_i2s_tx/N15[2]/I0 (GTP_LUT4)
                                   td                    0.300       5.649 f       ES8156_dac2_i2s_tx/N15[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.649         ES8156_dac2_i2s_tx/N15 [2]
                                                                           f       ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.649         Logic Levels: 1  
                                                                                   Logic: 0.629ns(50.972%), Route: 0.605ns(49.028%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.371                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[3]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       ES7243_i2s_rx/data[3]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605       5.349         rx_data[3]       
                                                                                   ES8156_dac2_i2s_tx/N15[3]/I0 (GTP_LUT4)
                                   td                    0.300       5.649 f       ES8156_dac2_i2s_tx/N15[3]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       5.649         ES8156_dac2_i2s_tx/N15 [3]
                                                                           f       ES8156_dac2_i2s_tx/sr[3]/D (GTP_DFF_C)

 Data arrival time                                                   5.649         Logic Levels: 1  
                                                                                   Logic: 0.629ns(50.972%), Route: 0.605ns(49.028%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[3]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                      -0.050     329.986                          

 Setup time                                              0.034     330.020                          

 Data required time                                                330.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.020                          
 Data arrival time                                                   5.649                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       324.371                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[0]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204     655.455         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       ES7243_i2s_rx/data[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605     656.383         rx_data[0]       
                                                                                   ES8156_dac2_i2s_tx/N15[0]_1/I0 (GTP_LUT3)
                                   td                    0.279     656.662 f       ES8156_dac2_i2s_tx/N15[0]_1/Z (GTP_LUT3)
                                   net (fanout=1)        0.000     656.662         ES8156_dac2_i2s_tx/N15 [0]
                                                                           f       ES8156_dac2_i2s_tx/sr[0]/D (GTP_DFF_C)

 Data arrival time                                                 656.662         Logic Levels: 1  
                                                                                   Logic: 0.602ns(49.876%), Route: 0.605ns(50.124%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.047     330.133                          

 Data required time                                                330.133                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.133                          
 Data arrival time                                                 656.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.529                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204     655.455         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       ES7243_i2s_rx/data[1]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605     656.383         rx_data[1]       
                                                                                   ES8156_dac2_i2s_tx/N15[1]/I0 (GTP_LUT4)
                                   td                    0.281     656.664 r       ES8156_dac2_i2s_tx/N15[1]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     656.664         ES8156_dac2_i2s_tx/N15 [1]
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/D (GTP_DFF_C)

 Data arrival time                                                 656.664         Logic Levels: 1  
                                                                                   Logic: 0.604ns(49.959%), Route: 0.605ns(50.041%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.039     330.125                          

 Data required time                                                330.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.125                          
 Data arrival time                                                 656.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.539                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/data[2]/CLK (GTP_DFF_CE)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204     655.455         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323     655.778 f       ES7243_i2s_rx/data[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.605     656.383         rx_data[2]       
                                                                                   ES8156_dac2_i2s_tx/N15[2]/I0 (GTP_LUT4)
                                   td                    0.281     656.664 r       ES8156_dac2_i2s_tx/N15[2]/Z (GTP_LUT4)
                                   net (fanout=1)        0.000     656.664         ES8156_dac2_i2s_tx/N15 [2]
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/D (GTP_DFF_C)

 Data arrival time                                                 656.664         Logic Levels: 1  
                                                                                   Logic: 0.604ns(49.959%), Route: 0.605ns(50.041%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                       325.520     325.520 f                        
 dac2_es1_dsclk                                          0.000     325.520 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000     325.520         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312     326.832 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000     326.832         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000     326.832 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204     330.036         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     330.036                          
 clock uncertainty                                       0.050     330.086                          

 Hold time                                               0.039     330.125                          

 Data required time                                                330.125                          
----------------------------------------------------------------------------------------------------
 Data required time                                                330.125                          
 Data arrival time                                                 656.664                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       326.539                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2[13]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2[13]/Q (GTP_DFF_C)
                                   net (fanout=3)        0.605       5.349         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2 [13]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_3/I3 (GTP_LUT4)
                                   td                    0.275       5.624 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_3/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       6.229         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2_b [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_7/I4 (GTP_LUT5)
                                   td                    0.185       6.414 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       7.019         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2_b [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_11/I4 (GTP_LUT5)
                                   td                    0.185       7.204 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N24_11/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.757         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/wrptr2_b [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N3[3]_1/I3 (GTP_LUT4)
                                   td                    0.185       7.942 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N3[3]_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       8.406         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/_N45975
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_1/I3 (GTP_LUT5CARRY)
                                   td                    0.233       8.639 f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.639         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [2]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.669 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.669         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [4]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.699 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.699         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [6]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.729 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.729         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [8]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.759 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.759         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [10]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.789 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.789         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.co [12]
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.819 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203.eq_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.283         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N203
                                                                                   u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N204/I4 (GTP_LUT5)
                                   td                    0.185       9.468 r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N204/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.468         u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/N204
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.468         Logic Levels: 7  
                                                                                   Logic: 1.757ns(34.771%), Route: 3.296ns(65.229%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204     655.455         nt_es0_dsclk     
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     655.455                          
 clock uncertainty                                      -0.050     655.405                          

 Setup time                                              0.034     655.439                          

 Data required time                                                655.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                655.439                          
 Data arrival time                                                   9.468                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       645.971                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       5.457         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2 [11]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_4/I0 (GTP_LUT5)
                                   td                    0.293       5.750 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       6.443         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr [7]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_6/I0 (GTP_LUT3)
                                   td                    0.185       6.628 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_6/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       7.269         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr [5]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_10/I0 (GTP_LUT5)
                                   td                    0.185       7.454 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_10/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.059         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr [1]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.233       8.292 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.292         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [0]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.322 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.322         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [2]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.352 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.352         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [4]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.382 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.382         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [6]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.412 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.412         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.co [8]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.648 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.112         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N167
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N168/I4 (GTP_LUT5)
                                   td                    0.185       9.297 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N168/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.297         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N168
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   9.297         Logic Levels: 6  
                                                                                   Logic: 1.766ns(36.174%), Route: 3.116ns(63.826%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204     655.455         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     655.455                          
 clock uncertainty                                      -0.050     655.405                          

 Setup time                                              0.034     655.439                          

 Data required time                                                655.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                655.439                          
 Data arrival time                                                   9.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       646.142                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.713       5.457         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2 [11]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_4/I0 (GTP_LUT5)
                                   td                    0.293       5.750 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       6.443         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr [7]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_6/I0 (GTP_LUT3)
                                   td                    0.185       6.628 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_6/Z (GTP_LUT3)
                                   net (fanout=4)        0.641       7.269         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr [5]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_10/I0 (GTP_LUT5)
                                   td                    0.185       7.454 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N24_10/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       8.059         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr [1]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201       8.260 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.260         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [1]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.290 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.290         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [2]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.320 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.320         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [3]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.350 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.350         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [4]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.380 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.380         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [5]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.410 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.410         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [6]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.440 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.440         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [7]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.470 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.470         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [8]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.500 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.500         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [9]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.530 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.530         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [10]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.560 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.560         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.co [11]
                                                                                   U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.796 r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296_5.fsub_12/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.796         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/N296 [11]
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/D (GTP_DFF_C)

 Data arrival time                                                   8.796         Logic Levels: 6  
                                                                                   Logic: 1.729ns(39.466%), Route: 2.652ns(60.534%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                         651.040     651.040 r                        
 es0_dsclk                                               0.000     651.040 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000     651.040         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211     652.251 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204     655.455         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wr_water_level[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     655.455                          
 clock uncertainty                                      -0.050     655.405                          

 Setup time                                              0.034     655.439                          

 Data required time                                                655.439                          
----------------------------------------------------------------------------------------------------
 Data required time                                                655.439                          
 Data arrival time                                                   8.796                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       646.643                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243_i2s_rx/sr[15]/CLK (GTP_DFF_CE)
Endpoint    : ES7243_i2s_rx/data[15]/D (GTP_DFF_CE)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/sr[15]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       ES7243_i2s_rx/sr[15]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         ES7243_i2s_rx/sr [15]
                                                                           f       ES7243_i2s_rx/data[15]/D (GTP_DFF_CE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/data[15]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/Q (GTP_DFF_C)
                                   net (fanout=2)        1.023       5.767         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/I1 (GTP_LUT2)
                                   td                    0.172       5.939 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/Z (GTP_LUT2)
                                   net (fanout=35)       0.745       6.684         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/C (GTP_DFF_C)

 Data arrival time                                                   6.684         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.080%), Route: 1.768ns(77.920%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204      24.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC_EN/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/Q (GTP_DFF_C)
                                   net (fanout=2)        1.023       5.767         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/I1 (GTP_LUT2)
                                   td                    0.172       5.939 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/Z (GTP_LUT2)
                                   net (fanout=35)       0.745       6.684         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC_EN/C (GTP_DFF_C)

 Data arrival time                                                   6.684         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.080%), Route: 1.768ns(77.920%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204      24.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_LANE_SYNC_EN/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/P (GTP_DFF_P)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rstn_debounce/rstn_out/Q (GTP_DFF_C)
                                   net (fanout=2)        1.023       5.767         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/ext_rst_n_sync
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/I1 (GTP_LUT2)
                                   td                    0.172       5.939 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0/Z (GTP_LUT2)
                                   net (fanout=35)       0.745       6.684         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N0
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/P (GTP_DFF_P)

 Data arrival time                                                   6.684         Logic Levels: 1  
                                                                                   Logic: 0.501ns(22.080%), Route: 1.768ns(77.920%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204      24.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/P_PCS_TX_RST/CLK (GTP_DFF_P)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   6.684                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/tx_rst_done_ref/C (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/ref_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N156/I (GTP_INV)
                                   td                    0.000       4.744 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N156/Z (GTP_INV)
                                   net (fanout=1)        0.464       5.208         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N156
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/tx_rst_done_ref/C (GTP_DFF_CE)

 Data arrival time                                                   5.208         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/tx_rst_done_ref/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_refclk_buttonrstn_debounce/rstn_out/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       4.744         u_pcie/sync_button_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1/I (GTP_INV)
                                   td                    0.000       4.744 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1/Z (GTP_INV)
                                   net (fanout=2)        0.605       5.349         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   5.349         Logic Levels: 1  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/C (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_pcie/u_refclk_buttonrstn_debounce/rstn_out/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       4.744         u_pcie/sync_button_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1/I (GTP_INV)
                                   td                    0.000       4.744 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1/Z (GTP_INV)
                                   net (fanout=2)        0.605       5.349         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/N16_1
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/C (GTP_DFF_C)

 Data arrival time                                                   5.349         Logic Levels: 1  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      3.204       4.415         nt_sys_clk       
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/Z (GTP_INV)
                                   net (fanout=69)       0.834       2.226         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.289%), Route: 0.834ns(71.711%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Recovery time                                          -0.542       4.471                          

 Data required time                                                  4.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.471                          
 Data arrival time                                                   2.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/Z (GTP_INV)
                                   net (fanout=69)       0.834       2.226         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/C (GTP_DFF_C)

 Data arrival time                                                   2.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.289%), Route: 0.834ns(71.711%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Recovery time                                          -0.542       4.471                          

 Data required time                                                  4.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.471                          
 Data arrival time                                                   2.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/C (GTP_DFF_C)
Path Group  : pclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.063
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/core_rst_n_mem
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3/Z (GTP_INV)
                                   net (fanout=69)       0.834       2.226         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N3
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/C (GTP_DFF_C)

 Data arrival time                                                   2.226         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.289%), Route: 0.834ns(71.711%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                4.000       4.000 r                        
                                                         0.000       4.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       5.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/p_hdrq_data_in_r[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.063                          
 clock uncertainty                                      -0.050       5.013                          

 Recovery time                                          -0.542       4.471                          

 Data required time                                                  4.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.471                          
 Data arrival time                                                   2.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.245                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/Z (GTP_INV)
                                   net (fanout=32)       1.452       2.844         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   2.844         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.473%), Route: 1.452ns(81.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Removal time                                           -0.026       1.552                          

 Data required time                                                  1.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.552                          
 Data arrival time                                                   2.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/Z (GTP_INV)
                                   net (fanout=32)       1.452       2.844         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   2.844         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.473%), Route: 1.452ns(81.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Removal time                                           -0.026       1.552                          

 Data required time                                                  1.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.552                          
 Data arrival time                                                   2.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : pclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.515  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.578
  Launch Clock Delay      :  1.063
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.063       1.063         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       1.392 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/mem_button_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       1.392         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/s_mem_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/I (GTP_INV)
                                   td                    0.000       1.392 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13/Z (GTP_INV)
                                   net (fanout=32)       1.452       2.844         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/N13
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   2.844         Logic Levels: 1  
                                                                                   Logic: 0.329ns(18.473%), Route: 1.452ns(81.527%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_RCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=111)      1.578       1.578         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/pclk
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       1.578                          
 clock uncertainty                                       0.000       1.578                          

 Removal time                                           -0.026       1.552                          

 Data required time                                                  1.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.552                          
 Data arrival time                                                   2.844                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.162 r       u_pcie/u_pcie_dma/dma_start/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       2.855         u_pcie/u_pcie_dma/dma_start
                                                                                   u_pcie/u_pcie_dma/N164/I0 (GTP_LUT2)
                                   td                    0.211       3.066 r       u_pcie/u_pcie_dma/N164/Z (GTP_LUT2)
                                   net (fanout=32)       0.938       4.004         u_pcie/u_pcie_dma/N164
                                                                                   u_pcie/u_pcie_dma/N330/I1 (GTP_LUT2)
                                   td                    0.172       4.176 f       u_pcie/u_pcie_dma/N330/Z (GTP_LUT2)
                                   net (fanout=258)      1.585       5.761         u_pcie/u_pcie_dma/N330
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/P (GTP_DFF_P)

 Data arrival time                                                   5.761         Logic Levels: 2  
                                                                                   Logic: 0.712ns(18.126%), Route: 3.216ns(81.874%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       9.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       9.833                          
 clock uncertainty                                      -0.050       9.783                          

 Recovery time                                          -0.542       9.241                          

 Data required time                                                  9.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.241                          
 Data arrival time                                                   5.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.162 r       u_pcie/u_pcie_dma/dma_start/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       2.855         u_pcie/u_pcie_dma/dma_start
                                                                                   u_pcie/u_pcie_dma/N164/I0 (GTP_LUT2)
                                   td                    0.211       3.066 r       u_pcie/u_pcie_dma/N164/Z (GTP_LUT2)
                                   net (fanout=32)       0.938       4.004         u_pcie/u_pcie_dma/N164
                                                                                   u_pcie/u_pcie_dma/N330/I1 (GTP_LUT2)
                                   td                    0.172       4.176 f       u_pcie/u_pcie_dma/N330/Z (GTP_LUT2)
                                   net (fanout=258)      1.585       5.761         u_pcie/u_pcie_dma/N330
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   5.761         Logic Levels: 2  
                                                                                   Logic: 0.712ns(18.126%), Route: 3.216ns(81.874%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       9.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       9.833                          
 clock uncertainty                                      -0.050       9.783                          

 Recovery time                                          -0.542       9.241                          

 Data required time                                                  9.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.241                          
 Data arrival time                                                   5.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)
Path Group  : pclk_div2
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/dma_start/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.162 r       u_pcie/u_pcie_dma/dma_start/Q (GTP_DFF_CE)
                                   net (fanout=6)        0.693       2.855         u_pcie/u_pcie_dma/dma_start
                                                                                   u_pcie/u_pcie_dma/N164/I0 (GTP_LUT2)
                                   td                    0.211       3.066 r       u_pcie/u_pcie_dma/N164/Z (GTP_LUT2)
                                   net (fanout=32)       0.938       4.004         u_pcie/u_pcie_dma/N164
                                                                                   u_pcie/u_pcie_dma/N330/I1 (GTP_LUT2)
                                   td                    0.172       4.176 f       u_pcie/u_pcie_dma/N330/Z (GTP_LUT2)
                                   net (fanout=258)      1.585       5.761         u_pcie/u_pcie_dma/N330
                                                                           f       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   5.761         Logic Levels: 2  
                                                                                   Logic: 0.712ns(18.126%), Route: 3.216ns(81.874%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           8.000       8.000 r                        
                                                         0.000       8.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       9.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       9.833                          
 clock uncertainty                                      -0.050       9.783                          

 Recovery time                                          -0.542       9.241                          

 Data required time                                                  9.241                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.241                          
 Data arrival time                                                   5.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.480                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/RSTB (GTP_DRM9K)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.347
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.047       2.880 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/CORE_RST_N (GTP_PCIEGEN2)
                                   net (fanout=1)        0.000       2.880         u_pcie/core_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       2.880 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=30)       1.259       4.139         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/RSTB (GTP_DRM9K)

 Data arrival time                                                   4.139         Logic Levels: 1  
                                                                                   Logic: 1.047ns(45.403%), Route: 1.259ns(54.597%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      2.347       2.347         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000       2.347                          
 clock uncertainty                                       0.000       2.347                          

 Removal time                                           -0.026       2.321                          

 Data required time                                                  2.321                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.321                          
 Data arrival time                                                   4.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.818                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/RSTA (GTP_DRM9K)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.347
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.047       2.880 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/CORE_RST_N (GTP_PCIEGEN2)
                                   net (fanout=1)        0.000       2.880         u_pcie/core_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       2.880 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=30)       1.259       4.139         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/RSTA (GTP_DRM9K)

 Data arrival time                                                   4.139         Logic Levels: 1  
                                                                                   Logic: 1.047ns(45.403%), Route: 1.259ns(54.597%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      2.347       2.347         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       2.347                          
 clock uncertainty                                       0.000       2.347                          

 Removal time                                           -0.053       2.294                          

 Data required time                                                  2.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.294                          
 Data arrival time                                                   4.139                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.845                          
====================================================================================================

====================================================================================================

Startpoint  : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)
Endpoint    : u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/tx_rst_done_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : pclk_div2
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.833
  Launch Clock Delay      :  1.833
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/PCLK_DIV2 (GTP_PCIEGEN2)

                                   tco                   1.047       2.880 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie/CORE_RST_N (GTP_PCIEGEN2)
                                   net (fanout=1)        0.000       2.880         u_pcie/core_rst_n
                                                                                   u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/I (GTP_INV)
                                   td                    0.000       2.880 f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0/Z (GTP_INV)
                                   net (fanout=30)       0.745       3.625         u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_core_rstn_sync/N0
                                                                           f       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/tx_rst_done_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   3.625         Logic Levels: 1  
                                                                                   Logic: 1.047ns(58.426%), Route: 0.745ns(41.574%)
----------------------------------------------------------------------------------------------------

 Clock pclk_div2 (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/P_TCLK2FABRIC[0] (GTP_HSST_E2)
                                   net (fanout=669)      1.833       1.833         u_pcie/pclk_div2 
                                                                           r       u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/tx_rst_done_sync/sig_async_ff/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.833                          
 clock uncertainty                                       0.000       1.833                          

 Removal time                                           -0.251       1.582                          

 Data required time                                                  1.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.582                          
 Data arrival time                                                   3.625                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.043                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/D[0]/C (GTP_DFF_CE)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.721 r       U_MFCC_VQ/PA_judge[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.185         U_MFCC_VQ/PA_judge [0]
                                                                                   U_MFCC_VQ/N212.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.320       5.505 f       U_MFCC_VQ/N212.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.505         U_MFCC_VQ/N212.co [0]
                                                                                   U_MFCC_VQ/N212.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.535 r       U_MFCC_VQ/N212.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.535         U_MFCC_VQ/N212.co [2]
                                                                                   U_MFCC_VQ/N212.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.565 r       U_MFCC_VQ/N212.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.565         U_MFCC_VQ/N212.co [4]
                                                                                   U_MFCC_VQ/N212.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.595 r       U_MFCC_VQ/N212.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.595         U_MFCC_VQ/N212.co [6]
                                                                                   U_MFCC_VQ/N212.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.625 r       U_MFCC_VQ/N212.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.625         U_MFCC_VQ/N212.co [8]
                                                                                   U_MFCC_VQ/N212.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.655 r       U_MFCC_VQ/N212.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         U_MFCC_VQ/N212.co [10]
                                                                                   U_MFCC_VQ/N212.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.685 r       U_MFCC_VQ/N212.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.685         U_MFCC_VQ/N212.co [12]
                                                                                   U_MFCC_VQ/N212.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.715 r       U_MFCC_VQ/N212.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.715         U_MFCC_VQ/N212.co [14]
                                                                                   U_MFCC_VQ/N212.lt_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.745 r       U_MFCC_VQ/N212.lt_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.745         U_MFCC_VQ/N212.co [16]
                                                                                   U_MFCC_VQ/N212.lt_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.775 r       U_MFCC_VQ/N212.lt_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.775         U_MFCC_VQ/N212.co [18]
                                                                                   U_MFCC_VQ/N212.lt_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.805 r       U_MFCC_VQ/N212.lt_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.805         U_MFCC_VQ/N212.co [20]
                                                                                   U_MFCC_VQ/N212.lt_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.835 r       U_MFCC_VQ/N212.lt_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.835         U_MFCC_VQ/N212.co [22]
                                                                                   U_MFCC_VQ/N212.lt_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.865 r       U_MFCC_VQ/N212.lt_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713       6.578         U_MFCC_VQ/N212   
                                                                                   U_MFCC_VQ/N65_9/I0 (GTP_LUT5M)
                                   td                    0.258       6.836 f       U_MFCC_VQ/N65_9/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.300         U_MFCC_VQ/_N15691
                                                                                   U_MFCC_VQ/N102_33[1]_3/I2 (GTP_LUT5)
                                   td                    0.258       7.558 f       U_MFCC_VQ/N102_33[1]_3/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.228         U_MFCC_VQ/fsm_n [1]
                                                                                   U_MFCC_VQ/N319_4/I2 (GTP_LUT5M)
                                   td                    0.300       8.528 f       U_MFCC_VQ/N319_4/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605       9.133         U_MFCC_VQ/N319   
                                                                                   U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/I1 (GTP_LUT3)
                                   td                    0.172       9.305 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/Z (GTP_LUT3)
                                   net (fanout=2143)     2.689      11.994         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
                                                                           f       U_MFCC_VQ/VQ_identifys1/VQ/D[0]/C (GTP_DFF_CE)

 Data arrival time                                                  11.994         Logic Levels: 8  
                                                                                   Logic: 1.997ns(26.269%), Route: 5.605ns(73.731%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392      11.126         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/D[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.126                          
 clock uncertainty                                      -0.150      10.976                          

 Recovery time                                          -0.542      10.434                          

 Data required time                                                 10.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.434                          
 Data arrival time                                                  11.994                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.560                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/D[1]/C (GTP_DFF_CE)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.721 r       U_MFCC_VQ/PA_judge[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.185         U_MFCC_VQ/PA_judge [0]
                                                                                   U_MFCC_VQ/N212.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.320       5.505 f       U_MFCC_VQ/N212.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.505         U_MFCC_VQ/N212.co [0]
                                                                                   U_MFCC_VQ/N212.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.535 r       U_MFCC_VQ/N212.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.535         U_MFCC_VQ/N212.co [2]
                                                                                   U_MFCC_VQ/N212.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.565 r       U_MFCC_VQ/N212.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.565         U_MFCC_VQ/N212.co [4]
                                                                                   U_MFCC_VQ/N212.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.595 r       U_MFCC_VQ/N212.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.595         U_MFCC_VQ/N212.co [6]
                                                                                   U_MFCC_VQ/N212.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.625 r       U_MFCC_VQ/N212.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.625         U_MFCC_VQ/N212.co [8]
                                                                                   U_MFCC_VQ/N212.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.655 r       U_MFCC_VQ/N212.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         U_MFCC_VQ/N212.co [10]
                                                                                   U_MFCC_VQ/N212.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.685 r       U_MFCC_VQ/N212.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.685         U_MFCC_VQ/N212.co [12]
                                                                                   U_MFCC_VQ/N212.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.715 r       U_MFCC_VQ/N212.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.715         U_MFCC_VQ/N212.co [14]
                                                                                   U_MFCC_VQ/N212.lt_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.745 r       U_MFCC_VQ/N212.lt_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.745         U_MFCC_VQ/N212.co [16]
                                                                                   U_MFCC_VQ/N212.lt_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.775 r       U_MFCC_VQ/N212.lt_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.775         U_MFCC_VQ/N212.co [18]
                                                                                   U_MFCC_VQ/N212.lt_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.805 r       U_MFCC_VQ/N212.lt_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.805         U_MFCC_VQ/N212.co [20]
                                                                                   U_MFCC_VQ/N212.lt_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.835 r       U_MFCC_VQ/N212.lt_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.835         U_MFCC_VQ/N212.co [22]
                                                                                   U_MFCC_VQ/N212.lt_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.865 r       U_MFCC_VQ/N212.lt_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713       6.578         U_MFCC_VQ/N212   
                                                                                   U_MFCC_VQ/N65_9/I0 (GTP_LUT5M)
                                   td                    0.258       6.836 f       U_MFCC_VQ/N65_9/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.300         U_MFCC_VQ/_N15691
                                                                                   U_MFCC_VQ/N102_33[1]_3/I2 (GTP_LUT5)
                                   td                    0.258       7.558 f       U_MFCC_VQ/N102_33[1]_3/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.228         U_MFCC_VQ/fsm_n [1]
                                                                                   U_MFCC_VQ/N319_4/I2 (GTP_LUT5M)
                                   td                    0.300       8.528 f       U_MFCC_VQ/N319_4/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605       9.133         U_MFCC_VQ/N319   
                                                                                   U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/I1 (GTP_LUT3)
                                   td                    0.172       9.305 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/Z (GTP_LUT3)
                                   net (fanout=2143)     2.689      11.994         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
                                                                           f       U_MFCC_VQ/VQ_identifys1/VQ/D[1]/C (GTP_DFF_CE)

 Data arrival time                                                  11.994         Logic Levels: 8  
                                                                                   Logic: 1.997ns(26.269%), Route: 5.605ns(73.731%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392      11.126         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/D[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.126                          
 clock uncertainty                                      -0.150      10.976                          

 Recovery time                                          -0.542      10.434                          

 Data required time                                                 10.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.434                          
 Data arrival time                                                  11.994                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.560                          
====================================================================================================

====================================================================================================

Startpoint  : U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)
Endpoint    : U_MFCC_VQ/VQ_identifys1/VQ/D[2]/C (GTP_DFF_CE)
Path Group  : hdmi_tx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/PA_judge[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.721 r       U_MFCC_VQ/PA_judge[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.185         U_MFCC_VQ/PA_judge [0]
                                                                                   U_MFCC_VQ/N212.lt_0/I1 (GTP_LUT5CARRY)
                                   td                    0.320       5.505 f       U_MFCC_VQ/N212.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.505         U_MFCC_VQ/N212.co [0]
                                                                                   U_MFCC_VQ/N212.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.535 r       U_MFCC_VQ/N212.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.535         U_MFCC_VQ/N212.co [2]
                                                                                   U_MFCC_VQ/N212.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.565 r       U_MFCC_VQ/N212.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.565         U_MFCC_VQ/N212.co [4]
                                                                                   U_MFCC_VQ/N212.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.595 r       U_MFCC_VQ/N212.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.595         U_MFCC_VQ/N212.co [6]
                                                                                   U_MFCC_VQ/N212.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.625 r       U_MFCC_VQ/N212.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.625         U_MFCC_VQ/N212.co [8]
                                                                                   U_MFCC_VQ/N212.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.655 r       U_MFCC_VQ/N212.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.655         U_MFCC_VQ/N212.co [10]
                                                                                   U_MFCC_VQ/N212.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.685 r       U_MFCC_VQ/N212.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.685         U_MFCC_VQ/N212.co [12]
                                                                                   U_MFCC_VQ/N212.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.715 r       U_MFCC_VQ/N212.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.715         U_MFCC_VQ/N212.co [14]
                                                                                   U_MFCC_VQ/N212.lt_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.745 r       U_MFCC_VQ/N212.lt_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.745         U_MFCC_VQ/N212.co [16]
                                                                                   U_MFCC_VQ/N212.lt_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.775 r       U_MFCC_VQ/N212.lt_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.775         U_MFCC_VQ/N212.co [18]
                                                                                   U_MFCC_VQ/N212.lt_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.805 r       U_MFCC_VQ/N212.lt_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.805         U_MFCC_VQ/N212.co [20]
                                                                                   U_MFCC_VQ/N212.lt_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.835 r       U_MFCC_VQ/N212.lt_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.835         U_MFCC_VQ/N212.co [22]
                                                                                   U_MFCC_VQ/N212.lt_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.865 r       U_MFCC_VQ/N212.lt_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713       6.578         U_MFCC_VQ/N212   
                                                                                   U_MFCC_VQ/N65_9/I0 (GTP_LUT5M)
                                   td                    0.258       6.836 f       U_MFCC_VQ/N65_9/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.300         U_MFCC_VQ/_N15691
                                                                                   U_MFCC_VQ/N102_33[1]_3/I2 (GTP_LUT5)
                                   td                    0.258       7.558 f       U_MFCC_VQ/N102_33[1]_3/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       8.228         U_MFCC_VQ/fsm_n [1]
                                                                                   U_MFCC_VQ/N319_4/I2 (GTP_LUT5M)
                                   td                    0.300       8.528 f       U_MFCC_VQ/N319_4/Z (GTP_LUT5M)
                                   net (fanout=3)        0.605       9.133         U_MFCC_VQ/N319   
                                                                                   U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/I1 (GTP_LUT3)
                                   td                    0.172       9.305 f       U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0/Z (GTP_LUT3)
                                   net (fanout=2143)     2.689      11.994         U_MFCC_VQ/VQ_identifys1/VQ/LBG_frame_13/N0
                                                                           f       U_MFCC_VQ/VQ_identifys1/VQ/D[2]/C (GTP_DFF_CE)

 Data arrival time                                                  11.994         Logic Levels: 8  
                                                                                   Logic: 1.997ns(26.269%), Route: 5.605ns(73.731%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
                                                         0.000       6.734 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392      11.126         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/VQ_identifys1/VQ/D[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.126                          
 clock uncertainty                                      -0.150      10.976                          

 Recovery time                                          -0.542      10.434                          

 Data required time                                                 10.434                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.434                          
 Data arrival time                                                  11.994                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.560                          
====================================================================================================

====================================================================================================

Startpoint  : XUNLIAN_START/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_LBG_16X13_1/U_ipml_sdpram_VQ_LBG_16X13/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.906
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       XUNLIAN_START/CLK (GTP_DFF_C)

                                   tco                   0.323       4.715 f       XUNLIAN_START/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       5.473         XUNLIAN_START    
                                                                                   U_MFCC_VQ/u_VQ_LBG_XUNLIAN/LBG_mean/N0/I0 (GTP_LUT2)
                                   td                    0.172       5.645 f       U_MFCC_VQ/u_VQ_LBG_XUNLIAN/LBG_mean/N0/Z (GTP_LUT2)
                                   net (fanout=948)      2.393       8.038         U_MFCC_VQ/u_VQ_LBG_XUNLIAN/LBG_mean/N0
                                                                           f       U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_LBG_16X13_1/U_ipml_sdpram_VQ_LBG_16X13/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTB (GTP_DRM9K)

 Data arrival time                                                   8.038         Logic Levels: 1  
                                                                                   Logic: 0.495ns(13.577%), Route: 3.151ns(86.423%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.906       4.906         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_LBG_16X13_1/U_ipml_sdpram_VQ_LBG_16X13/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKB (GTP_DRM9K)
 clock pessimism                                         0.000       4.906                          
 clock uncertainty                                       0.000       4.906                          

 Removal time                                           -0.026       4.880                          

 Data required time                                                  4.880                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.880                          
 Data arrival time                                                   8.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.158                          
====================================================================================================

====================================================================================================

Startpoint  : XUNLIAN_START/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_LBG_16X13_1/U_ipml_sdpram_VQ_LBG_16X13/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.906
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       XUNLIAN_START/CLK (GTP_DFF_C)

                                   tco                   0.323       4.715 f       XUNLIAN_START/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       5.473         XUNLIAN_START    
                                                                                   U_MFCC_VQ/u_VQ_LBG_XUNLIAN/LBG_mean/N0/I0 (GTP_LUT2)
                                   td                    0.172       5.645 f       U_MFCC_VQ/u_VQ_LBG_XUNLIAN/LBG_mean/N0/Z (GTP_LUT2)
                                   net (fanout=948)      2.393       8.038         U_MFCC_VQ/u_VQ_LBG_XUNLIAN/LBG_mean/N0
                                                                           f       U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_LBG_16X13_1/U_ipml_sdpram_VQ_LBG_16X13/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   8.038         Logic Levels: 1  
                                                                                   Logic: 0.495ns(13.577%), Route: 3.151ns(86.423%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.906       4.906         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_VQ_LBG_XUNLIAN/VQ_LBG_16X13_1/U_ipml_sdpram_VQ_LBG_16X13/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000       4.906                          
 clock uncertainty                                       0.000       4.906                          

 Removal time                                           -0.053       4.853                          

 Data required time                                                  4.853                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.853                          
 Data arrival time                                                   8.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.185                          
====================================================================================================

====================================================================================================

Startpoint  : XUNLIAN_START/CLK (GTP_DFF_C)
Endpoint    : U_MFCC_VQ/u_VQ_LBG_XUNLIAN/CNT_FOR[0]/C (GTP_DFF_CE)
Path Group  : hdmi_tx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.392
  Launch Clock Delay      :  4.392
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       XUNLIAN_START/CLK (GTP_DFF_C)

                                   tco                   0.323       4.715 f       XUNLIAN_START/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       5.473         XUNLIAN_START    
                                                                                   U_MFCC_VQ/u_VQ_LBG_XUNLIAN/LBG_mean/N0/I0 (GTP_LUT2)
                                   td                    0.172       5.645 f       U_MFCC_VQ/u_VQ_LBG_XUNLIAN/LBG_mean/N0/Z (GTP_LUT2)
                                   net (fanout=948)      1.878       7.523         U_MFCC_VQ/u_VQ_LBG_XUNLIAN/LBG_mean/N0
                                                                           f       U_MFCC_VQ/u_VQ_LBG_XUNLIAN/CNT_FOR[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.523         Logic Levels: 1  
                                                                                   Logic: 0.495ns(15.810%), Route: 2.636ns(84.190%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_tx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         4.392       4.392         nt_hdmi_tx_pix_clk
                                                                           r       U_MFCC_VQ/u_VQ_LBG_XUNLIAN/CNT_FOR[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.392                          
 clock uncertainty                                       0.000       4.392                          

 Removal time                                           -0.251       4.141                          

 Data required time                                                  4.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.141                          
 Data arrival time                                                   7.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.382                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/sr[0]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=7)        0.000 1930001.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.771 1930001.858         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/sr[0]/C (GTP_DFF_C)

 Data arrival time                                             1930001.858         Logic Levels: 1  
                                                                                   Logic: 0.329ns(29.909%), Route: 0.771ns(70.091%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 es1_dsclk                                               0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000 1930008.080         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930001.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.146                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/sr[1]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=7)        0.000 1930001.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.771 1930001.858         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/sr[1]/C (GTP_DFF_C)

 Data arrival time                                             1930001.858         Logic Levels: 1  
                                                                                   Logic: 0.329ns(29.909%), Route: 0.771ns(70.091%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 es1_dsclk                                               0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000 1930008.080         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930001.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.146                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/sr[2]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=7)        0.000 1930001.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.771 1930001.858         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/sr[2]/C (GTP_DFF_C)

 Data arrival time                                             1930001.858         Logic Levels: 1  
                                                                                   Logic: 0.329ns(29.909%), Route: 0.771ns(70.091%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                     1930008.080
                                                               1930008.080 f                        
 es1_dsclk                                               0.000 1930008.080 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000 1930008.080         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930001.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.146                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/ws_d[0]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=7)        0.000       1.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000       1.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.771       1.858         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/ws_d[0]/C (GTP_DFF_C)

 Data arrival time                                                   1.858         Logic Levels: 1  
                                                                                   Logic: 0.329ns(29.909%), Route: 0.771ns(70.091%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   1.858                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.356                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/ws_d[1]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=7)        0.000       1.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000       1.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.771       1.858         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/ws_d[1]/C (GTP_DFF_C)

 Data arrival time                                                   1.858         Logic Levels: 1  
                                                                                   Logic: 0.329ns(29.909%), Route: 0.771ns(70.091%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (rising edge)                           0.000       0.000 r                        
 es1_dsclk                                               0.000       0.000 r       es1_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_es1_dsclk     
                                                                           r       ES8156_i2s_tx/ws_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   1.858                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.356                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_i2s_tx/sr[0]/C (GTP_DFF_C)
Path Group  : es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       70000.000   70000.000 r                        
                                                         0.000   70000.000 r       ES8156_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758   70000.758         ES8156_reg_config/clock_i2c
                                                                           r       ES8156_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329   70001.087 r       ES8156_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=7)        0.000   70001.087         es8156_init      
                                                                                   ES8156_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000   70001.087 f       ES8156_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.771   70001.858         ES8156_i2s_tx/N0_1
                                                                           f       ES8156_i2s_tx/sr[0]/C (GTP_DFF_C)

 Data arrival time                                               70001.858         Logic Levels: 1  
                                                                                   Logic: 0.329ns(29.909%), Route: 0.771ns(70.091%)
----------------------------------------------------------------------------------------------------

 Clock es1_dsclk (falling edge)                      69986.800   69986.800 f                        
 es1_dsclk                                               0.000   69986.800 f       es1_dsclk (port) 
                                   net (fanout=1)        0.000   69986.800         es1_dsclk        
                                                                                   es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312   69988.112 f       es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000   69988.112         nt_es1_dsclk     
                                                                                   ES8156_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000   69988.112 r       ES8156_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204   69991.316         ES8156_i2s_tx/N13
                                                                           r       ES8156_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   69991.316                          
 clock uncertainty                                       0.050   69991.366                          

 Removal time                                           -0.251   69991.115                          

 Data required time                                              69991.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                              69991.115                          
 Data arrival time                                               70001.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.743                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000 1930001.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758 1930001.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/sr[0]/C (GTP_DFF_C)

 Data arrival time                                             1930001.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 dac2_es1_dsclk                                          0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000 1930008.080         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930001.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.159                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/sr[1]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000 1930001.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758 1930001.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/sr[1]/C (GTP_DFF_C)

 Data arrival time                                             1930001.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 dac2_es1_dsclk                                          0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000 1930008.080         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930001.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.159                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/sr[2]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      1930000.000
                                                               1930000.000 r                        
                                                         0.000 1930000.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758 1930000.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 1930001.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000 1930001.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000 1930001.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758 1930001.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/sr[2]/C (GTP_DFF_C)

 Data arrival time                                             1930001.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                    1930008.080
                                                               1930008.080 f                        
 dac2_es1_dsclk                                          0.000 1930008.080 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000 1930008.080         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312 1930009.392 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000 1930009.392         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000 1930009.392 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204 1930012.596         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000 1930012.596                          
 clock uncertainty                                      -0.050 1930012.546                          

 Recovery time                                          -0.542 1930012.004                          

 Data required time                                            1930012.004                          
----------------------------------------------------------------------------------------------------
 Data required time                                            1930012.004                          
 Data arrival time                                             1930001.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.159                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/ws_d[0]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000       1.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000       1.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758       1.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/ws_d[0]/C (GTP_DFF_C)

 Data arrival time                                                   1.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   1.845                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.369                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/ws_d[1]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.657  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758       0.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000       1.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000       1.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758       1.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/ws_d[1]/C (GTP_DFF_C)

 Data arrival time                                                   1.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (rising edge)
                                                         0.000       0.000 r                        
 dac2_es1_dsclk                                          0.000       0.000 r       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_dac2_es1_dsclk
                                                                           r       ES8156_dac2_i2s_tx/ws_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   1.845                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.369                          
====================================================================================================

====================================================================================================

Startpoint  : ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES8156_dac2_i2s_tx/sr[0]/C (GTP_DFF_C)
Path Group  : dac2_es1_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.758  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.516
  Launch Clock Delay      :  0.758
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                       70000.000   70000.000 r                        
                                                         0.000   70000.000 r       ES8156_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=36)       0.758   70000.758         ES8156_reg_config2/clock_i2c
                                                                           r       ES8156_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329   70001.087 r       ES8156_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=6)        0.000   70001.087         es8156_init2     
                                                                                   ES8156_dac2_i2s_tx/N0_1/I (GTP_INV)
                                   td                    0.000   70001.087 f       ES8156_dac2_i2s_tx/N0_1/Z (GTP_INV)
                                   net (fanout=18)       0.758   70001.845         ES8156_dac2_i2s_tx/N0_1
                                                                           f       ES8156_dac2_i2s_tx/sr[0]/C (GTP_DFF_C)

 Data arrival time                                               70001.845         Logic Levels: 1  
                                                                                   Logic: 0.329ns(30.267%), Route: 0.758ns(69.733%)
----------------------------------------------------------------------------------------------------

 Clock dac2_es1_dsclk (falling edge)
                                                     69986.800   69986.800 f                        
 dac2_es1_dsclk                                          0.000   69986.800 f       dac2_es1_dsclk (port)
                                   net (fanout=1)        0.000   69986.800         dac2_es1_dsclk   
                                                                                   dac2_es1_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.312   69988.112 f       dac2_es1_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        0.000   69988.112         nt_dac2_es1_dsclk
                                                                                   ES8156_dac2_i2s_tx/N13/I (GTP_INV)
                                   td                    0.000   69988.112 r       ES8156_dac2_i2s_tx/N13/Z (GTP_INV)
                                   net (fanout=16)       3.204   69991.316         ES8156_dac2_i2s_tx/N13
                                                                           r       ES8156_dac2_i2s_tx/sr[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000   69991.316                          
 clock uncertainty                                       0.050   69991.366                          

 Removal time                                           -0.251   69991.115                          

 Data required time                                              69991.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                              69991.115                          
 Data arrival time                                               70001.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        10.730                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
                                                         0.000 2110000.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730 2110000.730         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 2110001.059 r       ES7243E_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=14)       0.802 2110001.861         es7243_init2     
                                                                                   u_pcie/u_pcie_dma/N330/I0 (GTP_LUT2)
                                   td                    0.250 2110002.111 r       u_pcie/u_pcie_dma/N330/Z (GTP_LUT2)
                                   net (fanout=258)      2.099 2110004.210         u_pcie/u_pcie_dma/N330
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                             2110004.210         Logic Levels: 1  
                                                                                   Logic: 0.579ns(16.638%), Route: 2.901ns(83.362%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 es0_dsclk                                               0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000 2110020.640         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211 2110021.851 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204 2110025.055         nt_es0_dsclk     
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000 2110025.055                          
 clock uncertainty                                      -0.050 2110025.005                          

 Recovery time                                          -0.118 2110024.887                          

 Data required time                                            2110024.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110024.887                          
 Data arrival time                                             2110004.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.677                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
                                                         0.000 2110000.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730 2110000.730         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 2110001.059 r       ES7243E_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=14)       0.802 2110001.861         es7243_init2     
                                                                                   u_pcie/u_pcie_dma/N330/I0 (GTP_LUT2)
                                   td                    0.250 2110002.111 r       u_pcie/u_pcie_dma/N330/Z (GTP_LUT2)
                                   net (fanout=258)      2.099 2110004.210         u_pcie/u_pcie_dma/N330
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                             2110004.210         Logic Levels: 1  
                                                                                   Logic: 0.579ns(16.638%), Route: 2.901ns(83.362%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 es0_dsclk                                               0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000 2110020.640         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211 2110021.851 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204 2110025.055         nt_es0_dsclk     
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000 2110025.055                          
 clock uncertainty                                      -0.050 2110025.005                          

 Recovery time                                          -0.118 2110024.887                          

 Data required time                                            2110024.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110024.887                          
 Data arrival time                                             2110004.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.677                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : es0_dsclk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    3.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                      2110000.000
                                                               2110000.000 r                        
                                                         0.000 2110000.000 r       ES7243E_reg_config2/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730 2110000.730         ES7243E_reg_config2/clock_i2c
                                                                           r       ES7243E_reg_config2/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329 2110001.059 r       ES7243E_reg_config2/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=14)       0.802 2110001.861         es7243_init2     
                                                                                   u_pcie/u_pcie_dma/N330/I0 (GTP_LUT2)
                                   td                    0.250 2110002.111 r       u_pcie/u_pcie_dma/N330/Z (GTP_LUT2)
                                   net (fanout=258)      2.099 2110004.210         u_pcie/u_pcie_dma/N330
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                             2110004.210         Logic Levels: 1  
                                                                                   Logic: 0.579ns(16.638%), Route: 2.901ns(83.362%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                      2110020.640
                                                               2110020.640 r                        
 es0_dsclk                                               0.000 2110020.640 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000 2110020.640         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211 2110021.851 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204 2110025.055         nt_es0_dsclk     
                                                                           r       u_pcie/u_pcie_dma/u_pcie_fifo/U_ipml_fifo_PCIE_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000 2110025.055                          
 clock uncertainty                                      -0.050 2110025.005                          

 Recovery time                                          -0.118 2110024.887                          

 Data required time                                            2110024.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                            2110024.887                          
 Data arrival time                                             2110004.210                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.677                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES7243_i2s_rx/cnt[0]/C (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730       0.730         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.059 r       ES7243E_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=7)        0.000       1.059         es7243_init      
                                                                                   ES7243E_reg_config/N182_1/I (GTP_INV)
                                   td                    0.000       1.059 f       ES7243E_reg_config/N182_1/Z (GTP_INV)
                                   net (fanout=41)       0.826       1.885         ES7243E_reg_config/N182_1
                                                                           f       ES7243_i2s_rx/cnt[0]/C (GTP_DFF_C)

 Data arrival time                                                   1.885         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.485%), Route: 0.826ns(71.515%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/cnt[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   1.885                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.329                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES7243_i2s_rx/cnt[1]/C (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730       0.730         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.059 r       ES7243E_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=7)        0.000       1.059         es7243_init      
                                                                                   ES7243E_reg_config/N182_1/I (GTP_INV)
                                   td                    0.000       1.059 f       ES7243E_reg_config/N182_1/Z (GTP_INV)
                                   net (fanout=41)       0.826       1.885         ES7243E_reg_config/N182_1
                                                                           f       ES7243_i2s_rx/cnt[1]/C (GTP_DFF_C)

 Data arrival time                                                   1.885         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.485%), Route: 0.826ns(71.515%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/cnt[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   1.885                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.329                          
====================================================================================================

====================================================================================================

Startpoint  : ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)
Endpoint    : ES7243_i2s_rx/cnt[2]/C (GTP_DFF_C)
Path Group  : es0_dsclk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    3.685  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  0.730
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clock_i2c (rising edge)                           0.000       0.000 r                        
                                                         0.000       0.000 r       ES7243E_reg_config/clock_i2c/Q (GTP_DFF_E)
                                   net (fanout=24)       0.730       0.730         ES7243E_reg_config/clock_i2c
                                                                           r       ES7243E_reg_config/reg_conf_done_reg/CLK (GTP_DFF_R)

                                   tco                   0.329       1.059 r       ES7243E_reg_config/reg_conf_done_reg/Q (GTP_DFF_R)
                                   net (fanout=7)        0.000       1.059         es7243_init      
                                                                                   ES7243E_reg_config/N182_1/I (GTP_INV)
                                   td                    0.000       1.059 f       ES7243E_reg_config/N182_1/Z (GTP_INV)
                                   net (fanout=41)       0.826       1.885         ES7243E_reg_config/N182_1
                                                                           f       ES7243_i2s_rx/cnt[2]/C (GTP_DFF_C)

 Data arrival time                                                   1.885         Logic Levels: 1  
                                                                                   Logic: 0.329ns(28.485%), Route: 0.826ns(71.515%)
----------------------------------------------------------------------------------------------------

 Clock es0_dsclk (rising edge)                           0.000       0.000 r                        
 es0_dsclk                                               0.000       0.000 r       es0_dsclk (port) 
                                   net (fanout=1)        0.000       0.000         es0_dsclk        
                                                                                   es0_dsclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_dsclk_ibuf/O (GTP_INBUF)
                                   net (fanout=260)      3.204       4.415         nt_es0_dsclk     
                                                                           r       ES7243_i2s_rx/cnt[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.050       4.465                          

 Removal time                                           -0.251       4.214                          

 Data required time                                                  4.214                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.214                          
 Data arrival time                                                   1.885                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.329                          
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : hdmi_tx_pix_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=476)      2.016       3.328         nt_sys_clk       
                                                                                   u_pll_hdmi/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       3.420 f       u_pll_hdmi/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=13232)
                                                         5.019       8.439         nt_hdmi_tx_pix_clk
                                                                                   hdmi_tx_pix_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.242 f       hdmi_tx_pix_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.242         hdmi_tx_pix_clk  
 hdmi_tx_pix_clk                                                           f       hdmi_tx_pix_clk (port)

 Data arrival time                                                  11.242         Logic Levels: 3  
                                                                                   Logic: 4.207ns(37.422%), Route: 7.035ns(62.578%)
====================================================================================================

====================================================================================================

Startpoint  : key_rstn (port)
Endpoint    : U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_rstn                                                0.000       0.000 f       key_rstn (port)  
                                   net (fanout=1)        0.000       0.000         key_rstn         
                                                                                   key_rstn_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       key_rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=10)       3.092       4.404         nt_key_rstn      
                                                                                   U_MFCC_VQ/N104/I1 (GTP_LUT2)
                                   td                    0.258       4.662 f       U_MFCC_VQ/N104/Z (GTP_LUT2)
                                   net (fanout=3766)     4.264       8.926         U_MFCC_VQ/MFCC_VQ_FIFO_rst
                                                                           f       U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   8.926         Logic Levels: 2  
                                                                                   Logic: 1.570ns(17.589%), Route: 7.356ns(82.411%)
====================================================================================================

====================================================================================================

Startpoint  : key_rstn (port)
Endpoint    : U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 key_rstn                                                0.000       0.000 f       key_rstn (port)  
                                   net (fanout=1)        0.000       0.000         key_rstn         
                                                                                   key_rstn_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       key_rstn_ibuf/O (GTP_INBUF)
                                   net (fanout=10)       3.092       4.404         nt_key_rstn      
                                                                                   U_MFCC_VQ/N104/I1 (GTP_LUT2)
                                   td                    0.258       4.662 f       U_MFCC_VQ/N104/Z (GTP_LUT2)
                                   net (fanout=3766)     4.264       8.926         U_MFCC_VQ/MFCC_VQ_FIFO_rst
                                                                           f       U_MFCC_VQ/MFCCS13_RAM/U_ipml_sdpram_MFCCS13_RAM/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                   8.926         Logic Levels: 2  
                                                                                   Logic: 1.570ns(17.589%), Route: 7.356ns(82.411%)
====================================================================================================

====================================================================================================

Startpoint  : es0_sdin (port)
Endpoint    : ES7243_i2s_rx/sr[0]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es0_sdin                                                0.000       0.000 r       es0_sdin (port)  
                                   net (fanout=1)        0.000       0.000         es0_sdin         
                                                                                   es0_sdin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_sdin_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es0_sdin      
                                                                           r       ES7243_i2s_rx/sr[0]/D (GTP_DFF_CE)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : es0_alrck (port)
Endpoint    : ES7243_i2s_rx/ws_d[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 es0_alrck                                               0.000       0.000 r       es0_alrck (port) 
                                   net (fanout=1)        0.000       0.000         es0_alrck        
                                                                                   es0_alrck_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       es0_alrck_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_es0_alrck     
                                                                           r       ES7243_i2s_rx/ws_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : dac2_es1_dlrc (port)
Endpoint    : ES8156_dac2_i2s_tx/ws_d[0]/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 dac2_es1_dlrc                                           0.000       0.000 r       dac2_es1_dlrc (port)
                                   net (fanout=1)        0.000       0.000         dac2_es1_dlrc    
                                                                                   dac2_es1_dlrc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       dac2_es1_dlrc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_dac2_es1_dlrc 
                                                                           r       ES8156_dac2_i2s_tx/ws_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          fuct/CLK     
 9.380       10.000          0.620           Low Pulse Width                           fuct/CLK     
 9.380       10.000          0.620           High Pulse Width                          u_key_1/btn_deb_1d[0]/CLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.102       2.000           0.898           High Pulse Width                          u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 1.102       2.000           0.898           Low Pulse Width                           u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 1.102       2.000           0.898           High Pulse Width                          u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{pclk_div2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.102       4.000           0.898           High Pulse Width                          u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/CLKA
 3.102       4.000           0.898           Low Pulse Width                           u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/CLKA
 3.102       4.000           0.898           Low Pulse Width                           u_pcie/u_ipsl_pcie_wrap/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/CLKB
====================================================================================================

{hdmi_tx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.467       3.367           1.900           High Pulse Width                          U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 1.467       3.367           1.900           Low Pulse Width                           U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 1.467       3.367           1.900           Low Pulse Width                           U_MFCC_VQ/fft_ip/u_ipsxb_fft_demo_r2_1024/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK
====================================================================================================

{clk_12M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 40.070      40.690          0.620           High Pulse Width                          ES7243E_reg_config/clock_cnt[0]/CLK
 40.070      40.690          0.620           Low Pulse Width                           ES7243E_reg_config/clock_cnt[0]/CLK
 40.070      40.690          0.620           High Pulse Width                          ES7243E_reg_config/clock_cnt[1]/CLK
====================================================================================================

{clock_i2c} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4999.102    5000.000        0.898           High Pulse Width                          ES7243E_reg_config/reg_data/CLKA
 4999.102    5000.000        0.898           Low Pulse Width                           ES7243E_reg_config/reg_data/CLKA
 4999.102    5000.000        0.898           High Pulse Width                          ES7243E_reg_config2/reg_data/CLKA
====================================================================================================

{es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.900     325.520         0.620           Low Pulse Width                           ES8156_i2s_tx/sr[0]/CLK
 324.900     325.520         0.620           High Pulse Width                          ES8156_i2s_tx/sr[0]/CLK
 324.900     325.520         0.620           High Pulse Width                          ES8156_i2s_tx/sr[1]/CLK
====================================================================================================

{dac2_es1_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.900     325.520         0.620           Low Pulse Width                           ES8156_dac2_i2s_tx/sr[0]/CLK
 324.900     325.520         0.620           High Pulse Width                          ES8156_dac2_i2s_tx/sr[0]/CLK
 324.900     325.520         0.620           High Pulse Width                          ES8156_dac2_i2s_tx/sr[1]/CLK
====================================================================================================

{es0_dsclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 324.622     325.520         0.898           High Pulse Width                          U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 324.622     325.520         0.898           Low Pulse Width                           U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 324.622     325.520         0.898           High Pulse Width                          U_MFCC_VQ/u_MFCC_VQ_fifo/U_ipml_fifo_MFCC_VQ_FIFO/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------+
| Type       | File Name                                                 
+-------------------------------------------------------------------------+
| Input      | D:/PDS_FPGA/Audio_test/compile/TOP_comp.adf               
|            | D:/PDS_FPGA/Audio_test/voice.fdc                          
| Output     | D:/PDS_FPGA/Audio_test/synthesize/TOP_syn.adf             
|            | D:/PDS_FPGA/Audio_test/synthesize/TOP_syn.vm              
|            | D:/PDS_FPGA/Audio_test/synthesize/TOP_controlsets.txt     
|            | D:/PDS_FPGA/Audio_test/synthesize/snr.db                  
|            | D:/PDS_FPGA/Audio_test/synthesize/TOP.snr                 
+-------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 979 MB
Total CPU time to synthesize completion : 0h:1m:20s
Process Total CPU time to synthesize completion : 0h:1m:28s
Total real time to synthesize completion : 0h:1m:51s
