$date
	Sat Sep 27 11:53:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module display_4bits_tb $end
$var wire 1 ! output_7_segment_display1_dp_dot_7 $end
$var wire 1 " output_7_segment_display1_g_middle_1 $end
$var wire 1 # output_7_segment_display1_f_upper_left_2 $end
$var wire 1 $ output_7_segment_display1_e_lower_left_3 $end
$var wire 1 % output_7_segment_display1_d_bottom_4 $end
$var wire 1 & output_7_segment_display1_c_lower_right_8 $end
$var wire 1 ' output_7_segment_display1_b_upper_right_6 $end
$var wire 1 ( output_7_segment_display1_a_top_5 $end
$var reg 8 ) display_pattern [7:0] $end
$var integer 32 * pass_count [31:0] $end
$var integer 32 + test_count [31:0] $end
$scope module dut $end
$var wire 1 , and_30 $end
$var wire 1 - and_37 $end
$var wire 1 . and_38 $end
$var wire 1 / and_48 $end
$var wire 1 0 and_50 $end
$var wire 1 1 and_54 $end
$var wire 1 2 and_55 $end
$var wire 1 3 and_56 $end
$var wire 1 4 and_57 $end
$var wire 1 5 node_10 $end
$var wire 1 6 node_11 $end
$var wire 1 7 node_13 $end
$var wire 1 8 node_14 $end
$var wire 1 9 node_17 $end
$var wire 1 : node_18 $end
$var wire 1 ; node_19 $end
$var wire 1 < node_20 $end
$var wire 1 = node_21 $end
$var wire 1 > node_22 $end
$var wire 1 ? node_23 $end
$var wire 1 @ node_24 $end
$var wire 1 A node_25 $end
$var wire 1 B node_26 $end
$var wire 1 C node_27 $end
$var wire 1 D node_28 $end
$var wire 1 E node_29 $end
$var wire 1 F node_31 $end
$var wire 1 G node_32 $end
$var wire 1 H node_33 $end
$var wire 1 I node_34 $end
$var wire 1 J node_35 $end
$var wire 1 K node_36 $end
$var wire 1 L node_39 $end
$var wire 1 M node_40 $end
$var wire 1 N node_41 $end
$var wire 1 O node_42 $end
$var wire 1 P node_43 $end
$var wire 1 Q node_44 $end
$var wire 1 R node_45 $end
$var wire 1 S node_46 $end
$var wire 1 T node_47 $end
$var wire 1 U node_49 $end
$var wire 1 V node_51 $end
$var wire 1 W node_52 $end
$var wire 1 X node_53 $end
$var wire 1 Y node_9 $end
$var wire 1 Z not_12 $end
$var wire 1 [ not_15 $end
$var wire 1 \ not_16 $end
$var wire 1 ] or_58 $end
$var wire 1 ^ or_59 $end
$var wire 1 _ or_60 $end
$var wire 1 ` or_61 $end
$var wire 1 a or_62 $end
$var wire 1 b or_63 $end
$var wire 1 c or_64 $end
$var wire 1 ( output_7_segment_display1_a_top_5 $end
$var wire 1 ' output_7_segment_display1_b_upper_right_6 $end
$var wire 1 & output_7_segment_display1_c_lower_right_8 $end
$var wire 1 % output_7_segment_display1_d_bottom_4 $end
$var wire 1 ! output_7_segment_display1_dp_dot_7 $end
$var wire 1 $ output_7_segment_display1_e_lower_left_3 $end
$var wire 1 # output_7_segment_display1_f_upper_left_2 $end
$var wire 1 " output_7_segment_display1_g_middle_1 $end
$upscope $end
$scope task test_display_output $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1c
1b
1a
1`
1_
1^
0]
1\
1[
1Z
0Y
1X
0W
1V
0U
1T
0S
1R
0Q
0P
1O
1N
0M
0L
1K
0J
1I
0H
0G
1F
0E
0D
1C
0B
1A
0@
0?
0>
0=
1<
0;
1:
19
18
07
06
05
04
03
02
01
00
0/
1.
0-
1,
b0 +
b0 *
b1111101 )
1(
1'
1&
1%
1$
1#
0"
0!
$end
#50000
b1 +
#60000
b10 +
b1 *
#70000
b11 +
b10 *
#80000
b11 *
