{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 23:51:14 2024 " "Info: Processing started: Fri Apr 19 23:51:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst22~latch " "Warning: Node \"inst22~latch\" is a latch" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -384 -2640 -2472 -368 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLR " "Info: Assuming node \"CLR\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -312 -2640 -2472 -296 "CLR" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR17 " "Info: Assuming node \"IR17\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 16 32 -768 "IR17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR17" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR18 " "Info: Assuming node \"IR18\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 32 48 -768 "IR18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR18" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR19 " "Info: Assuming node \"IR19\" is an undefined clock" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR19" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst22~latch " "Info: Detected ripple clock \"inst22~latch\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~latch" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst5 " "Info: Detected gated clock \"inst5\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 1352 1400 -56 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst6~10 " "Info: Detected gated clock \"inst6~10\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 1944 1992 -56 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20~35 " "Info: Detected gated clock \"inst20~35\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst17 " "Info: Detected gated clock \"inst17\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -552 -504 256 "inst17" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst19 " "Info: Detected gated clock \"inst19\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst18 " "Info: Detected gated clock \"inst18\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -296 -248 256 "inst18" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 1944 1992 -56 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst20 " "Info: Detected gated clock \"inst20\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst4 " "Info: Detected gated clock \"inst4\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 368 416 -56 "inst4" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8:inst9\|inst14 " "Info: Detected ripple clock \"register-8:inst9\|inst14\" as buffer" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8:inst9\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "register-8:inst9\|inst12 " "Info: Detected ripple clock \"register-8:inst9\|inst12\" as buffer" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-8:inst9\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst22~_emulated " "Info: Detected ripple clock \"inst22~_emulated\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~_emulated" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst3 " "Info: Detected gated clock \"inst3\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst22~head_lut " "Info: Detected gated clock \"inst22~head_lut\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst22~head_lut" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst31 " "Info: Detected gated clock \"inst31\" as buffer" {  } { { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-8:inst15\|inst14 register register-8:inst9\|inst12 82.58 MHz 12.109 ns Internal " "Info: Clock \"CP\" has Internal fmax of 82.58 MHz between source register \"register-8:inst15\|inst14\" and destination register \"register-8:inst9\|inst12\" (period= 12.109 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.551 ns + Longest register register " "Info: + Longest register to register delay is 5.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst15\|inst14 1 REG LCFF_X29_Y9_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns chooser4-1:inst27\|inst24~157 2 COMB LCCOMB_X29_Y9_N28 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.370 ns) 2.101 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(1.095 ns) + CELL(0.370 ns) = 2.101 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.682 ns ALU:inst2\|74181:inst\|46~144 4 COMB LCCOMB_X29_Y10_N16 2 " "Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 2.682 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|46~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 3.429 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X29_Y10_N10 3 " "Info: 5: + IC(0.381 ns) + CELL(0.366 ns) = 3.429 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.206 ns) 4.707 ns ALU:inst2\|74181:inst\|81~12 6 COMB LCCOMB_X31_Y10_N4 8 " "Info: 6: + IC(1.072 ns) + CELL(0.206 ns) = 4.707 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst\|81~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.460 ns) 5.551 ns register-8:inst9\|inst12 7 REG LCFF_X31_Y10_N27 20 " "Info: 7: + IC(0.384 ns) + CELL(0.460 ns) = 5.551 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.814 ns ( 32.68 % ) " "Info: Total cell delay = 1.814 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 67.32 % ) " "Info: Total interconnect delay = 3.737 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.294 ns - Smallest " "Info: - Smallest clock skew is -6.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 4.980 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 4.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -384 -2640 -2472 -368 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.206 ns) 2.934 ns inst31 2 COMB LCCOMB_X31_Y10_N30 9 " "Info: 2: + IC(1.743 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { CP inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 3.972 ns inst3 3 COMB LCCOMB_X31_Y10_N16 6 " "Info: 3: + IC(0.415 ns) + CELL(0.623 ns) = 3.972 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 4.980 ns register-8:inst9\|inst12 4 REG LCFF_X31_Y10_N27 20 " "Info: 4: + IC(0.342 ns) + CELL(0.666 ns) = 4.980 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.480 ns ( 49.80 % ) " "Info: Total cell delay = 2.480 ns ( 49.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 50.20 % ) " "Info: Total interconnect delay = 2.500 ns ( 50.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.980 ns" { CP inst31 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.980 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.743ns 0.415ns 0.342ns } { 0.000ns 0.985ns 0.206ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 11.274 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 11.274 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -384 -2640 -2472 -368 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.206 ns) 2.934 ns inst31 2 COMB LCCOMB_X31_Y10_N30 9 " "Info: 2: + IC(1.743 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { CP inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 3.972 ns inst3 3 COMB LCCOMB_X31_Y10_N16 6 " "Info: 3: + IC(0.415 ns) + CELL(0.623 ns) = 3.972 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 5.284 ns register-8:inst9\|inst14 4 REG LCFF_X31_Y10_N25 20 " "Info: 4: + IC(0.342 ns) + CELL(0.970 ns) = 5.284 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.614 ns) 7.174 ns inst20 5 COMB LCCOMB_X30_Y9_N26 1 " "Info: 5: + IC(1.276 ns) + CELL(0.614 ns) = 7.174 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { register-8:inst9|inst14 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.000 ns) 9.730 ns inst20~clkctrl 6 COMB CLKCTRL_G2 8 " "Info: 6: + IC(2.556 ns) + CELL(0.000 ns) = 9.730 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 11.274 ns register-8:inst15\|inst14 7 REG LCFF_X29_Y9_N19 2 " "Info: 7: + IC(0.878 ns) + CELL(0.666 ns) = 11.274 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.064 ns ( 36.05 % ) " "Info: Total cell delay = 4.064 ns ( 36.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.210 ns ( 63.95 % ) " "Info: Total interconnect delay = 7.210 ns ( 63.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.274 ns" { CP inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.274 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.743ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.206ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.980 ns" { CP inst31 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.980 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.743ns 0.415ns 0.342ns } { 0.000ns 0.985ns 0.206ns 0.623ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.274 ns" { CP inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.274 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.743ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.206ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.980 ns" { CP inst31 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.980 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.743ns 0.415ns 0.342ns } { 0.000ns 0.985ns 0.206ns 0.623ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.274 ns" { CP inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.274 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.743ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.206ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLR register register-8:inst15\|inst14 register register-8:inst9\|inst12 82.58 MHz 12.109 ns Internal " "Info: Clock \"CLR\" has Internal fmax of 82.58 MHz between source register \"register-8:inst15\|inst14\" and destination register \"register-8:inst9\|inst12\" (period= 12.109 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.551 ns + Longest register register " "Info: + Longest register to register delay is 5.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst15\|inst14 1 REG LCFF_X29_Y9_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns chooser4-1:inst27\|inst24~157 2 COMB LCCOMB_X29_Y9_N28 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.370 ns) 2.101 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(1.095 ns) + CELL(0.370 ns) = 2.101 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.682 ns ALU:inst2\|74181:inst\|46~144 4 COMB LCCOMB_X29_Y10_N16 2 " "Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 2.682 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|46~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 3.429 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X29_Y10_N10 3 " "Info: 5: + IC(0.381 ns) + CELL(0.366 ns) = 3.429 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.206 ns) 4.707 ns ALU:inst2\|74181:inst\|81~12 6 COMB LCCOMB_X31_Y10_N4 8 " "Info: 6: + IC(1.072 ns) + CELL(0.206 ns) = 4.707 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst\|81~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.460 ns) 5.551 ns register-8:inst9\|inst12 7 REG LCFF_X31_Y10_N27 20 " "Info: 7: + IC(0.384 ns) + CELL(0.460 ns) = 5.551 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.814 ns ( 32.68 % ) " "Info: Total cell delay = 1.814 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 67.32 % ) " "Info: Total interconnect delay = 3.737 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.294 ns - Smallest " "Info: - Smallest clock skew is -6.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 6.003 ns + Shortest register " "Info: + Shortest clock path from clock \"CLR\" to destination register is 6.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLR 1 CLK PIN_145 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_145; Fanout = 3; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -312 -2640 -2472 -296 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.206 ns) 2.966 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.765 ns) + CELL(0.206 ns) = 2.966 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { CLR inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 3.957 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 3.957 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 4.995 ns inst3 4 COMB LCCOMB_X31_Y10_N16 6 " "Info: 4: + IC(0.415 ns) + CELL(0.623 ns) = 4.995 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 6.003 ns register-8:inst9\|inst12 5 REG LCFF_X31_Y10_N27 20 " "Info: 5: + IC(0.342 ns) + CELL(0.666 ns) = 6.003 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 51.87 % ) " "Info: Total cell delay = 3.114 ns ( 51.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.889 ns ( 48.13 % ) " "Info: Total interconnect delay = 2.889 ns ( 48.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 0.415ns 0.342ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 12.297 ns - Longest register " "Info: - Longest clock path from clock \"CLR\" to source register is 12.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLR 1 CLK PIN_145 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_145; Fanout = 3; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -312 -2640 -2472 -296 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.206 ns) 2.966 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.765 ns) + CELL(0.206 ns) = 2.966 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { CLR inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 3.957 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 3.957 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 4.995 ns inst3 4 COMB LCCOMB_X31_Y10_N16 6 " "Info: 4: + IC(0.415 ns) + CELL(0.623 ns) = 4.995 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 6.307 ns register-8:inst9\|inst14 5 REG LCFF_X31_Y10_N25 20 " "Info: 5: + IC(0.342 ns) + CELL(0.970 ns) = 6.307 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.614 ns) 8.197 ns inst20 6 COMB LCCOMB_X30_Y9_N26 1 " "Info: 6: + IC(1.276 ns) + CELL(0.614 ns) = 8.197 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { register-8:inst9|inst14 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.000 ns) 10.753 ns inst20~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(2.556 ns) + CELL(0.000 ns) = 10.753 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 12.297 ns register-8:inst15\|inst14 8 REG LCFF_X29_Y9_N19 2 " "Info: 8: + IC(0.878 ns) + CELL(0.666 ns) = 12.297 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.698 ns ( 38.20 % ) " "Info: Total cell delay = 4.698 ns ( 38.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.599 ns ( 61.80 % ) " "Info: Total interconnect delay = 7.599 ns ( 61.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.297 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.297 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 0.415ns 0.342ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.623ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.297 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.297 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.003 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.003 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 0.415ns 0.342ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.623ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.297 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.297 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register-8:inst15\|inst14 register register-8:inst9\|inst12 82.58 MHz 12.109 ns Internal " "Info: Clock \"START\" has Internal fmax of 82.58 MHz between source register \"register-8:inst15\|inst14\" and destination register \"register-8:inst9\|inst12\" (period= 12.109 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.551 ns + Longest register register " "Info: + Longest register to register delay is 5.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst15\|inst14 1 REG LCFF_X29_Y9_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns chooser4-1:inst27\|inst24~157 2 COMB LCCOMB_X29_Y9_N28 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.370 ns) 2.101 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(1.095 ns) + CELL(0.370 ns) = 2.101 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.682 ns ALU:inst2\|74181:inst\|46~144 4 COMB LCCOMB_X29_Y10_N16 2 " "Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 2.682 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|46~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 3.429 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X29_Y10_N10 3 " "Info: 5: + IC(0.381 ns) + CELL(0.366 ns) = 3.429 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.206 ns) 4.707 ns ALU:inst2\|74181:inst\|81~12 6 COMB LCCOMB_X31_Y10_N4 8 " "Info: 6: + IC(1.072 ns) + CELL(0.206 ns) = 4.707 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst\|81~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.460 ns) 5.551 ns register-8:inst9\|inst12 7 REG LCFF_X31_Y10_N27 20 " "Info: 7: + IC(0.384 ns) + CELL(0.460 ns) = 5.551 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.814 ns ( 32.68 % ) " "Info: Total cell delay = 1.814 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 67.32 % ) " "Info: Total interconnect delay = 3.737 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.294 ns - Smallest " "Info: - Smallest clock skew is -6.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 6.383 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 6.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_135 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.624 ns) 3.346 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.737 ns) + CELL(0.624 ns) = 3.346 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 4.337 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 4.337 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 5.375 ns inst3 4 COMB LCCOMB_X31_Y10_N16 6 " "Info: 4: + IC(0.415 ns) + CELL(0.623 ns) = 5.375 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 6.383 ns register-8:inst9\|inst12 5 REG LCFF_X31_Y10_N27 20 " "Info: 5: + IC(0.342 ns) + CELL(0.666 ns) = 6.383 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.522 ns ( 55.18 % ) " "Info: Total cell delay = 3.522 ns ( 55.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.861 ns ( 44.82 % ) " "Info: Total interconnect delay = 2.861 ns ( 44.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.383 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 0.342ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 12.677 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 12.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_135 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.624 ns) 3.346 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.737 ns) + CELL(0.624 ns) = 3.346 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 4.337 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 4.337 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 5.375 ns inst3 4 COMB LCCOMB_X31_Y10_N16 6 " "Info: 4: + IC(0.415 ns) + CELL(0.623 ns) = 5.375 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 6.687 ns register-8:inst9\|inst14 5 REG LCFF_X31_Y10_N25 20 " "Info: 5: + IC(0.342 ns) + CELL(0.970 ns) = 6.687 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.614 ns) 8.577 ns inst20 6 COMB LCCOMB_X30_Y9_N26 1 " "Info: 6: + IC(1.276 ns) + CELL(0.614 ns) = 8.577 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { register-8:inst9|inst14 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.000 ns) 11.133 ns inst20~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(2.556 ns) + CELL(0.000 ns) = 11.133 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 12.677 ns register-8:inst15\|inst14 8 REG LCFF_X29_Y9_N19 2 " "Info: 8: + IC(0.878 ns) + CELL(0.666 ns) = 12.677 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.106 ns ( 40.28 % ) " "Info: Total cell delay = 5.106 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.571 ns ( 59.72 % ) " "Info: Total interconnect delay = 7.571 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.677 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.677 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.383 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 0.342ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.677 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.677 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.383 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.383 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 0.342ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.677 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.677 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IR17 register register-8:inst15\|inst14 register register-8:inst9\|inst12 82.58 MHz 12.109 ns Internal " "Info: Clock \"IR17\" has Internal fmax of 82.58 MHz between source register \"register-8:inst15\|inst14\" and destination register \"register-8:inst9\|inst12\" (period= 12.109 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.551 ns + Longest register register " "Info: + Longest register to register delay is 5.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst15\|inst14 1 REG LCFF_X29_Y9_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns chooser4-1:inst27\|inst24~157 2 COMB LCCOMB_X29_Y9_N28 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.370 ns) 2.101 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(1.095 ns) + CELL(0.370 ns) = 2.101 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.682 ns ALU:inst2\|74181:inst\|46~144 4 COMB LCCOMB_X29_Y10_N16 2 " "Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 2.682 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|46~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 3.429 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X29_Y10_N10 3 " "Info: 5: + IC(0.381 ns) + CELL(0.366 ns) = 3.429 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.206 ns) 4.707 ns ALU:inst2\|74181:inst\|81~12 6 COMB LCCOMB_X31_Y10_N4 8 " "Info: 6: + IC(1.072 ns) + CELL(0.206 ns) = 4.707 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst\|81~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.460 ns) 5.551 ns register-8:inst9\|inst12 7 REG LCFF_X31_Y10_N27 20 " "Info: 7: + IC(0.384 ns) + CELL(0.460 ns) = 5.551 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.814 ns ( 32.68 % ) " "Info: Total cell delay = 1.814 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 67.32 % ) " "Info: Total interconnect delay = 3.737 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.294 ns - Smallest " "Info: - Smallest clock skew is -6.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR17 destination 3.963 ns + Shortest register " "Info: + Shortest clock path from clock \"IR17\" to destination register is 3.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR17 1 CLK PIN_128 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 7; CLK Node = 'IR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR17 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 16 32 -768 "IR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.202 ns) 2.955 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.768 ns) + CELL(0.202 ns) = 2.955 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { IR17 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 3.963 ns register-8:inst9\|inst12 3 REG LCFF_X31_Y10_N27 20 " "Info: 3: + IC(0.342 ns) + CELL(0.666 ns) = 3.963 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 46.76 % ) " "Info: Total cell delay = 1.853 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 53.24 % ) " "Info: Total interconnect delay = 2.110 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { IR17 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.768ns 0.342ns } { 0.000ns 0.985ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR17 source 10.257 ns - Longest register " "Info: - Longest clock path from clock \"IR17\" to source register is 10.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR17 1 CLK PIN_128 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 7; CLK Node = 'IR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR17 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 16 32 -768 "IR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.202 ns) 2.955 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.768 ns) + CELL(0.202 ns) = 2.955 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { IR17 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 4.267 ns register-8:inst9\|inst14 3 REG LCFF_X31_Y10_N25 20 " "Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.267 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.614 ns) 6.157 ns inst20 4 COMB LCCOMB_X30_Y9_N26 1 " "Info: 4: + IC(1.276 ns) + CELL(0.614 ns) = 6.157 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { register-8:inst9|inst14 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.000 ns) 8.713 ns inst20~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.556 ns) + CELL(0.000 ns) = 8.713 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 10.257 ns register-8:inst15\|inst14 6 REG LCFF_X29_Y9_N19 2 " "Info: 6: + IC(0.878 ns) + CELL(0.666 ns) = 10.257 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.437 ns ( 33.51 % ) " "Info: Total cell delay = 3.437 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.820 ns ( 66.49 % ) " "Info: Total interconnect delay = 6.820 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.257 ns" { IR17 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.257 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.768ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.202ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { IR17 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.768ns 0.342ns } { 0.000ns 0.985ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.257 ns" { IR17 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.257 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.768ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.202ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { IR17 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.768ns 0.342ns } { 0.000ns 0.985ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.257 ns" { IR17 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.257 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.768ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.202ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IR18 register register-8:inst15\|inst14 register register-8:inst9\|inst12 82.58 MHz 12.109 ns Internal " "Info: Clock \"IR18\" has Internal fmax of 82.58 MHz between source register \"register-8:inst15\|inst14\" and destination register \"register-8:inst9\|inst12\" (period= 12.109 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.551 ns + Longest register register " "Info: + Longest register to register delay is 5.551 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst15\|inst14 1 REG LCFF_X29_Y9_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns chooser4-1:inst27\|inst24~157 2 COMB LCCOMB_X29_Y9_N28 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.370 ns) 2.101 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(1.095 ns) + CELL(0.370 ns) = 2.101 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.682 ns ALU:inst2\|74181:inst\|46~144 4 COMB LCCOMB_X29_Y10_N16 2 " "Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 2.682 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|46~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 3.429 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X29_Y10_N10 3 " "Info: 5: + IC(0.381 ns) + CELL(0.366 ns) = 3.429 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.206 ns) 4.707 ns ALU:inst2\|74181:inst\|81~12 6 COMB LCCOMB_X31_Y10_N4 8 " "Info: 6: + IC(1.072 ns) + CELL(0.206 ns) = 4.707 ns; Loc. = LCCOMB_X31_Y10_N4; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst\|81~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.460 ns) 5.551 ns register-8:inst9\|inst12 7 REG LCFF_X31_Y10_N27 20 " "Info: 7: + IC(0.384 ns) + CELL(0.460 ns) = 5.551 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.844 ns" { ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.814 ns ( 32.68 % ) " "Info: Total cell delay = 1.814 ns ( 32.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.737 ns ( 67.32 % ) " "Info: Total interconnect delay = 3.737 ns ( 67.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.294 ns - Smallest " "Info: - Smallest clock skew is -6.294 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR18 destination 4.198 ns + Shortest register " "Info: + Shortest clock path from clock \"IR18\" to destination register is 4.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns IR18 1 CLK PIN_144 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 7; CLK Node = 'IR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 32 48 -768 "IR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.370 ns) 3.190 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.825 ns) + CELL(0.370 ns) = 3.190 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { IR18 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 4.198 ns register-8:inst9\|inst12 3 REG LCFF_X31_Y10_N27 20 " "Info: 3: + IC(0.342 ns) + CELL(0.666 ns) = 4.198 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 48.38 % ) " "Info: Total cell delay = 2.031 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.167 ns ( 51.62 % ) " "Info: Total interconnect delay = 2.167 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { IR18 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.825ns 0.342ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR18 source 10.492 ns - Longest register " "Info: - Longest clock path from clock \"IR18\" to source register is 10.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns IR18 1 CLK PIN_144 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 7; CLK Node = 'IR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 32 48 -768 "IR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.370 ns) 3.190 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.825 ns) + CELL(0.370 ns) = 3.190 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { IR18 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 4.502 ns register-8:inst9\|inst14 3 REG LCFF_X31_Y10_N25 20 " "Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.502 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.614 ns) 6.392 ns inst20 4 COMB LCCOMB_X30_Y9_N26 1 " "Info: 4: + IC(1.276 ns) + CELL(0.614 ns) = 6.392 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { register-8:inst9|inst14 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.000 ns) 8.948 ns inst20~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.556 ns) + CELL(0.000 ns) = 8.948 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 10.492 ns register-8:inst15\|inst14 6 REG LCFF_X29_Y9_N19 2 " "Info: 6: + IC(0.878 ns) + CELL(0.666 ns) = 10.492 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.615 ns ( 34.45 % ) " "Info: Total cell delay = 3.615 ns ( 34.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.877 ns ( 65.55 % ) " "Info: Total interconnect delay = 6.877 ns ( 65.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.492 ns" { IR18 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.492 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.825ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { IR18 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.825ns 0.342ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.492 ns" { IR18 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.492 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.825ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.551 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74181:inst|81~12 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.551 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74181:inst|81~12 {} register-8:inst9|inst12 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 1.072ns 0.384ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { IR18 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.825ns 0.342ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.492 ns" { IR18 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.492 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.825ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "IR19 register register-8:inst15\|inst14 register register-8:inst14\|inst 78.38 MHz 12.759 ns Internal " "Info: Clock \"IR19\" has Internal fmax of 78.38 MHz between source register \"register-8:inst15\|inst14\" and destination register \"register-8:inst14\|inst\" (period= 12.759 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.703 ns + Longest register register " "Info: + Longest register to register delay is 8.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst15\|inst14 1 REG LCFF_X29_Y9_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns chooser4-1:inst27\|inst24~157 2 COMB LCCOMB_X29_Y9_N28 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.370 ns) 2.101 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(1.095 ns) + CELL(0.370 ns) = 2.101 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.682 ns ALU:inst2\|74181:inst\|46~144 4 COMB LCCOMB_X29_Y10_N16 2 " "Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 2.682 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|46~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 3.429 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X29_Y10_N10 3 " "Info: 5: + IC(0.381 ns) + CELL(0.366 ns) = 3.429 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.651 ns) 4.491 ns ALU:inst2\|74182:inst2\|31~163 6 COMB LCCOMB_X29_Y10_N28 3 " "Info: 6: + IC(0.411 ns) + CELL(0.651 ns) = 4.491 ns; Loc. = LCCOMB_X29_Y10_N28; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 5.080 ns ALU:inst2\|74181:inst1\|69~5 7 COMB LCCOMB_X29_Y10_N8 3 " "Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 5.080 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst2\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 5.844 ns ALU:inst2\|74181:inst1\|74~68 8 COMB LCCOMB_X29_Y10_N26 1 " "Info: 8: + IC(0.394 ns) + CELL(0.370 ns) = 5.844 ns; Loc. = LCCOMB_X29_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst1\|74~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|74~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 6.419 ns ALU:inst2\|74181:inst1\|77 9 COMB LCCOMB_X29_Y10_N20 8 " "Info: 9: + IC(0.369 ns) + CELL(0.206 ns) = 6.419 ns; Loc. = LCCOMB_X29_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU:inst2|74181:inst1|74~68 ALU:inst2|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.460 ns) 8.703 ns register-8:inst14\|inst 10 REG LCFF_X30_Y9_N11 1 " "Info: 10: + IC(1.824 ns) + CELL(0.460 ns) = 8.703 ns; Loc. = LCFF_X30_Y9_N11; Fanout = 1; REG Node = 'register-8:inst14\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { ALU:inst2|74181:inst1|77 register-8:inst14|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.041 ns ( 34.94 % ) " "Info: Total cell delay = 3.041 ns ( 34.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.662 ns ( 65.06 % ) " "Info: Total interconnect delay = 5.662 ns ( 65.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.703 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|74~68 ALU:inst2|74181:inst1|77 register-8:inst14|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.703 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74181:inst1|69~5 {} ALU:inst2|74181:inst1|74~68 {} ALU:inst2|74181:inst1|77 {} register-8:inst14|inst {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 0.411ns 0.383ns 0.394ns 0.369ns 1.824ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.651ns 0.206ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.792 ns - Smallest " "Info: - Smallest clock skew is -3.792 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR19 destination 6.881 ns + Shortest register " "Info: + Shortest clock path from clock \"IR19\" to destination register is 6.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns IR19 1 CLK PIN_127 9 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 9; CLK Node = 'IR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.499 ns) 2.882 ns inst17 2 COMB LCCOMB_X30_Y9_N22 1 " "Info: 2: + IC(1.408 ns) + CELL(0.499 ns) = 2.882 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { IR19 inst17 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -552 -504 256 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.000 ns) 5.334 ns inst17~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.452 ns) + CELL(0.000 ns) = 5.334 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -552 -504 256 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 6.881 ns register-8:inst14\|inst 4 REG LCFF_X30_Y9_N11 1 " "Info: 4: + IC(0.881 ns) + CELL(0.666 ns) = 6.881 ns; Loc. = LCFF_X30_Y9_N11; Fanout = 1; REG Node = 'register-8:inst14\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { inst17~clkctrl register-8:inst14|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.140 ns ( 31.10 % ) " "Info: Total cell delay = 2.140 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.741 ns ( 68.90 % ) " "Info: Total interconnect delay = 4.741 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { IR19 inst17 inst17~clkctrl register-8:inst14|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { IR19 {} IR19~combout {} inst17 {} inst17~clkctrl {} register-8:inst14|inst {} } { 0.000ns 0.000ns 1.408ns 2.452ns 0.881ns } { 0.000ns 0.975ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR19 source 10.673 ns - Longest register " "Info: - Longest clock path from clock \"IR19\" to source register is 10.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns IR19 1 CLK PIN_127 9 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 9; CLK Node = 'IR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.646 ns) 3.371 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.750 ns) + CELL(0.646 ns) = 3.371 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { IR19 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 4.683 ns register-8:inst9\|inst14 3 REG LCFF_X31_Y10_N25 20 " "Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.683 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.614 ns) 6.573 ns inst20 4 COMB LCCOMB_X30_Y9_N26 1 " "Info: 4: + IC(1.276 ns) + CELL(0.614 ns) = 6.573 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { register-8:inst9|inst14 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.000 ns) 9.129 ns inst20~clkctrl 5 COMB CLKCTRL_G2 8 " "Info: 5: + IC(2.556 ns) + CELL(0.000 ns) = 9.129 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 10.673 ns register-8:inst15\|inst14 6 REG LCFF_X29_Y9_N19 2 " "Info: 6: + IC(0.878 ns) + CELL(0.666 ns) = 10.673 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.871 ns ( 36.27 % ) " "Info: Total cell delay = 3.871 ns ( 36.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.802 ns ( 63.73 % ) " "Info: Total interconnect delay = 6.802 ns ( 63.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.673 ns" { IR19 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.673 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.750ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.975ns 0.646ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { IR19 inst17 inst17~clkctrl register-8:inst14|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { IR19 {} IR19~combout {} inst17 {} inst17~clkctrl {} register-8:inst14|inst {} } { 0.000ns 0.000ns 1.408ns 2.452ns 0.881ns } { 0.000ns 0.975ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.673 ns" { IR19 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.673 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.750ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.975ns 0.646ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.703 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|74~68 ALU:inst2|74181:inst1|77 register-8:inst14|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.703 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74181:inst1|69~5 {} ALU:inst2|74181:inst1|74~68 {} ALU:inst2|74181:inst1|77 {} register-8:inst14|inst {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 0.411ns 0.383ns 0.394ns 0.369ns 1.824ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.651ns 0.206ns 0.370ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { IR19 inst17 inst17~clkctrl register-8:inst14|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { IR19 {} IR19~combout {} inst17 {} inst17~clkctrl {} register-8:inst14|inst {} } { 0.000ns 0.000ns 1.408ns 2.452ns 0.881ns } { 0.000ns 0.975ns 0.499ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.673 ns" { IR19 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.673 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.750ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.975ns 0.646ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:inst9\|inst4 counter-8:inst16\|74161:inst\|f74161:sub\|87 CP 745 ps " "Info: Found hold time violation between source  pin or register \"register-8:inst9\|inst4\" and destination pin or register \"counter-8:inst16\|74161:inst\|f74161:sub\|87\" for clock \"CP\" (Hold time is 745 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.993 ns + Largest " "Info: + Largest clock skew is 2.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 9.832 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 9.832 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -384 -2640 -2472 -368 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.206 ns) 2.934 ns inst31 2 COMB LCCOMB_X31_Y10_N30 9 " "Info: 2: + IC(1.743 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { CP inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.324 ns) + CELL(0.000 ns) 8.258 ns inst31~clkctrl 3 COMB CLKCTRL_G6 9 " "Info: 3: + IC(5.324 ns) + CELL(0.000 ns) = 8.258 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { inst31 inst31~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 9.832 ns counter-8:inst16\|74161:inst\|f74161:sub\|87 4 REG LCFF_X33_Y12_N11 3 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 9.832 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 3; REG Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.857 ns ( 18.89 % ) " "Info: Total cell delay = 1.857 ns ( 18.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.975 ns ( 81.11 % ) " "Info: Total interconnect delay = 7.975 ns ( 81.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.832 ns" { CP inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.832 ns" { CP {} CP~combout {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.743ns 5.324ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 6.839 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 6.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns CP 1 CLK PIN_134 1 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_134; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -384 -2640 -2472 -368 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.206 ns) 2.934 ns inst31 2 COMB LCCOMB_X31_Y10_N30 9 " "Info: 2: + IC(1.743 ns) + CELL(0.206 ns) = 2.934 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { CP inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 3.972 ns inst3 3 COMB LCCOMB_X31_Y10_N16 6 " "Info: 3: + IC(0.415 ns) + CELL(0.623 ns) = 3.972 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.201 ns) + CELL(0.666 ns) 6.839 ns register-8:inst9\|inst4 4 REG LCFF_X29_Y10_N19 1 " "Info: 4: + IC(2.201 ns) + CELL(0.666 ns) = 6.839 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 1; REG Node = 'register-8:inst9\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.480 ns ( 36.26 % ) " "Info: Total cell delay = 2.480 ns ( 36.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.359 ns ( 63.74 % ) " "Info: Total interconnect delay = 4.359 ns ( 63.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.839 ns" { CP inst31 inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.839 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst4 {} } { 0.000ns 0.000ns 1.743ns 0.415ns 2.201ns } { 0.000ns 0.985ns 0.206ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.832 ns" { CP inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.832 ns" { CP {} CP~combout {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.743ns 5.324ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.839 ns" { CP inst31 inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.839 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst4 {} } { 0.000ns 0.000ns 1.743ns 0.415ns 2.201ns } { 0.000ns 0.985ns 0.206ns 0.623ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.250 ns - Shortest register register " "Info: - Shortest register to register delay is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst9\|inst4 1 REG LCFF_X29_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 1; REG Node = 'register-8:inst9\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst9|inst4 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.624 ns) 2.142 ns counter-8:inst16\|74161:inst\|f74161:sub\|87~2 2 COMB LCCOMB_X33_Y12_N10 1 " "Info: 2: + IC(1.518 ns) + CELL(0.624 ns) = 2.142 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { register-8:inst9|inst4 counter-8:inst16|74161:inst|f74161:sub|87~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.250 ns counter-8:inst16\|74161:inst\|f74161:sub\|87 3 REG LCFF_X33_Y12_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.250 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 3; REG Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 32.53 % ) " "Info: Total cell delay = 0.732 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 67.47 % ) " "Info: Total interconnect delay = 1.518 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { register-8:inst9|inst4 counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { register-8:inst9|inst4 {} counter-8:inst16|74161:inst|f74161:sub|87~2 {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 1.518ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.832 ns" { CP inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.832 ns" { CP {} CP~combout {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.743ns 5.324ns 0.908ns } { 0.000ns 0.985ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.839 ns" { CP inst31 inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.839 ns" { CP {} CP~combout {} inst31 {} inst3 {} register-8:inst9|inst4 {} } { 0.000ns 0.000ns 1.743ns 0.415ns 2.201ns } { 0.000ns 0.985ns 0.206ns 0.623ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { register-8:inst9|inst4 counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { register-8:inst9|inst4 {} counter-8:inst16|74161:inst|f74161:sub|87~2 {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 1.518ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLR 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"CLR\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:inst9\|inst4 counter-8:inst16\|74161:inst\|f74161:sub\|87 CLR 745 ps " "Info: Found hold time violation between source  pin or register \"register-8:inst9\|inst4\" and destination pin or register \"counter-8:inst16\|74161:inst\|f74161:sub\|87\" for clock \"CLR\" (Hold time is 745 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.993 ns + Largest " "Info: + Largest clock skew is 2.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR destination 10.855 ns + Longest register " "Info: + Longest clock path from clock \"CLR\" to destination register is 10.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLR 1 CLK PIN_145 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_145; Fanout = 3; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -312 -2640 -2472 -296 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.206 ns) 2.966 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.765 ns) + CELL(0.206 ns) = 2.966 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { CLR inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 3.957 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 3.957 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.324 ns) + CELL(0.000 ns) 9.281 ns inst31~clkctrl 4 COMB CLKCTRL_G6 9 " "Info: 4: + IC(5.324 ns) + CELL(0.000 ns) = 9.281 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { inst31 inst31~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 10.855 ns counter-8:inst16\|74161:inst\|f74161:sub\|87 5 REG LCFF_X33_Y12_N11 3 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 10.855 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 3; REG Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.491 ns ( 22.95 % ) " "Info: Total cell delay = 2.491 ns ( 22.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.364 ns ( 77.05 % ) " "Info: Total interconnect delay = 8.364 ns ( 77.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.855 ns" { CLR inst22~head_lut inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.855 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 5.324ns 0.908ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLR source 7.862 ns - Shortest register " "Info: - Shortest clock path from clock \"CLR\" to source register is 7.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CLR 1 CLK PIN_145 3 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_145; Fanout = 3; CLK Node = 'CLR'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -312 -2640 -2472 -296 "CLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.206 ns) 2.966 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.765 ns) + CELL(0.206 ns) = 2.966 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { CLR inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 3.957 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 3.957 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 4.995 ns inst3 4 COMB LCCOMB_X31_Y10_N16 6 " "Info: 4: + IC(0.415 ns) + CELL(0.623 ns) = 4.995 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.201 ns) + CELL(0.666 ns) 7.862 ns register-8:inst9\|inst4 5 REG LCFF_X29_Y10_N19 1 " "Info: 5: + IC(2.201 ns) + CELL(0.666 ns) = 7.862 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 1; REG Node = 'register-8:inst9\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.114 ns ( 39.61 % ) " "Info: Total cell delay = 3.114 ns ( 39.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.748 ns ( 60.39 % ) " "Info: Total interconnect delay = 4.748 ns ( 60.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.862 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.862 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst4 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 0.415ns 2.201ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.855 ns" { CLR inst22~head_lut inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.855 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 5.324ns 0.908ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.862 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.862 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst4 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 0.415ns 2.201ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.623ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.250 ns - Shortest register register " "Info: - Shortest register to register delay is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst9\|inst4 1 REG LCFF_X29_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 1; REG Node = 'register-8:inst9\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst9|inst4 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.624 ns) 2.142 ns counter-8:inst16\|74161:inst\|f74161:sub\|87~2 2 COMB LCCOMB_X33_Y12_N10 1 " "Info: 2: + IC(1.518 ns) + CELL(0.624 ns) = 2.142 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { register-8:inst9|inst4 counter-8:inst16|74161:inst|f74161:sub|87~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.250 ns counter-8:inst16\|74161:inst\|f74161:sub\|87 3 REG LCFF_X33_Y12_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.250 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 3; REG Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 32.53 % ) " "Info: Total cell delay = 0.732 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 67.47 % ) " "Info: Total interconnect delay = 1.518 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { register-8:inst9|inst4 counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { register-8:inst9|inst4 {} counter-8:inst16|74161:inst|f74161:sub|87~2 {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 1.518ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.855 ns" { CLR inst22~head_lut inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.855 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 5.324ns 0.908ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.862 ns" { CLR inst22~head_lut inst31 inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.862 ns" { CLR {} CLR~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst4 {} } { 0.000ns 0.000ns 1.765ns 0.367ns 0.415ns 2.201ns } { 0.000ns 0.995ns 0.206ns 0.624ns 0.623ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { register-8:inst9|inst4 counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { register-8:inst9|inst4 {} counter-8:inst16|74161:inst|f74161:sub|87~2 {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 1.518ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 40 " "Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:inst9\|inst4 counter-8:inst16\|74161:inst\|f74161:sub\|87 START 745 ps " "Info: Found hold time violation between source  pin or register \"register-8:inst9\|inst4\" and destination pin or register \"counter-8:inst16\|74161:inst\|f74161:sub\|87\" for clock \"START\" (Hold time is 745 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.993 ns + Largest " "Info: + Largest clock skew is 2.993 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 11.235 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 11.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_135 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.624 ns) 3.346 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.737 ns) + CELL(0.624 ns) = 3.346 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 4.337 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 4.337 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.324 ns) + CELL(0.000 ns) 9.661 ns inst31~clkctrl 4 COMB CLKCTRL_G6 9 " "Info: 4: + IC(5.324 ns) + CELL(0.000 ns) = 9.661 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { inst31 inst31~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 11.235 ns counter-8:inst16\|74161:inst\|f74161:sub\|87 5 REG LCFF_X33_Y12_N11 3 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 11.235 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 3; REG Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.899 ns ( 25.80 % ) " "Info: Total cell delay = 2.899 ns ( 25.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.336 ns ( 74.20 % ) " "Info: Total interconnect delay = 8.336 ns ( 74.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.235 ns" { START inst22~head_lut inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.235 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 5.324ns 0.908ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 8.242 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 8.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_135 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.624 ns) 3.346 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.737 ns) + CELL(0.624 ns) = 3.346 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 4.337 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 4.337 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 5.375 ns inst3 4 COMB LCCOMB_X31_Y10_N16 6 " "Info: 4: + IC(0.415 ns) + CELL(0.623 ns) = 5.375 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.201 ns) + CELL(0.666 ns) 8.242 ns register-8:inst9\|inst4 5 REG LCFF_X29_Y10_N19 1 " "Info: 5: + IC(2.201 ns) + CELL(0.666 ns) = 8.242 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 1; REG Node = 'register-8:inst9\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.867 ns" { inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.522 ns ( 42.73 % ) " "Info: Total cell delay = 3.522 ns ( 42.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.720 ns ( 57.27 % ) " "Info: Total interconnect delay = 4.720 ns ( 57.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst4 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 2.201ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.235 ns" { START inst22~head_lut inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.235 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 5.324ns 0.908ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst4 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 2.201ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.250 ns - Shortest register register " "Info: - Shortest register to register delay is 2.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst9\|inst4 1 REG LCFF_X29_Y10_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y10_N19; Fanout = 1; REG Node = 'register-8:inst9\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst9|inst4 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.624 ns) 2.142 ns counter-8:inst16\|74161:inst\|f74161:sub\|87~2 2 COMB LCCOMB_X33_Y12_N10 1 " "Info: 2: + IC(1.518 ns) + CELL(0.624 ns) = 2.142 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.142 ns" { register-8:inst9|inst4 counter-8:inst16|74161:inst|f74161:sub|87~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.250 ns counter-8:inst16\|74161:inst\|f74161:sub\|87 3 REG LCFF_X33_Y12_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.250 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 3; REG Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.732 ns ( 32.53 % ) " "Info: Total cell delay = 0.732 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.518 ns ( 67.47 % ) " "Info: Total interconnect delay = 1.518 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { register-8:inst9|inst4 counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { register-8:inst9|inst4 {} counter-8:inst16|74161:inst|f74161:sub|87~2 {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 1.518ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 400 824 888 480 "inst4" "" } } } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.235 ns" { START inst22~head_lut inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.235 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 5.324ns 0.908ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.242 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.242 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst4 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 2.201ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { register-8:inst9|inst4 counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.250 ns" { register-8:inst9|inst4 {} counter-8:inst16|74161:inst|f74161:sub|87~2 {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 1.518ns 0.000ns } { 0.000ns 0.624ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "IR17 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"IR17\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:inst9\|inst12 register-8:inst12\|inst14 IR17 744 ps " "Info: Found hold time violation between source  pin or register \"register-8:inst9\|inst12\" and destination pin or register \"register-8:inst12\|inst14\" for clock \"IR17\" (Hold time is 744 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.182 ns + Largest " "Info: + Largest clock skew is 6.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR17 destination 10.145 ns + Longest register " "Info: + Longest clock path from clock \"IR17\" to destination register is 10.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR17 1 CLK PIN_128 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 7; CLK Node = 'IR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR17 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 16 32 -768 "IR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.202 ns) 2.955 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.768 ns) + CELL(0.202 ns) = 2.955 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { IR17 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 4.267 ns register-8:inst9\|inst14 3 REG LCFF_X31_Y10_N25 20 " "Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.267 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.604 ns) 6.148 ns inst19 4 COMB LCCOMB_X30_Y9_N4 1 " "Info: 4: + IC(1.277 ns) + CELL(0.604 ns) = 6.148 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { register-8:inst9|inst14 inst19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.000 ns) 8.599 ns inst19~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.451 ns) + CELL(0.000 ns) = 8.599 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.666 ns) 10.145 ns register-8:inst12\|inst14 6 REG LCFF_X33_Y10_N27 1 " "Info: 6: + IC(0.880 ns) + CELL(0.666 ns) = 10.145 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.427 ns ( 33.78 % ) " "Info: Total cell delay = 3.427 ns ( 33.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.718 ns ( 66.22 % ) " "Info: Total interconnect delay = 6.718 ns ( 66.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.145 ns" { IR17 inst3 register-8:inst9|inst14 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.145 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst14 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.768ns 0.342ns 1.277ns 2.451ns 0.880ns } { 0.000ns 0.985ns 0.202ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR17 source 3.963 ns - Shortest register " "Info: - Shortest clock path from clock \"IR17\" to source register is 3.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns IR17 1 CLK PIN_128 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_128; Fanout = 7; CLK Node = 'IR17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR17 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 16 32 -768 "IR17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(0.202 ns) 2.955 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.768 ns) + CELL(0.202 ns) = 2.955 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.970 ns" { IR17 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 3.963 ns register-8:inst9\|inst12 3 REG LCFF_X31_Y10_N27 20 " "Info: 3: + IC(0.342 ns) + CELL(0.666 ns) = 3.963 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.853 ns ( 46.76 % ) " "Info: Total cell delay = 1.853 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 53.24 % ) " "Info: Total interconnect delay = 2.110 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { IR17 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.768ns 0.342ns } { 0.000ns 0.985ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.145 ns" { IR17 inst3 register-8:inst9|inst14 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.145 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst14 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.768ns 0.342ns 1.277ns 2.451ns 0.880ns } { 0.000ns 0.985ns 0.202ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { IR17 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.768ns 0.342ns } { 0.000ns 0.985ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.440 ns - Shortest register register " "Info: - Shortest register to register delay is 5.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst9\|inst12 1 REG LCFF_X31_Y10_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.589 ns) 1.745 ns chooser4-1:inst27\|inst24~156 2 COMB LCCOMB_X29_Y10_N2 1 " "Info: 2: + IC(1.156 ns) + CELL(0.589 ns) = 1.745 ns; Loc. = LCCOMB_X29_Y10_N2; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { register-8:inst9|inst12 chooser4-1:inst27|inst24~156 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.206 ns) 2.306 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(0.355 ns) + CELL(0.206 ns) = 2.306 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { chooser4-1:inst27|inst24~156 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.885 ns ALU:inst2\|74181:inst\|43~133 4 COMB LCCOMB_X29_Y10_N6 2 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 2.885 ns; Loc. = LCCOMB_X29_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|43~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|43~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.206 ns) 4.105 ns ALU:inst2\|74181:inst\|80 5 COMB LCCOMB_X31_Y10_N24 8 " "Info: 5: + IC(1.014 ns) + CELL(0.206 ns) = 4.105 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { ALU:inst2|74181:inst|43~133 ALU:inst2|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.206 ns) 5.332 ns register-8:inst12\|inst14~feeder 6 COMB LCCOMB_X33_Y10_N26 1 " "Info: 6: + IC(1.021 ns) + CELL(0.206 ns) = 5.332 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'register-8:inst12\|inst14~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { ALU:inst2|74181:inst|80 register-8:inst12|inst14~feeder } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.440 ns register-8:inst12\|inst14 7 REG LCFF_X33_Y10_N27 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.440 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:inst12|inst14~feeder register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 27.96 % ) " "Info: Total cell delay = 1.521 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 72.04 % ) " "Info: Total interconnect delay = 3.919 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { register-8:inst9|inst12 chooser4-1:inst27|inst24~156 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74181:inst|80 register-8:inst12|inst14~feeder register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.440 ns" { register-8:inst9|inst12 {} chooser4-1:inst27|inst24~156 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74181:inst|80 {} register-8:inst12|inst14~feeder {} register-8:inst12|inst14 {} } { 0.000ns 1.156ns 0.355ns 0.373ns 1.014ns 1.021ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.145 ns" { IR17 inst3 register-8:inst9|inst14 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.145 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst14 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.768ns 0.342ns 1.277ns 2.451ns 0.880ns } { 0.000ns 0.985ns 0.202ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.963 ns" { IR17 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.963 ns" { IR17 {} IR17~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.768ns 0.342ns } { 0.000ns 0.985ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { register-8:inst9|inst12 chooser4-1:inst27|inst24~156 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74181:inst|80 register-8:inst12|inst14~feeder register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.440 ns" { register-8:inst9|inst12 {} chooser4-1:inst27|inst24~156 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74181:inst|80 {} register-8:inst12|inst14~feeder {} register-8:inst12|inst14 {} } { 0.000ns 1.156ns 0.355ns 0.373ns 1.014ns 1.021ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "IR18 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"IR18\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:inst9\|inst12 register-8:inst12\|inst14 IR18 744 ps " "Info: Found hold time violation between source  pin or register \"register-8:inst9\|inst12\" and destination pin or register \"register-8:inst12\|inst14\" for clock \"IR18\" (Hold time is 744 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.182 ns + Largest " "Info: + Largest clock skew is 6.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR18 destination 10.380 ns + Longest register " "Info: + Longest clock path from clock \"IR18\" to destination register is 10.380 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns IR18 1 CLK PIN_144 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 7; CLK Node = 'IR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 32 48 -768 "IR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.370 ns) 3.190 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.825 ns) + CELL(0.370 ns) = 3.190 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { IR18 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 4.502 ns register-8:inst9\|inst14 3 REG LCFF_X31_Y10_N25 20 " "Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.502 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.604 ns) 6.383 ns inst19 4 COMB LCCOMB_X30_Y9_N4 1 " "Info: 4: + IC(1.277 ns) + CELL(0.604 ns) = 6.383 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { register-8:inst9|inst14 inst19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.000 ns) 8.834 ns inst19~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.451 ns) + CELL(0.000 ns) = 8.834 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.666 ns) 10.380 ns register-8:inst12\|inst14 6 REG LCFF_X33_Y10_N27 1 " "Info: 6: + IC(0.880 ns) + CELL(0.666 ns) = 10.380 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.605 ns ( 34.73 % ) " "Info: Total cell delay = 3.605 ns ( 34.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.775 ns ( 65.27 % ) " "Info: Total interconnect delay = 6.775 ns ( 65.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.380 ns" { IR18 inst3 register-8:inst9|inst14 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.380 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst14 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.825ns 0.342ns 1.277ns 2.451ns 0.880ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR18 source 4.198 ns - Shortest register " "Info: - Shortest clock path from clock \"IR18\" to source register is 4.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns IR18 1 CLK PIN_144 7 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 7; CLK Node = 'IR18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR18 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 32 48 -768 "IR18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.370 ns) 3.190 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.825 ns) + CELL(0.370 ns) = 3.190 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.195 ns" { IR18 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 4.198 ns register-8:inst9\|inst12 3 REG LCFF_X31_Y10_N27 20 " "Info: 3: + IC(0.342 ns) + CELL(0.666 ns) = 4.198 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 48.38 % ) " "Info: Total cell delay = 2.031 ns ( 48.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.167 ns ( 51.62 % ) " "Info: Total interconnect delay = 2.167 ns ( 51.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { IR18 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.825ns 0.342ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.380 ns" { IR18 inst3 register-8:inst9|inst14 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.380 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst14 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.825ns 0.342ns 1.277ns 2.451ns 0.880ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { IR18 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.825ns 0.342ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.440 ns - Shortest register register " "Info: - Shortest register to register delay is 5.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst9\|inst12 1 REG LCFF_X31_Y10_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.589 ns) 1.745 ns chooser4-1:inst27\|inst24~156 2 COMB LCCOMB_X29_Y10_N2 1 " "Info: 2: + IC(1.156 ns) + CELL(0.589 ns) = 1.745 ns; Loc. = LCCOMB_X29_Y10_N2; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { register-8:inst9|inst12 chooser4-1:inst27|inst24~156 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.206 ns) 2.306 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(0.355 ns) + CELL(0.206 ns) = 2.306 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { chooser4-1:inst27|inst24~156 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.885 ns ALU:inst2\|74181:inst\|43~133 4 COMB LCCOMB_X29_Y10_N6 2 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 2.885 ns; Loc. = LCCOMB_X29_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|43~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|43~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.206 ns) 4.105 ns ALU:inst2\|74181:inst\|80 5 COMB LCCOMB_X31_Y10_N24 8 " "Info: 5: + IC(1.014 ns) + CELL(0.206 ns) = 4.105 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { ALU:inst2|74181:inst|43~133 ALU:inst2|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.206 ns) 5.332 ns register-8:inst12\|inst14~feeder 6 COMB LCCOMB_X33_Y10_N26 1 " "Info: 6: + IC(1.021 ns) + CELL(0.206 ns) = 5.332 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'register-8:inst12\|inst14~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { ALU:inst2|74181:inst|80 register-8:inst12|inst14~feeder } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.440 ns register-8:inst12\|inst14 7 REG LCFF_X33_Y10_N27 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.440 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:inst12|inst14~feeder register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 27.96 % ) " "Info: Total cell delay = 1.521 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 72.04 % ) " "Info: Total interconnect delay = 3.919 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { register-8:inst9|inst12 chooser4-1:inst27|inst24~156 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74181:inst|80 register-8:inst12|inst14~feeder register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.440 ns" { register-8:inst9|inst12 {} chooser4-1:inst27|inst24~156 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74181:inst|80 {} register-8:inst12|inst14~feeder {} register-8:inst12|inst14 {} } { 0.000ns 1.156ns 0.355ns 0.373ns 1.014ns 1.021ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.380 ns" { IR18 inst3 register-8:inst9|inst14 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.380 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst14 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.825ns 0.342ns 1.277ns 2.451ns 0.880ns } { 0.000ns 0.995ns 0.370ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { IR18 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { IR18 {} IR18~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.825ns 0.342ns } { 0.000ns 0.995ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { register-8:inst9|inst12 chooser4-1:inst27|inst24~156 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74181:inst|80 register-8:inst12|inst14~feeder register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.440 ns" { register-8:inst9|inst12 {} chooser4-1:inst27|inst24~156 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74181:inst|80 {} register-8:inst12|inst14~feeder {} register-8:inst12|inst14 {} } { 0.000ns 1.156ns 0.355ns 0.373ns 1.014ns 1.021ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "IR19 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"IR19\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-8:inst9\|inst12 register-8:inst12\|inst14 IR19 744 ps " "Info: Found hold time violation between source  pin or register \"register-8:inst9\|inst12\" and destination pin or register \"register-8:inst12\|inst14\" for clock \"IR19\" (Hold time is 744 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.182 ns + Largest " "Info: + Largest clock skew is 6.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR19 destination 10.561 ns + Longest register " "Info: + Longest clock path from clock \"IR19\" to destination register is 10.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns IR19 1 CLK PIN_127 9 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 9; CLK Node = 'IR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.646 ns) 3.371 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.750 ns) + CELL(0.646 ns) = 3.371 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { IR19 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 4.683 ns register-8:inst9\|inst14 3 REG LCFF_X31_Y10_N25 20 " "Info: 3: + IC(0.342 ns) + CELL(0.970 ns) = 4.683 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.277 ns) + CELL(0.604 ns) 6.564 ns inst19 4 COMB LCCOMB_X30_Y9_N4 1 " "Info: 4: + IC(1.277 ns) + CELL(0.604 ns) = 6.564 ns; Loc. = LCCOMB_X30_Y9_N4; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { register-8:inst9|inst14 inst19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.451 ns) + CELL(0.000 ns) 9.015 ns inst19~clkctrl 5 COMB CLKCTRL_G3 8 " "Info: 5: + IC(2.451 ns) + CELL(0.000 ns) = 9.015 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'inst19~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.451 ns" { inst19 inst19~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -40 8 256 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.666 ns) 10.561 ns register-8:inst12\|inst14 6 REG LCFF_X33_Y10_N27 1 " "Info: 6: + IC(0.880 ns) + CELL(0.666 ns) = 10.561 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.861 ns ( 36.56 % ) " "Info: Total cell delay = 3.861 ns ( 36.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 63.44 % ) " "Info: Total interconnect delay = 6.700 ns ( 63.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.561 ns" { IR19 inst3 register-8:inst9|inst14 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.561 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst14 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.750ns 0.342ns 1.277ns 2.451ns 0.880ns } { 0.000ns 0.975ns 0.646ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR19 source 4.379 ns - Shortest register " "Info: - Shortest clock path from clock \"IR19\" to source register is 4.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns IR19 1 CLK PIN_127 9 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 9; CLK Node = 'IR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.750 ns) + CELL(0.646 ns) 3.371 ns inst3 2 COMB LCCOMB_X31_Y10_N16 6 " "Info: 2: + IC(1.750 ns) + CELL(0.646 ns) = 3.371 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { IR19 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.666 ns) 4.379 ns register-8:inst9\|inst12 3 REG LCFF_X31_Y10_N27 20 " "Info: 3: + IC(0.342 ns) + CELL(0.666 ns) = 4.379 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 52.23 % ) " "Info: Total cell delay = 2.287 ns ( 52.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.092 ns ( 47.77 % ) " "Info: Total interconnect delay = 2.092 ns ( 47.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { IR19 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.750ns 0.342ns } { 0.000ns 0.975ns 0.646ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.561 ns" { IR19 inst3 register-8:inst9|inst14 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.561 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst14 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.750ns 0.342ns 1.277ns 2.451ns 0.880ns } { 0.000ns 0.975ns 0.646ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { IR19 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.750ns 0.342ns } { 0.000ns 0.975ns 0.646ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.440 ns - Shortest register register " "Info: - Shortest register to register delay is 5.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst9\|inst12 1 REG LCFF_X31_Y10_N27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y10_N27; Fanout = 20; REG Node = 'register-8:inst9\|inst12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst9|inst12 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 816 824 888 896 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.589 ns) 1.745 ns chooser4-1:inst27\|inst24~156 2 COMB LCCOMB_X29_Y10_N2 1 " "Info: 2: + IC(1.156 ns) + CELL(0.589 ns) = 1.745 ns; Loc. = LCCOMB_X29_Y10_N2; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~156'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { register-8:inst9|inst12 chooser4-1:inst27|inst24~156 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.206 ns) 2.306 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(0.355 ns) + CELL(0.206 ns) = 2.306 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { chooser4-1:inst27|inst24~156 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 2.885 ns ALU:inst2\|74181:inst\|43~133 4 COMB LCCOMB_X29_Y10_N6 2 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 2.885 ns; Loc. = LCCOMB_X29_Y10_N6; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|43~133'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|43~133 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1088 504 568 1128 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.206 ns) 4.105 ns ALU:inst2\|74181:inst\|80 5 COMB LCCOMB_X31_Y10_N24 8 " "Info: 5: + IC(1.014 ns) + CELL(0.206 ns) = 4.105 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { ALU:inst2|74181:inst|43~133 ALU:inst2|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.206 ns) 5.332 ns register-8:inst12\|inst14~feeder 6 COMB LCCOMB_X33_Y10_N26 1 " "Info: 6: + IC(1.021 ns) + CELL(0.206 ns) = 5.332 ns; Loc. = LCCOMB_X33_Y10_N26; Fanout = 1; COMB Node = 'register-8:inst12\|inst14~feeder'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.227 ns" { ALU:inst2|74181:inst|80 register-8:inst12|inst14~feeder } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.440 ns register-8:inst12\|inst14 7 REG LCFF_X33_Y10_N27 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 5.440 ns; Loc. = LCFF_X33_Y10_N27; Fanout = 1; REG Node = 'register-8:inst12\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { register-8:inst12|inst14~feeder register-8:inst12|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 27.96 % ) " "Info: Total cell delay = 1.521 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 72.04 % ) " "Info: Total interconnect delay = 3.919 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { register-8:inst9|inst12 chooser4-1:inst27|inst24~156 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74181:inst|80 register-8:inst12|inst14~feeder register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.440 ns" { register-8:inst9|inst12 {} chooser4-1:inst27|inst24~156 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74181:inst|80 {} register-8:inst12|inst14~feeder {} register-8:inst12|inst14 {} } { 0.000ns 1.156ns 0.355ns 0.373ns 1.014ns 1.021ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.561 ns" { IR19 inst3 register-8:inst9|inst14 inst19 inst19~clkctrl register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.561 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst14 {} inst19 {} inst19~clkctrl {} register-8:inst12|inst14 {} } { 0.000ns 0.000ns 1.750ns 0.342ns 1.277ns 2.451ns 0.880ns } { 0.000ns 0.975ns 0.646ns 0.970ns 0.604ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.379 ns" { IR19 inst3 register-8:inst9|inst12 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.379 ns" { IR19 {} IR19~combout {} inst3 {} register-8:inst9|inst12 {} } { 0.000ns 0.000ns 1.750ns 0.342ns } { 0.000ns 0.975ns 0.646ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.440 ns" { register-8:inst9|inst12 chooser4-1:inst27|inst24~156 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|43~133 ALU:inst2|74181:inst|80 register-8:inst12|inst14~feeder register-8:inst12|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.440 ns" { register-8:inst9|inst12 {} chooser4-1:inst27|inst24~156 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|43~133 {} ALU:inst2|74181:inst|80 {} register-8:inst12|inst14~feeder {} register-8:inst12|inst14 {} } { 0.000ns 1.156ns 0.355ns 0.373ns 1.014ns 1.021ns 0.000ns } { 0.000ns 0.589ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-8:inst14\|inst IR22 IR19 8.945 ns register " "Info: tsu for register \"register-8:inst14\|inst\" (data pin = \"IR22\", clock pin = \"IR19\") is 8.945 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.866 ns + Longest pin register " "Info: + Longest pin to register delay is 15.866 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns IR22 1 PIN PIN_171 9 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_171; Fanout = 9; PIN Node = 'IR22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR22 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 2472 -736 -720 2640 "IR22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.768 ns) + CELL(0.624 ns) 8.376 ns chooser4-1:inst26\|inst24~40 2 COMB LCCOMB_X29_Y9_N18 2 " "Info: 2: + IC(6.768 ns) + CELL(0.624 ns) = 8.376 ns; Loc. = LCCOMB_X29_Y9_N18; Fanout = 2; COMB Node = 'chooser4-1:inst26\|inst24~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.392 ns" { IR22 chooser4-1:inst26|inst24~40 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.370 ns) 9.845 ns ALU:inst2\|74181:inst\|46~144 3 COMB LCCOMB_X29_Y10_N16 2 " "Info: 3: + IC(1.099 ns) + CELL(0.370 ns) = 9.845 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|46~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { chooser4-1:inst26|inst24~40 ALU:inst2|74181:inst|46~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 10.592 ns ALU:inst2\|74182:inst2\|31~162 4 COMB LCCOMB_X29_Y10_N10 3 " "Info: 4: + IC(0.381 ns) + CELL(0.366 ns) = 10.592 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.651 ns) 11.654 ns ALU:inst2\|74182:inst2\|31~163 5 COMB LCCOMB_X29_Y10_N28 3 " "Info: 5: + IC(0.411 ns) + CELL(0.651 ns) = 11.654 ns; Loc. = LCCOMB_X29_Y10_N28; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 12.243 ns ALU:inst2\|74181:inst1\|69~5 6 COMB LCCOMB_X29_Y10_N8 3 " "Info: 6: + IC(0.383 ns) + CELL(0.206 ns) = 12.243 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst2\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.370 ns) 13.007 ns ALU:inst2\|74181:inst1\|74~68 7 COMB LCCOMB_X29_Y10_N26 1 " "Info: 7: + IC(0.394 ns) + CELL(0.370 ns) = 13.007 ns; Loc. = LCCOMB_X29_Y10_N26; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst1\|74~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|74~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.206 ns) 13.582 ns ALU:inst2\|74181:inst1\|77 8 COMB LCCOMB_X29_Y10_N20 8 " "Info: 8: + IC(0.369 ns) + CELL(0.206 ns) = 13.582 ns; Loc. = LCCOMB_X29_Y10_N20; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.575 ns" { ALU:inst2|74181:inst1|74~68 ALU:inst2|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.824 ns) + CELL(0.460 ns) 15.866 ns register-8:inst14\|inst 9 REG LCFF_X30_Y9_N11 1 " "Info: 9: + IC(1.824 ns) + CELL(0.460 ns) = 15.866 ns; Loc. = LCFF_X30_Y9_N11; Fanout = 1; REG Node = 'register-8:inst14\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.284 ns" { ALU:inst2|74181:inst1|77 register-8:inst14|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.237 ns ( 26.70 % ) " "Info: Total cell delay = 4.237 ns ( 26.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.629 ns ( 73.30 % ) " "Info: Total interconnect delay = 11.629 ns ( 73.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.866 ns" { IR22 chooser4-1:inst26|inst24~40 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|74~68 ALU:inst2|74181:inst1|77 register-8:inst14|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.866 ns" { IR22 {} IR22~combout {} chooser4-1:inst26|inst24~40 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74181:inst1|69~5 {} ALU:inst2|74181:inst1|74~68 {} ALU:inst2|74181:inst1|77 {} register-8:inst14|inst {} } { 0.000ns 0.000ns 6.768ns 1.099ns 0.381ns 0.411ns 0.383ns 0.394ns 0.369ns 1.824ns } { 0.000ns 0.984ns 0.624ns 0.370ns 0.366ns 0.651ns 0.206ns 0.370ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR19 destination 6.881 ns - Shortest register " "Info: - Shortest clock path from clock \"IR19\" to destination register is 6.881 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns IR19 1 CLK PIN_127 9 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 9; CLK Node = 'IR19'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR19 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -936 48 64 -768 "IR19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.499 ns) 2.882 ns inst17 2 COMB LCCOMB_X30_Y9_N22 1 " "Info: 2: + IC(1.408 ns) + CELL(0.499 ns) = 2.882 ns; Loc. = LCCOMB_X30_Y9_N22; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { IR19 inst17 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -552 -504 256 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.452 ns) + CELL(0.000 ns) 5.334 ns inst17~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.452 ns) + CELL(0.000 ns) = 5.334 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'inst17~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { inst17 inst17~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 192 -552 -504 256 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.666 ns) 6.881 ns register-8:inst14\|inst 4 REG LCFF_X30_Y9_N11 1 " "Info: 4: + IC(0.881 ns) + CELL(0.666 ns) = 6.881 ns; Loc. = LCFF_X30_Y9_N11; Fanout = 1; REG Node = 'register-8:inst14\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.547 ns" { inst17~clkctrl register-8:inst14|inst } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 192 824 888 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.140 ns ( 31.10 % ) " "Info: Total cell delay = 2.140 ns ( 31.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.741 ns ( 68.90 % ) " "Info: Total interconnect delay = 4.741 ns ( 68.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { IR19 inst17 inst17~clkctrl register-8:inst14|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { IR19 {} IR19~combout {} inst17 {} inst17~clkctrl {} register-8:inst14|inst {} } { 0.000ns 0.000ns 1.408ns 2.452ns 0.881ns } { 0.000ns 0.975ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.866 ns" { IR22 chooser4-1:inst26|inst24~40 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|74~68 ALU:inst2|74181:inst1|77 register-8:inst14|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.866 ns" { IR22 {} IR22~combout {} chooser4-1:inst26|inst24~40 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74181:inst1|69~5 {} ALU:inst2|74181:inst1|74~68 {} ALU:inst2|74181:inst1|77 {} register-8:inst14|inst {} } { 0.000ns 0.000ns 6.768ns 1.099ns 0.381ns 0.411ns 0.383ns 0.394ns 0.369ns 1.824ns } { 0.000ns 0.984ns 0.624ns 0.370ns 0.366ns 0.651ns 0.206ns 0.370ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { IR19 inst17 inst17~clkctrl register-8:inst14|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.881 ns" { IR19 {} IR19~combout {} inst17 {} inst17~clkctrl {} register-8:inst14|inst {} } { 0.000ns 0.000ns 1.408ns 2.452ns 0.881ns } { 0.000ns 0.975ns 0.499ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START pin_name9 register-8:inst15\|inst14 24.652 ns register " "Info: tco from clock \"START\" to destination pin \"pin_name9\" through register \"register-8:inst15\|inst14\" is 24.652 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 12.677 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 12.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_135 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.624 ns) 3.346 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.737 ns) + CELL(0.624 ns) = 3.346 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 4.337 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 4.337 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.623 ns) 5.375 ns inst3 4 COMB LCCOMB_X31_Y10_N16 6 " "Info: 4: + IC(0.415 ns) + CELL(0.623 ns) = 5.375 ns; Loc. = LCCOMB_X31_Y10_N16; Fanout = 6; COMB Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { inst31 inst3 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -120 848 896 -56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.970 ns) 6.687 ns register-8:inst9\|inst14 5 REG LCFF_X31_Y10_N25 20 " "Info: 5: + IC(0.342 ns) + CELL(0.970 ns) = 6.687 ns; Loc. = LCFF_X31_Y10_N25; Fanout = 20; REG Node = 'register-8:inst9\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.312 ns" { inst3 register-8:inst9|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.276 ns) + CELL(0.614 ns) 8.577 ns inst20 6 COMB LCCOMB_X30_Y9_N26 1 " "Info: 6: + IC(1.276 ns) + CELL(0.614 ns) = 8.577 ns; Loc. = LCCOMB_X30_Y9_N26; Fanout = 1; COMB Node = 'inst20'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { register-8:inst9|inst14 inst20 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(0.000 ns) 11.133 ns inst20~clkctrl 7 COMB CLKCTRL_G2 8 " "Info: 7: + IC(2.556 ns) + CELL(0.000 ns) = 11.133 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'inst20~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.556 ns" { inst20 inst20~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 216 -808 -760 280 "inst20" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.666 ns) 12.677 ns register-8:inst15\|inst14 8 REG LCFF_X29_Y9_N19 2 " "Info: 8: + IC(0.878 ns) + CELL(0.666 ns) = 12.677 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.544 ns" { inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.106 ns ( 40.28 % ) " "Info: Total cell delay = 5.106 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.571 ns ( 59.72 % ) " "Info: Total interconnect delay = 7.571 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.677 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.677 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.671 ns + Longest register pin " "Info: + Longest register to pin delay is 11.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-8:inst15\|inst14 1 REG LCFF_X29_Y9_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y9_N19; Fanout = 2; REG Node = 'register-8:inst15\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-8:inst15|inst14 } "NODE_NAME" } } { "register-8.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/register-8.bdf" { { 920 824 888 1000 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.206 ns) 0.636 ns chooser4-1:inst27\|inst24~157 2 COMB LCCOMB_X29_Y9_N28 1 " "Info: 2: + IC(0.430 ns) + CELL(0.206 ns) = 0.636 ns; Loc. = LCCOMB_X29_Y9_N28; Fanout = 1; COMB Node = 'chooser4-1:inst27\|inst24~157'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.370 ns) 2.101 ns chooser4-1:inst27\|inst24~158 3 COMB LCCOMB_X29_Y10_N12 2 " "Info: 3: + IC(1.095 ns) + CELL(0.370 ns) = 2.101 ns; Loc. = LCCOMB_X29_Y10_N12; Fanout = 2; COMB Node = 'chooser4-1:inst27\|inst24~158'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.465 ns" { chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 2.682 ns ALU:inst2\|74181:inst\|46~144 4 COMB LCCOMB_X29_Y10_N16 2 " "Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 2.682 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|46~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 3.429 ns ALU:inst2\|74182:inst2\|31~162 5 COMB LCCOMB_X29_Y10_N10 3 " "Info: 5: + IC(0.381 ns) + CELL(0.366 ns) = 3.429 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.651 ns) 4.491 ns ALU:inst2\|74182:inst2\|31~163 6 COMB LCCOMB_X29_Y10_N28 3 " "Info: 6: + IC(0.411 ns) + CELL(0.651 ns) = 4.491 ns; Loc. = LCCOMB_X29_Y10_N28; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 5.080 ns ALU:inst2\|74181:inst1\|69~5 7 COMB LCCOMB_X29_Y10_N8 3 " "Info: 7: + IC(0.383 ns) + CELL(0.206 ns) = 5.080 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst2\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 5.843 ns ALU:inst2\|74181:inst1\|75 8 COMB LCCOMB_X29_Y10_N30 1 " "Info: 8: + IC(0.393 ns) + CELL(0.370 ns) = 5.843 ns; Loc. = LCCOMB_X29_Y10_N30; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst1\|75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 6.420 ns ALU:inst2\|74181:inst1\|82 9 COMB LCCOMB_X29_Y10_N0 8 " "Info: 9: + IC(0.371 ns) + CELL(0.206 ns) = 6.420 ns; Loc. = LCCOMB_X29_Y10_N0; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU:inst2|74181:inst1|75 ALU:inst2|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(3.106 ns) 11.671 ns pin_name9 10 PIN PIN_117 0 " "Info: 10: + IC(2.145 ns) + CELL(3.106 ns) = 11.671 ns; Loc. = PIN_117; Fanout = 0; PIN Node = 'pin_name9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.251 ns" { ALU:inst2|74181:inst1|82 pin_name9 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 648 1736 1752 824 "pin_name9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.687 ns ( 48.73 % ) " "Info: Total cell delay = 5.687 ns ( 48.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.984 ns ( 51.27 % ) " "Info: Total interconnect delay = 5.984 ns ( 51.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.671 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|75 ALU:inst2|74181:inst1|82 pin_name9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.671 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74181:inst1|69~5 {} ALU:inst2|74181:inst1|75 {} ALU:inst2|74181:inst1|82 {} pin_name9 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 0.411ns 0.383ns 0.393ns 0.371ns 2.145ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.651ns 0.206ns 0.370ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.677 ns" { START inst22~head_lut inst31 inst3 register-8:inst9|inst14 inst20 inst20~clkctrl register-8:inst15|inst14 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.677 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst3 {} register-8:inst9|inst14 {} inst20 {} inst20~clkctrl {} register-8:inst15|inst14 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 0.415ns 0.342ns 1.276ns 2.556ns 0.878ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.623ns 0.970ns 0.614ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.671 ns" { register-8:inst15|inst14 chooser4-1:inst27|inst24~157 chooser4-1:inst27|inst24~158 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|75 ALU:inst2|74181:inst1|82 pin_name9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.671 ns" { register-8:inst15|inst14 {} chooser4-1:inst27|inst24~157 {} chooser4-1:inst27|inst24~158 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74181:inst1|69~5 {} ALU:inst2|74181:inst1|75 {} ALU:inst2|74181:inst1|82 {} pin_name9 {} } { 0.000ns 0.430ns 1.095ns 0.375ns 0.381ns 0.411ns 0.383ns 0.393ns 0.371ns 2.145ns } { 0.000ns 0.206ns 0.370ns 0.206ns 0.366ns 0.651ns 0.206ns 0.370ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR22 pin_name9 18.834 ns Longest " "Info: Longest tpd from source pin \"IR22\" to destination pin \"pin_name9\" is 18.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns IR22 1 PIN PIN_171 9 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_171; Fanout = 9; PIN Node = 'IR22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR22 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 2472 -736 -720 2640 "IR22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.768 ns) + CELL(0.624 ns) 8.376 ns chooser4-1:inst26\|inst24~40 2 COMB LCCOMB_X29_Y9_N18 2 " "Info: 2: + IC(6.768 ns) + CELL(0.624 ns) = 8.376 ns; Loc. = LCCOMB_X29_Y9_N18; Fanout = 2; COMB Node = 'chooser4-1:inst26\|inst24~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.392 ns" { IR22 chooser4-1:inst26|inst24~40 } "NODE_NAME" } } { "chooser4-1.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/chooser4-1.bdf" { { 872 976 1040 920 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.099 ns) + CELL(0.370 ns) 9.845 ns ALU:inst2\|74181:inst\|46~144 3 COMB LCCOMB_X29_Y10_N16 2 " "Info: 3: + IC(1.099 ns) + CELL(0.370 ns) = 9.845 ns; Loc. = LCCOMB_X29_Y10_N16; Fanout = 2; COMB Node = 'ALU:inst2\|74181:inst\|46~144'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { chooser4-1:inst26|inst24~40 ALU:inst2|74181:inst|46~144 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.366 ns) 10.592 ns ALU:inst2\|74182:inst2\|31~162 4 COMB LCCOMB_X29_Y10_N10 3 " "Info: 4: + IC(0.381 ns) + CELL(0.366 ns) = 10.592 ns; Loc. = LCCOMB_X29_Y10_N10; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~162'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.651 ns) 11.654 ns ALU:inst2\|74182:inst2\|31~163 5 COMB LCCOMB_X29_Y10_N28 3 " "Info: 5: + IC(0.411 ns) + CELL(0.651 ns) = 11.654 ns; Loc. = LCCOMB_X29_Y10_N28; Fanout = 3; COMB Node = 'ALU:inst2\|74182:inst2\|31~163'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.206 ns) 12.243 ns ALU:inst2\|74181:inst1\|69~5 6 COMB LCCOMB_X29_Y10_N8 3 " "Info: 6: + IC(0.383 ns) + CELL(0.206 ns) = 12.243 ns; Loc. = LCCOMB_X29_Y10_N8; Fanout = 3; COMB Node = 'ALU:inst2\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 13.006 ns ALU:inst2\|74181:inst1\|75 7 COMB LCCOMB_X29_Y10_N30 1 " "Info: 7: + IC(0.393 ns) + CELL(0.370 ns) = 13.006 ns; Loc. = LCCOMB_X29_Y10_N30; Fanout = 1; COMB Node = 'ALU:inst2\|74181:inst1\|75'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.763 ns" { ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|75 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 13.583 ns ALU:inst2\|74181:inst1\|82 8 COMB LCCOMB_X29_Y10_N0 8 " "Info: 8: + IC(0.371 ns) + CELL(0.206 ns) = 13.583 ns; Loc. = LCCOMB_X29_Y10_N0; Fanout = 8; COMB Node = 'ALU:inst2\|74181:inst1\|82'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { ALU:inst2|74181:inst1|75 ALU:inst2|74181:inst1|82 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 680 1248 1312 720 "82" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.145 ns) + CELL(3.106 ns) 18.834 ns pin_name9 9 PIN PIN_117 0 " "Info: 9: + IC(2.145 ns) + CELL(3.106 ns) = 18.834 ns; Loc. = PIN_117; Fanout = 0; PIN Node = 'pin_name9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.251 ns" { ALU:inst2|74181:inst1|82 pin_name9 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 648 1736 1752 824 "pin_name9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.883 ns ( 36.55 % ) " "Info: Total cell delay = 6.883 ns ( 36.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.951 ns ( 63.45 % ) " "Info: Total interconnect delay = 11.951 ns ( 63.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.834 ns" { IR22 chooser4-1:inst26|inst24~40 ALU:inst2|74181:inst|46~144 ALU:inst2|74182:inst2|31~162 ALU:inst2|74182:inst2|31~163 ALU:inst2|74181:inst1|69~5 ALU:inst2|74181:inst1|75 ALU:inst2|74181:inst1|82 pin_name9 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.834 ns" { IR22 {} IR22~combout {} chooser4-1:inst26|inst24~40 {} ALU:inst2|74181:inst|46~144 {} ALU:inst2|74182:inst2|31~162 {} ALU:inst2|74182:inst2|31~163 {} ALU:inst2|74181:inst1|69~5 {} ALU:inst2|74181:inst1|75 {} ALU:inst2|74181:inst1|82 {} pin_name9 {} } { 0.000ns 0.000ns 6.768ns 1.099ns 0.381ns 0.411ns 0.383ns 0.393ns 0.371ns 2.145ns } { 0.000ns 0.984ns 0.624ns 0.370ns 0.366ns 0.651ns 0.206ns 0.370ns 0.206ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "counter-8:inst16\|74161:inst\|f74161:sub\|87 IR21 START 8.619 ns register " "Info: th for register \"counter-8:inst16\|74161:inst\|f74161:sub\|87\" (data pin = \"IR21\", clock pin = \"START\") is 8.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 11.235 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 11.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns START 1 CLK PIN_135 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_135; Fanout = 3; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -168 -2640 -2472 -152 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.737 ns) + CELL(0.624 ns) 3.346 ns inst22~head_lut 2 COMB LCCOMB_X31_Y10_N18 1 " "Info: 2: + IC(1.737 ns) + CELL(0.624 ns) = 3.346 ns; Loc. = LCCOMB_X31_Y10_N18; Fanout = 1; COMB Node = 'inst22~head_lut'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { START inst22~head_lut } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -264 -2296 -2232 -184 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 4.337 ns inst31 3 COMB LCCOMB_X31_Y10_N30 9 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 4.337 ns; Loc. = LCCOMB_X31_Y10_N30; Fanout = 9; COMB Node = 'inst31'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { inst22~head_lut inst31 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.324 ns) + CELL(0.000 ns) 9.661 ns inst31~clkctrl 4 COMB CLKCTRL_G6 9 " "Info: 4: + IC(5.324 ns) + CELL(0.000 ns) = 9.661 ns; Loc. = CLKCTRL_G6; Fanout = 9; COMB Node = 'inst31~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.324 ns" { inst31 inst31~clkctrl } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { -272 -2080 -2016 -224 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 11.235 ns counter-8:inst16\|74161:inst\|f74161:sub\|87 5 REG LCFF_X33_Y12_N11 3 " "Info: 5: + IC(0.908 ns) + CELL(0.666 ns) = 11.235 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 3; REG Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.899 ns ( 25.80 % ) " "Info: Total cell delay = 2.899 ns ( 25.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.336 ns ( 74.20 % ) " "Info: Total interconnect delay = 8.336 ns ( 74.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.235 ns" { START inst22~head_lut inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.235 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 5.324ns 0.908ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.922 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns IR21 1 PIN PIN_130 10 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_130; Fanout = 10; PIN Node = 'IR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR21 } "NODE_NAME" } } { "project.bdf" "" { Schematic "C:/Users/xie_x/Desktop/6组机组实验/project/project.bdf" { { 2472 -592 -576 2640 "IR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.651 ns) 2.814 ns counter-8:inst16\|74161:inst\|f74161:sub\|87~2 2 COMB LCCOMB_X33_Y12_N10 1 " "Info: 2: + IC(1.013 ns) + CELL(0.651 ns) = 2.814 ns; Loc. = LCCOMB_X33_Y12_N10; Fanout = 1; COMB Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87~2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { IR21 counter-8:inst16|74161:inst|f74161:sub|87~2 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.922 ns counter-8:inst16\|74161:inst\|f74161:sub\|87 3 REG LCFF_X33_Y12_N11 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.922 ns; Loc. = LCFF_X33_Y12_N11; Fanout = 3; REG Node = 'counter-8:inst16\|74161:inst\|f74161:sub\|87'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.909 ns ( 65.33 % ) " "Info: Total cell delay = 1.909 ns ( 65.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 34.67 % ) " "Info: Total interconnect delay = 1.013 ns ( 34.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { IR21 counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.922 ns" { IR21 {} IR21~combout {} counter-8:inst16|74161:inst|f74161:sub|87~2 {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.013ns 0.000ns } { 0.000ns 1.150ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.235 ns" { START inst22~head_lut inst31 inst31~clkctrl counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.235 ns" { START {} START~combout {} inst22~head_lut {} inst31 {} inst31~clkctrl {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.737ns 0.367ns 5.324ns 0.908ns } { 0.000ns 0.985ns 0.624ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.922 ns" { IR21 counter-8:inst16|74161:inst|f74161:sub|87~2 counter-8:inst16|74161:inst|f74161:sub|87 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.922 ns" { IR21 {} IR21~combout {} counter-8:inst16|74161:inst|f74161:sub|87~2 {} counter-8:inst16|74161:inst|f74161:sub|87 {} } { 0.000ns 0.000ns 1.013ns 0.000ns } { 0.000ns 1.150ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 23:51:14 2024 " "Info: Processing ended: Fri Apr 19 23:51:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
