#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026294fbfd90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026294fc4150 .scope module, "testbench" "testbench" 3 30;
 .timescale 0 0;
v000002629501bb70_0 .var "IAddress", 31 0;
v000002629501bcb0_0 .var "clk", 0 0;
v000002629501b670_0 .var "reset", 0 0;
S_0000026294fa3100 .scope module, "dut" "procesador" 3 35, 4 16 0, S_0000026294fc4150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "IAddress";
v000002629501a1d0_0 .net "ALURes", 31 0, v0000026294fbadb0_0;  1 drivers
v000002629501b530_0 .net "BUNextPCSrc", 0 0, v0000026294fbb710_0;  1 drivers
v000002629501ab30_0 .net "CUALUASrc", 0 0, v0000026294fbb850_0;  1 drivers
v000002629501bc10_0 .net "CUALUBSrc", 0 0, v0000026294ffcec0_0;  1 drivers
v000002629501bdf0_0 .net "CUALUOp", 3 0, v0000026294ffe400_0;  1 drivers
v000002629501b8f0_0 .net "CUBrOp", 4 0, v0000026294ffe220_0;  1 drivers
v000002629501b170_0 .net "CUDMCtrl", 2 0, v0000026294ffc7e0_0;  1 drivers
v000002629501b030_0 .net "CUDMWr", 0 0, v0000026294ffd140_0;  1 drivers
v000002629501aef0_0 .net "CUImmSrc", 2 0, v0000026294ffc600_0;  1 drivers
v000002629501b3f0_0 .net "CURUDataWrSrc", 1 0, v0000026294ffe040_0;  1 drivers
v000002629501ae50_0 .net "CURUWr", 0 0, v0000026294ffdaa0_0;  1 drivers
v000002629501a3b0_0 .net "DMDataRd", 31 0, v0000026294ffc880_0;  1 drivers
v000002629501b990_0 .net "IAddress", 31 0, v000002629501bb70_0;  1 drivers
v000002629501b350_0 .net "IMMExt", 31 0, v0000026294ffd6e0_0;  1 drivers
v000002629501a450_0 .net "ImmData", 24 0, v0000026294fbbc10_0;  1 drivers
v000002629501ba30_0 .net "InmOut", 31 0, v0000026294ffdd20_0;  1 drivers
v000002629501a9f0_0 .net "MDDatawr", 31 0, v0000026294ffe180_0;  1 drivers
v000002629501a590_0 .net "Mr1A", 31 0, v0000026294ffdfa0_0;  1 drivers
v000002629501aa90_0 .net "Mr2B", 31 0, v0000026294ffcce0_0;  1 drivers
v000002629501bf30_0 .net "PCAddress", 31 0, v0000026294ffce20_0;  1 drivers
v000002629501be90_0 .net "PCAddressIn", 31 0, v0000026294ffd780_0;  1 drivers
v000002629501a630_0 .net "RUoutrs1", 31 0, L_0000026294f988c0;  1 drivers
v000002629501abd0_0 .net "RUoutrs2", 31 0, L_000002629506a8e0;  1 drivers
v000002629501ac70_0 .net "SMout", 31 0, v000002629501a950_0;  1 drivers
v000002629501bfd0_0 .net "clk", 0 0, v000002629501bcb0_0;  1 drivers
v000002629501bad0_0 .net "funct3", 2 0, v0000026294fbba30_0;  1 drivers
v000002629501a130_0 .net "funct7", 6 0, v0000026294fbb3f0_0;  1 drivers
v000002629501adb0_0 .net "opcode", 6 0, v0000026294fbaef0_0;  1 drivers
v000002629501b210_0 .net "rd", 4 0, v0000026294fbb030_0;  1 drivers
v000002629501b490_0 .net "reset", 0 0, v000002629501b670_0;  1 drivers
v000002629501bd50_0 .net "rs1", 4 0, v0000026294fbb5d0_0;  1 drivers
v000002629501b5d0_0 .net "rs2", 4 0, v0000026294fbb170_0;  1 drivers
S_0000026294fa3290 .scope module, "decoder" "decoder" 4 106, 5 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 3 "funct3";
    .port_info 3 /OUTPUT 7 "funct7";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 25 "imm";
v0000026294fbba30_0 .var "funct3", 2 0;
v0000026294fbb3f0_0 .var "funct7", 6 0;
v0000026294fbbc10_0 .var "imm", 24 0;
v0000026294fbb530_0 .net "instruction", 31 0, v0000026294ffdd20_0;  alias, 1 drivers
v0000026294fbaef0_0 .var "opcode", 6 0;
v0000026294fbb030_0 .var "rd", 4 0;
v0000026294fbb5d0_0 .var "rs1", 4 0;
v0000026294fbb170_0 .var "rs2", 4 0;
E_0000026294fbd370 .event anyedge, v0000026294fbb530_0;
S_0000026294f94450 .scope module, "miALU" "ALU" 4 166, 6 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALUA";
    .port_info 1 /INPUT 32 "ALUB";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 32 "ALURes";
v0000026294fbad10_0 .net "ALUA", 31 0, v0000026294ffdfa0_0;  alias, 1 drivers
v0000026294fbb670_0 .net "ALUB", 31 0, v0000026294ffcce0_0;  alias, 1 drivers
v0000026294fbb210_0 .net "ALUOp", 3 0, v0000026294ffe400_0;  alias, 1 drivers
v0000026294fbadb0_0 .var "ALURes", 31 0;
E_0000026294fbd430 .event anyedge, v0000026294fbb210_0, v0000026294fbad10_0, v0000026294fbb670_0;
S_0000026294f945e0 .scope module, "miBranchUnit" "BranchUnit" 4 77, 7 3 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "BURUrs2";
    .port_info 1 /INPUT 32 "BURUrs1";
    .port_info 2 /INPUT 5 "BUBrOp";
    .port_info 3 /OUTPUT 1 "BUNextPCSrc";
v0000026294fbb990_0 .net "BUBrOp", 4 0, v0000026294ffe220_0;  alias, 1 drivers
v0000026294fbb710_0 .var "BUNextPCSrc", 0 0;
v0000026294fbb0d0_0 .net "BURUrs1", 31 0, L_0000026294f988c0;  alias, 1 drivers
v0000026294fbb7b0_0 .net "BURUrs2", 31 0, L_000002629506a8e0;  alias, 1 drivers
E_0000026294fbd530 .event anyedge, v0000026294fbb990_0, v0000026294fbb7b0_0, v0000026294fbb0d0_0;
S_0000026294f8ff20 .scope module, "miControlUnit" "ControlUnit" 4 118, 8 3 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CUOpcode";
    .port_info 1 /INPUT 3 "CUFunct3";
    .port_info 2 /INPUT 7 "CUFunct7";
    .port_info 3 /OUTPUT 1 "CURUWr";
    .port_info 4 /OUTPUT 3 "CUImmSrc";
    .port_info 5 /OUTPUT 1 "CUALUASrc";
    .port_info 6 /OUTPUT 1 "CUALUBSrc";
    .port_info 7 /OUTPUT 5 "CUBrOp";
    .port_info 8 /OUTPUT 4 "CUALUOp";
    .port_info 9 /OUTPUT 1 "CUDMWr";
    .port_info 10 /OUTPUT 3 "CUDMCtrl";
    .port_info 11 /OUTPUT 2 "CURUDataWrSrc";
v0000026294fbb850_0 .var "CUALUASrc", 0 0;
v0000026294ffcec0_0 .var "CUALUBSrc", 0 0;
v0000026294ffe400_0 .var "CUALUOp", 3 0;
v0000026294ffe220_0 .var "CUBrOp", 4 0;
v0000026294ffc7e0_0 .var "CUDMCtrl", 2 0;
v0000026294ffd140_0 .var "CUDMWr", 0 0;
v0000026294ffe4a0_0 .net "CUFunct3", 2 0, v0000026294fbba30_0;  alias, 1 drivers
v0000026294ffc740_0 .net "CUFunct7", 6 0, v0000026294fbb3f0_0;  alias, 1 drivers
v0000026294ffc600_0 .var "CUImmSrc", 2 0;
v0000026294ffd500_0 .net "CUOpcode", 6 0, v0000026294fbaef0_0;  alias, 1 drivers
v0000026294ffe040_0 .var "CURUDataWrSrc", 1 0;
v0000026294ffdaa0_0 .var "CURUWr", 0 0;
E_0000026294fbd470 .event anyedge, v0000026294fbaef0_0, v0000026294fbba30_0, v0000026294fbb3f0_0;
S_0000026294f900b0 .scope module, "miDataMemory" "DataMemory" 4 175, 9 3 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DMAddresss";
    .port_info 1 /INPUT 32 "DMDataWr";
    .port_info 2 /INPUT 1 "DMWr";
    .port_info 3 /INPUT 3 "DMCtrl";
    .port_info 4 /OUTPUT 32 "DMDataRd";
v0000026294ffd960 .array "DM", 0 63, 7 0;
v0000026294ffda00_0 .net "DMAddresss", 31 0, v0000026294fbadb0_0;  alias, 1 drivers
v0000026294ffc6a0_0 .net "DMCtrl", 2 0, v0000026294ffc7e0_0;  alias, 1 drivers
v0000026294ffc880_0 .var "DMDataRd", 31 0;
v0000026294ffdc80_0 .net "DMDataWr", 31 0, L_000002629506a8e0;  alias, 1 drivers
v0000026294ffddc0_0 .net "DMWr", 0 0, v0000026294ffd140_0;  alias, 1 drivers
E_0000026294fbd6f0/0 .event anyedge, v0000026294ffc880_0, v0000026294ffc7e0_0, v0000026294ffd140_0, v0000026294fbb7b0_0;
E_0000026294fbd6f0/1 .event anyedge, v0000026294fbadb0_0;
E_0000026294fbd6f0 .event/or E_0000026294fbd6f0/0, E_0000026294fbd6f0/1;
S_0000026294f5dd00 .scope module, "miImmGen" "ImmGen" 4 144, 10 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "IMMinst";
    .port_info 1 /INPUT 3 "IMMsrc";
    .port_info 2 /OUTPUT 32 "IMMout";
v0000026294ffd0a0_0 .net "IMMinst", 24 0, v0000026294fbbc10_0;  alias, 1 drivers
v0000026294ffd6e0_0 .var "IMMout", 31 0;
v0000026294ffdbe0_0 .net "IMMsrc", 2 0, v0000026294ffc600_0;  alias, 1 drivers
E_0000026294fbd0f0 .event anyedge, v0000026294ffc600_0, v0000026294fbbc10_0;
S_0000026294f5de90 .scope module, "miInstructionMemory" "InstructionMemory" 4 101, 11 3 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IMAddress";
    .port_info 1 /OUTPUT 32 "IMInstruction";
v0000026294ffcc40 .array "IM", 0 31, 31 0;
v0000026294ffe0e0_0 .net "IMAddress", 31 0, v0000026294ffce20_0;  alias, 1 drivers
v0000026294ffdd20_0 .var "IMInstruction", 31 0;
v0000026294ffd000_0 .var "direccion", 31 0;
E_0000026294fbd730 .event anyedge, v0000026294fbb530_0, v0000026294ffe0e0_0;
S_0000026294f7e790 .scope module, "miMuxData" "MuxData" 4 183, 12 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MDout";
    .port_info 1 /INPUT 32 "MDDataRd";
    .port_info 2 /INPUT 32 "MDALURes";
    .port_info 3 /INPUT 2 "MDRUDataWrSrc";
    .port_info 4 /OUTPUT 32 "MDDatawr";
v0000026294ffcb00_0 .net "MDALURes", 31 0, v0000026294fbadb0_0;  alias, 1 drivers
v0000026294ffd460_0 .net "MDDataRd", 31 0, v0000026294ffc880_0;  alias, 1 drivers
v0000026294ffe180_0 .var "MDDatawr", 31 0;
v0000026294ffe2c0_0 .net "MDRUDataWrSrc", 1 0, v0000026294ffe040_0;  alias, 1 drivers
v0000026294ffcf60_0 .net "MDout", 31 0, v000002629501a950_0;  alias, 1 drivers
E_0000026294fbdc70 .event anyedge, v0000026294ffe040_0, v0000026294ffcf60_0, v0000026294ffc880_0, v0000026294fbadb0_0;
S_0000026294f7e920 .scope module, "miMuxrs1" "Muxrs1" 4 150, 13 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MR1Address";
    .port_info 1 /INPUT 32 "MR1RUrs1";
    .port_info 2 /INPUT 1 "MR1ALUASrc";
    .port_info 3 /OUTPUT 32 "MR1A";
v0000026294ffdfa0_0 .var "MR1A", 31 0;
v0000026294ffe360_0 .net "MR1ALUASrc", 0 0, v0000026294fbb850_0;  alias, 1 drivers
v0000026294ffd1e0_0 .net "MR1Address", 31 0, v0000026294ffce20_0;  alias, 1 drivers
v0000026294ffc920_0 .net "MR1RUrs1", 31 0, L_0000026294f988c0;  alias, 1 drivers
E_0000026294fbd4f0 .event anyedge, v0000026294fbb850_0, v0000026294fbb0d0_0, v0000026294ffe0e0_0;
S_0000026294f6dbe0 .scope module, "miMuxrs2" "Muxrs2" 4 157, 14 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MR2RUrs2";
    .port_info 1 /INPUT 32 "MR2ImmExt";
    .port_info 2 /INPUT 1 "MR2ALUBSrc";
    .port_info 3 /OUTPUT 32 "MR2B";
v0000026294ffde60_0 .net "MR2ALUBSrc", 0 0, v0000026294ffcec0_0;  alias, 1 drivers
v0000026294ffcce0_0 .var "MR2B", 31 0;
v0000026294ffca60_0 .net "MR2ImmExt", 31 0, v0000026294ffd6e0_0;  alias, 1 drivers
v0000026294ffc9c0_0 .net "MR2RUrs2", 31 0, L_000002629506a8e0;  alias, 1 drivers
E_0000026294fbdbf0 .event anyedge, v0000026294ffcec0_0, v0000026294fbb7b0_0, v0000026294ffd6e0_0;
S_0000026294f6dd70 .scope module, "miMuxsb" "Muxsb" 4 84, 15 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MSBout";
    .port_info 1 /INPUT 32 "MSBALURes";
    .port_info 2 /INPUT 1 "MSBNextPCSrc";
    .port_info 3 /OUTPUT 32 "MSBin";
v0000026294ffcba0_0 .net "MSBALURes", 31 0, v0000026294fbadb0_0;  alias, 1 drivers
v0000026294ffd280_0 .net "MSBNextPCSrc", 0 0, v0000026294fbb710_0;  alias, 1 drivers
v0000026294ffd780_0 .var "MSBin", 31 0;
v0000026294ffcd80_0 .net "MSBout", 31 0, v000002629501a950_0;  alias, 1 drivers
E_0000026294fbd5b0 .event anyedge, v0000026294fbb710_0, v0000026294ffcf60_0, v0000026294fbadb0_0;
S_0000026294f6d6e0 .scope module, "miProgramCounter" "ProgramCounter" 4 91, 16 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 32 "IAddress";
    .port_info 4 /OUTPUT 32 "PCAddress";
v0000026294ffd320_0 .net "IAddress", 31 0, v000002629501bb70_0;  alias, 1 drivers
v0000026294ffce20_0 .var "PCAddress", 31 0;
v0000026294ffdf00_0 .net "PCin", 31 0, v0000026294ffd780_0;  alias, 1 drivers
v0000026294ffd3c0_0 .net "clk", 0 0, v000002629501bcb0_0;  alias, 1 drivers
v0000026294ffd5a0_0 .net "reset", 0 0, v000002629501b670_0;  alias, 1 drivers
E_0000026294fbd130 .event posedge, v0000026294ffd3c0_0;
S_0000026294f6d870 .scope module, "miRegistersUnit" "RegistersUnit" 4 133, 17 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RUrs1";
    .port_info 1 /INPUT 5 "RUrs2";
    .port_info 2 /INPUT 5 "RUrd";
    .port_info 3 /INPUT 32 "RUDatawr";
    .port_info 4 /INPUT 1 "RUWr";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /OUTPUT 32 "RUoutrs1";
    .port_info 7 /OUTPUT 32 "RUoutrs2";
L_0000026294f988c0 .functor BUFZ 32, L_000002629501b710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002629506a8e0 .functor BUFZ 32, L_00000262950697e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026294ffd640_0 .net "CLK", 0 0, v000002629501bcb0_0;  alias, 1 drivers
v0000026294ffd820 .array "RU", 0 31, 31 0;
v0000026294ffd8c0_0 .net "RUDatawr", 31 0, v0000026294ffe180_0;  alias, 1 drivers
v0000026294ffdb40_0 .net "RUWr", 0 0, v0000026294ffdaa0_0;  alias, 1 drivers
v000002629501a6d0_0 .net "RUoutrs1", 31 0, L_0000026294f988c0;  alias, 1 drivers
v000002629501a270_0 .net "RUoutrs2", 31 0, L_000002629506a8e0;  alias, 1 drivers
v000002629501af90_0 .net "RUrd", 4 0, v0000026294fbb030_0;  alias, 1 drivers
v000002629501a4f0_0 .net "RUrs1", 4 0, v0000026294fbb5d0_0;  alias, 1 drivers
v000002629501a310_0 .net "RUrs2", 4 0, v0000026294fbb170_0;  alias, 1 drivers
v000002629501a810_0 .net *"_ivl_0", 31 0, L_000002629501b710;  1 drivers
v000002629501b850_0 .net *"_ivl_10", 6 0, L_00000262950687a0;  1 drivers
L_0000026295020150 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002629501a770_0 .net *"_ivl_13", 1 0, L_0000026295020150;  1 drivers
v000002629501b0d0_0 .net *"_ivl_2", 6 0, L_000002629501b7b0;  1 drivers
L_0000026295020108 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002629501ad10_0 .net *"_ivl_5", 1 0, L_0000026295020108;  1 drivers
v000002629501a8b0_0 .net *"_ivl_8", 31 0, L_00000262950697e0;  1 drivers
L_000002629501b710 .array/port v0000026294ffd820, L_000002629501b7b0;
L_000002629501b7b0 .concat [ 5 2 0 0], v0000026294fbb5d0_0, L_0000026295020108;
L_00000262950697e0 .array/port v0000026294ffd820, L_00000262950687a0;
L_00000262950687a0 .concat [ 5 2 0 0], v0000026294fbb170_0, L_0000026295020150;
S_0000026294ffedd0 .scope module, "miSumador" "Sumador" 4 72, 18 1 0, S_0000026294fa3100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SMAddress";
    .port_info 1 /OUTPUT 32 "SMout";
v000002629501b2b0_0 .net "SMAddress", 31 0, v0000026294ffce20_0;  alias, 1 drivers
v000002629501a950_0 .var "SMout", 31 0;
E_0000026294fbcdf0 .event anyedge, v0000026294ffe0e0_0;
    .scope S_0000026294ffedd0;
T_0 ;
    %wait E_0000026294fbcdf0;
    %load/vec4 v000002629501b2b0_0;
    %addi 4, 0, 32;
    %store/vec4 v000002629501a950_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026294f945e0;
T_1 ;
    %wait E_0000026294fbd530;
    %load/vec4 v0000026294fbb990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0000026294fbb7b0_0;
    %load/vec4 v0000026294fbb0d0_0;
    %cmp/e;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
T_1.11 ;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0000026294fbb7b0_0;
    %load/vec4 v0000026294fbb0d0_0;
    %cmp/ne;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
T_1.13 ;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0000026294fbb7b0_0;
    %load/vec4 v0000026294fbb0d0_0;
    %cmp/u;
    %jmp/0xz  T_1.14, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
T_1.15 ;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0000026294fbb0d0_0;
    %load/vec4 v0000026294fbb7b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.16, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
T_1.17 ;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0000026294fbb7b0_0;
    %load/vec4 v0000026294fbb0d0_0;
    %cmp/u;
    %jmp/0xz  T_1.18, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
    %jmp T_1.19;
T_1.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
T_1.19 ;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0000026294fbb0d0_0;
    %load/vec4 v0000026294fbb7b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_1.20, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
T_1.21 ;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb710_0, 0, 1;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000026294f6dd70;
T_2 ;
    %wait E_0000026294fbd5b0;
    %load/vec4 v0000026294ffd280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000026294ffcd80_0;
    %store/vec4 v0000026294ffd780_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000026294ffd280_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0000026294ffcba0_0;
    %store/vec4 v0000026294ffd780_0, 0, 32;
T_2.2 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000026294f6d6e0;
T_3 ;
    %wait E_0000026294fbd130;
    %load/vec4 v0000026294ffd5a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000026294ffd320_0;
    %store/vec4 v0000026294ffce20_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000026294ffdf00_0;
    %store/vec4 v0000026294ffce20_0, 0, 32;
T_3.1 ;
    %vpi_call/w 16 16 "$display", "PCAddress: %d", v0000026294ffce20_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0000026294f5de90;
T_4 ;
    %vpi_call/w 11 14 "$readmemb", "instructionMemory.txt", v0000026294ffcc40 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000026294f5de90;
T_5 ;
    %wait E_0000026294fbd730;
    %load/vec4 v0000026294ffe0e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %store/vec4 v0000026294ffd000_0, 0, 32;
    %ix/getv 4, v0000026294ffd000_0;
    %load/vec4a v0000026294ffcc40, 4;
    %store/vec4 v0000026294ffdd20_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026294fa3290;
T_6 ;
    %wait E_0000026294fbd370;
    %load/vec4 v0000026294fbb530_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0000026294fbaef0_0, 0, 7;
    %load/vec4 v0000026294fbb530_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0000026294fbba30_0, 0, 3;
    %load/vec4 v0000026294fbb530_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0000026294fbb3f0_0, 0, 7;
    %load/vec4 v0000026294fbb530_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0000026294fbb5d0_0, 0, 5;
    %load/vec4 v0000026294fbb530_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0000026294fbb170_0, 0, 5;
    %load/vec4 v0000026294fbb530_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0000026294fbb030_0, 0, 5;
    %load/vec4 v0000026294fbb530_0;
    %parti/s 25, 7, 4;
    %store/vec4 v0000026294fbbc10_0, 0, 25;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026294f8ff20;
T_7 ;
    %wait E_0000026294fbd470;
    %load/vec4 v0000026294ffd500_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffdaa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffcec0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffd140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026294ffe040_0, 0, 2;
    %load/vec4 v0000026294ffe4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %jmp T_7.18;
T_7.10 ;
    %load/vec4 v0000026294ffc740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %jmp T_7.21;
T_7.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.21;
T_7.21 ;
    %pop/vec4 1;
    %jmp T_7.18;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.18;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.18;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.18;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.18;
T_7.15 ;
    %load/vec4 v0000026294ffc740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %jmp T_7.24;
T_7.22 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.24;
T_7.23 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.24;
T_7.24 ;
    %pop/vec4 1;
    %jmp T_7.18;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.18;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.18;
T_7.18 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffdaa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffcec0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffd140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026294ffe040_0, 0, 2;
    %load/vec4 v0000026294ffe4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.33;
T_7.32 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffdaa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffcec0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffd140_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026294ffe040_0, 0, 2;
    %load/vec4 v0000026294ffe4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %jmp T_7.39;
T_7.34 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %jmp T_7.39;
T_7.35 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %jmp T_7.39;
T_7.36 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %jmp T_7.39;
T_7.37 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %jmp T_7.39;
T_7.38 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %jmp T_7.39;
T_7.39 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffdaa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffcec0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffd140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026294ffe040_0, 0, 2;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffdaa0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026294ffc600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffcec0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffd140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000026294ffe040_0, 0, 2;
    %load/vec4 v0000026294ffe4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.42, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.43, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.44, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.45, 6;
    %jmp T_7.46;
T_7.40 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %jmp T_7.46;
T_7.41 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %jmp T_7.46;
T_7.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %jmp T_7.46;
T_7.43 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %jmp T_7.46;
T_7.44 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %jmp T_7.46;
T_7.45 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %jmp T_7.46;
T_7.46 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffdaa0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026294ffc600_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294fbb850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffcec0_0, 0, 1;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffd140_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000026294ffe040_0, 0, 2;
    %load/vec4 v0000026294ffe4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.47, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.49, 6;
    %jmp T_7.50;
T_7.47 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %jmp T_7.50;
T_7.48 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %jmp T_7.50;
T_7.49 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %jmp T_7.50;
T_7.50 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffdaa0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000026294ffc600_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffcec0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffd140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026294ffe040_0, 0, 2;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffdaa0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026294ffc600_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffcec0_0, 0, 1;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffd140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026294ffe040_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffdaa0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000026294ffc600_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294fbb850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026294ffcec0_0, 0, 1;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000026294ffe220_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026294ffe400_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026294ffd140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000026294ffc7e0_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000026294ffe040_0, 0, 2;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000026294f6d870;
T_8 ;
    %vpi_call/w 17 15 "$readmemb", "registros.txt", v0000026294ffd820 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000026294f6d870;
T_9 ;
    %wait E_0000026294fbd130;
    %load/vec4 v0000026294ffdb40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_9.2, 4;
    %load/vec4 v000002629501af90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000026294ffd8c0_0;
    %load/vec4 v000002629501af90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000026294ffd820, 4, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002629501af90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000026294ffd820, 4, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000026294f5dd00;
T_10 ;
    %wait E_0000026294fbd0f0;
    %load/vec4 v0000026294ffdbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 12, 13, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 12;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 1, 24, 6;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 20;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 5, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 5;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 7, 18, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 7;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 1, 24, 6;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 20;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 1;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 6, 18, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 6;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 4, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 4;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 1;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 1, 24, 6;
    %pad/u 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 19;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 20, 5, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 20;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 12;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 1, 24, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 1;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 10, 14, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 10;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 1;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 8, 5, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 1;
    %load/vec4 v0000026294ffd0a0_0;
    %parti/s 1, 24, 6;
    %pad/u 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffd6e0_0, 4, 11;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000026294f7e920;
T_11 ;
    %wait E_0000026294fbd4f0;
    %load/vec4 v0000026294ffe360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0000026294ffc920_0;
    %store/vec4 v0000026294ffdfa0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000026294ffe360_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0000026294ffd1e0_0;
    %store/vec4 v0000026294ffdfa0_0, 0, 32;
T_11.2 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000026294f6dbe0;
T_12 ;
    %wait E_0000026294fbdbf0;
    %load/vec4 v0000026294ffde60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0000026294ffc9c0_0;
    %store/vec4 v0000026294ffcce0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000026294ffde60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000026294ffca60_0;
    %store/vec4 v0000026294ffcce0_0, 0, 32;
T_12.2 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000026294f94450;
T_13 ;
    %wait E_0000026294fbd430;
    %load/vec4 v0000026294fbb210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v0000026294fbad10_0;
    %load/vec4 v0000026294fbb670_0;
    %add;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v0000026294fbad10_0;
    %ix/getv 4, v0000026294fbb670_0;
    %shiftl 4;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v0000026294fbad10_0;
    %load/vec4 v0000026294fbb670_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v0000026294fbad10_0;
    %load/vec4 v0000026294fbb670_0;
    %inv;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v0000026294fbad10_0;
    %load/vec4 v0000026294fbb670_0;
    %xor;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v0000026294fbad10_0;
    %ix/getv 4, v0000026294fbb670_0;
    %shiftr 4;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v0000026294fbad10_0;
    %load/vec4 v0000026294fbb670_0;
    %or;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v0000026294fbad10_0;
    %load/vec4 v0000026294fbb670_0;
    %and;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %load/vec4 v0000026294fbad10_0;
    %load/vec4 v0000026294fbb670_0;
    %sub;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0000026294fbad10_0;
    %ix/getv 4, v0000026294fbb670_0;
    %shiftr 4;
    %store/vec4 v0000026294fbadb0_0, 0, 32;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000026294f900b0;
T_14 ;
    %vpi_call/w 9 14 "$readmemb", "dataMemory.txt", v0000026294ffd960 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000026294f900b0;
T_15 ;
    %wait E_0000026294fbd6f0;
    %load/vec4 v0000026294ffddc0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0000026294ffc6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0000026294ffda00_0;
    %parti/s 1, 7, 4;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000026294ffd960, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 24;
    %ix/getv 4, v0000026294ffda00_0;
    %load/vec4a v0000026294ffd960, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 8;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 24;
    %ix/getv 4, v0000026294ffda00_0;
    %load/vec4a v0000026294ffd960, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 8;
T_15.9 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0000026294ffda00_0;
    %parti/s 1, 15, 5;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000026294ffd960, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 16;
    %ix/getv 4, v0000026294ffda00_0;
    %load/vec4a v0000026294ffd960, 4;
    %load/vec4 v0000026294ffda00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026294ffd960, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 16;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 16;
    %ix/getv 4, v0000026294ffda00_0;
    %load/vec4a v0000026294ffd960, 4;
    %load/vec4 v0000026294ffda00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026294ffd960, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 16;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %ix/getv 4, v0000026294ffda00_0;
    %load/vec4a v0000026294ffd960, 4;
    %load/vec4 v0000026294ffda00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026294ffd960, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026294ffda00_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026294ffd960, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026294ffda00_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026294ffd960, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026294ffc880_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 24;
    %ix/getv 4, v0000026294ffda00_0;
    %load/vec4a v0000026294ffd960, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 8;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 16;
    %ix/getv 4, v0000026294ffda00_0;
    %load/vec4a v0000026294ffd960, 4;
    %load/vec4 v0000026294ffda00_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000026294ffd960, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000026294ffc880_0, 4, 16;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000026294ffc6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %jmp T_15.15;
T_15.12 ;
    %load/vec4 v0000026294ffdc80_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000026294ffda00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026294ffd960, 0, 4;
    %jmp T_15.15;
T_15.13 ;
    %load/vec4 v0000026294ffdc80_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000026294ffda00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026294ffd960, 0, 4;
    %load/vec4 v0000026294ffdc80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000026294ffda00_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026294ffd960, 0, 4;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0000026294ffdc80_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000026294ffda00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026294ffd960, 0, 4;
    %load/vec4 v0000026294ffdc80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000026294ffda00_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026294ffd960, 0, 4;
    %load/vec4 v0000026294ffdc80_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000026294ffda00_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026294ffd960, 0, 4;
    %load/vec4 v0000026294ffdc80_0;
    %parti/s 9, 23, 6;
    %pad/u 8;
    %load/vec4 v0000026294ffda00_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026294ffd960, 0, 4;
    %jmp T_15.15;
T_15.15 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000026294f7e790;
T_16 ;
    %wait E_0000026294fbdc70;
    %load/vec4 v0000026294ffe2c0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000026294ffcf60_0;
    %store/vec4 v0000026294ffe180_0, 0, 32;
T_16.0 ;
    %load/vec4 v0000026294ffe2c0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0000026294ffd460_0;
    %store/vec4 v0000026294ffe180_0, 0, 32;
T_16.2 ;
    %load/vec4 v0000026294ffe2c0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v0000026294ffcb00_0;
    %store/vec4 v0000026294ffe180_0, 0, 32;
T_16.4 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000026294fc4150;
T_17 ;
    %delay 5, 0;
    %load/vec4 v000002629501bcb0_0;
    %inv;
    %store/vec4 v000002629501bcb0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000026294fc4150;
T_18 ;
    %vpi_call/w 3 44 "$dumpfile", "procesadorTB.vcd" {0 0 0};
    %vpi_call/w 3 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026294fc4150 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002629501bcb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002629501b670_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002629501bb70_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002629501b670_0, 0, 1;
    %delay 20, 0;
    %delay 35, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "./testbench.sv";
    "./procesador.sv";
    "./decoder.sv";
    "./ALU.sv";
    "./BranchUnit.sv";
    "./ControlUnit.sv";
    "./DataMemory.sv";
    "./ImmGen.sv";
    "./InstructionMemory.sv";
    "./MuxData.sv";
    "./MUXrs1.sv";
    "./MUXrs2.sv";
    "./Muxsb.sv";
    "././ProgramCounter.sv";
    "./RegistersUnit.sv";
    "./Sumador.sv";
