Running: xsim.dir/FPGA_ADC_interface_tb_behav/xsimk.exe -simmode gui -wdb FPGA_ADC_interface_tb_behav.wdb -simrunnum 0 -socket 49783
Design successfully loaded
Design Loading Memory Usage: 5128 KB (Peak: 5128 KB)
Design Loading CPU Usage: 62 ms
