# ==============================================================
# File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
# Version: 2018.2
# Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
# 
# ==============================================================


Family       : virtex7
Device       : xc7vx690t
Package      : ffg1761
Speed Grade  : -3
Clock Period : 10.000 ns
