// Seed: 3796380617
module module_0;
endmodule
macromodule module_1 #(
    parameter id_10 = 32'd5,
    parameter id_3  = 32'd39,
    parameter id_7  = 32'd54,
    parameter id_8  = 32'd86
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9
);
  inout tri0 id_9;
  input wire _id_8;
  output wire _id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire id_2;
  input wire id_1;
  assign id_9 = -1;
  wire _id_10;
  bit [1 : id_7] id_11;
  always_latch @(1 or 1) id_11 <= 1;
  assign id_6 = id_6;
  struct packed {
    id_12 id_13;
    logic [1 : id_3  ==  id_8] id_14;
  } id_15;
  assign id_4 = id_15.id_12;
  final $unsigned(89);
  ;
  logic id_16;
  wire [id_10 : id_10] id_17;
  wire id_18[1 : -1];
endmodule
