-- -------------------------------------------------------------
-- 
-- File Name: /mnt/data/NIH/simulink_models/models/bitcrusher/hdlsrc/BC/BC_Right_Channel_Processing.vhd
-- 
-- Generated by MATLAB 9.6 and HDL Coder 3.14
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: BC_Right_Channel_Processing
-- Source Path: BC/dataplane/Avalon Data Processing/Right Channel Processing
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY BC_Right_Channel_Processing IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        Right_Data_In                     :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        Right_Bypass                      :   IN    std_logic;
        Right_Bits                        :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5
        Right_Wet_Dry_Mix                 :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5_En4
        Enable                            :   IN    std_logic;
        Right_Data_Out                    :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
        );
END BC_Right_Channel_Processing;


ARCHITECTURE rtl OF BC_Right_Channel_Processing IS

  -- Component Declarations
  COMPONENT BC_getbitmask
    PORT( bitlevel                        :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5
          bitmask                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32_En28
          );
  END COMPONENT;

  COMPONENT BC_mixer_block
    PORT( dry_signal                      :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          wet_signal                      :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          wet_dry_mix                     :   IN    std_logic_vector(4 DOWNTO 0);  -- ufix5_En4
          output                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : BC_getbitmask
    USE ENTITY work.BC_getbitmask(rtl);

  FOR ALL : BC_mixer_block
    USE ENTITY work.BC_mixer_block(rtl);

  -- Signals
  SIGNAL enb_gated                        : std_logic;
  SIGNAL Enable_out5                      : std_logic;
  SIGNAL Right_Data_In_signed             : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Sign_out1                        : signed(31 DOWNTO 0);  -- int32
  SIGNAL Abs_y                            : signed(32 DOWNTO 0);  -- sfix33_En28
  SIGNAL Abs_cast                         : signed(32 DOWNTO 0);  -- sfix33_En28
  SIGNAL Abs_out1                         : unsigned(31 DOWNTO 0);  -- ufix32_En28
  SIGNAL getbitmask_out1                  : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL getbitmask_out1_unsigned         : unsigned(31 DOWNTO 0);  -- ufix32_En28
  SIGNAL Bitwise_Operator_out1            : unsigned(31 DOWNTO 0);  -- ufix32_En28
  SIGNAL Product_cast                     : signed(32 DOWNTO 0);  -- sfix33_En28
  SIGNAL Product_mul_temp                 : signed(64 DOWNTO 0);  -- sfix65_En28
  SIGNAL Product_out1                     : signed(63 DOWNTO 0);  -- sfix64_En28
  SIGNAL Data_Type_Conversion2_out1       : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL mixer_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL mixer_out1_signed                : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Switch_out1                      : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Switch_out1_bypass               : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Switch_out1_last_value           : signed(31 DOWNTO 0);  -- sfix32_En28

  ATTRIBUTE multstyle : string;

BEGIN
  -- An enabled subsystem
  -- This subsystem only runs when the data valid signal is enabled (asserted)
  -- 

  u_getbitmask : BC_getbitmask
    PORT MAP( bitlevel => Right_Bits,  -- ufix5
              bitmask => getbitmask_out1  -- ufix32_En28
              );

  u_mixer : BC_mixer_block
    PORT MAP( dry_signal => Right_Data_In,  -- sfix32_En28
              wet_signal => std_logic_vector(Data_Type_Conversion2_out1),  -- sfix32_En28
              wet_dry_mix => Right_Wet_Dry_Mix,  -- ufix5_En4
              output => mixer_out1  -- sfix32_En28
              );

  Enable_out5 <= Enable;

  enb_gated <= Enable_out5 AND enb;

  Right_Data_In_signed <= signed(Right_Data_In);

  
  Sign_out1 <= to_signed(1, 32) WHEN Right_Data_In_signed > to_signed(0, 32) ELSE
      to_signed(-1, 32) WHEN Right_Data_In_signed < to_signed(0, 32) ELSE
      to_signed(0, 32);

  Abs_cast <= resize(Right_Data_In_signed, 33);
  
  Abs_y <=  - (Abs_cast) WHEN Right_Data_In_signed < to_signed(0, 32) ELSE
      resize(Right_Data_In_signed, 33);
  Abs_out1 <= unsigned(Abs_y(31 DOWNTO 0));

  getbitmask_out1_unsigned <= unsigned(getbitmask_out1);

  Bitwise_Operator_out1 <= Abs_out1 AND getbitmask_out1_unsigned;

  Product_cast <= signed(resize(Bitwise_Operator_out1, 33));
  Product_mul_temp <= Sign_out1 * Product_cast;
  Product_out1 <= Product_mul_temp(63 DOWNTO 0);

  Data_Type_Conversion2_out1 <= Product_out1(31 DOWNTO 0);

  mixer_out1_signed <= signed(mixer_out1);

  
  Switch_out1 <= mixer_out1_signed WHEN Right_Bypass = '0' ELSE
      Right_Data_In_signed;

  Right_Data_Out_bypass_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Switch_out1_last_value <= to_signed(0, 32);
    ELSIF rising_edge(clk) THEN
      IF enb_gated = '1' THEN
        Switch_out1_last_value <= Switch_out1_bypass;
      END IF;
    END IF;
  END PROCESS Right_Data_Out_bypass_process;


  
  Switch_out1_bypass <= Switch_out1_last_value WHEN Enable_out5 = '0' ELSE
      Switch_out1;

  Right_Data_Out <= std_logic_vector(Switch_out1_bypass);

END rtl;

