RAM_inst.v,verilog,xil_defaultlib,../../../../proj.srcs/sources_1/ip/RAM_inst/sim/RAM_inst.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
