<div id="pf7a" class="pf w0 h0" data-page-no="7a"><div class="pc pc7a w0 h0"><img class="bi x15 y5ba w2 h48" alt="" src="bg7a.png"/><div class="t m0 x15 h7 y147 ff3 fs4 fc0 sc0 ls0 ws0">9.2.<span class="_ _19"> </span>INTERACTING<span class="_ _5"> </span>WITH<span class="_ _2"> </span>PERIPHERALS</div><div class="t m0 x15 h7 y1e ff3 fs4 fc0 sc0 ls0 ws0">address and wait for the main memory<span class="_ _5"> </span>to place the<span class="_ _5"> </span>data on the<span class="_ _5"> </span>bus so it<span class="_ _5"> </span>can copy the</div><div class="t m0 x15 h7 yd4 ff3 fs4 fc0 sc0 ls0 ws0">data into one<span class="_ _5"> </span>of<span class="_ _5"> </span>its<span class="_ _5"> </span>internal registers.<span class="_ _a"> </span>The<span class="_ _5"> </span>CPU<span class="_ _5"> </span>emplo<span class="_ _1"></span>ys the<span class="_ _5"> </span>same<span class="_ _5"> </span>pro<span class="_ _4"></span>cess<span class="_ _5"> </span>to<span class="_ _5"> </span>in<span class="_ _1"></span>teract</div><div class="t m0 x15 h7 yd5 ff3 fs4 fc0 sc0 ls0 ws0">with<span class="_ _3"> </span>peripherals’<span class="_ _3"> </span>controllers,<span class="_ _3"> </span><span class="ff8">i.e.</span>,<span class="_ _a"> </span>the<span class="_ _3"> </span>CPU<span class="_ _3"> </span>sends/receiv<span class="_ _8"></span>es<span class="_ _3"> </span>information<span class="_ _3"> </span>(commands,</div><div class="t m0 x15 h7 yfd ff3 fs4 fc0 sc0 ls0 ws0">addresses,<span class="_ _2"> </span>and<span class="_ _2"> </span>data)<span class="_ _2"> </span>to/from<span class="_ _2"> </span>con<span class="_ _1"></span>trollers<span class="_ _2"> </span>through<span class="_ _2"> </span>the<span class="_ _2"> </span>bus.</div><div class="t m0 xd h7 y7d8 ff3 fs4 fc0 sc0 ls0 ws0">CPUs<span class="_ _b"> </span>are<span class="_ _b"> </span>usually<span class="_ _b"> </span>connected<span class="_ _3"> </span>ph<span class="_ _8"></span>ysically<span class="_ _3"> </span>to<span class="_ _b"> </span>the<span class="_ _b"> </span>main<span class="_ _b"> </span>memory<span class="_ _3"> </span>and<span class="_ _b"> </span>to<span class="_ _b"> </span>p<span class="_ _4"></span>eripherals’</div><div class="t m0 x15 h7 y1457 ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>trollers<span class="_ _3"> </span>through<span class="_ _3"> </span>one<span class="_ _3"> </span>or<span class="_ _3"> </span>more<span class="_ _a"> </span>buses.<span class="_ _15"> </span>There<span class="_ _3"> </span>are<span class="_ _a"> </span>sev<span class="_ _1"></span>eral<span class="_ _3"> </span>kinds<span class="_ _3"> </span>of<span class="_ _3"> </span>buses<span class="_ _a"> </span>and<span class="_ _3"> </span>their</div><div class="t m0 x15 h7 y1458 ff3 fs4 fc0 sc0 ls0 ws0">organization<span class="_ _b"> </span>and<span class="_ _3"> </span>implementation<span class="_ _b"> </span>may<span class="_ _b"> </span>v<span class="_ _8"></span>ary<span class="_ _3"> </span>dramatically<span class="_ _7"></span>.<span class="_ _26"> </span>F<span class="_ _7"></span>or<span class="_ _3"> </span>example,<span class="_ _3"> </span>some<span class="_ _b"> </span>buses</div><div class="t m0 x15 h7 y1459 ff3 fs4 fc0 sc0 ls0 ws0">ma<span class="_ _1"></span>y<span class="_ _b"> </span>emplo<span class="_ _8"></span>y<span class="_ _b"> </span>a<span class="_ _b"> </span>single<span class="_ _b"> </span>set<span class="_ _2"> </span>of<span class="_ _b"> </span>wires<span class="_ _b"> </span>to<span class="_ _b"> </span>transmit<span class="_ _2"> </span>addresses,<span class="_ _b"> </span>data,<span class="_ _b"> </span>and<span class="_ _b"> </span>commands,<span class="_ _b"> </span>while</div><div class="t m0 x15 h7 y145a ff3 fs4 fc0 sc0 ls0 ws0">others may use dedicated wires<span class="_ _5"> </span>for each one of<span class="_ _5"> </span>these tasks.<span class="_ _a"> </span>Also,<span class="_ _5"> </span>the num<span class="_ _8"></span>b<span class="_ _4"></span>er of buses</div><div class="t m0 x15 h7 y145b ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _5"> </span>their<span class="_ _5"> </span>disp<span class="_ _4"></span>osition on<span class="_ _5"> </span>the<span class="_ _5"> </span>system<span class="_ _5"> </span>may v<span class="_ _8"></span>ary<span class="_ _5"> </span>signiﬁcantly across<span class="_ _5"> </span>computing<span class="_ _5"> </span>systems.</div><div class="t m0 xd h7 y145c ff3 fs4 fc0 sc0 ls0 ws0">Ev<span class="_ _1"></span>en though<span class="_ _2f"> </span>buses’ implemen<span class="_ _8"></span>tation and<span class="_ _2f"> </span>organization ma<span class="_ _8"></span>y v<span class="_ _7"></span>ary dramatically<span class="_ _7"></span>, their</div><div class="t m0 x15 h7 y145d ff3 fs4 fc0 sc0 ls0 ws0">c<span class="_ _1"></span>haracteristics<span class="_ _a"> </span>are<span class="_ _a"> </span>usually<span class="_ _3"> </span>transparent<span class="_ _3"> </span>to<span class="_ _a"> </span>the<span class="_ _a"> </span>programmer,<span class="_ _25"> </span><span class="ff8">i.e.</span>,<span class="_ _25"> </span>they<span class="_ _a"> </span>do<span class="_ _a"> </span>not<span class="_ _a"> </span>aﬀect</div><div class="t m0 x15 h7 y145e ff3 fs4 fc0 sc0 ls0 ws0">ho<span class="_ _1"></span>w<span class="_ _b"> </span>the<span class="_ _b"> </span>programmer<span class="_ _b"> </span>generates<span class="_ _b"> </span>co<span class="_ _4"></span>de<span class="_ _b"> </span>that<span class="_ _b"> </span>in<span class="_ _8"></span>teracts<span class="_ _3"> </span>with<span class="_ _b"> </span>peripherals’<span class="_ _b"> </span>controllers<span class="_ _b"> </span>nor</div><div class="t m0 x15 h7 y145f ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _5"> </span>main<span class="_ _5"> </span>memory.<span class="_ _a"> </span>The<span class="_ _5"> </span>CPU<span class="_ _2"> </span>ISA<span class="_ _5"> </span>usually<span class="_ _5"> </span>provides<span class="_ _5"> </span>the<span class="_ _5"> </span>programmer<span class="_ _2"> </span>with<span class="_ _5"> </span>instructions</div><div class="t m0 x15 h7 y1460 ff3 fs4 fc0 sc0 ls0 ws0">that<span class="_ _3"> </span>hide<span class="_ _b"> </span>the<span class="_ _3"> </span>details<span class="_ _3"> </span>(<span class="ff8">e.g.</span>,<span class="_ _3"> </span>their<span class="_ _3"> </span>proto<span class="_ _4"></span>cols<span class="_ _b"> </span>and<span class="_ _3"> </span>inner<span class="_ _3"> </span>workings)<span class="_ _b"> </span>of<span class="_ _3"> </span>ho<span class="_ _1"></span>w<span class="_ _3"> </span>the<span class="_ _b"> </span>CPU<span class="_ _3"> </span>or</div><div class="t m0 x15 h7 y1461 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _a"> </span>p<span class="_ _4"></span>eripherals<span class="_ _a"> </span>in<span class="_ _1"></span>teract<span class="_ _a"> </span>with<span class="_ _25"> </span>eac<span class="_ _1"></span>h<span class="_ _a"> </span>other<span class="_ _a"> </span>or<span class="_ _25"> </span>the<span class="_ _a"> </span>bus.<span class="_ _1a"> </span>These<span class="_ _25"> </span>instructions<span class="_ _a"> </span>allow<span class="_ _a"> </span>the</div><div class="t m0 x15 h7 y1462 ff3 fs4 fc0 sc0 ls0 ws0">programmer<span class="_ _3"> </span>to<span class="_ _3"> </span>instruct<span class="_ _3"> </span>the<span class="_ _3"> </span>CPU<span class="_ _3"> </span>to<span class="_ _3"> </span>write/read<span class="_ _3"> </span>data<span class="_ _3"> </span>to/from<span class="_ _3"> </span>p<span class="_ _4"></span>eripherals’<span class="_ _3"> </span>registers</div><div class="t m0 x15 h7 y1463 ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _b"> </span>their<span class="_ _b"> </span>in<span class="_ _8"></span>ternal<span class="_ _b"> </span>memories<span class="_ _b"> </span>in<span class="_ _b"> </span>a<span class="_ _b"> </span>simple<span class="_ _b"> </span>w<span class="_ _8"></span>ay<span class="_ _7"></span>.<span class="_ _16"> </span>F<span class="_ _7"></span>or<span class="_ _b"> </span>example,<span class="_ _b"> </span>the<span class="_ _b"> </span>R<span class="_ _23"></span>V32I<span class="_ _b"> </span>ISA<span class="_ _b"> </span>contains</div><div class="t m0 x15 h7 y1464 ff3 fs4 fc0 sc0 ls0 ws0">load<span class="_ _2"> </span>and<span class="_ _2"> </span>store<span class="_ _b"> </span>instructions<span class="_ _5"> </span>(<span class="ff8">e.g.</span>,<span class="_ _b"> </span><span class="ff5">lw<span class="_ _5"> </span></span>and<span class="_ _2"> </span><span class="ff5">sw</span></div><div class="t m0 x9b h11 y1465 ffc fs7 fc0 sc0 ls0 ws0">1</div><div class="t m0 x59 h7 y1464 ff3 fs4 fc0 sc0 ls0 ws0">)<span class="_ _2"> </span>that<span class="_ _2"> </span>allow<span class="_ _2"> </span>the<span class="_ _2"> </span>programmer<span class="_ _2"> </span>to<span class="_ _2"> </span>instruct</div><div class="t m0 x15 h7 y1466 ff3 fs4 fc0 sc0 ls0 ws0">the CPU to read/write data from/to the main memory without worrying ho<span class="_ _8"></span>w the bus</div><div class="t m0 x15 h7 y1467 ff3 fs4 fc0 sc0 ls0 ws0">that<span class="_ _2"> </span>connects<span class="_ _2"> </span>the<span class="_ _2"> </span>CPU<span class="_ _2"> </span>to<span class="_ _2"> </span>the<span class="_ _2"> </span>main<span class="_ _2"> </span>memory<span class="_ _2"> </span>w<span class="_ _1"></span>orks.</div><div class="t m0 xd h7 y1468 ff3 fs4 fc0 sc0 ls0 ws0">There<span class="_ _2"> </span>may<span class="_ _5"> </span>b<span class="_ _4"></span>e<span class="_ _2"> </span>sev<span class="_ _8"></span>eral<span class="_ _b"> </span>peripherals<span class="_ _2"> </span>on<span class="_ _2"> </span>the<span class="_ _2"> </span>system,<span class="_ _b"> </span>and<span class="_ _5"> </span>each<span class="_ _5"> </span>one<span class="_ _2"> </span>of<span class="_ _b"> </span>them<span class="_ _5"> </span>may<span class="_ _5"> </span>hav<span class="_ _8"></span>e</div><div class="t m0 x15 h7 y1469 ff3 fs4 fc0 sc0 ls0 ws0">m<span class="_ _1"></span>ultiple registers<span class="_ _5"> </span>or<span class="_ _5"> </span>in<span class="_ _1"></span>ternal memories.<span class="_ _a"> </span>Hence,<span class="_ _5"> </span>there must b<span class="_ _4"></span>e a wa<span class="_ _8"></span>y<span class="_ _5"> </span>for<span class="_ _5"> </span>programmers</div><div class="t m0 x15 h7 y146a ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _b"> </span>specify<span class="_ _b"> </span>the<span class="_ _b"> </span>proper<span class="_ _b"> </span>peripheral<span class="_ _b"> </span>register<span class="_ _b"> </span>or<span class="_ _2"> </span>internal<span class="_ _b"> </span>memory<span class="_ _2"> </span>p<span class="_ _4"></span>osition<span class="_ _b"> </span>to<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _2"> </span>accessed</div><div class="t m0 x15 h7 y146b ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _1"></span>y<span class="_ _2"> </span>the<span class="_ _b"> </span>instruction.<span class="_ _25"> </span>This<span class="_ _2"> </span>is<span class="_ _b"> </span>usually<span class="_ _2"> </span>p<span class="_ _4"></span>erformed<span class="_ _5"> </span>by<span class="_ _2"> </span>asso<span class="_ _4"></span>ciating<span class="_ _2"> </span>each<span class="_ _2"> </span>peripheral<span class="_ _b"> </span>register</div><div class="t m0 x15 h7 y146c ff3 fs4 fc0 sc0 ls0 ws0">and<span class="_ _a"> </span>in<span class="_ _1"></span>ternal<span class="_ _a"> </span>memory<span class="_ _a"> </span>p<span class="_ _4"></span>osition<span class="_ _3"> </span>with<span class="_ _a"> </span>a<span class="_ _a"> </span>diﬀerent<span class="_ _a"> </span>iden<span class="_ _8"></span>tiﬁer,<span class="_ _9"> </span>often<span class="_ _a"> </span>an<span class="_ _a"> </span>integer<span class="_ _3"> </span>num<span class="_ _8"></span>b<span class="_ _4"></span>er,</div><div class="t m0 x15 h7 y146d ff3 fs4 fc0 sc0 ls0 ws0">whic<span class="_ _1"></span>h<span class="_ _5"> </span>may b<span class="_ _4"></span>e known as<span class="_ _5"> </span>an<span class="_ _2"> </span>address or<span class="_ _2"> </span>an<span class="_ _5"> </span>I/O<span class="_ _5"> </span>p<span class="_ _4"></span>ort.<span class="_ _3"> </span>In<span class="_ _5"> </span>this<span class="_ _5"> </span>context, instructions<span class="_ _5"> </span>used</div><div class="t m0 x15 h7 y146e ff3 fs4 fc0 sc0 ls0 ws0">for<span class="_ _a"> </span>in<span class="_ _1"></span>teracting<span class="_ _3"> </span>with<span class="_ _a"> </span>p<span class="_ _4"></span>eripherals<span class="_ _a"> </span>usually<span class="_ _a"> </span>iden<span class="_ _1"></span>tify<span class="_ _a"> </span>the<span class="_ _3"> </span>p<span class="_ _4"></span>eripheral<span class="_ _a"> </span>register<span class="_ _a"> </span>or<span class="_ _a"> </span>memory</div><div class="t m0 x15 h7 y146f ff3 fs4 fc0 sc0 ls0 ws0">p<span class="_ _4"></span>osition<span class="_ _5"> </span>by<span class="_ _5"> </span>its<span class="_ _2"> </span>address<span class="_ _2"> </span>or<span class="_ _2"> </span>I/O<span class="_ _2"> </span>p<span class="_ _4"></span>ort.</div><div class="t m0 xd h7 y1470 ff3 fs4 fc0 sc0 ls0 ws0">Sections<span class="_ _a"> </span>9.2.1<span class="_ _25"> </span>and<span class="_ _25"> </span>9.2.2<span class="_ _25"> </span>discuss<span class="_ _25"> </span>the<span class="_ _25"> </span>tw<span class="_ _8"></span>o<span class="_ _25"> </span>main<span class="_ _25"> </span>metho<span class="_ _4"></span>ds<span class="_ _a"> </span>of<span class="_ _25"> </span>accessing<span class="_ _25"> </span>p<span class="_ _4"></span>eripheral</div><div class="t m0 x15 h7 y1471 ff3 fs4 fc0 sc0 ls0 ws0">registers<span class="_ _2"> </span>and<span class="_ _2"> </span>their<span class="_ _2"> </span>in<span class="_ _1"></span>ternal<span class="_ _2"> </span>memories<span class="_ _2"> </span>b<span class="_ _1"></span>y<span class="_ _2"> </span>executing<span class="_ _2"> </span>CPU<span class="_ _2"> </span>instructions.</div><div class="t m0 x15 ha y1472 ff7 fs6 fc0 sc0 ls0 ws0">9.2.1<span class="_ _e"> </span>P<span class="_ _8"></span>ort-mapp<span class="_ _4"></span>ed<span class="_ _a"> </span>I/O</div><div class="t m0 x15 h7 y1473 ff6 fs4 fc0 sc0 ls0 ws0">P<span class="_ _8"></span>ort-mapp<span class="_ _4"></span>ed<span class="_ _25"> </span>I/O,<span class="_ _9"> </span>also<span class="_ _25"> </span>known<span class="_ _a"> </span>as<span class="_ _25"> </span>isola<span class="_ _4"></span>ted<span class="_ _a"> </span>I/O,<span class="_ _25"> </span>is<span class="_ _9"> </span>a<span class="_ _25"> </span>metho<span class="_ _4"></span>d<span class="_ _25"> </span>of<span class="_ _25"> </span>accessing</div><div class="t m0 x15 h7 y1474 ff6 fs4 fc0 sc0 ls0 ws0">p<span class="_ _4"></span>eripheral’s registers and their in<span class="_ _8"></span>ternal memories that<span class="_ _2"> </span>employ special ISA</div><div class="t m0 x15 h7 y1475 ff6 fs4 fc0 sc0 ls0 ws0">instructions<span class="_ _b"> </span>for<span class="_ _3"> </span>I/O<span class="_ _b"> </span>op<span class="_ _4"></span>erations<span class="ff3">.<span class="_ _a"> </span>There<span class="_ _b"> </span>are<span class="_ _2"> </span>t<span class="_ _8"></span>wo<span class="_ _2"> </span>central<span class="_ _5"> </span>concepts<span class="_ _b"> </span>in<span class="_ _2"> </span>this<span class="_ _2"> </span>metho<span class="_ _4"></span>d:</span></div><div class="t m0 x15 h7 y1476 ff3 fs4 fc0 sc0 ls0 ws0">I/O<span class="_ _3"> </span>p<span class="_ _4"></span>orts<span class="_ _3"> </span>and<span class="_ _3"> </span>I/O<span class="_ _3"> </span>instructions.<span class="_ _0"> </span><span class="ff6">An<span class="_ _9"> </span>I/O<span class="_ _9"> </span>instruction<span class="_ _9"> </span>is<span class="_ _9"> </span>a<span class="_ _25"> </span>sp<span class="_ _4"></span>ecial<span class="_ _9"> </span>instruction</span></div><div class="t m0 x15 h7 y1477 ff6 fs4 fc0 sc0 ls0 ws0">dedicated<span class="_ _9"> </span>to<span class="_ _31"> </span>access<span class="_ _31"> </span>p<span class="_ _4"></span>eripherals<span class="ff3">.<span class="_ _19"> </span>In<span class="_ _a"> </span>contrast,<span class="_ _a"> </span></span>an<span class="_ _31"> </span>I/O<span class="_ _31"> </span>p<span class="_ _4"></span>ort<span class="_ _25"> </span>is<span class="_ _31"> </span>an<span class="_ _31"> </span>unsigned</div><div class="t m0 x15 h7 y1478 ff6 fs4 fc0 sc0 ls0 ws0">in<span class="_ _8"></span>teger<span class="_ _3"> </span>n<span class="_ _8"></span>umber<span class="_ _b"> </span>that<span class="_ _b"> </span>identiﬁes<span class="_ _b"> </span>p<span class="_ _4"></span>eripherals’<span class="_ _b"> </span>registers<span class="_ _b"> </span>and<span class="_ _b"> </span>in<span class="_ _8"></span>ternal<span class="_ _b"> </span>memory</div><div class="t m0 x15 h7 y1479 ff6 fs4 fc0 sc0 ls0 ws0">w<span class="_ _8"></span>ords<span class="ff3">.<span class="_ _12"> </span>The<span class="_ _3"> </span>programmer<span class="_ _b"> </span>uses<span class="_ _b"> </span>this<span class="_ _b"> </span>identiﬁer<span class="_ _b"> </span>to<span class="_ _b"> </span>specify<span class="_ _b"> </span>which<span class="_ _b"> </span>p<span class="_ _4"></span>eripheral<span class="_ _b"> </span>register<span class="_ _b"> </span>or</span></div><div class="t m0 x15 h7 y147a ff3 fs4 fc0 sc0 ls0 ws0">in<span class="_ _1"></span>ternal<span class="_ _5"> </span>memory<span class="_ _2"> </span>words must<span class="_ _5"> </span>b<span class="_ _4"></span>e<span class="_ _5"> </span>accessed<span class="_ _2"> </span>when<span class="_ _5"> </span>p<span class="_ _4"></span>erforming<span class="_ _5"> </span>an<span class="_ _2"> </span>I/O<span class="_ _2"> </span>op<span class="_ _4"></span>eration with<span class="_ _2"> </span>an</div><div class="t m0 x15 h7 y147b ff3 fs4 fc0 sc0 ls0 ws0">I/O<span class="_ _2"> </span>instruction.</div><div class="t m0 xd h7 y147c ff3 fs4 fc0 sc0 ls0 ws0">T<span class="_ _7"></span>o<span class="_ _a"> </span>illustrate<span class="_ _25"> </span>this<span class="_ _25"> </span>concept,<span class="_ _9"> </span>let<span class="_ _25"> </span>us<span class="_ _a"> </span>consider<span class="_ _25"> </span>the<span class="_ _25"> </span>IA-32<span class="_ _a"> </span>ISA<span class="_ _25"> </span>family</div><div class="t m0 x92 h11 y147d ffc fs7 fc0 sc0 ls0 ws0">2</div><div class="t m0 xb5 h7 y147c ff3 fs4 fc0 sc0 ls0 ws0">.<span class="_ _1a"> </span>These<span class="_ _25"> </span>ISAs</div><div class="t m0 x15 h7 y147e ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>tain<span class="_ _5"> </span>tw<span class="_ _8"></span>o<span class="_ _2"> </span>I/O<span class="_ _5"> </span>instructions<span class="_ _2"> </span>that<span class="_ _2"> </span>cop<span class="_ _1"></span>y<span class="_ _5"> </span>data<span class="_ _2"> </span>b<span class="_ _4"></span>et<span class="_ _8"></span>ween<span class="_ _5"> </span>CPU<span class="_ _5"> </span>registers<span class="_ _2"> </span>and<span class="_ _2"> </span>a<span class="_ _5"> </span>p<span class="_ _4"></span>eripheral</div><div class="t m0 x15 h7 y147f ff3 fs4 fc0 sc0 ls0 ws0">register<span class="_ _2"> </span>or<span class="_ _2"> </span>in<span class="_ _1"></span>ternal<span class="_ _2"> </span>memory<span class="_ _2"> </span>w<span class="_ _1"></span>ord:<span class="_ _3"> </span>“input<span class="_ _2"> </span>from<span class="_ _2"> </span>p<span class="_ _4"></span>ort”<span class="_ _2"> </span>[2]<span class="_ _2"> </span>and<span class="_ _2"> </span>“output<span class="_ _2"> </span>to<span class="_ _2"> </span>p<span class="_ _4"></span>ort”<span class="_ _5"> </span>[3].</div><div class="t m0 xd h7 y1480 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _3"> </span>input<span class="_ _a"> </span>from<span class="_ _a"> </span>p<span class="_ _4"></span>ort<span class="_ _3"> </span>instruction,<span class="_ _25"> </span>or<span class="_ _3"> </span><span class="ff5">in</span>,<span class="_ _25"> </span>takes<span class="_ _3"> </span>tw<span class="_ _8"></span>o<span class="_ _a"> </span>op<span class="_ _4"></span>erands,<span class="_ _a"> </span>the<span class="_ _3"> </span>I/O<span class="_ _a"> </span>p<span class="_ _4"></span>ort<span class="_ _3"> </span>and</div><div class="t m0 x15 h7 y1481 ff3 fs4 fc0 sc0 ls0 ws0">a<span class="_ _b"> </span>destination<span class="_ _b"> </span>CPU<span class="_ _3"> </span>register,<span class="_ _b"> </span><span class="ff5">al</span>,<span class="_ _3"> </span><span class="ff5">ax</span>,<span class="_ _3"> </span>or<span class="_ _b"> </span><span class="ff5">eax</span></div><div class="t m0 x9b h11 y1482 ffc fs7 fc0 sc0 ls0 ws0">3</div><div class="t m0 x83 h7 y1481 ff3 fs4 fc0 sc0 ls0 ws0">.<span class="_ _12"> </span>The<span class="_ _3"> </span>instruction<span class="_ _b"> </span>copies<span class="_ _b"> </span>a<span class="_ _b"> </span>v<span class="_ _8"></span>alue<span class="_ _3"> </span>from<span class="_ _b"> </span>a</div><div class="t m0 x15 h7 y1483 ff3 fs4 fc0 sc0 ls0 ws0">p<span class="_ _4"></span>eripheral register, or in<span class="_ _8"></span>ternal memory word, identiﬁed b<span class="_ _8"></span>y the I/O p<span class="_ _4"></span>ort operand, into</div><div class="t m0 x15 h7 y1484 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>destination<span class="_ _2"> </span>CPU<span class="_ _2"> </span>register.<span class="_ _25"> </span>The<span class="_ _2"> </span>following<span class="_ _5"> </span>co<span class="_ _4"></span>de<span class="_ _2"> </span>shows<span class="_ _5"> </span>an<span class="_ _2"> </span>example<span class="_ _b"> </span>in<span class="_ _5"> </span>which<span class="_ _5"> </span>the<span class="_ _b"> </span><span class="ff5">in</span></div><div class="t m0 x15 h7 y1485 ff3 fs4 fc0 sc0 ls0 ws0">instruction<span class="_ _2"> </span>is<span class="_ _2"> </span>used<span class="_ _b"> </span>to<span class="_ _2"> </span>read<span class="_ _2"> </span>an<span class="_ _2"> </span>8-bit<span class="_ _b"> </span>v<span class="_ _7"></span>alue<span class="_ _2"> </span>from<span class="_ _b"> </span>I/O<span class="_ _2"> </span>port<span class="_ _b"> </span><span class="ff5">0x71<span class="_ _2"> </span></span>and<span class="_ _2"> </span>place<span class="_ _2"> </span>it<span class="_ _b"> </span>on<span class="_ _5"> </span>the<span class="_ _b"> </span><span class="ff5">al</span></div><div class="t m0 x15 h7 y1486 ff3 fs4 fc0 sc0 ls0 ws0">CPU<span class="_ _2"> </span>register.</div><div class="t m0 x111 h8 y1487 ff24 fs12 fc0 sc0 ls0 ws0">1<span class="_ _16"> </span><span class="ff5 fs4">in<span class="_ _31"> </span>0x71,<span class="_ _31"> </span>%al</span></div><div class="t m0 x3d h1e y1488 ff12 fse fc0 sc0 ls0 ws0">1</div><div class="t m0 xd h1f y535 ff13 fsf fc0 sc0 ls0 ws0">See<span class="_ _37"> </span>Section<span class="_ _37"> </span>6.6<span class="_ _37"> </span>for<span class="_ _37"> </span>more<span class="_ _5"> </span>information<span class="_ _37"> </span>on<span class="_ _37"> </span>R<span class="_ _7"></span>V32I<span class="_ _37"> </span>load<span class="_ _37"> </span>and<span class="_ _37"> </span>store<span class="_ _37"> </span>instructions.</div><div class="t m0 x3d h1e y536 ff12 fse fc0 sc0 ls0 ws0">2</div><div class="t m0 xd h1f y537 ff13 fsf fc0 sc0 ls0 ws0">The IA-32<span class="_ _2f"> </span>ISA<span class="_ _2f"> </span>family<span class="_ _2f"> </span>is<span class="_ _2f"> </span>a<span class="_ _37"> </span>set of<span class="_ _2f"> </span>ISAs<span class="_ _2f"> </span>developed<span class="_ _2f"> </span>by Intel and<span class="_ _2f"> </span>based<span class="_ _2f"> </span>on<span class="_ _2f"> </span>the<span class="_ _2f"> </span>ISA<span class="_ _2f"> </span>used<span class="_ _2f"> </span>on<span class="_ _2f"> </span>the<span class="_ _2f"> </span>8086</div><div class="t m0 x15 h1f y1b5 ff13 fsf fc0 sc0 ls0 ws0">microprocessor.</div><div class="t m0 x3d h1e y180 ff12 fse fc0 sc0 ls0 ws0">3</div><div class="t m0 xd h1f y48 ff28 fsf fc0 sc0 ls0 ws0">al<span class="ff13">,<span class="_ _37"> </span></span>ax<span class="ff13">,<span class="_ _37"> </span>and<span class="_ _37"> </span></span>eax<span class="_ _37"> </span><span class="ff13">are<span class="_ _5"> </span>8-bit,<span class="_ _37"> </span>16-bit,<span class="_ _37"> </span>and<span class="_ _37"> </span>32-bit<span class="_ _37"> </span>CPU<span class="_ _5"> </span>registers<span class="_ _37"> </span>on<span class="_ _37"> </span>the<span class="_ _37"> </span>IA-32<span class="_ _5"> </span>ISA.</span></div><div class="t m0 x1f h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _a"> </span>Marc<span class="_ _8"></span>h<span class="_ _2"> </span>29,<span class="_ _2"> </span>2021)<span class="_ _9c"> </span>109</span></div><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:196.569000px;bottom:758.128000px;width:61.603000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,563.789,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.699000px;bottom:758.128000px;width:16.992000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:259.368000px;bottom:733.664000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,563.789,null]'><div class="d m1" style="border-style:none;position:absolute;left:323.088000px;bottom:721.709000px;width:16.992000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:104.656000px;bottom:710.255000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:310.209000px;bottom:710.255000px;width:62.649000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,563.789,null]'><div class="d m1" style="border-style:none;position:absolute;left:235.959000px;bottom:698.300000px;width:25.350000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,563.789,null]'><div class="d m1" style="border-style:none;position:absolute;left:389.805000px;bottom:698.300000px;width:25.349000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,563.789,null]'><div class="d m1" style="border-style:none;position:absolute;left:434.859000px;bottom:686.345000px;width:25.350000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,563.789,null]'><div class="d m1" style="border-style:none;position:absolute;left:162.035000px;bottom:638.472000px;width:25.350000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:106.674000px;bottom:602.606000px;width:61.877000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:193.972000px;bottom:602.606000px;width:23.440000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:218.544000px;bottom:602.606000px;width:18.597000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:423.773000px;bottom:590.098000px;width:23.439000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,563.789,null]'><div class="d m1" style="border-style:none;position:absolute;left:305.643000px;bottom:578.696000px;width:16.992000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:216.314000px;bottom:566.187000px;width:23.440000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:402.090000px;bottom:554.786000px;width:18.597000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7a" data-dest-detail='[122,"XYZ",105.952,108.804,null]'><div class="d m1" style="border-style:none;position:absolute;left:278.980000px;bottom:542.277000px;width:6.462000px;height:12.593000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:106.323000px;bottom:530.322000px;width:23.440000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:266.537000px;bottom:530.322000px;width:61.525000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfa" data-dest-detail='[10,"XYZ",136.063,563.789,null]'><div class="d m1" style="border-style:none;position:absolute;left:443.217000px;bottom:530.322000px;width:16.992000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:168.915000px;bottom:518.920000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,465.032,null]'><div class="d m1" style="border-style:none;position:absolute;left:223.018000px;bottom:518.920000px;width:62.073000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7a" data-dest-detail='[122,"XYZ",90.709,386.097,null]'><div class="d m1" style="border-style:none;position:absolute;left:144.839000px;bottom:411.220000px;width:22.471000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7b" data-dest-detail='[123,"XYZ",136.063,642.719,null]'><div class="d m1" style="border-style:none;position:absolute;left:190.777000px;bottom:411.220000px;width:22.471000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:311.963000px;bottom:399.265000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:438.845000px;bottom:340.659000px;width:21.364000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:343.432000px;bottom:244.966000px;width:18.597000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7a" data-dest-detail='[122,"XYZ",105.952,99.3,null]'><div class="d m1" style="border-style:none;position:absolute;left:391.818000px;bottom:244.966000px;width:6.462000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:437.682000px;bottom:244.966000px;width:18.597000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:322.735000px;bottom:232.457000px;width:23.440000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf92" data-dest-detail='[146,"XYZ",90.709,610.344,null]'><div class="d m1" style="border-style:none;position:absolute;left:326.049000px;bottom:222.993000px;width:6.974000px;height:8.413000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf92" data-dest-detail='[146,"XYZ",90.709,578.464,null]'><div class="d m1" style="border-style:none;position:absolute;left:435.943000px;bottom:222.993000px;width:6.973000px;height:8.413000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:150.744000px;bottom:197.093000px;width:23.440000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf7a" data-dest-detail='[122,"XYZ",105.952,80.331,null]'><div class="d m1" style="border-style:none;position:absolute;left:278.259000px;bottom:197.093000px;width:6.462000px;height:12.040000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:158.521000px;bottom:173.183000px;width:23.440000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:230.113000px;bottom:160.674000px;width:14.169000px;height:11.956000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:89.712000px;bottom:149.273000px;width:23.440000px;height:10.737000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf4c" data-dest-detail='[76,"XYZ",90.709,676.448,null]'><div class="d m1" style="border-style:none;position:absolute;left:149.650000px;bottom:95.504000px;width:12.813000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:145.283000px;bottom:87.289000px;width:16.090000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:224.756000px;bottom:87.289000px;width:16.090000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:379.850000px;bottom:87.289000px;width:16.090000px;height:10.207000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:185.412000px;bottom:67.030000px;width:12.343000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:212.228000px;bottom:67.030000px;width:12.343000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,590.644,null]'><div class="d m1" style="border-style:none;position:absolute;left:255.511000px;bottom:67.030000px;width:12.343000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,552.703,null]'><div class="d m1" style="border-style:none;position:absolute;left:268.684000px;bottom:67.030000px;width:20.211000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,506.875,null]'><div class="d m1" style="border-style:none;position:absolute;left:373.089000px;bottom:67.030000px;width:16.089000px;height:11.497000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:141.766000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
