<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1655" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1655{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1655{left:602px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1655{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1655{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1655{left:96px;bottom:898px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t6_1655{left:96px;bottom:733px;letter-spacing:0.13px;word-spacing:-0.1px;}
#t7_1655{left:96px;bottom:711px;letter-spacing:0.32px;word-spacing:-0.06px;}
#t8_1655{left:96px;bottom:690px;letter-spacing:0.12px;word-spacing:-0.24px;}
#t9_1655{left:96px;bottom:669px;letter-spacing:0.38px;}
#ta_1655{left:96px;bottom:647px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tb_1655{left:96px;bottom:612px;letter-spacing:0.13px;word-spacing:-0.83px;}
#tc_1655{left:96px;bottom:591px;letter-spacing:0.12px;word-spacing:-0.8px;}
#td_1655{left:96px;bottom:569px;letter-spacing:0.37px;word-spacing:0.01px;}
#te_1655{left:96px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.13px;}
#tf_1655{left:96px;bottom:526px;letter-spacing:0.57px;}
#tg_1655{left:96px;bottom:505px;letter-spacing:0.1px;word-spacing:-0.5px;}
#th_1655{left:96px;bottom:484px;letter-spacing:0.16px;}
#ti_1655{left:96px;bottom:449px;letter-spacing:0.25px;}
#tj_1655{left:96px;bottom:427px;letter-spacing:0.14px;}
#tk_1655{left:96px;bottom:397px;}
#tl_1655{left:124px;bottom:397px;letter-spacing:0.13px;word-spacing:1.28px;}
#tm_1655{left:124px;bottom:375px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tn_1655{left:96px;bottom:348px;}
#to_1655{left:124px;bottom:348px;letter-spacing:0.13px;word-spacing:1.28px;}
#tp_1655{left:124px;bottom:326px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_1655{left:96px;bottom:299px;}
#tr_1655{left:124px;bottom:299px;letter-spacing:0.12px;word-spacing:-0.55px;}
#ts_1655{left:96px;bottom:271px;}
#tt_1655{left:124px;bottom:271px;letter-spacing:0.08px;word-spacing:-0.43px;}
#tu_1655{left:96px;bottom:244px;}
#tv_1655{left:124px;bottom:244px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tw_1655{left:96px;bottom:207px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_1655{left:317px;bottom:207px;letter-spacing:0.36px;word-spacing:0.03px;}
#ty_1655{left:96px;bottom:185px;letter-spacing:0.09px;word-spacing:-0.14px;}
#tz_1655{left:96px;bottom:164px;letter-spacing:0.35px;word-spacing:-0.36px;}
#t10_1655{left:342px;bottom:164px;letter-spacing:0.36px;word-spacing:-0.03px;}
#t11_1655{left:96px;bottom:142px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t12_1655{left:181px;bottom:985px;letter-spacing:0.16px;}
#t13_1655{left:298px;bottom:993px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t14_1655{left:298px;bottom:978px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t15_1655{left:182px;bottom:945px;letter-spacing:0.15px;}
#t16_1655{left:298px;bottom:953px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t17_1655{left:298px;bottom:938px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t18_1655{left:178px;bottom:849px;letter-spacing:0.17px;}
#t19_1655{left:461px;bottom:849px;letter-spacing:0.12px;}
#t1a_1655{left:179px;bottom:825px;letter-spacing:0.15px;}
#t1b_1655{left:298px;bottom:825px;letter-spacing:0.17px;}
#t1c_1655{left:175px;bottom:800px;letter-spacing:0.13px;}
#t1d_1655{left:298px;bottom:800px;letter-spacing:0.17px;}
#t1e_1655{left:175px;bottom:776px;letter-spacing:0.13px;}
#t1f_1655{left:298px;bottom:776px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t1g_1655{left:162px;bottom:1017px;letter-spacing:0.12px;word-spacing:0.07px;}
#t1h_1655{left:473px;bottom:1017px;letter-spacing:0.13px;}
#t1i_1655{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1655{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1655{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s3_1655{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s4_1655{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s5_1655{font-size:15px;font-family:Arial_61s;color:#000;}
.s6_1655{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s7_1655{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1655" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1655Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1655" style="-webkit-user-select: none;"><object width="935" height="1210" data="1655/1655.svg" type="image/svg+xml" id="pdf1655" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1655" class="t s1_1655">388 </span><span id="t2_1655" class="t s1_1655">System Instruction Reference </span>
<span id="t3_1655" class="t s1_1655">AMD64 Technology </span><span id="t4_1655" class="t s1_1655">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1655" class="t s2_1655">The descriptor in EDX has the following format: </span>
<span id="t6_1655" class="t s2_1655">ECX[15:0] contains a count of the number of sequential pages to invalidate in addition to the original </span>
<span id="t7_1655" class="t s2_1655">virtual address, starting from the virtual address specified in rAX. A count of 0 invalidates a single </span>
<span id="t8_1655" class="t s2_1655">page. ECX[31]=0 indicates to increment the virtual address at the 4K boundary. ECX[31]=1 indicates </span>
<span id="t9_1655" class="t s2_1655">to increment the virtual address at the 2M boundary. The maximum count supported is reported in </span>
<span id="ta_1655" class="t s2_1655">CPUID function 8000_0008h, EDX[15:0]. </span>
<span id="tb_1655" class="t s2_1655">This instruction invalidates the TLB entry or entries, regardless of the page size (4 Kbytes, 2 Mbytes, 4 </span>
<span id="tc_1655" class="t s2_1655">Mbytes, or 1 Gbyte). It may invalidate any number of additional TLB entries in addition to the targeted </span>
<span id="td_1655" class="t s2_1655">entry or entries to accomplish the specified function. INVLPGB follows the same rules for cached </span>
<span id="te_1655" class="t s2_1655">upper TLB entries as INVLPG which is controlled by EFER.TCE. However, since this is a broadcast, </span>
<span id="tf_1655" class="t s2_1655">the invalidation is controlled by the EFER.TCE value on the processor executing the INVLPGB </span>
<span id="tg_1655" class="t s2_1655">instruction. (See Section 3, “Translation Cache Extension” in APM Volume 2 for more information on </span>
<span id="th_1655" class="t s2_1655">EFER.TCE.) </span>
<span id="ti_1655" class="t s2_1655">Under the following circumstances, execution of INVLPGB will result in a General Protection fault </span>
<span id="tj_1655" class="t s2_1655">(#GP): </span>
<span id="tk_1655" class="t s3_1655">• </span><span id="tl_1655" class="t s2_1655">If SVM is disabled, requesting the ASID field with any value but zero, even if the ASID is not </span>
<span id="tm_1655" class="t s2_1655">necessary for the flush. </span>
<span id="tn_1655" class="t s3_1655">• </span><span id="to_1655" class="t s2_1655">If PCID is disabled, requesting the PCID field with any value but zero, even if the PCID is not </span>
<span id="tp_1655" class="t s2_1655">necessary for the flush. </span>
<span id="tq_1655" class="t s3_1655">• </span><span id="tr_1655" class="t s2_1655">If the request exceeds the number of valid ASIDs for the processor, even if the ASID is not valid. </span>
<span id="ts_1655" class="t s3_1655">• </span><span id="tt_1655" class="t s2_1655">Attempts to request a count larger than the maximum count supported, even if the VA is not valid </span>
<span id="tu_1655" class="t s3_1655">• </span><span id="tv_1655" class="t s2_1655">Attempts to execute an INVLPGB while in 4M paging mode. </span>
<span id="tw_1655" class="t s4_1655">Guest Usage of INVLPGB. </span><span id="tx_1655" class="t s2_1655">Guest usage of INVLPGB is supported only when the instruction has </span>
<span id="ty_1655" class="t s2_1655">been explicitly enabled by the hypervisor in the VMCB (see APM Volume 2, Appendix B, Table B-1: </span>
<span id="tz_1655" class="t s2_1655">VMCB Layout, Control Area). </span><span id="t10_1655" class="t s2_1655">Support for INVLPGB/TLBSYNC hypervisor enable in VMCB is </span>
<span id="t11_1655" class="t s2_1655">indicated by CPUID Fn8000_000A_EDX[24] = 1. </span>
<span id="t12_1655" class="t s5_1655">0xE </span>
<span id="t13_1655" class="t s5_1655">Invalidate all TLB entries that match {ASID, PCID} </span>
<span id="t14_1655" class="t s5_1655">including Global </span>
<span id="t15_1655" class="t s5_1655">0x6 </span>
<span id="t16_1655" class="t s5_1655">Invalidate all TLB entries that match {ASID, PCID} </span>
<span id="t17_1655" class="t s5_1655">excluding Global </span>
<span id="t18_1655" class="t s6_1655">EDX </span><span id="t19_1655" class="t s6_1655">Attributes </span>
<span id="t1a_1655" class="t s5_1655">15:0 </span><span id="t1b_1655" class="t s5_1655">ASID </span>
<span id="t1c_1655" class="t s5_1655">27:16 </span><span id="t1d_1655" class="t s5_1655">PCID </span>
<span id="t1e_1655" class="t s5_1655">31:28 </span><span id="t1f_1655" class="t s5_1655">Reserved, MBZ </span>
<span id="t1g_1655" class="t s6_1655">rAX [3:0] </span><span id="t1h_1655" class="t s6_1655">Action </span>
<span id="t1i_1655" class="t s7_1655">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
