EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 6 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Ternary:nany A13
U 1 1 5FE91509
P 3200 1650
AR Path="/5FDD3C70/5FDD79FE/5FEDF3F0/5FE91509" Ref="A13"  Part="1" 
AR Path="/5FDD3C70/5FDA8800/5FEDF3F0/5FE91509" Ref="A5"  Part="1" 
F 0 "A13" H 3544 1832 50  0000 L CNN
F 1 "nany" H 3544 1741 50  0000 L CNN
F 2 "Ternary_Rev_1:nany" H 3200 1700 50  0001 C CNN
F 3 "" H 3200 1700 50  0001 C CNN
F 4 "X" H 3544 1650 50  0000 L CNN "Spice_Primitive"
F 5 "NAny" H 3544 1559 50  0000 L CNN "Spice_Model"
F 6 "Y" H 3544 1468 50  0000 L CNN "Spice_Netlist_Enabled"
F 7 "/lab/dev/tritium/library/gates_spice.lib" H 3200 1700 50  0001 C CNN "Spice_Lib_File"
	1    3200 1650
	1    0    0    -1  
$EndComp
$Comp
L Ternary:nconsensus A14
U 1 1 5FE929BB
P 3200 2525
AR Path="/5FDD3C70/5FDD79FE/5FEDF3F0/5FE929BB" Ref="A14"  Part="1" 
AR Path="/5FDD3C70/5FDA8800/5FEDF3F0/5FE929BB" Ref="A6"  Part="1" 
F 0 "A14" H 3544 2707 50  0000 L CNN
F 1 "nconsensus" H 3544 2616 50  0000 L CNN
F 2 "Ternary_Rev_1:nconsensus" H 3200 2575 50  0001 C CNN
F 3 "" H 3200 2575 50  0001 C CNN
F 4 "X" H 3544 2525 50  0000 L CNN "Spice_Primitive"
F 5 "NConsensus" H 3544 2434 50  0000 L CNN "Spice_Model"
F 6 "Y" H 3544 2343 50  0000 L CNN "Spice_Netlist_Enabled"
F 7 "/lab/dev/tritium/library/gates_spice.lib" H 3200 2575 50  0001 C CNN "Spice_Lib_File"
	1    3200 2525
	1    0    0    -1  
$EndComp
$Comp
L Ternary:inverter A15
U 1 1 5FE93626
P 4275 2525
AR Path="/5FDD3C70/5FDD79FE/5FEDF3F0/5FE93626" Ref="A15"  Part="1" 
AR Path="/5FDD3C70/5FDA8800/5FEDF3F0/5FE93626" Ref="A7"  Part="1" 
F 0 "A15" H 4300 3278 50  0000 C CNN
F 1 "inverter" H 4300 3187 50  0000 C CNN
F 2 "Ternary_Rev_1:inverter" H 4275 2525 50  0001 C CNN
F 3 "" H 4275 2525 50  0001 C CNN
F 4 "X" H 4300 3096 50  0000 C CNN "Spice_Primitive"
F 5 "Inverter" H 4300 3005 50  0000 C CNN "Spice_Model"
F 6 "Y" H 4300 2914 50  0000 C CNN "Spice_Netlist_Enabled"
F 7 "/lab/dev/tritium/library/gates_spice.lib" H 4250 2575 50  0001 C CNN "Spice_Lib_File"
	1    4275 2525
	1    0    0    -1  
$EndComp
$Comp
L Ternary:inverter A17
U 1 1 5FE93B97
P 6100 2125
AR Path="/5FDD3C70/5FDD79FE/5FEDF3F0/5FE93B97" Ref="A17"  Part="1" 
AR Path="/5FDD3C70/5FDA8800/5FEDF3F0/5FE93B97" Ref="A9"  Part="1" 
F 0 "A17" H 6125 2878 50  0000 C CNN
F 1 "inverter" H 6125 2787 50  0000 C CNN
F 2 "Ternary_Rev_1:inverter" H 6100 2125 50  0001 C CNN
F 3 "" H 6100 2125 50  0001 C CNN
F 4 "X" H 6125 2696 50  0000 C CNN "Spice_Primitive"
F 5 "Inverter" H 6125 2605 50  0000 C CNN "Spice_Model"
F 6 "Y" H 6125 2514 50  0000 C CNN "Spice_Netlist_Enabled"
F 7 "/lab/dev/tritium/library/gates_spice.lib" H 6075 2175 50  0001 C CNN "Spice_Lib_File"
	1    6100 2125
	1    0    0    -1  
$EndComp
$Comp
L Ternary:nany A16
U 1 1 5FE9509E
P 5325 2125
AR Path="/5FDD3C70/5FDD79FE/5FEDF3F0/5FE9509E" Ref="A16"  Part="1" 
AR Path="/5FDD3C70/5FDA8800/5FEDF3F0/5FE9509E" Ref="A8"  Part="1" 
F 0 "A16" H 5669 2307 50  0000 L CNN
F 1 "nany" H 5669 2216 50  0000 L CNN
F 2 "Ternary_Rev_1:nany" H 5325 2175 50  0001 C CNN
F 3 "" H 5325 2175 50  0001 C CNN
F 4 "X" H 5669 2125 50  0000 L CNN "Spice_Primitive"
F 5 "NAny" H 5669 2034 50  0000 L CNN "Spice_Model"
F 6 "Y" H 5669 1943 50  0000 L CNN "Spice_Netlist_Enabled"
F 7 "/lab/dev/tritium/library/gates_spice.lib" H 5325 2175 50  0001 C CNN "Spice_Lib_File"
	1    5325 2125
	1    0    0    -1  
$EndComp
$Comp
L Ternary:nany A18
U 1 1 5FE95768
P 6975 2425
AR Path="/5FDD3C70/5FDD79FE/5FEDF3F0/5FE95768" Ref="A18"  Part="1" 
AR Path="/5FDD3C70/5FDA8800/5FEDF3F0/5FE95768" Ref="A10"  Part="1" 
F 0 "A18" H 7319 2607 50  0000 L CNN
F 1 "nany" H 7319 2516 50  0000 L CNN
F 2 "Ternary_Rev_1:nany" H 6975 2475 50  0001 C CNN
F 3 "" H 6975 2475 50  0001 C CNN
F 4 "X" H 7319 2425 50  0000 L CNN "Spice_Primitive"
F 5 "NAny" H 7319 2334 50  0000 L CNN "Spice_Model"
F 6 "Y" H 7319 2243 50  0000 L CNN "Spice_Netlist_Enabled"
F 7 "/lab/dev/tritium/library/gates_spice.lib" H 6975 2475 50  0001 C CNN "Spice_Lib_File"
	1    6975 2425
	1    0    0    -1  
$EndComp
Wire Wire Line
	3500 1650 5000 1650
Wire Wire Line
	5000 1650 5000 2025
Wire Wire Line
	5000 2025 5025 2025
Wire Wire Line
	4625 2525 5000 2525
Wire Wire Line
	5000 2525 5000 2225
Wire Wire Line
	5000 2225 5025 2225
Wire Wire Line
	3975 2525 3500 2525
Wire Wire Line
	5625 2125 5800 2125
Wire Wire Line
	6450 2125 6650 2125
Wire Wire Line
	6650 2325 6675 2325
Wire Wire Line
	6650 2125 6650 2325
Wire Wire Line
	6675 2525 5000 2525
Connection ~ 5000 2525
Wire Wire Line
	2900 1750 2875 1750
Wire Wire Line
	2875 1750 2875 2625
Wire Wire Line
	2875 2625 2900 2625
Wire Wire Line
	2900 2425 2850 2425
Wire Wire Line
	2850 2425 2850 1550
Wire Wire Line
	2850 1550 2900 1550
Wire Wire Line
	2850 1550 2825 1550
Connection ~ 2850 1550
Wire Wire Line
	2875 1750 2825 1750
Connection ~ 2875 1750
Text HLabel 2825 1550 0    50   Input ~ 0
A
Text HLabel 2825 1750 0    50   Input ~ 0
B
Text HLabel 7275 2425 2    50   Output ~ 0
Out
Text GLabel 3150 1350 1    50   Input ~ 0
Vdd
Text GLabel 3150 1950 3    50   Input ~ 0
Vss
Text GLabel 3150 2225 1    50   Input ~ 0
Vdd
Text GLabel 3150 2825 3    50   Input ~ 0
Vss
Text GLabel 4175 2225 1    50   Input ~ 0
Vdd
Text GLabel 4175 2825 3    50   Input ~ 0
Vss
Text GLabel 5275 1825 1    50   Input ~ 0
Vdd
Text GLabel 5275 2425 3    50   Input ~ 0
Vss
Text GLabel 6000 1825 1    50   Input ~ 0
Vdd
Text GLabel 6000 2425 3    50   Input ~ 0
Vss
Text GLabel 6925 2125 1    50   Input ~ 0
Vdd
Text GLabel 6925 2725 3    50   Input ~ 0
Vss
$EndSCHEMATC
