source -echo -verbose $::env(BSG_DESIGNS_TARGET_DIR)/../common/hb_create_clock_tree.tcl

#remove_cells [get_cells bsg_cts*]
#remove_nets [get_nets bsg_cts*]
disconnect_net [get_net "ext_clk_i"] -all
disconnect_net [get_net "pod_tag_clk_i[0]"] -all
disconnect_net [get_net "pod_tag_clk_i[1]"] -all
disconnect_net [get_net "pod_tag_clk_i[2]"] -all
disconnect_net [get_net "pod_tag_clk_i[3]"] -all


# BSG TAG POD
set TAG0 [bsg_create_clock_buffer [get_ports "pod_tag_clk_i[0]"]  2417 1867 0]
bsg_connect_sinks $TAG0 [get_pins "sdr_n_x_0__sdr_n/tag_clk_i"]
set TAG1 [bsg_create_clock_buffer [get_ports "pod_tag_clk_i[1]"]  4796 1867 0]
bsg_connect_sinks $TAG1 [get_pins "sdr_n_x_1__sdr_n/tag_clk_i"]
set TAG2 [bsg_create_clock_buffer [get_ports "pod_tag_clk_i[2]"] 7174 1867 0]
bsg_connect_sinks $TAG2 [get_pins "sdr_n_x_2__sdr_n/tag_clk_i"]
set TAG3 [bsg_create_clock_buffer [get_ports "pod_tag_clk_i[3]"] 9553 1867 0]
bsg_connect_sinks $TAG3 [get_pins "sdr_n_x_3__sdr_n/tag_clk_i"]



set C0 [bsg_create_clock_buffer [get_ports "ext_clk_i"] 4807 1867]
set C1 [bsg_create_clock_buffer $C0 4807 1842]
set C2 [bsg_create_clock_buffer $C1 4807 1770]
set C3 [bsg_create_clock_buffer $C2 4807 1692]
set C4 [bsg_create_clock_buffer $C3 4807 1501]
set C5 [bsg_create_clock_buffer $C4 4807 1312]
set C6 [bsg_create_clock_buffer $C5 4807 1121]
set C7 [bsg_create_clock_buffer $C6 4807 931]

set LH0 [bsg_create_clock_buffer $C7  4494 931]
set LH1 [bsg_create_clock_buffer $LH0 4202 931]
set LH2 [bsg_create_clock_buffer $LH1 3907 931]
set LH3 [bsg_create_clock_buffer $LH2 3619 931]
set LH4 [bsg_create_clock_buffer $LH3 3316 931]
set LH5 [bsg_create_clock_buffer $LH4 3015 931]
set LH6 [bsg_create_clock_buffer $LH5 2726 931]
set LH7 [bsg_create_clock_buffer $LH6 2429 931]
set LH8   [bsg_create_clock_buffer $LH7  2115 931  1 8]
set LH9   [bsg_create_clock_buffer $LH8  1825 931  1 8]
set LH10  [bsg_create_clock_buffer $LH9  1527 931  1 8]
set LH11  [bsg_create_clock_buffer $LH10 1229 931  1 8]
set LH12  [bsg_create_clock_buffer $LH11 933  931  1 16]
set LH13  [bsg_create_clock_buffer $LH12 638  931  1 16]
set LH14  [bsg_create_clock_buffer $LH13 353  931  1 16]
set LH15  [bsg_create_clock_buffer $LH14 51   931  1 16]
set LH15N [bsg_create_clock_buffer $LH15 51   1121 0 16]
set LH15S [bsg_create_clock_buffer $LH15 51   741  0 16]
bsg_connect_sink $LH15N [get_pins {sdr_w_y_3__sdr_w/core_clk_i sdr_w_y_2__sdr_w/core_clk_i}]
bsg_connect_sink $LH15S [get_pins {sdr_w_y_5__sdr_w/core_clk_i sdr_w_y_4__sdr_w/core_clk_i}]


set RH0  [bsg_create_clock_buffer $C7    5100 931]
set RH1  [bsg_create_clock_buffer $RH0   5393 931]
set RH2  [bsg_create_clock_buffer $RH1   5689 931]
set RH3  [bsg_create_clock_buffer $RH2   5988 931]
set RH4  [bsg_create_clock_buffer $RH3   6285 931]
set RH5  [bsg_create_clock_buffer $RH4   6576 931]
set RH6  [bsg_create_clock_buffer $RH5   6872 931]
set RH7  [bsg_create_clock_buffer $RH6   7186 931]
set RH8   [bsg_create_clock_buffer $RH7   7476 931  1 8]
set RH9   [bsg_create_clock_buffer $RH8   7777 931  1 8]
set RH10  [bsg_create_clock_buffer $RH9   8069 931  1 8]
set RH11  [bsg_create_clock_buffer $RH10  8367 931  1 8]
set RH12  [bsg_create_clock_buffer $RH11  8663 931  1 16]
set RH13  [bsg_create_clock_buffer $RH12  8954 931  1 16]
set RH14  [bsg_create_clock_buffer $RH13  9254 931  1 16]
set RH15  [bsg_create_clock_buffer $RH14  9565 931  1 16]
set RH15N [bsg_create_clock_buffer $RH15  9565 1121 0 16]
set RH15S [bsg_create_clock_buffer $RH15  9565 741  0 16]
bsg_connect_sink $RH15N [get_pins {sdr_e_y_3__sdr_e/core_clk_i sdr_e_y_2__sdr_e/core_clk_i}]
bsg_connect_sink $RH15S [get_pins {sdr_e_y_5__sdr_e/core_clk_i sdr_e_y_4__sdr_e/core_clk_i}]


set LVS0 [bsg_create_clock_buffer $LH7  2429 742]
set LVS1 [bsg_create_clock_buffer $LVS0 2429 551]
set LVS2 [bsg_create_clock_buffer $LVS1 2429 361]
set LVS3 [bsg_create_clock_buffer $LVS2 2429 172]
set LVS4  [bsg_create_clock_buffer $LVS3 2429 95   0 6]
set LVS4A [bsg_create_clock_buffer $LVS4 2429 22.5 0 6]
set LVS4_L0 [bsg_create_clock_buffer $LVS4A   2264 22.5 1 6]
set LVS4_L1 [bsg_create_clock_buffer $LVS4_L0 2122 22.5 1 6]
set LVS4_L2 [bsg_create_clock_buffer $LVS4_L1 1972 22.5 1 6]
set LVS4_L3 [bsg_create_clock_buffer $LVS4_L2 1680 22.5 1 6]
set LVS4_L4 [bsg_create_clock_buffer $LVS4_L3 1530 22.5 1 6]
set LVS4_L5 [bsg_create_clock_buffer $LVS4_L4 1384 22.5 1 6]
bsg_connect_sink $LVS4_L5 [get_pins sdr_s_x_0__sdr_s/core_clk_i]
set LVS4_R0 [bsg_create_clock_buffer $LVS4A   2583 22.5 1 6]
set LVS4_R1 [bsg_create_clock_buffer $LVS4_R0 2725 22.5 1 6]
set LVS4_R2 [bsg_create_clock_buffer $LVS4_R1 2873 22.5 1 6]
set LVS4_R3 [bsg_create_clock_buffer $LVS4_R2 3166 22.5 1 6]
set LVS4_R4 [bsg_create_clock_buffer $LVS4_R3 3312 22.5 1 6]
set LVS4_R5 [bsg_create_clock_buffer $LVS4_R4 3469 22.5 1 6]
bsg_connect_sink $LVS4_R5 [get_pins sdr_s_x_1__sdr_s/core_clk_i]


set LVN0 [bsg_create_clock_buffer $LH7   2429 1121]
set LVN1 [bsg_create_clock_buffer $LVN0  2429 1311]
set LVN2 [bsg_create_clock_buffer $LVN1  2429 1502]
set LVN3 [bsg_create_clock_buffer $LVN2  2429 1692]
set LVN4 [bsg_create_clock_buffer $LVN3  2429 1842.5 0]
set LVN4_L0 [bsg_create_clock_buffer $LVN4    2264 1842.5]
set LVN4_L1 [bsg_create_clock_buffer $LVN4_L0 1972 1842.5]
set LVN4_L2 [bsg_create_clock_buffer $LVN4_L1 1680 1842.5]
set LVN4_L2_SDR [bsg_create_clock_buffer $LVN4_L2     1528 1843 0 6 "L"]
set LVN4_L3_SDR [bsg_create_clock_buffer $LVN4_L2_SDR 1384 1843 1 6 "L"]
set LVN4_L3_VC [bsg_create_clock_buffer  $LVN4_L2 1384 1842]
bsg_connect_sink $LVN4_L3_SDR [get_pins sdr_n_x_0__sdr_n/core_clk_i]
bsg_connect_sink $LVN4_L3_VC  [get_pins podrow/px_0__pod/north_vc_x_0__north_vc_row/clk_i]
set LVN4_R0     [bsg_create_clock_buffer $LVN4        2583 1842.5]
set LVN4_R1     [bsg_create_clock_buffer $LVN4_R0     2873 1842.5]
set LVN4_R2     [bsg_create_clock_buffer $LVN4_R1     3166 1842.5]
set LVN4_R2_SDR [bsg_create_clock_buffer $LVN4_R2     3313 1843 0 6 "L"]
set LVN4_R3_SDR [bsg_create_clock_buffer $LVN4_R2_SDR 3469 1843 1 6 "L"]
set LVN4_R3_VC  [bsg_create_clock_buffer  $LVN4_R2 3469 1842]
bsg_connect_sink $LVN4_R3_SDR [get_pins sdr_n_x_1__sdr_n/core_clk_i]
bsg_connect_sink $LVN4_R3_VC  [get_pins podrow/px_1__pod/north_vc_x_0__north_vc_row/clk_i]



set RVS0 [bsg_create_clock_buffer $RH7  7186 742]
set RVS1 [bsg_create_clock_buffer $RVS0 7186 551]
set RVS2 [bsg_create_clock_buffer $RVS1 7186 361]
set RVS3 [bsg_create_clock_buffer $RVS2 7186 172]
set RVS4  [bsg_create_clock_buffer $RVS3 7186 95   0  6]
set RVS4A [bsg_create_clock_buffer $RVS4 7186 22.5 0  6]
set RVS4_L0 [bsg_create_clock_buffer $RVS4A   7028 22.5 1 6]
set RVS4_L1 [bsg_create_clock_buffer $RVS4_L0 6876 22.5 1 6]
set RVS4_L2 [bsg_create_clock_buffer $RVS4_L1 6733 22.5 1 6]
set RVS4_L3 [bsg_create_clock_buffer $RVS4_L2 6435 22.5 1 6]
set RVS4_L4 [bsg_create_clock_buffer $RVS4_L3 6285 22.5 1 6]
set RVS4_L5 [bsg_create_clock_buffer $RVS4_L4 6141 22.5 1 6]
bsg_connect_sink $RVS4_L5 [get_pins sdr_s_x_2__sdr_s/core_clk_i]
set RVS4_R0 [bsg_create_clock_buffer $RVS4A   7334 22.5 1 6]
set RVS4_R1 [bsg_create_clock_buffer $RVS4_R0 7482 22.5 1 6]
set RVS4_R2 [bsg_create_clock_buffer $RVS4_R1 7632 22.5 1 6]
set RVS4_R3 [bsg_create_clock_buffer $RVS4_R2 7930 22.5 1 6]
set RVS4_R4 [bsg_create_clock_buffer $RVS4_R3 8076 22.5 1 6]
set RVS4_R5 [bsg_create_clock_buffer $RVS4_R4 8226 22.5 1 6]
bsg_connect_sink $RVS4_R5 [get_pins sdr_s_x_3__sdr_s/core_clk_i]

set RVN0 [bsg_create_clock_buffer $RH7   7186 1121]
set RVN1 [bsg_create_clock_buffer $RVN0  7186 1311]
set RVN2 [bsg_create_clock_buffer $RVN1  7186 1502]
set RVN3 [bsg_create_clock_buffer $RVN2  7186 1692]
set RVN4 [bsg_create_clock_buffer $RVN3  7186 1842.5 0]
set RVN4_L0     [bsg_create_clock_buffer $RVN4        7028 1842.5]
set RVN4_L1     [bsg_create_clock_buffer $RVN4_L0     6733 1842.5]
set RVN4_L2     [bsg_create_clock_buffer $RVN4_L1     6435 1842.5]
set RVN4_L2_SDR [bsg_create_clock_buffer $RVN4_L2     6286 1843 0 6 "L"]
set RVN4_L3_SDR [bsg_create_clock_buffer $RVN4_L2_SDR 6141 1843 1 6 "L"]
set RVN4_L3_VC [bsg_create_clock_buffer  $RVN4_L2 6141 1842]
bsg_connect_sink $RVN4_L3_SDR [get_pins sdr_n_x_2__sdr_n/core_clk_i]
bsg_connect_sink $RVN4_L3_VC  [get_pins podrow/px_2__pod/north_vc_x_0__north_vc_row/clk_i]
set RVN4_R0     [bsg_create_clock_buffer $RVN4        7334 1842.5]
set RVN4_R1     [bsg_create_clock_buffer $RVN4_R0     7632 1842.5]
set RVN4_R2     [bsg_create_clock_buffer $RVN4_R1     7930 1842.5]
set RVN4_R2_SDR [bsg_create_clock_buffer $RVN4_R2     8072 1843 0 6 "L"]
set RVN4_R3_SDR [bsg_create_clock_buffer $RVN4_R2_SDR 8226 1843 1 6 "L"]
set RVN4_R3_VC [bsg_create_clock_buffer  $RVN4_R2 8226 1842]
bsg_connect_sink $RVN4_R3_SDR [get_pins sdr_n_x_3__sdr_n/core_clk_i]
bsg_connect_sink $RVN4_R3_VC  [get_pins podrow/px_3__pod/north_vc_x_0__north_vc_row/clk_i]



set LVN1_X0 [bsg_create_clock_buffer $LVN1    2115 1311]
set LVN1_X1 [bsg_create_clock_buffer $LVN1_X0 1825 1311]
set LVN1_X2 [bsg_create_clock_buffer $LVN1_X1 1527 1311]
set LVN1_X3 [bsg_create_clock_buffer $LVN1_X2 1229 1311]
set LVN1_X4 [bsg_create_clock_buffer $LVN1_X3 933  1311]
set LVN1_X5 [bsg_create_clock_buffer $LVN1_X4 638  1311]
set LVN1_X6 [bsg_create_clock_buffer $LVN1_X5 353  1311]
set LVN1_X7 [bsg_create_clock_buffer $LVN1_X6 51   1311]
set LVN1_X8 [bsg_create_clock_buffer $LVN1_X7 51   1502 0]
bsg_connect_sink $LVN1_X8 [get_pins {sdr_w_y_0__sdr_w/core_clk_i sdr_w_y_1__sdr_w/core_clk_i}]

set LVN3_X0 [bsg_create_clock_buffer $LVN3    2115 1692 1 8]
set LVN3_X1 [bsg_create_clock_buffer $LVN3_X0 1825 1692 1 8]
set LVN3_X2 [bsg_create_clock_buffer $LVN3_X1 1527 1692 1 8]
set LVN3_X3 [bsg_create_clock_buffer $LVN3_X2 1229 1692 1 8]
set LVN3_X4 [bsg_create_clock_buffer $LVN3_X3 933  1692 1 16]
set LVN3_X5 [bsg_create_clock_buffer $LVN3_X4 638  1692 1 16]
set LVN3_X6 [bsg_create_clock_buffer $LVN3_X5 353  1692 1 16]
set LVN3_X7 [bsg_create_clock_buffer $LVN3_X6 51   1692 1 16]
bsg_connect_sink $LVN3_X7 [get_pins {sdr_nw/core_clk_i}]

set LVS1_X0 [bsg_create_clock_buffer $LVS1    2115 551]
set LVS1_X1 [bsg_create_clock_buffer $LVS1_X0 1825 551]
set LVS1_X2 [bsg_create_clock_buffer $LVS1_X1 1527 551]
set LVS1_X3 [bsg_create_clock_buffer $LVS1_X2 1229 551]
set LVS1_X4 [bsg_create_clock_buffer $LVS1_X3 933  551]
set LVS1_X5 [bsg_create_clock_buffer $LVS1_X4 638  551]
set LVS1_X6 [bsg_create_clock_buffer $LVS1_X5 353  551]
set LVS1_X7 [bsg_create_clock_buffer $LVS1_X6 51   551]
set LVS1_X8 [bsg_create_clock_buffer $LVS1_X7 51   361 0]
bsg_connect_sink $LVS1_X8 [get_pins {sdr_w_y_6__sdr_w/core_clk_i sdr_w_y_7__sdr_w/core_clk_i}]

set LVS3_X0 [bsg_create_clock_buffer $LVS3    2115 172]
set LVS3_X1 [bsg_create_clock_buffer $LVS3_X0 1825 172]
set LVS3_X2 [bsg_create_clock_buffer $LVS3_X1 1527 172]
set LVS3_X3 [bsg_create_clock_buffer $LVS3_X2 1229 172]
set LVS3_X4 [bsg_create_clock_buffer $LVS3_X3 933  172]
set LVS3_X5 [bsg_create_clock_buffer $LVS3_X4 638  172]
set LVS3_X6 [bsg_create_clock_buffer $LVS3_X5 353  172]
set LVS3_X7 [bsg_create_clock_buffer $LVS3_X6 51   172]
bsg_connect_sink $LVS3_X7 [get_pins {sdr_sw/core_clk_i}]


set RVN1_X0 [bsg_create_clock_buffer $RVN1     7476 1311]
set RVN1_X1 [bsg_create_clock_buffer $RVN1_X0  7777 1311]
set RVN1_X2 [bsg_create_clock_buffer $RVN1_X1  8069 1311]
set RVN1_X3 [bsg_create_clock_buffer $RVN1_X2  8367 1311]
set RVN1_X4 [bsg_create_clock_buffer $RVN1_X3  8663 1311]
set RVN1_X5 [bsg_create_clock_buffer $RVN1_X4  8954 1311]
set RVN1_X6 [bsg_create_clock_buffer $RVN1_X5  9254 1311]
set RVN1_X7 [bsg_create_clock_buffer $RVN1_X6  9565 1311]
set RVN1_X8 [bsg_create_clock_buffer $RVN1_X7  9565 1502 0]
bsg_connect_sink $RVN1_X8 [get_pins {sdr_e_y_1__sdr_e/core_clk_i sdr_e_y_0__sdr_e/core_clk_i}]

set RVN3_X0 [bsg_create_clock_buffer $RVN3     7476 1692 1 8]
set RVN3_X1 [bsg_create_clock_buffer $RVN3_X0  7777 1692 1 8]
set RVN3_X2 [bsg_create_clock_buffer $RVN3_X1  8069 1692 1 8]
set RVN3_X3 [bsg_create_clock_buffer $RVN3_X2  8367 1692 1 8]
set RVN3_X4 [bsg_create_clock_buffer $RVN3_X3  8663 1692 1 16]
set RVN3_X5 [bsg_create_clock_buffer $RVN3_X4  8954 1692 1 16]
set RVN3_X6 [bsg_create_clock_buffer $RVN3_X5  9254 1692 1 16]
set RVN3_X7 [bsg_create_clock_buffer $RVN3_X6  9565 1692 1 16]
bsg_connect_sink $RVN3_X7 [get_pins sdr_ne/core_clk_i]

set RVS1_X0 [bsg_create_clock_buffer $RVS1     7476 551]
set RVS1_X1 [bsg_create_clock_buffer $RVS1_X0  7777 551]
set RVS1_X2 [bsg_create_clock_buffer $RVS1_X1  8069 551]
set RVS1_X3 [bsg_create_clock_buffer $RVS1_X2  8367 551]
set RVS1_X4 [bsg_create_clock_buffer $RVS1_X3  8663 551]
set RVS1_X5 [bsg_create_clock_buffer $RVS1_X4  8954 551]
set RVS1_X6 [bsg_create_clock_buffer $RVS1_X5  9254 551]
set RVS1_X7 [bsg_create_clock_buffer $RVS1_X6  9565 551]
set RVS1_X8 [bsg_create_clock_buffer $RVS1_X7  9565 361 0]
bsg_connect_sink $RVS1_X8 [get_pins {sdr_e_y_6__sdr_e/core_clk_i sdr_e_y_7__sdr_e/core_clk_i}]

set RVS3_X0 [bsg_create_clock_buffer $RVS3     7476 172]
set RVS3_X1 [bsg_create_clock_buffer $RVS3_X0  7777 172]
set RVS3_X2 [bsg_create_clock_buffer $RVS3_X1  8069 172]
set RVS3_X3 [bsg_create_clock_buffer $RVS3_X2  8367 172]
set RVS3_X4 [bsg_create_clock_buffer $RVS3_X3  8663 172]
set RVS3_X5 [bsg_create_clock_buffer $RVS3_X4  8954 172]
set RVS3_X6 [bsg_create_clock_buffer $RVS3_X5  9254 172]
set RVS3_X7 [bsg_create_clock_buffer $RVS3_X6  9565 172]
bsg_connect_sink $RVS3_X7 [get_pins sdr_se/core_clk_i]

set LCL0 [bsg_create_clock_buffer $LH7  2264 931 1 8]
set LCL1 [bsg_create_clock_buffer $LCL0 1972 931 1 8]
set LCL2 [bsg_create_clock_buffer $LCL1 1680 931 1 12]
set LCL3 [bsg_create_clock_buffer $LCL2 1384 931 1 16]
bsg_connect_sink $LCL3 [get_pins podrow/px_0__pod/mc_y_2__mc_x_0__mc/clk_i[0]]
set LCR0 [bsg_create_clock_buffer $LH7  2583 931 1 8]
set LCR1 [bsg_create_clock_buffer $LCR0 2873 931 1 8]
set LCR2 [bsg_create_clock_buffer $LCR1 3166 931 1 12]
set LCR3 [bsg_create_clock_buffer $LCR2 3469 931 1 16]
bsg_connect_sink $LCR3 [get_pins podrow/px_1__pod/mc_y_2__mc_x_0__mc/clk_i[0]]

set LVN1_L0 [bsg_create_clock_buffer $LVN1    2264 1311]
set LVN1_L1 [bsg_create_clock_buffer $LVN1_L0 1972 1311]
set LVN1_L2 [bsg_create_clock_buffer $LVN1_L1 1680 1311]
set LVN1_L3 [bsg_create_clock_buffer $LVN1_L2 1384 1311]
bsg_connect_sink $LVN1_L3 [get_pins podrow/px_0__pod/mc_y_1__mc_x_0__mc/clk_i[0]]
set LVN1_R0 [bsg_create_clock_buffer $LVN1    2583 1311]
set LVN1_R1 [bsg_create_clock_buffer $LVN1_R0 2873 1311]
set LVN1_R2 [bsg_create_clock_buffer $LVN1_R1 3166 1311]
set LVN1_R3 [bsg_create_clock_buffer $LVN1_R2 3469 1311]
bsg_connect_sink $LVN1_R3 [get_pins podrow/px_1__pod/mc_y_1__mc_x_0__mc/clk_i[0]]

set LVN3_L0 [bsg_create_clock_buffer $LVN3    2264 1692]
set LVN3_L1 [bsg_create_clock_buffer $LVN3_L0 1972 1692]
set LVN3_L2 [bsg_create_clock_buffer $LVN3_L1 1680 1692]
set LVN3_L3 [bsg_create_clock_buffer $LVN3_L2 1384 1692]
bsg_connect_sink $LVN3_L3 [get_pins podrow/px_0__pod/mc_y_0__mc_x_0__mc/clk_i[0]]
set LVN3_R0 [bsg_create_clock_buffer $LVN3    2583 1692]
set LVN3_R1 [bsg_create_clock_buffer $LVN3_R0 2873 1692]
set LVN3_R2 [bsg_create_clock_buffer $LVN3_R1 3166 1692]
set LVN3_R3 [bsg_create_clock_buffer $LVN3_R2 3469 1692]
bsg_connect_sink $LVN3_R3 [get_pins podrow/px_1__pod/mc_y_0__mc_x_0__mc/clk_i[0]]

set LVS1_L0 [bsg_create_clock_buffer $LVS1    2264 551]
set LVS1_L1 [bsg_create_clock_buffer $LVS1_L0 1972 551]
set LVS1_L2 [bsg_create_clock_buffer $LVS1_L1 1680 551]
set LVS1_L3 [bsg_create_clock_buffer $LVS1_L2 1384 551]
bsg_connect_sink $LVS1_L3 [get_pins podrow/px_0__pod/mc_y_3__mc_x_0__mc/clk_i[0]]
set LVS1_R0 [bsg_create_clock_buffer $LVS1    2583 551]
set LVS1_R1 [bsg_create_clock_buffer $LVS1_R0 2873 551]
set LVS1_R2 [bsg_create_clock_buffer $LVS1_R1 3166 551]
set LVS1_R3 [bsg_create_clock_buffer $LVS1_R2 3469 551]
bsg_connect_sink $LVS1_R3 [get_pins podrow/px_1__pod/mc_y_3__mc_x_0__mc/clk_i[0]]

set LVS3_L0 [bsg_create_clock_buffer $LVS3    2264 172]
set LVS3_L1 [bsg_create_clock_buffer $LVS3_L0 1972 172]
set LVS3_L2 [bsg_create_clock_buffer $LVS3_L1 1680 172]
set LVS3_L3 [bsg_create_clock_buffer $LVS3_L2 1384 172]
bsg_connect_sink $LVS3_L3 [get_pins podrow/px_0__pod/south_vc_x_0__south_vc_row/clk_i[0]]
set LVS3_R0 [bsg_create_clock_buffer $LVS3    2583 172]
set LVS3_R1 [bsg_create_clock_buffer $LVS3_R0 2873 172]
set LVS3_R2 [bsg_create_clock_buffer $LVS3_R1 3166 172]
set LVS3_R3 [bsg_create_clock_buffer $LVS3_R2 3469 172]
bsg_connect_sink $LVS3_R3 [get_pins podrow/px_1__pod/south_vc_x_0__south_vc_row/clk_i[0]]



set RCL0 [bsg_create_clock_buffer $RH7  7028 931 1 8]
set RCL1 [bsg_create_clock_buffer $RCL0 6733 931 1 8]
set RCL2 [bsg_create_clock_buffer $RCL1 6435 931 1 12]
set RCL3 [bsg_create_clock_buffer $RCL2 6141 931 1 16]
bsg_connect_sink $RCL3 [get_pins podrow/px_2__pod/mc_y_2__mc_x_0__mc/clk_i[0]]
set RCR0 [bsg_create_clock_buffer $RH7  7334 931 1 8]
set RCR1 [bsg_create_clock_buffer $RCR0 7632 931 1 8]
set RCR2 [bsg_create_clock_buffer $RCR1 7930 931 1 12]
set RCR3 [bsg_create_clock_buffer $RCR2 8226 931 1 16]
bsg_connect_sink $RCR3 [get_pins podrow/px_3__pod/mc_y_2__mc_x_0__mc/clk_i[0]]

set RVN1_L0 [bsg_create_clock_buffer $RVN1    7028 1311]
set RVN1_L1 [bsg_create_clock_buffer $RVN1_L0 6733 1311]
set RVN1_L2 [bsg_create_clock_buffer $RVN1_L1 6435 1311]
set RVN1_L3 [bsg_create_clock_buffer $RVN1_L2 6141 1311]
bsg_connect_sink $RVN1_L3 [get_pins podrow/px_2__pod/mc_y_1__mc_x_0__mc/clk_i[0]]
set RVN1_R0 [bsg_create_clock_buffer $RVN1    7334 1311]
set RVN1_R1 [bsg_create_clock_buffer $RVN1_R0 7632 1311]
set RVN1_R2 [bsg_create_clock_buffer $RVN1_R1 7930 1311]
set RVN1_R3 [bsg_create_clock_buffer $RVN1_R2 8226 1311]
bsg_connect_sink $RVN1_R3 [get_pins podrow/px_3__pod/mc_y_1__mc_x_0__mc/clk_i[0]]

set RVN3_L0 [bsg_create_clock_buffer $RVN3    7028 1692]
set RVN3_L1 [bsg_create_clock_buffer $RVN3_L0 6733 1692]
set RVN3_L2 [bsg_create_clock_buffer $RVN3_L1 6435 1692]
set RVN3_L3 [bsg_create_clock_buffer $RVN3_L2 6141 1692]
bsg_connect_sink $RVN3_L3 [get_pins podrow/px_2__pod/mc_y_0__mc_x_0__mc/clk_i[0]]
set RVN3_R0 [bsg_create_clock_buffer $RVN3    7334 1692]
set RVN3_R1 [bsg_create_clock_buffer $RVN3_R0 7632 1692]
set RVN3_R2 [bsg_create_clock_buffer $RVN3_R1 7930 1692]
set RVN3_R3 [bsg_create_clock_buffer $RVN3_R2 8226 1692]
bsg_connect_sink $RVN3_R3 [get_pins podrow/px_3__pod/mc_y_0__mc_x_0__mc/clk_i[0]]



set RVS1_L0 [bsg_create_clock_buffer $RVS1    7028 551]
set RVS1_L1 [bsg_create_clock_buffer $RVS1_L0 6733 551]
set RVS1_L2 [bsg_create_clock_buffer $RVS1_L1 6435 551]
set RVS1_L3 [bsg_create_clock_buffer $RVS1_L2 6141 551]
bsg_connect_sink $RVS1_L3 [get_pins podrow/px_2__pod/mc_y_3__mc_x_0__mc/clk_i[0]]
set RVS1_R0 [bsg_create_clock_buffer $RVS1    7334 551]
set RVS1_R1 [bsg_create_clock_buffer $RVS1_R0 7632 551]
set RVS1_R2 [bsg_create_clock_buffer $RVS1_R1 7930 551]
set RVS1_R3 [bsg_create_clock_buffer $RVS1_R2 8226 551]
bsg_connect_sink $RVS1_R3 [get_pins podrow/px_3__pod/mc_y_3__mc_x_0__mc/clk_i[0]]


set RVS3_L0 [bsg_create_clock_buffer $RVS3    7028 172]
set RVS3_L1 [bsg_create_clock_buffer $RVS3_L0 6733 172]
set RVS3_L2 [bsg_create_clock_buffer $RVS3_L1 6435 172]
set RVS3_L3 [bsg_create_clock_buffer $RVS3_L2 6141 172]
bsg_connect_sink $RVS3_L3 [get_pins podrow/px_2__pod/south_vc_x_0__south_vc_row/clk_i[0]]
set RVS3_R0 [bsg_create_clock_buffer $RVS3    7334 172]
set RVS3_R1 [bsg_create_clock_buffer $RVS3_R0 7632 172]
set RVS3_R2 [bsg_create_clock_buffer $RVS3_R1 7930 172]
set RVS3_R3 [bsg_create_clock_buffer $RVS3_R2 8226 172]
bsg_connect_sink $RVS3_R3 [get_pins podrow/px_3__pod/south_vc_x_0__south_vc_row/clk_i[0]]









