<profile>

<section name = "Vivado HLS Report for 'conv_line_buffer_shi'" level="0">
<item name = "Date">Sun Dec  6 13:34:26 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">lab2_fpga_lql</item>
<item name = "Solution">solution5_unroll_11</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.790, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">66, 66, 66, 66, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- conv_line_buffer_shift_1_bit_label4">27, 27, 9, -, -, 3, no</column>
<column name=" + conv_line_buffer_shift_1_bit_label5">6, 6, 2, -, -, 3, no</column>
<column name="- conv_line_buffer_shift_1_bit_label6">36, 36, 18, -, -, 2, no</column>
<column name=" + conv_line_buffer_shift_1_bit_label7">16, 16, 2, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
