<body style='font-family:monospace; width:500px;'>
	<h1 style="font-size:20pt">aba</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 9&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>aba[.f] regd, regb</strong></center><br/><br/>
    
    <center>Adjusts the value in regb from ascii to binary and stores in regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">adc</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x10&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:<font style='color:red;'><strong>!</strong></font> BF:. VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>adc[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Adds a value data with carry to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">add</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x10&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:<font style='color:red;'><strong>!</strong></font> BF:. VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>add[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Adds a value data to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">and</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x18&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>and[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do and bitwise value data to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">ba</h1>
    
    <label><strong>ADI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x30&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>ba[.cond] imm16<2</strong></center><br/><br/>
    
    <center>Branchs to a absolute address position</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">baa</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 8&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>baa[.f] regd, regb</strong></center><br/><br/>
    
    <center>Adjusts the value in regb from binary to ascii and stores in regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">bit</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1a&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>bit[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do and bitwise between regd and data, doing a bit test, without store the result</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">bl</h1>
    
    <label><strong>JL Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x35&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>bl imm<2</strong></center><br/><br/>
    
    <center>Do a long branch inside the current 256 MB Bank</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">blp</h1>
    
    <label><strong>JL Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x37&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>blp imm<2</strong></center><br/><br/>
    
    <center>Do a long branch inside the current 256 MB Bank in protected mode</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">br</h1>
    
    <label><strong>ADI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x38&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>br[.cond] imm16<2</strong></center><br/><br/>
    
    <center>Branchs by a relative offset</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">bra</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x32&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>bra[.cond][.f] regp</strong></center><br/><br/>
    
    <center>Branchs to a absolute address by regp</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">brap</h1>
    
    <label><strong>CDI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x3a&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>brap[.cond][.f] regp</strong></center><br/><br/>
    
    <center>Branchs to a absolute address by regp in protected mode</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">brr</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x33&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>brr[.cond][.f] regp</strong></center><br/><br/>
    
    <center>Branchs by a relative offset by regp</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">clb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 4&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>0</strong></font> VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>clb[.f]</strong></center><br/><br/>
    
    <center>Clears the flag BF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">clc</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:<font style='color:red;'><strong>0</strong></font> BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>clc[.f]</strong></center><br/><br/>
    
    <center>Clears the flag CF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cln</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 13&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:<font style='color:red;'><strong>0</strong></font> OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cln[.f]</strong></center><br/><br/>
    
    <center>Clears the flag NF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">clo</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 16&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:<font style='color:red;'><strong>0</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>clo[.f]</strong></center><br/><br/>
    
    <center>Clears the flag OF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">clrb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x19&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>clrb[.f] regd, imm8</strong></center><br/><br/>
    
    <center>Clears the bit of regd at offset of imm</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">clv</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 7&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:<font style='color:red;'><strong>0</strong></font> ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>clv[.f]</strong></center><br/><br/>
    
    <center>Clears the flag VF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">clz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 10&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>0</strong></font> NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>clz[.f]</strong></center><br/><br/>
    
    <center>Clears the flag ZF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cmp</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x15&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>!</strong></font> VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cmp[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do a subtraction between a value data from register without saving the result, doing a comparation</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cmpeqst</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x9&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>!</strong></font> VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cmpeqst[.f] $amd, regd</strong></center><br/><br/>
    
    <center>Comparates the value at memory address with register EDX value, and set regd to it only if they are equal</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cmpnest</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x9&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>!</strong></font> VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cmpnest[.f] $amd, regd</strong></center><br/><br/>
    
    <center>Comparates the value at memory address with register EDX value, and set regd to it only if they are not equal</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp0chkst</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 20&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp0chkst[.f] regd</strong></center><br/><br/>
    
    <center>Reads the status of coprocessor 0 and stores in regd. Note: 0 = Not present; 1 = Enabled; -1 = Disabled</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp0cmd</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 24&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp0cmd[.f] regb</strong></center><br/><br/>
    
    <center>Sends a command encoded in regb to coprocessor 0</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp0di</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 12&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp0di[.f]</strong></center><br/><br/>
    
    <center>Disables coprocessor 0</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp0en</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 16&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp0en[.f]</strong></center><br/><br/>
    
    <center>Enables coprocessor 0</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp0rr</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 4&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp0rr[.f] regd, regp</strong></center><br/><br/>
    
    <center>Reads register by regp from coprocessor 0 to register regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp0wr</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 8&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp0wr[.f] regp, regb</strong></center><br/><br/>
    
    <center>Writes regb value to register by regp to coprocessor 0</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp1chkst</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 21&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp1chkst[.f] regd</strong></center><br/><br/>
    
    <center>Reads the status of coprocessor 1 and stores in regd. Note: 0 = Not present; 1 = Enabled; -1 = Disabled</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp1cmd</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 25&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp1cmd[.f] regb</strong></center><br/><br/>
    
    <center>Sends a command encoded in regb to coprocessor 1</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp1di</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 13&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp1di[.f]</strong></center><br/><br/>
    
    <center>Disables coprocessor 1</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp1en</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 17&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp1en[.f]</strong></center><br/><br/>
    
    <center>Enables coprocessor 1</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp1rr</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 5&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp1rr[.f] regd, regp</strong></center><br/><br/>
    
    <center>Reads register by regp from coprocessor 1 to register regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp1wr</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 9&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp1wr[.f] regp, regb</strong></center><br/><br/>
    
    <center>Writes regb value to register by regp to coprocessor 1</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp2chkst</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 22&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp2chkst[.f] regd</strong></center><br/><br/>
    
    <center>Reads the status of coprocessor 2 and stores in regd. Note: 0 = Not present; 1 = Enabled; -1 = Disabled</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp2cmd</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 26&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp2cmd[.f] regb</strong></center><br/><br/>
    
    <center>Sends a command encoded in regb to coprocessor 2</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp2di</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 14&nbsp;&nbsp;&nbsp;&nbsp;Mode: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp2di[.f]</strong></center><br/><br/>
    
    <center>Disables coprocessor 2</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp2en</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 18&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp2en[.f]</strong></center><br/><br/>
    
    <center>Enables coprocessor 2</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp2rr</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 6&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp2rr[.f] regd, regp</strong></center><br/><br/>
    
    <center>Reads register by regp from coprocessor 2 to register regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp2wr</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 10&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp2wr[.f] regp, regb</strong></center><br/><br/>
    
    <center>Writes regb value to register by regp to coprocessor 2</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp3chkst</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 23&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp3chkst[.f] regd</strong></center><br/><br/>
    
    <center>Reads the status of coprocessor 3 and stores in regd. Note: 0 = Not present; 1 = Enabled; -1 = Disabled</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp3cmd</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 27&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp3cmd[.f] regb</strong></center><br/><br/>
    
    <center>Sends a command encoded in regb to coprocessor 3</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp3di</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 15&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp3di[.f]</strong></center><br/><br/>
    
    <center>Disables coprocessor 3</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp3en</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 19&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp3en[.f]</strong></center><br/><br/>
    
    <center>Enables coprocessor 3</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp3rr</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 7&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp3rr[.f] regd, regp</strong></center><br/><br/>
    
    <center>Reads register by regp from coprocessor 3 to register regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cp3wr</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 11&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cp3wr[.f] regp, regb</strong></center><br/><br/>
    
    <center>Writes regb value to register by regp to coprocessor 3</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cpb</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x15&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>!</strong></font> VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cpb[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do a subtraction with borrow between a value data from register without saving the result, doing a comparation</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cvbd</h1>
    
    <label><strong>IR Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x21&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cvbd[.im] regd, regb</strong></center><br/><br/>
    
    <center>Converts a byte data to sign extended dword to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cvbw</h1>
    
    <label><strong>IR Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x21&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cvbw[.im] regd, regb</strong></center><br/><br/>
    
    <center>Converts a byte data to sign extended word to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cvwd</h1>
    
    <label><strong>IR Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x22&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cvwd[.im] regd, regb</strong></center><br/><br/>
    
    <center>Converts a word data to sign extended dword to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">cvwdi</h1>
    
    <label><strong>IR Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x22&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>cvwdi[.im] regd, imm</strong></center><br/><br/>
    
    <center>Converts a word immediate data to sign extended dword to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">dec</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>!</strong></font> VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>dec[.f] regd</strong></center><br/><br/>
    
    <center>Do a decrement in regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">div</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x13&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>div[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Divides a value data to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">dsbi</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 19&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:<font style='color:red;'><strong>0</strong></font> PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>dsbi[.f]</strong></center><br/><br/>
    
    <center>Disables interruption</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">dsbv</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 21&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:<font style='color:red;'><strong>0</strong></font></label><br/>
    <br/>
    <br/>
    <center><strong>dsbv[.f]</strong></center><br/><br/>
    
    <center>Disables virtual mode</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">enbi</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 18&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:<font style='color:red;'><strong>1</strong></font> PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>enbi[.f]</strong></center><br/><br/>
    
    <center>Enables interruption</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">enbv</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 20&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:<font style='color:red;'><strong>1</strong></font></label><br/>
    <br/>
    <br/>
    <center><strong>enbv[.f]</strong></center><br/><br/>
    
    <center>Enables virtual mode</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">enter</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x31&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>enter[.f] imm</strong></center><br/><br/>
    
    <center>Reserves a sized space stack for current procedure and stores offset in EFP</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">enterv</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x31&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>enterv[.f] regb</strong></center><br/><br/>
    
    <center>Reserves a sized variable space stack for current procedure and stores offset in EFP</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fabs</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 8&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fabs[.f] regd</strong></center><br/><br/>
    
    <center>In Floating-Point format, sets regd to its absolute value</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">facos</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 22&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>facos[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do arcosine of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fadc</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fadc[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, adds regb to regd with carry</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fadd</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1c&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fadd[.f] regd, $ami</strong></center><br/><br/>
    
    <center>In Floating-Point format, adds data to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fasin</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 21&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fasin[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do arcsine of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fatan</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 23&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fatan[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do arctangent of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fatan2</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 24&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fatan2[.f] regd, regb, regp</strong></center><br/><br/>
    
    <center>In Floating-Point format, do arctangent in y of reegb and x of regp to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcbrt</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 12&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcbrt[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do cubic root of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcil</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 27&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcil[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, rounds regb to ceil and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcint</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 14&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcint[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do a ceil of regd to int format and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcos</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 19&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcos[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do cosine of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcvb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 59&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcvb[.f] regd, regb</strong></center><br/><br/>
    
    <center>Convert from Floating-Point format regb to byte regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcvd</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 61&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcvd[.f] regd, regb</strong></center><br/><br/>
    
    <center>Convert from Floating-Point format regb to dword regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcvub</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 56&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcvub[.f] regd, regb</strong></center><br/><br/>
    
    <center>Convert from Floating-Point format regb to unsigned byte regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcvud</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 58&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcvud[.f] regd, regb</strong></center><br/><br/>
    
    <center>Convert from Floating-Point format regb to unsigned dword regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcvuw</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 57&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcvuw[.f] regd, regb</strong></center><br/><br/>
    
    <center>Convert from Floating-Point format regb to unsigned word regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fcvw</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 60&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fcvw[.f] regd, regb</strong></center><br/><br/>
    
    <center>Convert from Floating-Point format regb to word regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fdcv</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 63&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fdcv[.f] regd, regb</strong></center><br/><br/>
    
    <center>Convert from dword regb to Floating-Point format regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fdiv</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2c&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fdiv[.f] regd, $ami</strong></center><br/><br/>
    
    <center>In Floating-Point format, divides regd by data</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fflr</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 25&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fflr[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, rounds regb to floor and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">flog10</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 17&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>flog10[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do a log in base 10 of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">flog2</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 16&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>flog2[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do a log in base 2 of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fmadc</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fmadc[.f] regd, regb, regp</strong></center><br/><br/>
    
    <center>In Floating-Point format, multiply regb to regd and adds regp with carry</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fmadd</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fmadd[.f] regd, regb, regp</strong></center><br/><br/>
    
    <center>In Floating-Point format, multiply regb to regd and adds regp</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fmod</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 6&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fmod[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, modulates regb by regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fmsbb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 5&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fmsbb[.f] regd, regb, regp</strong></center><br/><br/>
    
    <center>In Floating-Point format, multiply regb to regd and subtracts regp with borrow</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fmsub</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 4&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fmsub[.f] regd, regb, regp</strong></center><br/><br/>
    
    <center>In Floating-Point format, multiply regb to regd and subtracts regp</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fmul</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2c&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fmul[.f] regd, $ami</strong></center><br/><br/>
    
    <center>In Floating-Point format, multiply data to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fneg</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 9&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fneg[.f] regd</strong></center><br/><br/>
    
    <center>In Floating-Point format, do 0-regd and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fpow</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 10&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fpow[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do pow of regd by regb</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fqtrt</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 13&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fqtrt[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do 4th root of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">frnd</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 26&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>frnd[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, rounds regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fsbb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fsbb[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, subtracts regb from regd with borrow</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fscale</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 7&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fscale[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, scales regb in power of two by regb in dword format</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fsin</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 18&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fsin[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do sine of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fsqrt</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 11&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fsqrt[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do square root of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fsteq</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fsteq[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is equal to regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstez</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 12&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstez[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if in Floating-point regb is equal to zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstezi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 6&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstezi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is equal to zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstge</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 5&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstge[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is greater or equal than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstgez</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 17&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstgez[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if in Floating-point regb is greater or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstgezi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 11&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstgezi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is greater or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstgt</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstgt[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is greater than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstgtz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 15&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstgtz[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if in Floating-point regb is greater than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstgtzi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 9&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstgtzi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is greater than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstle</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 4&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstle[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is less or equal than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstlez</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 16&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstlez[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if in Floating-point regb is less or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstlezi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 10&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstlezi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is less or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstlt</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstlt[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is less than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstltz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 14&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstltz[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if in Floating-point regb is less than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstltzi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 8&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstltzi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is less than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstne</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstne[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is not equal to regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstnz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 13&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstnz[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if in Floating-point regb is not equal to zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fstnzi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1d&nbsp;&nbsp;&nbsp;&nbsp;Func: 7&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fstnzi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if in Floating-point regb is not equal to zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fsub</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1c&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fsub[.f] regd, $ami</strong></center><br/><br/>
    
    <center>In Floating-Point format, subtracts data from regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">ftan</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 20&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>ftan[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, do tangent of regb and stores to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fudcv</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 62&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fudcv[.f] regd, regb</strong></center><br/><br/>
    
    <center>Convert from unsigned dword regb to Floating-Point format regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">fxam</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2d&nbsp;&nbsp;&nbsp;&nbsp;Func: 15&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>fxam[.f] regd, regb</strong></center><br/><br/>
    
    <center>In Floating-Point format, examinates value of regb and store status in regd. Note: 0 = Zero; 1 = Normal; 2 = SubNormal; 3 = NaN; 4 = Infinity</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">halt</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>halt[.f]</strong></center><br/><br/>
    
    <center>Halts the system execution</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">hmul</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x12&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>hmul[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Multiplies a value data with register, and store the higher dword part to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">in</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>in[.f] regd, regp</strong></center><br/><br/>
    
    <center>Get input from external device in port by regp to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">inc</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:<font style='color:red;'><strong>!</strong></font> BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>inc[.f] regd</strong></center><br/><br/>
    
    <center>Do a increment in regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">int</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x31&nbsp;&nbsp;&nbsp;&nbsp;Func: 4&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>int[.f] imm8</strong></center><br/><br/>
    
    <center>Calls for system interruption (Obs: only the range 0x10 to 0x7F is available in protected mode)</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">inup</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 28&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>inup[.f] regd</strong></center><br/><br/>
    
    <center>Verify if input from port in regd is updated, if then, sets the OF flag, otherwise clears it</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">inus</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 28&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>inus[.f] regd</strong></center><br/><br/>
    
    <center>Verify if input from port in regd is updated, if then, sets the OF flag, otherwise clears it, and resets the check</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">iret</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x31&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>iret[.f]</strong></center><br/><br/>
    
    <center>Returns from a interruption</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">ja</h1>
    
    <label><strong>ADI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x30&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>ja[.cond] imm16<2</strong></center><br/><br/>
    
    <center>Jumps to a absolute address position</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">jl</h1>
    
    <label><strong>JL Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x34&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>jl imm<2</strong></center><br/><br/>
    
    <center>Do a long jump inside the current 256 MB Bank</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">jlp</h1>
    
    <label><strong>JL Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x36&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>jlp imm<2</strong></center><br/><br/>
    
    <center>Do a long jump inside the current 256 MB Bank in protected mode</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">jr</h1>
    
    <label><strong>ADI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x38&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>jr[.cond] imm16<2</strong></center><br/><br/>
    
    <center>Jumps by a relative offset</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">jra</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x32&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>jra[.cond][.f] regb</strong></center><br/><br/>
    
    <center>Jumps to a absolute address by regp</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">jrap</h1>
    
    <label><strong>CDI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x3a&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>jrap[.cond][.f] regp</strong></center><br/><br/>
    
    <center>Jumps to a absolute address by regp in protected mode</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">jrr</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x33&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>jrr[.cond][.f] regb</strong></center><br/><br/>
    
    <center>Jumps by a relative offset by regp</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">ldiv</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 7&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>ldiv[.f] regd, regb</strong></center><br/><br/>
    
    <center>Divides regd by regb, but stores at regd the under integer (decimal part) value</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">ldmb</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x6&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>ldmb[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Loads a byte data from memory address to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">ldmd</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x7&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>ldmd[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Loads a dword data from memory address to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">ldmq</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x7&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>ldmq[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Loads a dword data from memory address to double registers</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">ldmw</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x6&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>ldmw[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Loads a word data from memory address to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">leave</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x31&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>leave[.f] imm</strong></center><br/><br/>
    
    <center>Free the reserved space stack and return the old EFP and ESP values (Intended to be used after using ENTER or ENTERV)</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">lrot</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2b&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>lrot[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do a left rotate in regd by data</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">lshf</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1b&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>lshf[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do a left shift in regd by data</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">madc</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 5&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:<font style='color:red;'><strong>!</strong></font> BF:. VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>madc[.f] regd, regb, regp</strong></center><br/><br/>
    
    <center>Multiply regd by regb, then adds regp with carry and store at regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">madd</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:<font style='color:red;'><strong>!</strong></font> BF:. VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>madd[.f] regd, regb, regp</strong></center><br/><br/>
    
    <center>Multiply regd by regb, then adds regp and store at regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mmsd</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0xd&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mmsd[.cond][.f] regd, regb, rego</strong></center><br/><br/>
    
    <center>Stores 32-bit value from memory at regb to memory at regd, increments regb and regd, and decrements rego</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mmsi</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0xd&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mmsi[.cond][.f] regd, regb, rego</strong></center><br/><br/>
    
    <center>Stores 32-bit value from memory at regb to memory at regd, increments regb and regd, and increments rego</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mod</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x13&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mod[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Modules a value data to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mov</h1>
    
    <label><strong>IR Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x20&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mov[.im] regd, regb</strong></center><br/><br/>
    
    <center>Moves a value from one register to another</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">movi</h1>
    
    <label><strong>IR Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x20&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>movi[.im] regd, imm16</strong></center><br/><br/>
    
    <center>Moves a immediate value to a register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">msbb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 6&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>!</strong></font> VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>msbb[.f] regd, regb, regp</strong></center><br/><br/>
    
    <center>Multiply regd by regb, then subtracts regp with borrow and store at regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">msub</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 4&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>!</strong></font> VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>msub[.f] regd, regb, regp</strong></center><br/><br/>
    
    <center>Multiply regd by regb, then subtracts regp and store at regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mul</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x12&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mul[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Multiplies a value data to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mv</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x23&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mv[.cond][.f] regd, regb</strong></center><br/><br/>
    
    <center>Moves value from regb to regd conditionally</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvfc</h1>
    
    <label><strong>IR Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x26&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvfc[.im] regd, imm</strong></center><br/><br/>
    
    <center>Moves value from cache in index of imm in processor to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvfit</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 29&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvfit[.f] regd</strong></center><br/><br/>
    
    <center>Moves a value from register it to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvfsiv</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 31&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvfsiv[.f] regd</strong></center><br/><br/>
    
    <center>Moves a value from register SSIV to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvfst</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 30&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvfst[.f] regd</strong></center><br/><br/>
    
    <center>Moves a value from register EST to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvres</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x24&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvres[.f] sregd, eregb</strong></center><br/><br/>
    
    <center>Moves a value from extra set to main set</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvrse</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x24&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvrse[.f] eregd, sregb</strong></center><br/><br/>
    
    <center>Moves a value from main set to extra set</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvtc</h1>
    
    <label><strong>IR Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x26&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvtc[.im] imm, regb</strong></center><br/><br/>
    
    <center>Moves value from regb to cache in index of imm in processor</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvtit</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 29&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvtit[.f] regb</strong></center><br/><br/>
    
    <center>Moves a value from regb to register it</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvtsiv</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 31&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvtsiv[.f] regb</strong></center><br/><br/>
    
    <center>Moves a value from regb to register SSIV</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">mvtst</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 30&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>mvtst[.f] regb</strong></center><br/><br/>
    
    <center>Moves a value from regb to register EST</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">nand</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x28&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>nand[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do nand bitwise value data to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">neg</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x14&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>neg[.f] regd</strong></center><br/><br/>
    
    <center>Do a subtraction of zero by regd, and stores</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">nop</h1>
    
    <label><strong>JL Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>nop</strong></center><br/><br/>
    
    <center>Do not execute any operation</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">not</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x19&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>not[.f] regd</strong></center><br/><br/>
    
    <center>Inverts the bits values of regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">or</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x18&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>or[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do or bitwise value data with register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">out</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>out[.f] regp, regb</strong></center><br/><br/>
    
    <center>Outputs a value from regb to device in port regp</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">outi</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>outi[.f] regp, imm</strong></center><br/><br/>
    
    <center>Outputs a immediate value to device in port regp</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">popas</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x3&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>popas[.f]</strong></center><br/><br/>
    
    <center>Pops to EST register Application part</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">popr</h1>
    
    <label><strong>IR Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x4&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>popr[.im] regd</strong></center><br/><br/>
    
    <center>Pops a value from stack to regd</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">pops</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x3&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>pops[.f]</strong></center><br/><br/>
    
    <center>Pops to EST register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">popss</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x3&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>popss[.f]</strong></center><br/><br/>
    
    <center>Pops to EST register System part</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">psh</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x8&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>psh[.f] $amd</strong></center><br/><br/>
    
    <center>Pushes a data value to stack</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">pshas</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x3&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>pshas[.f]</strong></center><br/><br/>
    
    <center>Pushes the EST Register Application part to stack</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">pshr</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x8&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>pshr[.f] regb</strong></center><br/><br/>
    
    <center>Pushes regb value to stack</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">pshs</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x3&nbsp;&nbsp;&nbsp;&nbsp;Func: 5&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>pshs[.f]</strong></center><br/><br/>
    
    <center>Pushes the EST Register to stack</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">pshss</h1>
    
    <label><strong>SI Format: #Super Mode</strong></label><br/>
    <label><strong>Opc: 0x3&nbsp;&nbsp;&nbsp;&nbsp;Func: 4&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>pshss[.f]</strong></center><br/><br/>
    
    <center>Pushes the EST Register System part to stack</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">ret</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x31&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>ret[.f]</strong></center><br/><br/>
    
    <center>Returns from a branch</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">rrot</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2b&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>rrot[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do a right rotate in regd by data</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">rshf</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1b&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>rshf[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do a right shift in regd by data</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">sbb</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x11&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>!</strong></font> VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>sbb[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Subtracts a value with borrow to register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">setb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x19&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>setb[.f] regd, imm8</strong></center><br/><br/>
    
    <center>Sets the bit of regd at offset of imm</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stab</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 7&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stab[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is above than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stabz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 27&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stabz[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is above than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stabzi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 17&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stabzi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is above than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stae</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 9&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stae[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is above or equal than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">staez</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 29&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>staez[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is above or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">staezi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 19&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>staezi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is above or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>1</strong></font> VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stb[.f]</strong></center><br/><br/>
    
    <center>Sets the flag BF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stbe</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 8&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stbe[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is below or equal than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stbez</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 28&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stbez[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is below or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stbezi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 18&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stbezi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is below or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stbl</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 6&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stbl[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is below than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stblz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 26&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stblz[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is below than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stblzi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 16&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stblzi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is below than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stc</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:<font style='color:red;'><strong>1</strong></font> BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stc[.f]</strong></center><br/><br/>
    
    <center>Sets the flag CF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">steq</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>steq[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is equal to regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stez</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 20&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stez[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is equal to zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stezi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 10&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stezi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is equal to zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stge</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 5&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stge[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is greater or equal than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stgez</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 25&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stgez[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is greater or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stgezi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 15&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stgezi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is greater or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stgt</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stgt[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is greater than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stgtz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 23&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stgtz[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is greater than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stgtzi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 13&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stgtzi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is greater than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stle</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 4&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stle[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is less or equal than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stlez</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 24&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stlez[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is less or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stlezi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 14&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stlezi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is less or equal than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stlt</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stlt[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is less than regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stltz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 22&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stltz[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is less than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stltzi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 12&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stltzi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is less than zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stn</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 12&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:<font style='color:red;'><strong>1</strong></font> OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stn[.f]</strong></center><br/><br/>
    
    <center>Sets the flag NF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stne</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stne[.f] regd, imm8, regb, regp</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is not equal to regp, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stnz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 21&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stnz[.f] regd, regp, regb</strong></center><br/><br/>
    
    <center>Stores regp value to register if regb is not equal to zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stnzi</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x25&nbsp;&nbsp;&nbsp;&nbsp;Func: 11&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stnzi[.f] regd, imm8, regb</strong></center><br/><br/>
    
    <center>Stores a immediate value to register if regb is not equal to zero, otherwise stores zero</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">sto</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 15&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:<font style='color:red;'><strong>1</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>sto[.f]</strong></center><br/><br/>
    
    <center>Sets the flag OF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">strb</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0xa&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>strb[.f] $amd, regd</strong></center><br/><br/>
    
    <center>Stores a byte register data to memory address</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">strd</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0xb&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>strd[.f] $amd, regd</strong></center><br/><br/>
    
    <center>Stores a dword register data to memory address</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">strq</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0xb&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>strq[.f] $amd, regd</strong></center><br/><br/>
    
    <center>Stores a double dword registers data to memory address</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">strw</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0xa&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>strw[.f] $amd, regd</strong></center><br/><br/>
    
    <center>Stores a word register data to memory address</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stsd</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0xc&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stsd[.cond][.f] regd, regb, rego</strong></center><br/><br/>
    
    <center>Stores 32-bit value from regb to memory at regd, increments regd, and decrements rego</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stsi</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0xc&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stsi[.cond][.f] regd, regb, rego</strong></center><br/><br/>
    
    <center>Stores 32-bit value from regb to memory at regd, increments regd, and increments rego</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stv</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 6&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:<font style='color:red;'><strong>1</strong></font> ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stv[.f]</strong></center><br/><br/>
    
    <center>Sets the flag VF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">stz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 9&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>1</strong></font> NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>stz[.f]</strong></center><br/><br/>
    
    <center>Sets the flag ZF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">sub</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x11&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>!</strong></font> VF:<font style='color:red;'><strong>!</strong></font> ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>sub[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Subtracts a value data from register</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">swap</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x19&nbsp;&nbsp;&nbsp;&nbsp;Func: 3&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>swap[.f] regd</strong></center><br/><br/>
    
    <center>Swaps the bytes of regd, changing the endianess</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">swapb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x19&nbsp;&nbsp;&nbsp;&nbsp;Func: 4&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>swapb[.f] regd</strong></center><br/><br/>
    
    <center>Swaps the bits of regd, changing its format</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">test</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1a&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>test[.f] $amd</strong></center><br/><br/>
    
    <center>Test the data value and sets the bits acoordling</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">tgb</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 5&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:<font style='color:red;'><strong>^</strong></font> VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>tgb[.f]</strong></center><br/><br/>
    
    <center>Toggles the flag BF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">tgc</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:<font style='color:red;'><strong>^</strong></font> BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>tgc[.f]</strong></center><br/><br/>
    
    <center>Toggles the flag CF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">tgn</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 14&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:<font style='color:red;'><strong>^</strong></font> OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>tgn[.f]</strong></center><br/><br/>
    
    <center>Toggles the flag NF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">tgo</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 17&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:<font style='color:red;'><strong>^</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>tgo[.f]</strong></center><br/><br/>
    
    <center>Toggles the flag OF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">tgv</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 8&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:<font style='color:red;'><strong>^</strong></font> ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>tgv[.f]</strong></center><br/><br/>
    
    <center>Toggles the flag VF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">tgz</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x2&nbsp;&nbsp;&nbsp;&nbsp;Func: 11&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>^</strong></font> NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>tgz[.f]</strong></center><br/><br/>
    
    <center>Toggles the flag ZF</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">wait</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>wait[.f]</strong></center><br/><br/>
    
    <center>Waits for any interruption</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">waiti</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;Mode: 2&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>waiti[.f] regb</strong></center><br/><br/>
    
    <center>Waits for a specific interruption of regb</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">waiti</h1>
    
    <label><strong>SI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x1&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>waiti[.f] imm8</strong></center><br/><br/>
    
    <center>Waits for a specific interruption of imm</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">xbr</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x3b&nbsp;&nbsp;&nbsp;&nbsp;Mode: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>xbr[.cond][.f] regb</strong></center><br/><br/>
    
    <center>Exchange value between regp and epc, doing a branch</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">xchg</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x23&nbsp;&nbsp;&nbsp;&nbsp;Func: 1&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>xchg[.cond][.f] regd, regb</strong></center><br/><br/>
    
    <center>Exchanges the value of regd by regb</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">xjp</h1>
    
    <label><strong>CDI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x3b&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:. NF:. OF:.&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>xjp[.cond][.f] regb</strong></center><br/><br/>
    
    <center>Exchange value between regp and epc, doing a jump</center><br/><br/>
    
    <hr>
	<h1 style="font-size:20pt">xor</h1>
    
    <label><strong>AMI Format: Protected Mode</strong></label><br/>
    <label><strong>Opc: 0x28&nbsp;&nbsp;&nbsp;&nbsp;Mode: 0&nbsp;&nbsp;&nbsp;&nbsp;</strong></label><br/><br/>
	<label>Cycles base: 1</label><br/><br/>
	<label>CF:. BF:. VF:. ZF:<font style='color:red;'><strong>!</strong></font> NF:<font style='color:red;'><strong>!</strong></font> OF:<font style='color:red;'><strong>!</strong></font>&nbsp;&nbsp;&nbsp;&nbspEI:. PM:. VM:.</label><br/>
    <br/>
    <br/>
    <center><strong>xor[.f] regd, $amd</strong></center><br/><br/>
    
    <center>Do xor bitwise value data to register</center><br/><br/>
    
    <hr></body>