;redcode
;assert 1
	SPL 0, 202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -107, @-21
	DJN -1, @-20
	SPL -107, @-21
	SLT 11, 24
	CMP @121, 103
	SPL <127, 100
	SUB -7, <-420
	SUB #72, @200
	SUB -7, <-420
	MOV -7, <-20
	SUB #72, @200
	CMP @127, 100
	SUB @127, 100
	SUB -7, <-420
	CMP -7, <-420
	SUB @127, 100
	SUB 12, @10
	CMP <0, @2
	SUB 0, 32
	CMP @127, 100
	DJN <401, #2
	SUB -7, <-420
	MOV -1, <-120
	SLT 12, @10
	DJN -1, @-20
	CMP 0, @42
	SUB @127, 100
	SUB @127, 100
	SUB 0, 32
	CMP 0, @42
	SUB 0, 32
	SPL 110, 240
	SUB @121, 103
	CMP @127, 100
	ADD 270, 0
	JMN <121, 103
	JMN @12, #201
	ADD 270, 0
	ADD 270, 0
	JMN <121, 103
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SPL <0, 90
