// Seed: 655875399
module module_0 #(
    parameter id_4 = 32'd22,
    parameter id_5 = 32'd65,
    parameter id_6 = 32'd8
) ();
  always_comb #id_1
    if (1) begin : LABEL_0
      @(*) $unsigned(81);
      ;
    end else id_1 = id_1;
  logic [7:0] id_2, id_3;
  assign id_2 = id_2;
  localparam id_4 = 1 * 1;
  assign id_1 = id_2;
  parameter id_5 = "" && id_4;
  assign id_2[id_4 : id_5] = 1;
  logic _id_6 = id_2;
  assign id_3[id_6] = 1'b0;
  id_7(
      1'd0
  );
  wire id_8;
  always_latch $clog2(id_4);
  ;
  wire  id_9;
  logic id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    input tri id_0,
    output tri0 _id_1,
    input tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    output wor id_5,
    input tri1 id_6,
    input tri0 id_7,
    output uwire id_8[1 : id_1],
    input tri1 id_9,
    output tri0 id_10,
    output logic id_11,
    output wire id_12,
    input wire id_13,
    input supply1 id_14
);
  wire id_16;
  ;
  module_0 modCall_1 ();
  for (id_17 = id_16; id_16; id_11 = id_14) assign id_10 = 1;
  logic id_18;
  assign id_5 = 1'd0;
  assign id_8 = 1;
  xnor primCall (id_10, id_13, id_14, id_16, id_2, id_3, id_6, id_7, id_9);
  logic id_19 = id_9;
endmodule
