--------------------------------------------------------------------------------
-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.15xf
--  \   \         Application: netgen
--  /   /         Filename: cm0_wrapper_timesim.vhd
-- /___/   /\     Timestamp: Thu Oct 27 22:17:30 2022
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -s 3 -pcf cm0_wrapper.pcf -rpw 100 -tpw 0 -ar Structure -tm cm0_wrapper -insert_pp_buffers true -w -dir netgen/par -ofmt vhdl -sim cm0_wrapper.ncd cm0_wrapper_timesim.vhd 
-- Device	: 6slx100fgg676-3 (PRODUCTION 1.21 2012-04-23)
-- Input file	: cm0_wrapper.ncd
-- Output file	: C:\Users\fx19583\embedded optional\optional\netgen\par\cm0_wrapper_timesim.vhd
-- # of Entities	: 1
-- Design Name	: cm0_wrapper
-- Xilinx	: C:\Xilinx\14.1\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library SIMPRIM;
use SIMPRIM.VCOMPONENTS.ALL;
use SIMPRIM.VPACKAGE.ALL;

entity cm0_wrapper is
  port (
    clkm : in STD_LOGIC := 'X'; 
    rstn : in STD_LOGIC := 'X'; 
    ahbmi_hready : in STD_LOGIC := 'X'; 
    ahbmi_hcache : in STD_LOGIC := 'X'; 
    ahbmi_testen : in STD_LOGIC := 'X'; 
    ahbmi_testrst : in STD_LOGIC := 'X'; 
    ahbmi_scanen : in STD_LOGIC := 'X'; 
    ahbmi_testoen : in STD_LOGIC := 'X'; 
    ahbmo_hbusreq : out STD_LOGIC; 
    ahbmo_hlock : out STD_LOGIC; 
    ahbmo_hwrite : out STD_LOGIC; 
    cm0_led : out STD_LOGIC; 
    ahbmi_hgrant : in STD_LOGIC_VECTOR ( 0 to 15 ); 
    ahbmi_hresp : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ahbmi_hrdata : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmi_hirq : in STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_htrans : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
    ahbmo_haddr : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hsize : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ahbmo_hburst : out STD_LOGIC_VECTOR ( 2 downto 0 ); 
    ahbmo_hprot : out STD_LOGIC_VECTOR ( 3 downto 0 ); 
    ahbmo_hwdata : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hirq : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    ahbmo_hconfig : out STD_LOGIC_VECTOR2 ( 7 downto 0 , 31 downto 0 ); 
    ahbmo_hindex : out STD_LOGIC_VECTOR ( 3 downto 0 ) 
  );
end cm0_wrapper;

architecture Structure of cm0_wrapper is
  signal cortexm0_u_logic_K9ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tdp2z4_25892 : STD_LOGIC; 
  signal cortexm0_u_logic_Uaj2z4_25893 : STD_LOGIC; 
  signal cortexm0_u_logic_G0w2z4_25894 : STD_LOGIC; 
  signal cortexm0_u_logic_Trq2z4_25895 : STD_LOGIC; 
  signal cortexm0_u_logic_Cam2z4_25896 : STD_LOGIC; 
  signal cortexm0_u_logic_R1w2z4_25897 : STD_LOGIC; 
  signal N1281 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_31_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bf9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M1j2z4_1_25906 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzy2z4_1_25907 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjj2z4_4_25908 : STD_LOGIC; 
  signal cortexm0_u_logic_Rni2z4_1_25909 : STD_LOGIC; 
  signal cortexm0_u_logic_Fgm2z4_3_25910 : STD_LOGIC; 
  signal cortexm0_u_logic_Ihzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jxs2z4_25912 : STD_LOGIC; 
  signal cortexm0_u_logic_Bus2z4_25913 : STD_LOGIC; 
  signal cortexm0_u_logic_Svs2z4_25914 : STD_LOGIC; 
  signal cortexm0_u_logic_Azs2z4_25915 : STD_LOGIC; 
  signal N262 : STD_LOGIC; 
  signal cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o : STD_LOGIC; 
  signal cortexm0_u_logic_Lee3z4_25918 : STD_LOGIC; 
  signal cortexm0_u_logic_Ble3z4_25919 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4163 : STD_LOGIC; 
  signal N731_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4161_25922 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4160 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4159_25924 : STD_LOGIC; 
  signal cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mdzvx42_25926 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_26_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_27_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_30_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx414_25931 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx46_25932 : STD_LOGIC; 
  signal cortexm0_u_logic_Pyxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx413_25934 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx412_25935 : STD_LOGIC; 
  signal cortexm0_u_logic_Tki2z4_25936 : STD_LOGIC; 
  signal cortexm0_u_logic_Hyy2z4_25937 : STD_LOGIC; 
  signal cortexm0_u_logic_Qem2z4_25938 : STD_LOGIC; 
  signal cortexm0_u_logic_Swy2z4_25939 : STD_LOGIC; 
  signal cortexm0_u_logic_Qdj2z4_25940 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx49_25941 : STD_LOGIC; 
  signal cortexm0_u_logic_Foe3z4_25942 : STD_LOGIC; 
  signal cortexm0_u_logic_Pxyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Llq2z4_25945 : STD_LOGIC; 
  signal cortexm0_u_logic_H3wvx4_25946 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc0wx4 : STD_LOGIC; 
  signal clkm_BUFGP : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gzvvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K1wvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_19_0 : STD_LOGIC; 
  signal ahblite_bridge_state_machine_1_rstn_inv : STD_LOGIC; 
  signal cortexm0_u_logic_L8t2z4_25956 : STD_LOGIC; 
  signal cortexm0_u_logic_Aok2z4_25957 : STD_LOGIC; 
  signal cortexm0_u_logic_Fij2z4_25958 : STD_LOGIC; 
  signal cortexm0_u_logic_Sgj2z4_25959 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_O5t2z4_25961 : STD_LOGIC; 
  signal cortexm0_u_logic_Nsk2z4_25962 : STD_LOGIC; 
  signal cortexm0_u_logic_Ffj2z4_25963 : STD_LOGIC; 
  signal cortexm0_u_logic_Emi2z4_25964 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx420_25965 : STD_LOGIC; 
  signal cortexm0_u_logic_P9fwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dziwx4_Lcpvx4_OR_832_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx419_25968 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx417_25969 : STD_LOGIC; 
  signal cortexm0_u_logic_G7x2z4_25970 : STD_LOGIC; 
  signal cortexm0_u_logic_R0t2z4_25971 : STD_LOGIC; 
  signal cortexm0_u_logic_G9w2z4_25972 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx432_25973 : STD_LOGIC; 
  signal cortexm0_u_logic_S4w2z4_25974 : STD_LOGIC; 
  signal cortexm0_u_logic_C34wx4_25975 : STD_LOGIC; 
  signal N250 : STD_LOGIC; 
  signal cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Yzi2z4_25978 : STD_LOGIC; 
  signal cortexm0_u_logic_Dthwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lcpvx4_Izwvx4_OR_905_o : STD_LOGIC; 
  signal cortexm0_u_logic_Nqy2z4_25981 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx422_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx423_25983 : STD_LOGIC; 
  signal cortexm0_u_logic_Uuewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx430_25985 : STD_LOGIC; 
  signal cortexm0_u_logic_U2x2z4_25986 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx431_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx4 : STD_LOGIC; 
  signal hready : STD_LOGIC; 
  signal cortexm0_u_logic_S87wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_W9fwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx425_25993 : STD_LOGIC; 
  signal cortexm0_u_logic_Dvy2z4_25994 : STD_LOGIC; 
  signal cortexm0_u_logic_Pty2z4_25995 : STD_LOGIC; 
  signal cortexm0_u_logic_Bsy2z4_25996 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx426_25997 : STD_LOGIC; 
  signal cortexm0_u_logic_Zoy2z4_25998 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4139 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Oaawx4_B19wx4_XOR_39_o : STD_LOGIC; 
  signal cortexm0_u_logic_U6awx4_B19wx4_XOR_37_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hy0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hlzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_P82wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ns9wx4_B19wx4_XOR_34_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gdawx4_B19wx4_XOR_41_o : STD_LOGIC; 
  signal cortexm0_u_logic_H3awx4_O3awx4_AND_1952_o : STD_LOGIC; 
  signal N927 : STD_LOGIC; 
  signal cortexm0_u_logic_Igi2z4_26010 : STD_LOGIC; 
  signal cortexm0_u_logic_Wai2z4_26011 : STD_LOGIC; 
  signal cortexm0_u_logic_Qb3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4126_26013 : STD_LOGIC; 
  signal cortexm0_u_logic_N9ewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_H9i2z4_26015 : STD_LOGIC; 
  signal cortexm0_u_logic_A4t2z4_26016 : STD_LOGIC; 
  signal cortexm0_u_logic_I0e3z4_26017 : STD_LOGIC; 
  signal cortexm0_u_logic_Snd3z4_26018 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzy2z4_2_26019 : STD_LOGIC; 
  signal cortexm0_u_logic_Ai9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B5e3z4_26021 : STD_LOGIC; 
  signal cortexm0_u_logic_Lsd3z4_26022 : STD_LOGIC; 
  signal cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1398_o : STD_LOGIC; 
  signal cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1396_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ai9wx43_26025 : STD_LOGIC; 
  signal cortexm0_u_logic_Hpd3z4_26026 : STD_LOGIC; 
  signal cortexm0_u_logic_X1e3z4_26027 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjj2z4_1_26028 : STD_LOGIC; 
  signal cortexm0_u_logic_Rni2z4_26029 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzy2z4_26030 : STD_LOGIC; 
  signal N472 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4155 : STD_LOGIC; 
  signal N960 : STD_LOGIC; 
  signal cortexm0_u_logic_K0qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wqd3z4_26038 : STD_LOGIC; 
  signal cortexm0_u_logic_M3e3z4_26039 : STD_LOGIC; 
  signal cortexm0_u_logic_Fgm2z4_26040 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjj2z4_26041 : STD_LOGIC; 
  signal ahbmi_hready_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hresp_1_IBUF_0 : STD_LOGIC; 
  signal ahblite_bridge_state_machine_1_current_state_26045 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx44_26046 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx46_26047 : STD_LOGIC; 
  signal cortexm0_u_logic_V6swx4_Pcyvx4_AND_6854_o : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx45_26049 : STD_LOGIC; 
  signal cortexm0_u_logic_Npk2z4_26050 : STD_LOGIC; 
  signal cortexm0_u_logic_Jp3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F32wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pg1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lk9wx4_B19wx4_XOR_33_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ejawx4_B19wx4_XOR_45_o : STD_LOGIC; 
  signal N339 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R99wx4_B19wx4_XOR_32_o : STD_LOGIC; 
  signal cortexm0_u_logic_X8zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Muawx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fuawx4_26061 : STD_LOGIC; 
  signal cortexm0_u_logic_Bpzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fn23z4_26063 : STD_LOGIC; 
  signal cortexm0_u_logic_Wd13z4_26064 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcz2z4_26065 : STD_LOGIC; 
  signal cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ue9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hq1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sznvx4_F3ovx4_OR_1359_o : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx44_26071 : STD_LOGIC; 
  signal cortexm0_u_logic_Ilpvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wqjwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I2mwx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3811_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx47_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jky2z4_26077 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx427 : STD_LOGIC; 
  signal cortexm0_u_logic_Oedwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C9yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ark2z4_26081 : STD_LOGIC; 
  signal cortexm0_u_logic_L5wvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjwvx4_0 : STD_LOGIC; 
  signal N1760 : STD_LOGIC; 
  signal cortexm0_u_logic_Rxl2z4_26085 : STD_LOGIC; 
  signal cortexm0_u_logic_Xly2z4_26086 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_26087 : STD_LOGIC; 
  signal cortexm0_u_logic_D4a3z4_26088 : STD_LOGIC; 
  signal cortexm0_u_logic_H6tvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o4_26090 : STD_LOGIC; 
  signal cortexm0_u_logic_Ara3z4_26091 : STD_LOGIC; 
  signal cortexm0_u_logic_T7d3z4_26092 : STD_LOGIC; 
  signal cortexm0_u_logic_Tqs2z4_26093 : STD_LOGIC; 
  signal cortexm0_u_logic_E0uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_N1uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Japwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o : STD_LOGIC; 
  signal cortexm0_u_logic_Usl2z4_26098 : STD_LOGIC; 
  signal cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vgs2z4_26100 : STD_LOGIC; 
  signal cortexm0_u_logic_J6i2z4_26101 : STD_LOGIC; 
  signal cortexm0_u_logic_O3pvx41_26102 : STD_LOGIC; 
  signal cortexm0_u_logic_W6iwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o : STD_LOGIC; 
  signal cortexm0_u_logic_Jbowx4_Qbowx4_AND_3347_o : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o : STD_LOGIC; 
  signal cortexm0_u_logic_N4rvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tuvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U7w2z4_26111 : STD_LOGIC; 
  signal cortexm0_u_logic_Ywi2z4_26112 : STD_LOGIC; 
  signal cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qjuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx4 : STD_LOGIC; 
  signal N1229 : STD_LOGIC; 
  signal cortexm0_u_logic_L5owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4 : STD_LOGIC; 
  signal cortexm0_u_logic_U18wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bspvx461 : STD_LOGIC; 
  signal cortexm0_u_logic_O3pvx42_26121 : STD_LOGIC; 
  signal cortexm0_u_logic_O3pvx43_26122 : STD_LOGIC; 
  signal cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o : STD_LOGIC; 
  signal N814 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o : STD_LOGIC; 
  signal N657 : STD_LOGIC; 
  signal N658 : STD_LOGIC; 
  signal cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o3_26128 : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130 : STD_LOGIC; 
  signal cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o41 : STD_LOGIC; 
  signal cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o2_26132 : STD_LOGIC; 
  signal cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o1_26133 : STD_LOGIC; 
  signal cortexm0_u_logic_Q3iwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rngwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Aeg2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qzq2z4_26137 : STD_LOGIC; 
  signal cortexm0_u_logic_Fzl2z4_26138 : STD_LOGIC; 
  signal cortexm0_u_logic_Nrvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ey9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zkuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hmqwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjj2z4_3_26143 : STD_LOGIC; 
  signal cortexm0_u_logic_Fgm2z4_2_26144 : STD_LOGIC; 
  signal cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_26145 : STD_LOGIC; 
  signal N1682 : STD_LOGIC; 
  signal ahblite_bridge_dmao_ready : STD_LOGIC; 
  signal cortexm0_u_logic_Bswvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Msyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dp7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pkwwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vy7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fq7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tq7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S3cwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K1z2z4_26157 : STD_LOGIC; 
  signal cortexm0_u_logic_H1cwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y29wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26162 : STD_LOGIC; 
  signal cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4397_o : STD_LOGIC; 
  signal cortexm0_u_logic_Oldwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc7wx43_26165 : STD_LOGIC; 
  signal cortexm0_u_logic_U2ewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Dtpvx411 : STD_LOGIC; 
  signal cortexm0_u_logic_Db7wx4 : STD_LOGIC; 
  signal N752 : STD_LOGIC; 
  signal cortexm0_u_logic_Et7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lt7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xs7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ar7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hr7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ia0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26178 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181 : STD_LOGIC; 
  signal cortexm0_u_logic_Iv0wx4_26182 : STD_LOGIC; 
  signal cortexm0_u_logic_Xd8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_18_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx41_26186 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzf3z4_26187 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqr2z4_26188 : STD_LOGIC; 
  signal cortexm0_u_logic_Neu2z4_26189 : STD_LOGIC; 
  signal cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vxf3z4_26193 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnv2z4_26194 : STD_LOGIC; 
  signal cortexm0_u_logic_Wor2z4_26195 : STD_LOGIC; 
  signal cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx46_26199 : STD_LOGIC; 
  signal cortexm0_u_logic_O2g3z4_26200 : STD_LOGIC; 
  signal cortexm0_u_logic_Z0g3z4_26201 : STD_LOGIC; 
  signal cortexm0_u_logic_Na73z4_26202 : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o : STD_LOGIC; 
  signal cortexm0_u_logic_Y21xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C51xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx4 : STD_LOGIC; 
  signal N1196 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx44_26208 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx42_26209 : STD_LOGIC; 
  signal cortexm0_u_logic_Ciawx4_B19wx4_XOR_44_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zcn2z4_26211 : STD_LOGIC; 
  signal cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx451 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzawx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kiq2z4_26215 : STD_LOGIC; 
  signal cortexm0_u_logic_An63z4_26216 : STD_LOGIC; 
  signal cortexm0_u_logic_Hak2z4_26217 : STD_LOGIC; 
  signal cortexm0_u_logic_Svk2z4_26218 : STD_LOGIC; 
  signal cortexm0_u_logic_T1d3z4_26219 : STD_LOGIC; 
  signal cortexm0_u_logic_Yaz2z4_26220 : STD_LOGIC; 
  signal cortexm0_u_logic_Orj2z4_26221 : STD_LOGIC; 
  signal cortexm0_u_logic_Qrf3z4_26222 : STD_LOGIC; 
  signal cortexm0_u_logic_Svk2z4_3_26223 : STD_LOGIC; 
  signal cortexm0_u_logic_T1d3z4_3_26224 : STD_LOGIC; 
  signal cortexm0_u_logic_H3d3z4_4_26225 : STD_LOGIC; 
  signal cortexm0_u_logic_B8uwx4_I8uwx4_AND_4026_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mnvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D9uwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_G4qwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Icxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D5ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M6ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_V7ywx4 : STD_LOGIC; 
  signal N894 : STD_LOGIC; 
  signal cortexm0_u_logic_Pybwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tzxwx4 : STD_LOGIC; 
  signal N337 : STD_LOGIC; 
  signal cortexm0_u_logic_Fj0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L7p2z4_26240 : STD_LOGIC; 
  signal cortexm0_u_logic_Tzg3z4_26241 : STD_LOGIC; 
  signal cortexm0_u_logic_Fj0wx42_26242 : STD_LOGIC; 
  signal cortexm0_u_logic_Duc2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Avg3z4_26245 : STD_LOGIC; 
  signal cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o : STD_LOGIC; 
  signal cortexm0_u_logic_Dmvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fj0wx43_26248 : STD_LOGIC; 
  signal cortexm0_u_logic_Fj0wx41_26249 : STD_LOGIC; 
  signal N260 : STD_LOGIC; 
  signal cortexm0_u_logic_Qcy2z4_26251 : STD_LOGIC; 
  signal cortexm0_u_logic_M9y2z4_26252 : STD_LOGIC; 
  signal cortexm0_u_logic_Y7y2z4_26253 : STD_LOGIC; 
  signal cortexm0_u_logic_W4y2z4_26254 : STD_LOGIC; 
  signal cortexm0_u_logic_Md93z4_26255 : STD_LOGIC; 
  signal cortexm0_u_logic_V883z4_26256 : STD_LOGIC; 
  signal cortexm0_u_logic_Mz63z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_J0n2z4_26258 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjg3z4_26259 : STD_LOGIC; 
  signal cortexm0_u_logic_Vgg3z4_26260 : STD_LOGIC; 
  signal cortexm0_u_logic_Olg3z4_26261 : STD_LOGIC; 
  signal cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o : STD_LOGIC; 
  signal cortexm0_u_logic_Eyg3z4_26263 : STD_LOGIC; 
  signal cortexm0_u_logic_Pwg3z4_26264 : STD_LOGIC; 
  signal cortexm0_u_logic_Vcv2z4_26265 : STD_LOGIC; 
  signal cortexm0_u_logic_M3u2z4_26266 : STD_LOGIC; 
  signal cortexm0_u_logic_N3n2z4_26267 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1n2z4_26268 : STD_LOGIC; 
  signal cortexm0_u_logic_N3ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgf2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lr9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bywwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Svqwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx421_26275 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx420_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx414_26277 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx411_26278 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxgwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hyewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx423_26282 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx424_26283 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx46_26284 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx49_26285 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx417_26286 : STD_LOGIC; 
  signal cortexm0_u_logic_SF510 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx416_26288 : STD_LOGIC; 
  signal cortexm0_u_logic_Njxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rvb2z4_M66wx4_AND_6648_o : STD_LOGIC; 
  signal cortexm0_u_logic_H2xvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kxe3z4_26293 : STD_LOGIC; 
  signal cortexm0_u_logic_Lstwx42_26294 : STD_LOGIC; 
  signal cortexm0_u_logic_Vve3z4_26295 : STD_LOGIC; 
  signal cortexm0_u_logic_Y9l2z4_26296 : STD_LOGIC; 
  signal cortexm0_u_logic_Ecowx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M9owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F9owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4056_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bzowx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o : STD_LOGIC; 
  signal cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4106_o : STD_LOGIC; 
  signal ahbmi_hrdata_17_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Aze3z4_26306 : STD_LOGIC; 
  signal cortexm0_u_logic_I7owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B7owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Intwx4_Pntwx4_AND_3952_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dw7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R9nwx4 : STD_LOGIC; 
  signal N660 : STD_LOGIC; 
  signal cortexm0_u_logic_Ztc3z4_26314 : STD_LOGIC; 
  signal cortexm0_u_logic_Gxk2z4_26315 : STD_LOGIC; 
  signal cortexm0_u_logic_Q1ywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_T1d3z4_1_26317 : STD_LOGIC; 
  signal cortexm0_u_logic_H3d3z4_1_26318 : STD_LOGIC; 
  signal cortexm0_u_logic_Q1ywx42_26319 : STD_LOGIC; 
  signal cortexm0_u_logic_Po83z4_26320 : STD_LOGIC; 
  signal cortexm0_u_logic_Gju2z4_26321 : STD_LOGIC; 
  signal cortexm0_u_logic_Ajn2z4_26322 : STD_LOGIC; 
  signal cortexm0_u_logic_Gf73z4_26323 : STD_LOGIC; 
  signal cortexm0_u_logic_Svk2z4_2_26324 : STD_LOGIC; 
  signal cortexm0_u_logic_Yaz2z4_2_26325 : STD_LOGIC; 
  signal cortexm0_u_logic_Vu93z4_26326 : STD_LOGIC; 
  signal cortexm0_u_logic_Psv2z4_26327 : STD_LOGIC; 
  signal cortexm0_u_logic_Mhn2z4_26328 : STD_LOGIC; 
  signal cortexm0_u_logic_Yfn2z4_26329 : STD_LOGIC; 
  signal cortexm0_u_logic_Jk0xx4_26330 : STD_LOGIC; 
  signal cortexm0_u_logic_Us2wx4_Whgvx4_OR_1286_o : STD_LOGIC; 
  signal cortexm0_u_logic_B73wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o : STD_LOGIC; 
  signal cortexm0_u_logic_Auk2z4_26334 : STD_LOGIC; 
  signal cortexm0_u_logic_H3d3z4_26335 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1135_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cr1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zluvx42_26340 : STD_LOGIC; 
  signal cortexm0_u_logic_Zluvx43_26341 : STD_LOGIC; 
  signal cortexm0_u_logic_Jr1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343 : STD_LOGIC; 
  signal cortexm0_u_logic_Pcyvx4 : STD_LOGIC; 
  signal N1734 : STD_LOGIC; 
  signal N1690 : STD_LOGIC; 
  signal cortexm0_u_logic_Hnr2z4_26347 : STD_LOGIC; 
  signal cortexm0_u_logic_Cq93z4_26348 : STD_LOGIC; 
  signal cortexm0_u_logic_Slr2z4_26349 : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o : STD_LOGIC; 
  signal cortexm0_u_logic_Svk2z4_5_26353 : STD_LOGIC; 
  signal cortexm0_u_logic_Yaz2z4_4_26354 : STD_LOGIC; 
  signal cortexm0_u_logic_H3d3z4_5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx412_26356 : STD_LOGIC; 
  signal cortexm0_u_logic_Nywvx4 : STD_LOGIC; 
  signal N631 : STD_LOGIC; 
  signal cortexm0_u_logic_Ycx2z4_26359 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx41_26361 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnt2z4_26362 : STD_LOGIC; 
  signal cortexm0_u_logic_Vr23z4_26363 : STD_LOGIC; 
  signal cortexm0_u_logic_H3d3z4_3_26364 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx42_26365 : STD_LOGIC; 
  signal cortexm0_u_logic_Y6i3z4_26366 : STD_LOGIC; 
  signal cortexm0_u_logic_Vuo2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wj63z4_26368 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx43_26369 : STD_LOGIC; 
  signal cortexm0_u_logic_Na53z4_26370 : STD_LOGIC; 
  signal cortexm0_u_logic_Uu83z4_26371 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx44_26372 : STD_LOGIC; 
  signal cortexm0_u_logic_Fxu2z4_26373 : STD_LOGIC; 
  signal cortexm0_u_logic_Gto2z4_26374 : STD_LOGIC; 
  signal cortexm0_u_logic_O7zvx46_26375 : STD_LOGIC; 
  signal cortexm0_u_logic_Rro2z4_26376 : STD_LOGIC; 
  signal cortexm0_u_logic_J5i3z4_26377 : STD_LOGIC; 
  signal cortexm0_u_logic_Rhi2z4_26378 : STD_LOGIC; 
  signal cortexm0_u_logic_S4pwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uyv2z4_26380 : STD_LOGIC; 
  signal cortexm0_u_logic_Wbk2z4_26381 : STD_LOGIC; 
  signal cortexm0_u_logic_P2a3z4_26382 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqi2z4_26383 : STD_LOGIC; 
  signal cortexm0_u_logic_X9n2z4_26384 : STD_LOGIC; 
  signal cortexm0_u_logic_B1a3z4_26385 : STD_LOGIC; 
  signal cortexm0_u_logic_Bv0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_H4p2z4_26387 : STD_LOGIC; 
  signal cortexm0_u_logic_Plx2z4_26388 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_15_0 : STD_LOGIC; 
  signal N22 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o_26391 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o : STD_LOGIC; 
  signal cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393 : STD_LOGIC; 
  signal cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394 : STD_LOGIC; 
  signal N674 : STD_LOGIC; 
  signal cortexm0_u_logic_Uvzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_26399 : STD_LOGIC; 
  signal cortexm0_u_logic_C3w2z4_26400 : STD_LOGIC; 
  signal cortexm0_u_logic_Wxp2z4_26401 : STD_LOGIC; 
  signal N1107_0 : STD_LOGIC; 
  signal cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o7_26403 : STD_LOGIC; 
  signal cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o : STD_LOGIC; 
  signal N918 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_26407 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_26408 : STD_LOGIC; 
  signal N919 : STD_LOGIC; 
  signal cortexm0_u_logic_O3pvx4 : STD_LOGIC; 
  signal N461_0 : STD_LOGIC; 
  signal cortexm0_u_logic_S4qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I793z4_26413 : STD_LOGIC; 
  signal cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_8_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_5_0 : STD_LOGIC; 
  signal N924 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o6_26418 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z422 : STD_LOGIC; 
  signal cortexm0_u_logic_E78wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o1 : STD_LOGIC; 
  signal cortexm0_u_logic_Cbvwx4 : STD_LOGIC; 
  signal N463 : STD_LOGIC; 
  signal N925 : STD_LOGIC; 
  signal cortexm0_u_logic_Jl93z4_26426 : STD_LOGIC; 
  signal cortexm0_u_logic_Sg83z4_26427 : STD_LOGIC; 
  signal cortexm0_u_logic_J773z4_26428 : STD_LOGIC; 
  signal cortexm0_u_logic_J5o2z4_26429 : STD_LOGIC; 
  signal cortexm0_u_logic_Skv2z4_26430 : STD_LOGIC; 
  signal cortexm0_u_logic_Jbu2z4_26431 : STD_LOGIC; 
  signal cortexm0_u_logic_N8o2z4_26432 : STD_LOGIC; 
  signal cortexm0_u_logic_Y6o2z4_26433 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4112_26434 : STD_LOGIC; 
  signal cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4099_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tkdwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B28wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jiowx42 : STD_LOGIC; 
  signal cortexm0_u_logic_Jiowx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4268_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx49_26441 : STD_LOGIC; 
  signal cortexm0_u_logic_Nag3z4_26442 : STD_LOGIC; 
  signal cortexm0_u_logic_Dng3z4_26443 : STD_LOGIC; 
  signal cortexm0_u_logic_T1d3z4_4_26444 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4 : STD_LOGIC; 
  signal N807_0 : STD_LOGIC; 
  signal cortexm0_u_logic_V2qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cb62z4_Jb62z4_AND_5907_o : STD_LOGIC; 
  signal cortexm0_u_logic_O362z4_K772z4_AND_6037_o : STD_LOGIC; 
  signal cortexm0_u_logic_W6qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ffs2z4_26452 : STD_LOGIC; 
  signal cortexm0_u_logic_Vssvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K3l2z4_26454 : STD_LOGIC; 
  signal cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx413_26456 : STD_LOGIC; 
  signal cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx41_26458 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx412_26459 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx48_26460 : STD_LOGIC; 
  signal cortexm0_u_logic_Hqg3z4_26461 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx43_26462 : STD_LOGIC; 
  signal cortexm0_u_logic_U9e3z4_26463 : STD_LOGIC; 
  signal cortexm0_u_logic_Tyd3z4_26464 : STD_LOGIC; 
  signal cortexm0_u_logic_SF27911 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6e3z4_26466 : STD_LOGIC; 
  signal cortexm0_u_logic_Wce3z4_26467 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx44 : STD_LOGIC; 
  signal ahbmi_hrdata_16_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gqw2z4_26470 : STD_LOGIC; 
  signal cortexm0_u_logic_Vapvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pfovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Scpvx4_26473 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhy2z4_26474 : STD_LOGIC; 
  signal cortexm0_u_logic_K6y2z4_26475 : STD_LOGIC; 
  signal ahbmi_hrdata_0_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qbpvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx48_26478 : STD_LOGIC; 
  signal cortexm0_u_logic_F8e3z4_26479 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx410 : STD_LOGIC; 
  signal cortexm0_u_logic_No93z4_26481 : STD_LOGIC; 
  signal cortexm0_u_logic_Hi83z4_26482 : STD_LOGIC; 
  signal cortexm0_u_logic_Y873z4_26483 : STD_LOGIC; 
  signal cortexm0_u_logic_Mzp2z4_26484 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjj2z4_2_26485 : STD_LOGIC; 
  signal cortexm0_u_logic_Hmv2z4_26486 : STD_LOGIC; 
  signal cortexm0_u_logic_Ycu2z4_26487 : STD_LOGIC; 
  signal cortexm0_u_logic_Q2q2z4_26488 : STD_LOGIC; 
  signal cortexm0_u_logic_B1q2z4_26489 : STD_LOGIC; 
  signal cortexm0_u_logic_Fgm2z4_1_26490 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdi2z4_26491 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx43_26492 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx45_26493 : STD_LOGIC; 
  signal cortexm0_u_logic_Lhd3z4_26494 : STD_LOGIC; 
  signal cortexm0_u_logic_Lns2z4_26495 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6l2z4_26496 : STD_LOGIC; 
  signal cortexm0_u_logic_M5tvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ts5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_N7c3z4_26499 : STD_LOGIC; 
  signal N28 : STD_LOGIC; 
  signal cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502 : STD_LOGIC; 
  signal N467 : STD_LOGIC; 
  signal cortexm0_u_logic_O1rvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dwl2z4_26505 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o4_26506 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxa3z4_26507 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o4_26508 : STD_LOGIC; 
  signal ahbmi_hrdata_6_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1052_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o3_26511 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o : STD_LOGIC; 
  signal ahbmi_hrdata_29_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mka3z4_26514 : STD_LOGIC; 
  signal cortexm0_u_logic_G6owx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o5 : STD_LOGIC; 
  signal cortexm0_u_logic_Mb1wx41_26517 : STD_LOGIC; 
  signal cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_26518 : STD_LOGIC; 
  signal cortexm0_u_logic_Pmnwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520 : STD_LOGIC; 
  signal cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4115_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Uzhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4114_26524 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx415_26525 : STD_LOGIC; 
  signal cortexm0_u_logic_Oar2z4_26526 : STD_LOGIC; 
  signal cortexm0_u_logic_Nzhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx418_26528 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4111_26529 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4110_26530 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx419_26531 : STD_LOGIC; 
  signal cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o : STD_LOGIC; 
  signal N640 : STD_LOGIC; 
  signal N641 : STD_LOGIC; 
  signal cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o : STD_LOGIC; 
  signal cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536 : STD_LOGIC; 
  signal cortexm0_u_logic_Tme3z4_26537 : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx461 : STD_LOGIC; 
  signal cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539 : STD_LOGIC; 
  signal N416 : STD_LOGIC; 
  signal N415 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o : STD_LOGIC; 
  signal cortexm0_u_logic_Wpywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4118_26544 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Gji2z4_26546 : STD_LOGIC; 
  signal cortexm0_u_logic_Adt2z4_26547 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx43 : STD_LOGIC; 
  signal cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1465_o : STD_LOGIC; 
  signal cortexm0_u_logic_SF2143 : STD_LOGIC; 
  signal cortexm0_u_logic_Xx2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_O723z4_26553 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx41_26554 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx42_26555 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx44_26556 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx46_26557 : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx47_26558 : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o : STD_LOGIC; 
  signal cortexm0_u_logic_S71wx43_26560 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o6_26561 : STD_LOGIC; 
  signal cortexm0_u_logic_Hszvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6449_o : STD_LOGIC; 
  signal cortexm0_u_logic_O42wx4_V42wx4_AND_1277_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vpovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fq0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_19_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4146 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4145_26574 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx43_26575 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx48_26576 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U1uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mjl2z4_26580 : STD_LOGIC; 
  signal cortexm0_u_logic_Lz93z4_26581 : STD_LOGIC; 
  signal cortexm0_u_logic_Kop2z4_26582 : STD_LOGIC; 
  signal cortexm0_u_logic_Fyzvx42_26583 : STD_LOGIC; 
  signal cortexm0_u_logic_Vcuvx41_26584 : STD_LOGIC; 
  signal N418 : STD_LOGIC; 
  signal N419 : STD_LOGIC; 
  signal N1200 : STD_LOGIC; 
  signal ahbmi_hrdata_26_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pxb3z4_26589 : STD_LOGIC; 
  signal cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_26590 : STD_LOGIC; 
  signal cortexm0_u_logic_A6tvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o : STD_LOGIC; 
  signal cortexm0_u_logic_Sr53z4_26594 : STD_LOGIC; 
  signal cortexm0_u_logic_A933z4_26595 : STD_LOGIC; 
  signal cortexm0_u_logic_Ji43z4_26596 : STD_LOGIC; 
  signal cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx42_26598 : STD_LOGIC; 
  signal cortexm0_u_logic_Tch3z4_26599 : STD_LOGIC; 
  signal cortexm0_u_logic_M1j2z4_26600 : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx43_26601 : STD_LOGIC; 
  signal cortexm0_u_logic_Rz13z4_26602 : STD_LOGIC; 
  signal cortexm0_u_logic_P9h3z4_26603 : STD_LOGIC; 
  signal cortexm0_u_logic_A8h3z4_26604 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ebh3z4_26606 : STD_LOGIC; 
  signal cortexm0_u_logic_Ra1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_11_0 : STD_LOGIC; 
  signal N965 : STD_LOGIC; 
  signal cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o51 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohh3z4_26612 : STD_LOGIC; 
  signal cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_29_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_26_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8ywx41_26616 : STD_LOGIC; 
  signal cortexm0_u_logic_Rr73z4_26617 : STD_LOGIC; 
  signal cortexm0_u_logic_Imt2z4_26618 : STD_LOGIC; 
  signal cortexm0_u_logic_Skm2z4_26619 : STD_LOGIC; 
  signal cortexm0_u_logic_Ii63z4_26620 : STD_LOGIC; 
  signal cortexm0_u_logic_Svk2z4_1_26621 : STD_LOGIC; 
  signal cortexm0_u_logic_Yaz2z4_1_26622 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx416_26623 : STD_LOGIC; 
  signal N1139 : STD_LOGIC; 
  signal cortexm0_u_logic_H2wwx4 : STD_LOGIC; 
  signal N1138_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4339_o : STD_LOGIC; 
  signal cortexm0_u_logic_Q8ywx42_26628 : STD_LOGIC; 
  signal cortexm0_u_logic_Unm2z4_26629 : STD_LOGIC; 
  signal cortexm0_u_logic_Rvu2z4_26630 : STD_LOGIC; 
  signal cortexm0_u_logic_Ejm2z4_26631 : STD_LOGIC; 
  signal cortexm0_u_logic_Gmm2z4_26632 : STD_LOGIC; 
  signal N407 : STD_LOGIC; 
  signal cortexm0_u_logic_F0y2z4_26634 : STD_LOGIC; 
  signal cortexm0_u_logic_T5tvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8zvx41_26636 : STD_LOGIC; 
  signal cortexm0_u_logic_E143z4_26637 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8zvx42_26638 : STD_LOGIC; 
  signal cortexm0_u_logic_N8i3z4_26639 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8zvx43_26640 : STD_LOGIC; 
  signal cortexm0_u_logic_Mi13z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_U5pwx41_26642 : STD_LOGIC; 
  signal N690 : STD_LOGIC; 
  signal N691 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjuwx43_26645 : STD_LOGIC; 
  signal cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4621_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cjuwx4 : STD_LOGIC; 
  signal N116 : STD_LOGIC; 
  signal N450 : STD_LOGIC; 
  signal cortexm0_u_logic_Kbzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U5pwx42_26651 : STD_LOGIC; 
  signal N449 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx46_26653 : STD_LOGIC; 
  signal cortexm0_u_logic_W7hwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx44_26655 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx4341 : STD_LOGIC; 
  signal cortexm0_u_logic_T93wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx42_26658 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx44_26659 : STD_LOGIC; 
  signal cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ayzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx43_26663 : STD_LOGIC; 
  signal cortexm0_u_logic_U5pwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F40xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qzzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hdzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U5qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o : STD_LOGIC; 
  signal cortexm0_u_logic_A8yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hp2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5 : STD_LOGIC; 
  signal cortexm0_u_logic_Oa3wx44_26677 : STD_LOGIC; 
  signal cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o : STD_LOGIC; 
  signal N14 : STD_LOGIC; 
  signal cortexm0_u_logic_U8nvx41_26681 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdm2z4_26682 : STD_LOGIC; 
  signal cortexm0_u_logic_Nbm2z4_26683 : STD_LOGIC; 
  signal cortexm0_u_logic_Bby2z4_26684 : STD_LOGIC; 
  signal cortexm0_u_logic_Lny2z4_26686 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx411 : STD_LOGIC; 
  signal cortexm0_u_logic_Hhd2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bjxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_H1qwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xcuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mis2z4_26692 : STD_LOGIC; 
  signal cortexm0_u_logic_Sta2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qsa2z4 : STD_LOGIC; 
  signal N1429 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o11_26696 : STD_LOGIC; 
  signal cortexm0_u_logic_Pab3z4_26697 : STD_LOGIC; 
  signal cortexm0_u_logic_Pguvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kwa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B90xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vfd3z4_26702 : STD_LOGIC; 
  signal cortexm0_u_logic_Bec3z4_26703 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfc3z4_26704 : STD_LOGIC; 
  signal cortexm0_u_logic_Bjd3z4_26705 : STD_LOGIC; 
  signal cortexm0_u_logic_Hub3z4_26706 : STD_LOGIC; 
  signal cortexm0_u_logic_X7ewx41_26707 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx42_26708 : STD_LOGIC; 
  signal cortexm0_u_logic_Sa13z4_26709 : STD_LOGIC; 
  signal cortexm0_u_logic_Bk23z4_26710 : STD_LOGIC; 
  signal cortexm0_u_logic_V1l2z4_26711 : STD_LOGIC; 
  signal cortexm0_u_logic_X7ewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D7wwx4_K7wwx4_AND_4249_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xuxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx43_26715 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgt2z4_26716 : STD_LOGIC; 
  signal cortexm0_u_logic_Koj2z4_26717 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx47_26718 : STD_LOGIC; 
  signal cortexm0_u_logic_Cc63z4_26719 : STD_LOGIC; 
  signal cortexm0_u_logic_Glj2z4_26720 : STD_LOGIC; 
  signal cortexm0_u_logic_Lpu2z4_26721 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll73z4_26722 : STD_LOGIC; 
  signal cortexm0_u_logic_Kt33z4_26723 : STD_LOGIC; 
  signal cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o : STD_LOGIC; 
  signal cortexm0_u_logic_Yd03z4_26725 : STD_LOGIC; 
  signal cortexm0_u_logic_Isi2z4_26726 : STD_LOGIC; 
  signal cortexm0_u_logic_Ehz2z4_26727 : STD_LOGIC; 
  signal cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o21 : STD_LOGIC; 
  signal ahbmi_hrdata_20_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_W2uvx4 : STD_LOGIC; 
  signal N1115 : STD_LOGIC; 
  signal cortexm0_u_logic_Dpc3z4_26732 : STD_LOGIC; 
  signal cortexm0_u_logic_Tib3z4_26733 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx411_26735 : STD_LOGIC; 
  signal cortexm0_u_logic_Svxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wxxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q7j2z4_26738 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1pvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_N482z4_U482z4_AND_6171_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_25_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_10_0 : STD_LOGIC; 
  signal N1676_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xviwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx47_26746 : STD_LOGIC; 
  signal cortexm0_u_logic_Q3xvx4_26747 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx44_26748 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx48_26749 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J3xvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X3xvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx4_Zqwvx4_AND_860_o : STD_LOGIC; 
  signal cortexm0_u_logic_Oohwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx422 : STD_LOGIC; 
  signal N1214 : STD_LOGIC; 
  signal cortexm0_u_logic_W5rvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx43_26758 : STD_LOGIC; 
  signal cortexm0_u_logic_Hzywx4 : STD_LOGIC; 
  signal N946 : STD_LOGIC; 
  signal cortexm0_u_logic_Ozywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx42_26762 : STD_LOGIC; 
  signal N893 : STD_LOGIC; 
  signal cortexm0_u_logic_Pjqwx4 : STD_LOGIC; 
  signal N895 : STD_LOGIC; 
  signal cortexm0_u_logic_D0wwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fed3z4_26768 : STD_LOGIC; 
  signal N1404 : STD_LOGIC; 
  signal N684 : STD_LOGIC; 
  signal cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o : STD_LOGIC; 
  signal cortexm0_u_logic_Dwa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mxa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cawwx4 : STD_LOGIC; 
  signal N1217 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx412_26776 : STD_LOGIC; 
  signal cortexm0_u_logic_O24wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zz0xx4_G01xx4_AND_4731_o : STD_LOGIC; 
  signal cortexm0_u_logic_P54xx4_W54xx4_AND_5154_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rn1xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E132z4_L132z4_AND_5465_o : STD_LOGIC; 
  signal cortexm0_u_logic_Y9t2z4_26783 : STD_LOGIC; 
  signal cortexm0_u_logic_Qr42z4_26784 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Oq42z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvovx4_26788 : STD_LOGIC; 
  signal cortexm0_u_logic_Z6ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o8_26790 : STD_LOGIC; 
  signal N816 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_V3wvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Loyvx4_26794 : STD_LOGIC; 
  signal cortexm0_u_logic_htrans_o_1_2 : STD_LOGIC; 
  signal ahbmi_hrdata_3_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o : STD_LOGIC; 
  signal cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798 : STD_LOGIC; 
  signal cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o3_26799 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll1wx42_26800 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll1wx441 : STD_LOGIC; 
  signal cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o : STD_LOGIC; 
  signal N1220 : STD_LOGIC; 
  signal N82_0 : STD_LOGIC; 
  signal cortexm0_u_logic_X77wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jxovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ekovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Do1wx431 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4156 : STD_LOGIC; 
  signal cortexm0_u_logic_Yqzvx4_26811 : STD_LOGIC; 
  signal cortexm0_u_logic_Va3wx4_26812 : STD_LOGIC; 
  signal cortexm0_u_logic_Xfzvx42_26813 : STD_LOGIC; 
  signal cortexm0_u_logic_K5zvx46 : STD_LOGIC; 
  signal N1223 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx43_26817 : STD_LOGIC; 
  signal cortexm0_u_logic_Ye4wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I6w2z4_26819 : STD_LOGIC; 
  signal cortexm0_u_logic_Ra1wx41_26820 : STD_LOGIC; 
  signal cortexm0_u_logic_C68wx4_Z6gvx4_AND_1775_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qb3wx42_26822 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhe2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_U7uwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fexwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F8wwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Feqwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ra1wx42_26828 : STD_LOGIC; 
  signal cortexm0_u_logic_D923z4_26829 : STD_LOGIC; 
  signal cortexm0_u_logic_H3d3z4_2_26830 : STD_LOGIC; 
  signal cortexm0_u_logic_T1d3z4_2_26831 : STD_LOGIC; 
  signal N70 : STD_LOGIC; 
  signal cortexm0_u_logic_Bqcwx4 : STD_LOGIC; 
  signal N1087 : STD_LOGIC; 
  signal cortexm0_u_logic_E163z4_26835 : STD_LOGIC; 
  signal cortexm0_u_logic_Mi33z4_26836 : STD_LOGIC; 
  signal cortexm0_u_logic_Vr43z4_26837 : STD_LOGIC; 
  signal N930 : STD_LOGIC; 
  signal N931_0 : STD_LOGIC; 
  signal N1226 : STD_LOGIC; 
  signal cortexm0_u_logic_By4wx4_26841 : STD_LOGIC; 
  signal cortexm0_u_logic_I3y2z4_26842 : STD_LOGIC; 
  signal N38 : STD_LOGIC; 
  signal N1070 : STD_LOGIC; 
  signal cortexm0_u_logic_Gcb3z4_26845 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkb3z4_26846 : STD_LOGIC; 
  signal cortexm0_u_logic_Yizwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gyvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bf93z4_26849 : STD_LOGIC; 
  signal cortexm0_u_logic_Anq2z4_26850 : STD_LOGIC; 
  signal cortexm0_u_logic_Ka83z4_26851 : STD_LOGIC; 
  signal cortexm0_u_logic_B173z4_26852 : STD_LOGIC; 
  signal cortexm0_u_logic_B5u2z4_26853 : STD_LOGIC; 
  signal cortexm0_u_logic_Eqq2z4_26854 : STD_LOGIC; 
  signal cortexm0_u_logic_Poq2z4_26855 : STD_LOGIC; 
  signal cortexm0_u_logic_Kev2z4_26856 : STD_LOGIC; 
  signal cortexm0_u_logic_Z0uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Facvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jr1wx42_26859 : STD_LOGIC; 
  signal cortexm0_u_logic_Zz8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_26861 : STD_LOGIC; 
  signal cortexm0_u_logic_I0d2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hnbwx4_B19wx4_XOR_49_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fuawx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3774_o : STD_LOGIC; 
  signal cortexm0_u_logic_Srgwx4 : STD_LOGIC; 
  signal N612 : STD_LOGIC; 
  signal cortexm0_u_logic_D603z4_26870 : STD_LOGIC; 
  signal cortexm0_u_logic_F4q2z4_26871 : STD_LOGIC; 
  signal N1248 : STD_LOGIC; 
  signal cortexm0_u_logic_D4g3z4_26873 : STD_LOGIC; 
  signal cortexm0_u_logic_Wuq2z4_26874 : STD_LOGIC; 
  signal cortexm0_u_logic_Kizwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_V6zwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lul2z4_26877 : STD_LOGIC; 
  signal cortexm0_u_logic_Jsc3z4_26878 : STD_LOGIC; 
  signal cortexm0_u_logic_Rym2z4_26879 : STD_LOGIC; 
  signal cortexm0_u_logic_Tqc3z4_26880 : STD_LOGIC; 
  signal N114 : STD_LOGIC; 
  signal N56 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwdwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pg1wx41_26884 : STD_LOGIC; 
  signal cortexm0_u_logic_Oir2z4_26885 : STD_LOGIC; 
  signal cortexm0_u_logic_Sa23z4_26886 : STD_LOGIC; 
  signal cortexm0_u_logic_Iu1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ox1wx431 : STD_LOGIC; 
  signal N437_0 : STD_LOGIC; 
  signal N16 : STD_LOGIC; 
  signal cortexm0_u_logic_V7ywx42_26891 : STD_LOGIC; 
  signal cortexm0_u_logic_Dq73z4_26892 : STD_LOGIC; 
  signal cortexm0_u_logic_Ukt2z4_26893 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruj2z4_26894 : STD_LOGIC; 
  signal cortexm0_u_logic_Ug63z4_26895 : STD_LOGIC; 
  signal cortexm0_u_logic_Txj2z4_26896 : STD_LOGIC; 
  signal cortexm0_u_logic_Duu2z4_26897 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtj2z4_26898 : STD_LOGIC; 
  signal cortexm0_u_logic_Fwj2z4_26899 : STD_LOGIC; 
  signal cortexm0_u_logic_Pg1wx44_26900 : STD_LOGIC; 
  signal cortexm0_u_logic_Zgr2z4_26901 : STD_LOGIC; 
  signal cortexm0_u_logic_T263z4_26902 : STD_LOGIC; 
  signal cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1295_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bdqvx4 : STD_LOGIC; 
  signal N1372 : STD_LOGIC; 
  signal N1165 : STD_LOGIC; 
  signal N1166 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx45_26908 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx47_0 : STD_LOGIC; 
  signal N890 : STD_LOGIC; 
  signal N891 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx41_26912 : STD_LOGIC; 
  signal cortexm0_u_logic_G6pvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U5x2z4_26914 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_26915 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipn2z4_26916 : STD_LOGIC; 
  signal cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3559_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mydwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zva3z4_26919 : STD_LOGIC; 
  signal cortexm0_u_logic_Nnc3z4_26920 : STD_LOGIC; 
  signal cortexm0_u_logic_S2p2z4_26921 : STD_LOGIC; 
  signal cortexm0_u_logic_Z203z4_26922 : STD_LOGIC; 
  signal cortexm0_u_logic_Bpdwx4 : STD_LOGIC; 
  signal N465 : STD_LOGIC; 
  signal N176 : STD_LOGIC; 
  signal cortexm0_u_logic_Mq7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lw53z4_26927 : STD_LOGIC; 
  signal cortexm0_u_logic_Cn43z4_26928 : STD_LOGIC; 
  signal N547 : STD_LOGIC; 
  signal cortexm0_u_logic_K423z4_26930 : STD_LOGIC; 
  signal cortexm0_u_logic_D1p2z4_26931 : STD_LOGIC; 
  signal cortexm0_u_logic_Ancvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jex2z4_26933 : STD_LOGIC; 
  signal cortexm0_u_logic_Szr2z4_26934 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_6_0 : STD_LOGIC; 
  signal N1469 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o : STD_LOGIC; 
  signal cortexm0_u_logic_C9a3z4_26938 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o1_26939 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx41_26940 : STD_LOGIC; 
  signal cortexm0_u_logic_M0i3z4_26941 : STD_LOGIC; 
  signal cortexm0_u_logic_Xyh3z4_26942 : STD_LOGIC; 
  signal cortexm0_u_logic_Pap2z4_26943 : STD_LOGIC; 
  signal N1473 : STD_LOGIC; 
  signal cortexm0_u_logic_G123z4_26945 : STD_LOGIC; 
  signal cortexm0_u_logic_Yj43z4_26946 : STD_LOGIC; 
  signal cortexm0_u_logic_SF1101 : STD_LOGIC; 
  signal cortexm0_u_logic_Zfv2z4_26948 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx45_26949 : STD_LOGIC; 
  signal cortexm0_u_logic_Q273z4_26950 : STD_LOGIC; 
  signal cortexm0_u_logic_Pa33z4_26951 : STD_LOGIC; 
  signal cortexm0_u_logic_Tvh3z4_26952 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx47_26953 : STD_LOGIC; 
  signal cortexm0_u_logic_Zb83z4_26954 : STD_LOGIC; 
  signal cortexm0_u_logic_Ht53z4_26955 : STD_LOGIC; 
  signal cortexm0_u_logic_Ecp2z4_26956 : STD_LOGIC; 
  signal cortexm0_u_logic_A9p2z4_26957 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx42_26959 : STD_LOGIC; 
  signal cortexm0_u_logic_I2t2z4_26960 : STD_LOGIC; 
  signal cortexm0_u_logic_Okn2z4_26961 : STD_LOGIC; 
  signal cortexm0_u_logic_Q713z4_26962 : STD_LOGIC; 
  signal cortexm0_u_logic_Ylbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2842 : STD_LOGIC; 
  signal cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6610_o : STD_LOGIC; 
  signal cortexm0_u_logic_Gua2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Us2wx4_B1ovx4_OR_1407_o : STD_LOGIC; 
  signal cortexm0_u_logic_Sgj2z4_2_26968 : STD_LOGIC; 
  signal cortexm0_u_logic_Aok2z4_1_26969 : STD_LOGIC; 
  signal cortexm0_u_logic_Dq83z4_26970 : STD_LOGIC; 
  signal cortexm0_u_logic_Ug73z4_26971 : STD_LOGIC; 
  signal cortexm0_u_logic_U2s2z4_26972 : STD_LOGIC; 
  signal cortexm0_u_logic_Uku2z4_26973 : STD_LOGIC; 
  signal cortexm0_u_logic_W5s2z4_26974 : STD_LOGIC; 
  signal cortexm0_u_logic_I4s2z4_26975 : STD_LOGIC; 
  signal cortexm0_u_logic_Fxa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Txa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zyhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hzj2z4_26979 : STD_LOGIC; 
  signal cortexm0_u_logic_Zyhvx41_26980 : STD_LOGIC; 
  signal cortexm0_u_logic_Fsyvx4 : STD_LOGIC; 
  signal N178_0 : STD_LOGIC; 
  signal cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4224_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bxxwx4 : STD_LOGIC; 
  signal N1120 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdwwx43_26986 : STD_LOGIC; 
  signal cortexm0_u_logic_Kw63z4_26987 : STD_LOGIC; 
  signal cortexm0_u_logic_Ka93z4_26988 : STD_LOGIC; 
  signal cortexm0_u_logic_T583z4_26989 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdwwx44_26990 : STD_LOGIC; 
  signal cortexm0_u_logic_G4r2z4_26991 : STD_LOGIC; 
  signal cortexm0_u_logic_T9v2z4_26992 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjhvx41_26993 : STD_LOGIC; 
  signal cortexm0_u_logic_Bnx2z4_26994 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o : STD_LOGIC; 
  signal cortexm0_u_logic_Y5zvx41_26997 : STD_LOGIC; 
  signal cortexm0_u_logic_Gci2z4_26998 : STD_LOGIC; 
  signal cortexm0_u_logic_Ymawx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx44_27001 : STD_LOGIC; 
  signal cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx43_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Viy2z4_27004 : STD_LOGIC; 
  signal cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Irxvx4_Prxvx4_XOR_15_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uqxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_16_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ejpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Brxvx4_Y5svx4_XOR_14_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vnxvx4_Coxvx4_AND_925_o : STD_LOGIC; 
  signal cortexm0_u_logic_Lbn2z4_27013 : STD_LOGIC; 
  signal cortexm0_u_logic_Wyxvx4_Aopvx4_OR_177_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zpqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_P6xvx4_W6xvx4_AND_890_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fk6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_900_o : STD_LOGIC; 
  signal cortexm0_u_logic_Dsqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lpt2z4_27020 : STD_LOGIC; 
  signal cortexm0_u_logic_Eruwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1394_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fio2z4_27023 : STD_LOGIC; 
  signal cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1392_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ujo2z4_27025 : STD_LOGIC; 
  signal cortexm0_u_logic_Eruwx44_27026 : STD_LOGIC; 
  signal ahbmi_hrdata_31_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Sow2z4_27028 : STD_LOGIC; 
  signal ahbmi_hrdata_15_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Exawx4_Lxawx4_AND_2035_o_27030 : STD_LOGIC; 
  signal N180 : STD_LOGIC; 
  signal cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o : STD_LOGIC; 
  signal N1067 : STD_LOGIC; 
  signal N1066 : STD_LOGIC; 
  signal N843 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4144_27036 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx43_27038 : STD_LOGIC; 
  signal cortexm0_u_logic_W893z4_27039 : STD_LOGIC; 
  signal cortexm0_u_logic_Wu63z4_27040 : STD_LOGIC; 
  signal cortexm0_u_logic_Svk2z4_4_27041 : STD_LOGIC; 
  signal cortexm0_u_logic_Yaz2z4_3_27042 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx45_27043 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx432 : STD_LOGIC; 
  signal N776 : STD_LOGIC; 
  signal N777 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx41_27047 : STD_LOGIC; 
  signal cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3709_o : STD_LOGIC; 
  signal N495 : STD_LOGIC; 
  signal cortexm0_u_logic_X533z4_27050 : STD_LOGIC; 
  signal cortexm0_u_logic_Ow13z4_27051 : STD_LOGIC; 
  signal N864 : STD_LOGIC; 
  signal N863 : STD_LOGIC; 
  signal cortexm0_u_logic_Lgi3z4_27054 : STD_LOGIC; 
  signal cortexm0_u_logic_S8k2z4_27055 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z49_27056 : STD_LOGIC; 
  signal cortexm0_u_logic_Fn13z4_27057 : STD_LOGIC; 
  signal cortexm0_u_logic_Hlzvx41_27058 : STD_LOGIC; 
  signal cortexm0_u_logic_Hlzvx43_27059 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx41_27060 : STD_LOGIC; 
  signal cortexm0_u_logic_Ibe3z4_27061 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Lt7wx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Dfowx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx42_27064 : STD_LOGIC; 
  signal cortexm0_u_logic_Aud3z4_27065 : STD_LOGIC; 
  signal cortexm0_u_logic_Pvd3z4_27066 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx43_27067 : STD_LOGIC; 
  signal cortexm0_u_logic_Exd3z4_27068 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk1wx44_27069 : STD_LOGIC; 
  signal cortexm0_u_logic_Rkd3z4_27070 : STD_LOGIC; 
  signal cortexm0_u_logic_U09wx4_B19wx4_XOR_31_o : STD_LOGIC; 
  signal N531 : STD_LOGIC; 
  signal cortexm0_u_logic_N142z4_U142z4_AND_5606_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx4_Qobwx4_AND_2119_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx43_27075 : STD_LOGIC; 
  signal cortexm0_u_logic_C192z4_J192z4_AND_6302_o : STD_LOGIC; 
  signal cortexm0_u_logic_Olzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjq2z4_27078 : STD_LOGIC; 
  signal cortexm0_u_logic_Ql0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jsa2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gehvx41_27083 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Epxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fscwx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gv6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Su6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y6t2z4_27089 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx41_27090 : STD_LOGIC; 
  signal cortexm0_u_logic_C5n2z4_27091 : STD_LOGIC; 
  signal cortexm0_u_logic_R6n2z4_27092 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2841 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohd2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o : STD_LOGIC; 
  signal cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o1_27096 : STD_LOGIC; 
  signal cortexm0_u_logic_Iypwx4_Pypwx4_AND_3512_o : STD_LOGIC; 
  signal cortexm0_u_logic_Asdwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ug43z4_27099 : STD_LOGIC; 
  signal cortexm0_u_logic_Cy13z4_27100 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx43_27101 : STD_LOGIC; 
  signal cortexm0_u_logic_Dq53z4_27102 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx46_27104 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx47_27105 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx45_27106 : STD_LOGIC; 
  signal cortexm0_u_logic_L733z4_27107 : STD_LOGIC; 
  signal cortexm0_u_logic_Zfh3z4_27108 : STD_LOGIC; 
  signal cortexm0_u_logic_Pw03z4_27109 : STD_LOGIC; 
  signal cortexm0_u_logic_Vzz2z4_27110 : STD_LOGIC; 
  signal N723 : STD_LOGIC; 
  signal cortexm0_u_logic_Aqp2z4_27112 : STD_LOGIC; 
  signal cortexm0_u_logic_Qrp2z4_27113 : STD_LOGIC; 
  signal cortexm0_u_logic_H6zwx4_0 : STD_LOGIC; 
  signal N962 : STD_LOGIC; 
  signal cortexm0_u_logic_Pazwx41_27116 : STD_LOGIC; 
  signal cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117 : STD_LOGIC; 
  signal N754 : STD_LOGIC; 
  signal cortexm0_u_logic_A6zwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X5uwx4_E6uwx4_AND_4019_o : STD_LOGIC; 
  signal ahbmi_hrdata_13_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ieh3z4_27122 : STD_LOGIC; 
  signal cortexm0_u_logic_Ogo2z4_27123 : STD_LOGIC; 
  signal N1131 : STD_LOGIC; 
  signal N724 : STD_LOGIC; 
  signal cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o : STD_LOGIC; 
  signal N1132_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjewx41_27128 : STD_LOGIC; 
  signal cortexm0_u_logic_K9z2z4_27129 : STD_LOGIC; 
  signal cortexm0_u_logic_I6z2z4_27130 : STD_LOGIC; 
  signal cortexm0_u_logic_W7z2z4_27131 : STD_LOGIC; 
  signal cortexm0_u_logic_Cyq2z4_27132 : STD_LOGIC; 
  signal cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fjewx42_27134 : STD_LOGIC; 
  signal cortexm0_u_logic_C3z2z4_27135 : STD_LOGIC; 
  signal cortexm0_u_logic_Ol6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sznvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cfzvx4 : STD_LOGIC; 
  signal N413 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfzvx43_27140 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfzvx42_27141 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142 : STD_LOGIC; 
  signal N1079 : STD_LOGIC; 
  signal cortexm0_u_logic_F872z4_M872z4_AND_6041_o1_27144 : STD_LOGIC; 
  signal cortexm0_u_logic_Pfz2z4_27145 : STD_LOGIC; 
  signal cortexm0_u_logic_F872z4_M872z4_AND_6041_o2_27146 : STD_LOGIC; 
  signal cortexm0_u_logic_T253z4_27147 : STD_LOGIC; 
  signal cortexm0_u_logic_F872z4_M872z4_AND_6041_o3_27148 : STD_LOGIC; 
  signal cortexm0_u_logic_B9g3z4_27149 : STD_LOGIC; 
  signal cortexm0_u_logic_Ug0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_21_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_18_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx411 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx42_27155 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx45_27156 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx44_27158 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Feqwx41_27160 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1v2z4_27161 : STD_LOGIC; 
  signal cortexm0_u_logic_Nz83z4_27162 : STD_LOGIC; 
  signal cortexm0_u_logic_Z3k2z4_27163 : STD_LOGIC; 
  signal cortexm0_u_logic_Po63z4_27164 : STD_LOGIC; 
  signal cortexm0_u_logic_Feqwx43_27165 : STD_LOGIC; 
  signal cortexm0_u_logic_V0k2z4_27166 : STD_LOGIC; 
  signal cortexm0_u_logic_K2k2z4_27167 : STD_LOGIC; 
  signal cortexm0_u_logic_Yx73z4_27168 : STD_LOGIC; 
  signal cortexm0_u_logic_Pst2z4_27169 : STD_LOGIC; 
  signal N1342 : STD_LOGIC; 
  signal N1343 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx42_27172 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixh3z4_27173 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx41_27174 : STD_LOGIC; 
  signal cortexm0_u_logic_Ffqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ffj2z4_2_27176 : STD_LOGIC; 
  signal cortexm0_u_logic_Ark2z4_1_27177 : STD_LOGIC; 
  signal cortexm0_u_logic_Nsk2z4_2_27178 : STD_LOGIC; 
  signal N577 : STD_LOGIC; 
  signal cortexm0_u_logic_Npk2z4_2_27180 : STD_LOGIC; 
  signal cortexm0_u_logic_Aok2z4_2_27181 : STD_LOGIC; 
  signal N1387 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjuwx41_27183 : STD_LOGIC; 
  signal cortexm0_u_logic_Pcd3z4_27184 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcc3z4_27185 : STD_LOGIC; 
  signal cortexm0_u_logic_Vac3z4_27186 : STD_LOGIC; 
  signal cortexm0_u_logic_K0wwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjuwx42_27188 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjuwx43_27189 : STD_LOGIC; 
  signal cortexm0_u_logic_Tb0xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S00xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o1_27192 : STD_LOGIC; 
  signal cortexm0_u_logic_B613z4_27193 : STD_LOGIC; 
  signal cortexm0_u_logic_Rhu2z4_27194 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o4_27195 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc23z4_27196 : STD_LOGIC; 
  signal cortexm0_u_logic_Oas2z4_27197 : STD_LOGIC; 
  signal cortexm0_u_logic_Mkrwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lbiwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx43_27200 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o8_27201 : STD_LOGIC; 
  signal cortexm0_u_logic_Rds2z4_27202 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o3_27203 : STD_LOGIC; 
  signal cortexm0_u_logic_I463z4_27204 : STD_LOGIC; 
  signal cortexm0_u_logic_Zu43z4_27205 : STD_LOGIC; 
  signal cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx49_27208 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx47_27209 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx48_27210 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx44_27211 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tv2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zj3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R13wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qk0xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xyk2z4_27219 : STD_LOGIC; 
  signal cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ihcvx4 : STD_LOGIC; 
  signal GND_12_o_hrdata_31_equal_1_o_31_Q : STD_LOGIC; 
  signal ahbmi_hrdata_10_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_8_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_11_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_2_IBUF_0 : STD_LOGIC; 
  signal GND_12_o_hrdata_31_equal_1_o_31_1_27228 : STD_LOGIC; 
  signal ahbmi_hrdata_24_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_27_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_19_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_18_IBUF_0 : STD_LOGIC; 
  signal GND_12_o_hrdata_31_equal_1_o_31_2_27233 : STD_LOGIC; 
  signal ahbmi_hrdata_28_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_25_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_30_IBUF_0 : STD_LOGIC; 
  signal GND_12_o_hrdata_31_equal_1_o_31_3_27237 : STD_LOGIC; 
  signal ahbmi_hrdata_21_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_22_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_23_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_9_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_12_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z41_27243 : STD_LOGIC; 
  signal cortexm0_u_logic_Nozvx42_27244 : STD_LOGIC; 
  signal cortexm0_u_logic_Xhl2z4_27245 : STD_LOGIC; 
  signal cortexm0_u_logic_Igl2z4_27246 : STD_LOGIC; 
  signal GND_12_o_hrdata_31_equal_1_o_31_4_27247 : STD_LOGIC; 
  signal ahbmi_hrdata_14_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_1_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_4_IBUF_0 : STD_LOGIC; 
  signal ahbmi_hrdata_5_IBUF_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z42_27252 : STD_LOGIC; 
  signal cortexm0_u_logic_Ffj2z4_1_27253 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z43_27254 : STD_LOGIC; 
  signal cortexm0_u_logic_Npk2z4_1_27255 : STD_LOGIC; 
  signal cortexm0_u_logic_Fij2z4_1_27256 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z45_27257 : STD_LOGIC; 
  signal cortexm0_u_logic_Nsk2z4_1_27258 : STD_LOGIC; 
  signal cortexm0_u_logic_Tki2z4_1_27259 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z46_27260 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z48_27261 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx42_27263 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohwvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx41_27266 : STD_LOGIC; 
  signal N1660 : STD_LOGIC; 
  signal cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27268 : STD_LOGIC; 
  signal cortexm0_u_logic_Layvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qllwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xx93z4_27271 : STD_LOGIC; 
  signal N126 : STD_LOGIC; 
  signal cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_1_0 : STD_LOGIC; 
  signal N1101 : STD_LOGIC; 
  signal cortexm0_u_logic_Nl53z4_27277 : STD_LOGIC; 
  signal cortexm0_u_logic_Ec43z4_27278 : STD_LOGIC; 
  signal cortexm0_u_logic_Mt13z4_27279 : STD_LOGIC; 
  signal cortexm0_u_logic_K0u2z4_27280 : STD_LOGIC; 
  signal cortexm0_u_logic_Bdwwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E1r2z4_27282 : STD_LOGIC; 
  signal cortexm0_u_logic_S2r2z4_27283 : STD_LOGIC; 
  signal cortexm0_u_logic_Fdzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ey03z4_27285 : STD_LOGIC; 
  signal cortexm0_u_logic_Ec33z4_27286 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4120_27287 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4119_27288 : STD_LOGIC; 
  signal cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3651_o : STD_LOGIC; 
  signal cortexm0_u_logic_Wu53z4_27290 : STD_LOGIC; 
  signal cortexm0_u_logic_Nl43z4_27291 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx43_27292 : STD_LOGIC; 
  signal cortexm0_u_logic_V223z4_27293 : STD_LOGIC; 
  signal cortexm0_u_logic_Tvn2z4_27294 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx45_27295 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixn2z4_27296 : STD_LOGIC; 
  signal cortexm0_u_logic_K103z4_27297 : STD_LOGIC; 
  signal cortexm0_u_logic_Bge3z4_27298 : STD_LOGIC; 
  signal cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4206_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4110_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gftwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Saqwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ducvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cqo2z4_27304 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5884_o4_27305 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cqovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dkr2z4_27308 : STD_LOGIC; 
  signal cortexm0_u_logic_Fhx2z4_27309 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_10_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx41_27311 : STD_LOGIC; 
  signal cortexm0_u_logic_Hn03z4_27312 : STD_LOGIC; 
  signal cortexm0_u_logic_Bspvx41_27313 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx42_27314 : STD_LOGIC; 
  signal N649 : STD_LOGIC; 
  signal N650 : STD_LOGIC; 
  signal cortexm0_u_logic_Vvx2z4_27317 : STD_LOGIC; 
  signal N421 : STD_LOGIC; 
  signal N422 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx43_27320 : STD_LOGIC; 
  signal cortexm0_u_logic_Gf53z4_27321 : STD_LOGIC; 
  signal cortexm0_u_logic_Ow23z4_27322 : STD_LOGIC; 
  signal cortexm0_u_logic_O5k2z4_27323 : STD_LOGIC; 
  signal cortexm0_u_logic_D7k2z4_27324 : STD_LOGIC; 
  signal cortexm0_u_logic_Nqz2z4_27325 : STD_LOGIC; 
  signal cortexm0_u_logic_X543z4_27326 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx47_27327 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx48_27328 : STD_LOGIC; 
  signal N1194 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjswx43_27330 : STD_LOGIC; 
  signal cortexm0_u_logic_Ldhvx41_27331 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_19_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ldhvx42_27333 : STD_LOGIC; 
  signal cortexm0_u_logic_Nen2z4_27334 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5884_o1_27335 : STD_LOGIC; 
  signal cortexm0_u_logic_Noo2z4_27336 : STD_LOGIC; 
  signal cortexm0_u_logic_Yoz2z4_27337 : STD_LOGIC; 
  signal cortexm0_u_logic_Mecvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5884_o2_27339 : STD_LOGIC; 
  signal cortexm0_u_logic_Sl03z4_27340 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5884_o3_27341 : STD_LOGIC; 
  signal cortexm0_u_logic_Kt23z4_27342 : STD_LOGIC; 
  signal cortexm0_u_logic_T243z4_27343 : STD_LOGIC; 
  signal cortexm0_u_logic_Cc53z4_27344 : STD_LOGIC; 
  signal cortexm0_u_logic_Ymo2z4_27345 : STD_LOGIC; 
  signal cortexm0_u_logic_L562z4_S562z4_AND_5884_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kih2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mdzvx41_27348 : STD_LOGIC; 
  signal N846 : STD_LOGIC; 
  signal N988 : STD_LOGIC; 
  signal N845 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx41_27352 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx42_27353 : STD_LOGIC; 
  signal cortexm0_u_logic_Bv03z4_27354 : STD_LOGIC; 
  signal N1658 : STD_LOGIC; 
  signal cortexm0_u_logic_Cuxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U3ywx4_B4ywx4_AND_4463_o : STD_LOGIC; 
  signal cortexm0_u_logic_X1ywx4_E2ywx4_AND_4457_o : STD_LOGIC; 
  signal cortexm0_u_logic_Duuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fmqvx43_27360 : STD_LOGIC; 
  signal cortexm0_u_logic_Fmqvx42_27361 : STD_LOGIC; 
  signal cortexm0_u_logic_Douvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o12_27363 : STD_LOGIC; 
  signal cortexm0_u_logic_H8l2z4_27364 : STD_LOGIC; 
  signal cortexm0_u_logic_Cps2z4_27365 : STD_LOGIC; 
  signal cortexm0_u_logic_Kss2z4_27366 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx42_27367 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgu2z4_27368 : STD_LOGIC; 
  signal cortexm0_u_logic_Rr93z4_27369 : STD_LOGIC; 
  signal cortexm0_u_logic_Vdr2z4_27370 : STD_LOGIC; 
  signal cortexm0_u_logic_Kt43z4_27371 : STD_LOGIC; 
  signal cortexm0_u_logic_Bk33z4_27372 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx46_27373 : STD_LOGIC; 
  signal cortexm0_u_logic_Lpv2z4_27374 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ewbvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ovc3z4_27377 : STD_LOGIC; 
  signal cortexm0_u_logic_Efp2z4_27378 : STD_LOGIC; 
  signal cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o5_27379 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx41_27380 : STD_LOGIC; 
  signal cortexm0_u_logic_Eun2z4_27381 : STD_LOGIC; 
  signal N1510 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohv2z4_27383 : STD_LOGIC; 
  signal cortexm0_u_logic_F8u2z4_27384 : STD_LOGIC; 
  signal cortexm0_u_logic_Arn2z4_27385 : STD_LOGIC; 
  signal cortexm0_u_logic_Ul9wx41_27386 : STD_LOGIC; 
  signal cortexm0_u_logic_O5t2z4_1_27387 : STD_LOGIC; 
  signal cortexm0_u_logic_Ul9wx4 : STD_LOGIC; 
  signal N1117 : STD_LOGIC; 
  signal cortexm0_u_logic_Hrcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o : STD_LOGIC; 
  signal cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o5_27392 : STD_LOGIC; 
  signal cortexm0_u_logic_Mv2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx45_27394 : STD_LOGIC; 
  signal cortexm0_u_logic_Jrnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx41_27396 : STD_LOGIC; 
  signal cortexm0_u_logic_Dziwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ukpvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx42_27399 : STD_LOGIC; 
  signal N1363 : STD_LOGIC; 
  signal N1364 : STD_LOGIC; 
  signal cortexm0_u_logic_Vff2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ebbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uz9wx4_B19wx4_XOR_35_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uz9wx42_27406 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4132_27407 : STD_LOGIC; 
  signal cortexm0_u_logic_Euzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jw93z4_27409 : STD_LOGIC; 
  signal cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o2_27410 : STD_LOGIC; 
  signal cortexm0_u_logic_J5m2z4_27411 : STD_LOGIC; 
  signal cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o1_27412 : STD_LOGIC; 
  signal cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o3_27413 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o11_27414 : STD_LOGIC; 
  signal N603 : STD_LOGIC; 
  signal cortexm0_u_logic_Av13z4_27416 : STD_LOGIC; 
  signal N604 : STD_LOGIC; 
  signal cortexm0_u_logic_Rqzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx41_27419 : STD_LOGIC; 
  signal cortexm0_u_logic_Yx83z4_27420 : STD_LOGIC; 
  signal cortexm0_u_logic_Ql13z4_27421 : STD_LOGIC; 
  signal cortexm0_u_logic_Hmh3z4_27422 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx44_27423 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx43_27424 : STD_LOGIC; 
  signal cortexm0_u_logic_Skh3z4_27425 : STD_LOGIC; 
  signal cortexm0_u_logic_Jw73z4_27426 : STD_LOGIC; 
  signal cortexm0_u_logic_Art2z4_27427 : STD_LOGIC; 
  signal cortexm0_u_logic_I443z4_27428 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx47_27429 : STD_LOGIC; 
  signal N1479 : STD_LOGIC; 
  signal cortexm0_u_logic_Xfcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_W5p2z4_27432 : STD_LOGIC; 
  signal N76 : STD_LOGIC; 
  signal cortexm0_u_logic_Vaw2z4_27434 : STD_LOGIC; 
  signal cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hlsvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hxx2z4_27437 : STD_LOGIC; 
  signal cortexm0_u_logic_Zu23z4_27438 : STD_LOGIC; 
  signal cortexm0_u_logic_Djh3z4_27439 : STD_LOGIC; 
  signal cortexm0_u_logic_Rd53z4_27440 : STD_LOGIC; 
  signal cortexm0_u_logic_J0v2z4_27441 : STD_LOGIC; 
  signal N1089 : STD_LOGIC; 
  signal cortexm0_u_logic_U5q2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx41_27444 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx43_27445 : STD_LOGIC; 
  signal cortexm0_u_logic_Ct6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M0jwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx46_27448 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o3_27450 : STD_LOGIC; 
  signal cortexm0_u_logic_Zmewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll63z4_27453 : STD_LOGIC; 
  signal cortexm0_u_logic_Jw83z4_27454 : STD_LOGIC; 
  signal cortexm0_u_logic_Uu73z4_27455 : STD_LOGIC; 
  signal cortexm0_u_logic_Jlo2z4_27456 : STD_LOGIC; 
  signal cortexm0_u_logic_Uyu2z4_27457 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx45_27458 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1ivx4_27459 : STD_LOGIC; 
  signal cortexm0_u_logic_R1ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipb3z4_27461 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4113_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Sx3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rafwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fbfwx4_27468 : STD_LOGIC; 
  signal cortexm0_u_logic_Emi2z4_1_27469 : STD_LOGIC; 
  signal cortexm0_u_logic_Sgj2z4_1_27470 : STD_LOGIC; 
  signal cortexm0_u_logic_Wai2z4_1_27471 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4l2z4_27472 : STD_LOGIC; 
  signal cortexm0_u_logic_Jkc3z4_27473 : STD_LOGIC; 
  signal cortexm0_u_logic_F4c3z4_27474 : STD_LOGIC; 
  signal cortexm0_u_logic_Ayzwx41_27475 : STD_LOGIC; 
  signal cortexm0_u_logic_G8n2z4_27476 : STD_LOGIC; 
  signal cortexm0_u_logic_Ylc3z4_27477 : STD_LOGIC; 
  signal cortexm0_u_logic_X0c3z4_27478 : STD_LOGIC; 
  signal cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o2_27479 : STD_LOGIC; 
  signal cortexm0_u_logic_Ow33z4_27480 : STD_LOGIC; 
  signal cortexm0_u_logic_Ikz2z4_27481 : STD_LOGIC; 
  signal cortexm0_u_logic_Cll2z4_27482 : STD_LOGIC; 
  signal cortexm0_u_logic_X553z4_27483 : STD_LOGIC; 
  signal cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o5_27484 : STD_LOGIC; 
  signal cortexm0_u_logic_Ch03z4_27485 : STD_LOGIC; 
  signal cortexm0_u_logic_U593z4_27486 : STD_LOGIC; 
  signal cortexm0_u_logic_Locvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nozvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjuwx41_27489 : STD_LOGIC; 
  signal cortexm0_u_logic_Uic3z4_27490 : STD_LOGIC; 
  signal cortexm0_u_logic_Fhc3z4_27491 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjuwx42_27492 : STD_LOGIC; 
  signal cortexm0_u_logic_N10xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jzzwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bmb3z4_27495 : STD_LOGIC; 
  signal cortexm0_u_logic_Wq5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C5ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zhyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx4 : STD_LOGIC; 
  signal N431_0 : STD_LOGIC; 
  signal cortexm0_u_logic_W3f3z4_27502 : STD_LOGIC; 
  signal cortexm0_u_logic_Hnwwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uup2z4_27504 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o19_27505 : STD_LOGIC; 
  signal cortexm0_u_logic_Jruvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_28_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx41_27508 : STD_LOGIC; 
  signal cortexm0_u_logic_Pazwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1_27510 : STD_LOGIC; 
  signal cortexm0_u_logic_Zxvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_18_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx42_27513 : STD_LOGIC; 
  signal cortexm0_u_logic_Nyvwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Viuwx4 : STD_LOGIC; 
  signal N481 : STD_LOGIC; 
  signal cortexm0_u_logic_Kyi2z4_27517 : STD_LOGIC; 
  signal cortexm0_u_logic_Owq2z4_27518 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kkrvx45_27520 : STD_LOGIC; 
  signal cortexm0_u_logic_Jucwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gqwwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gip2z4_27523 : STD_LOGIC; 
  signal cortexm0_u_logic_Wyt2z4_27524 : STD_LOGIC; 
  signal cortexm0_u_logic_F8v2z4_27525 : STD_LOGIC; 
  signal cortexm0_u_logic_F483z4_27526 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx411_27527 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqwvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ktbvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zei2z4_27530 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx46_27531 : STD_LOGIC; 
  signal cortexm0_u_logic_C1svx4_N3svx4_XOR_57_o : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx45_0 : STD_LOGIC; 
  signal cortexm0_u_logic_K79vx4_Y99vx4_OR_725_o : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx410_27535 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx49_27536 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx48_27537 : STD_LOGIC; 
  signal cortexm0_u_logic_Uv6wx4 : STD_LOGIC; 
  signal N1704 : STD_LOGIC; 
  signal cortexm0_u_logic_Wshwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ndhwx421 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx416_27542 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx47_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx48_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Zaxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L8m2z4_27546 : STD_LOGIC; 
  signal cortexm0_u_logic_Jpa3z4_27547 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yz4wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D9ovx4 : STD_LOGIC; 
  signal N682 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_24_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kaf3z4_27554 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ckw2z4_27556 : STD_LOGIC; 
  signal cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4186_o : STD_LOGIC; 
  signal cortexm0_u_logic_Euzvx45_27558 : STD_LOGIC; 
  signal cortexm0_u_logic_Duuwx421 : STD_LOGIC; 
  signal N511 : STD_LOGIC; 
  signal N1202 : STD_LOGIC; 
  signal N830 : STD_LOGIC; 
  signal cortexm0_u_logic_Euzvx44_27563 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx42_27564 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx43_27565 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx45_27566 : STD_LOGIC; 
  signal cortexm0_u_logic_Sgp2z4_27567 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx41_27568 : STD_LOGIC; 
  signal cortexm0_u_logic_Ok7wx42 : STD_LOGIC; 
  signal cortexm0_u_logic_Plcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o3_27571 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o4_27572 : STD_LOGIC; 
  signal cortexm0_u_logic_Yp7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pazwx42_27574 : STD_LOGIC; 
  signal cortexm0_u_logic_Iazwx4 : STD_LOGIC; 
  signal N1456 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll83z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Cc73z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gcr2z4_27579 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfr2z4_27580 : STD_LOGIC; 
  signal cortexm0_u_logic_Z7i2z4_27581 : STD_LOGIC; 
  signal N403_0 : STD_LOGIC; 
  signal cortexm0_u_logic_C4pvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3_27584 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx4 : STD_LOGIC; 
  signal N989 : STD_LOGIC; 
  signal cortexm0_u_logic_X07wx4_27587 : STD_LOGIC; 
  signal cortexm0_u_logic_Q07wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx44_27589 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx43_27590 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx41_27591 : STD_LOGIC; 
  signal N479 : STD_LOGIC; 
  signal N928_0 : STD_LOGIC; 
  signal N932_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qjhvx41_27595 : STD_LOGIC; 
  signal cortexm0_u_logic_Dkx2z4_27596 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_15_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Nbx2z4_27598 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_4_0 : STD_LOGIC; 
  signal N790 : STD_LOGIC; 
  signal cortexm0_u_logic_Dks2z4_27601 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4124_27602 : STD_LOGIC; 
  signal cortexm0_u_logic_Q7ewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X7tvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o : STD_LOGIC; 
  signal cortexm0_u_logic_Uei3z4_27607 : STD_LOGIC; 
  signal cortexm0_u_logic_Jca3z4_27608 : STD_LOGIC; 
  signal cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tna3z4_27610 : STD_LOGIC; 
  signal N168 : STD_LOGIC; 
  signal cortexm0_u_logic_Uz9wx41_27612 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o : STD_LOGIC; 
  signal cortexm0_u_logic_Lrx2z4_27615 : STD_LOGIC; 
  signal cortexm0_u_logic_Nhzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_24_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Djv2z4_27618 : STD_LOGIC; 
  signal cortexm0_u_logic_Df83z4_27619 : STD_LOGIC; 
  signal cortexm0_u_logic_Td33z4_27620 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx47_27621 : STD_LOGIC; 
  signal cortexm0_u_logic_U9u2z4_27622 : STD_LOGIC; 
  signal cortexm0_u_logic_Ozo2z4_27623 : STD_LOGIC; 
  signal N826 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx46_0 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2052 : STD_LOGIC; 
  signal cortexm0_u_logic_Uls2z4_27627 : STD_LOGIC; 
  signal cortexm0_u_logic_Wva2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iuuvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o9 : STD_LOGIC; 
  signal cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6581_o : STD_LOGIC; 
  signal N841 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx45_27633 : STD_LOGIC; 
  signal cortexm0_u_logic_Tfxvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx43_27635 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fzxwx41_27638 : STD_LOGIC; 
  signal cortexm0_u_logic_H783z4_27639 : STD_LOGIC; 
  signal cortexm0_u_logic_Y1u2z4_27640 : STD_LOGIC; 
  signal cortexm0_u_logic_V3m2z4_27641 : STD_LOGIC; 
  signal cortexm0_u_logic_Yx63z4_27642 : STD_LOGIC; 
  signal cortexm0_u_logic_Fzxwx42_27643 : STD_LOGIC; 
  signal cortexm0_u_logic_Yb93z4_27644 : STD_LOGIC; 
  signal cortexm0_u_logic_Hbv2z4_27645 : STD_LOGIC; 
  signal cortexm0_u_logic_H2m2z4_27646 : STD_LOGIC; 
  signal cortexm0_u_logic_T0m2z4_27647 : STD_LOGIC; 
  signal cortexm0_u_logic_Fzxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ticvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jvqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o : STD_LOGIC; 
  signal N1007 : STD_LOGIC; 
  signal N809 : STD_LOGIC; 
  signal cortexm0_u_logic_C6mwx41_27654 : STD_LOGIC; 
  signal cortexm0_u_logic_C6mwx42_27655 : STD_LOGIC; 
  signal cortexm0_u_logic_C6mwx43_27656 : STD_LOGIC; 
  signal N442 : STD_LOGIC; 
  signal cortexm0_u_logic_Rhnvx42_27658 : STD_LOGIC; 
  signal cortexm0_u_logic_Idk2z4_27659 : STD_LOGIC; 
  signal cortexm0_u_logic_Rhnvx41_27660 : STD_LOGIC; 
  signal cortexm0_u_logic_Gzvvx43_27661 : STD_LOGIC; 
  signal cortexm0_u_logic_Zj3wx4_M93wx4_OR_1345_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ufx2z4_27663 : STD_LOGIC; 
  signal cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_8_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Cmn2z4_27667 : STD_LOGIC; 
  signal N739 : STD_LOGIC; 
  signal N1099 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa03z4_27670 : STD_LOGIC; 
  signal cortexm0_u_logic_X0lwx4_Cwawx4_AND_6830_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qowwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xowwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o3_27674 : STD_LOGIC; 
  signal cortexm0_u_logic_Axm2z4_27675 : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx45_27678 : STD_LOGIC; 
  signal cortexm0_u_logic_G2lwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx46_27680 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx47_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx411_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx42_27683 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx45_27684 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx48 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx43 : STD_LOGIC; 
  signal cortexm0_u_logic_Edl2z4_27687 : STD_LOGIC; 
  signal cortexm0_u_logic_Eq63z4_27688 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2821_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx46 : STD_LOGIC; 
  signal cortexm0_u_logic_An73z4_27691 : STD_LOGIC; 
  signal cortexm0_u_logic_Aru2z4_27692 : STD_LOGIC; 
  signal cortexm0_u_logic_Kjk2z4_27693 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o1_27694 : STD_LOGIC; 
  signal cortexm0_u_logic_Zu33z4_27695 : STD_LOGIC; 
  signal cortexm0_u_logic_Vhk2z4_27696 : STD_LOGIC; 
  signal N1391 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx410 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx45_27700 : STD_LOGIC; 
  signal cortexm0_u_logic_Nz73z4_27701 : STD_LOGIC; 
  signal cortexm0_u_logic_M743z4_27702 : STD_LOGIC; 
  signal cortexm0_u_logic_N3v2z4_27703 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx47_27704 : STD_LOGIC; 
  signal cortexm0_u_logic_Tel2z4_27705 : STD_LOGIC; 
  signal cortexm0_u_logic_Pbl2z4_27706 : STD_LOGIC; 
  signal cortexm0_u_logic_Gtp2z4_27707 : STD_LOGIC; 
  signal cortexm0_u_logic_Vg53z4_27708 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx47_27709 : STD_LOGIC; 
  signal N1766_0 : STD_LOGIC; 
  signal cortexm0_u_logic_D2ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Grl2z4_27712 : STD_LOGIC; 
  signal cortexm0_u_logic_Gf63z4_27713 : STD_LOGIC; 
  signal cortexm0_u_logic_Spl2z4_27714 : STD_LOGIC; 
  signal N1264 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx44 : STD_LOGIC; 
  signal cortexm0_u_logic_X3pwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Psu2z4_27718 : STD_LOGIC; 
  signal cortexm0_u_logic_Gjt2z4_27719 : STD_LOGIC; 
  signal cortexm0_u_logic_Eol2z4_27720 : STD_LOGIC; 
  signal cortexm0_u_logic_Qml2z4_27721 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx418_27723 : STD_LOGIC; 
  signal cortexm0_u_logic_Ltswx4_Qsewx4_AND_3836_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx46_27725 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o5_27727 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o2_27728 : STD_LOGIC; 
  signal cortexm0_u_logic_U5a3z4_27729 : STD_LOGIC; 
  signal cortexm0_u_logic_Kvfwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6666_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx415_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx417_27733 : STD_LOGIC; 
  signal cortexm0_u_logic_Imnwx4_27734 : STD_LOGIC; 
  signal cortexm0_u_logic_J43wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o : STD_LOGIC; 
  signal cortexm0_u_logic_Wfuwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E4pwx4_L4pwx4_OR_793_o_27738 : STD_LOGIC; 
  signal cortexm0_u_logic_Qllwx43_27739 : STD_LOGIC; 
  signal cortexm0_u_logic_M3ovx4_Us2wx4_OR_1265_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tbuvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fcj2z4_27742 : STD_LOGIC; 
  signal cortexm0_u_logic_Rbi3z4_27743 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx43_27744 : STD_LOGIC; 
  signal cortexm0_u_logic_V76wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Clewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ky5wx4_0 : STD_LOGIC; 
  signal N628 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_28_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xy8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wt2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Clewx4_R5dwx4_AND_5858_o : STD_LOGIC; 
  signal cortexm0_u_logic_O76wx4 : STD_LOGIC; 
  signal N1672 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx46_27756 : STD_LOGIC; 
  signal cortexm0_u_logic_Px5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tc7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lstwx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Ovcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q8zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ucqvx4 : STD_LOGIC; 
  signal N1744 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx45_27764 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx43_27765 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx44_27766 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx410_27767 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx48_27768 : STD_LOGIC; 
  signal cortexm0_u_logic_Tjf3z4_27769 : STD_LOGIC; 
  signal cortexm0_u_logic_Ftf3z4_27770 : STD_LOGIC; 
  signal cortexm0_u_logic_Eif3z4_27771 : STD_LOGIC; 
  signal cortexm0_u_logic_M4j2z4_27772 : STD_LOGIC; 
  signal cortexm0_u_logic_Ilf3z4_27773 : STD_LOGIC; 
  signal cortexm0_u_logic_Pgf3z4_27774 : STD_LOGIC; 
  signal cortexm0_u_logic_Uuf3z4_27775 : STD_LOGIC; 
  signal cortexm0_u_logic_Jux2z4_27776 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixxwx41_27777 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixxwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M66wx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lxwvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx43_27781 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx42_27782 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx41_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx4 : STD_LOGIC; 
  signal N707 : STD_LOGIC; 
  signal N1026_0 : STD_LOGIC; 
  signal N1025 : STD_LOGIC; 
  signal N1024 : STD_LOGIC; 
  signal cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o : STD_LOGIC; 
  signal N88 : STD_LOGIC; 
  signal cortexm0_u_logic_Vzywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ufy2z4_27792 : STD_LOGIC; 
  signal cortexm0_u_logic_Ueovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_She3z4_27794 : STD_LOGIC; 
  signal N902 : STD_LOGIC; 
  signal cortexm0_u_logic_Fey2z4_27796 : STD_LOGIC; 
  signal cortexm0_u_logic_Bsawx4_Isawx4_AND_2022_o31 : STD_LOGIC; 
  signal cortexm0_u_logic_K952z4_R952z4_AND_5775_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tuawx4 : STD_LOGIC; 
  signal N371 : STD_LOGIC; 
  signal cortexm0_u_logic_L763z4_27801 : STD_LOGIC; 
  signal cortexm0_u_logic_To33z4_27802 : STD_LOGIC; 
  signal cortexm0_u_logic_Kf23z4_27803 : STD_LOGIC; 
  signal cortexm0_u_logic_Cy43z4_27804 : STD_LOGIC; 
  signal N164 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5zvx42_27806 : STD_LOGIC; 
  signal cortexm0_u_logic_F872z4_M872z4_AND_6041_o : STD_LOGIC; 
  signal cortexm0_u_logic_Phh2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tkzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Oxbvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fre3z4_27811 : STD_LOGIC; 
  signal cortexm0_u_logic_Tse3z4_27812 : STD_LOGIC; 
  signal N132 : STD_LOGIC; 
  signal cortexm0_u_logic_Cax2z4_27814 : STD_LOGIC; 
  signal cortexm0_u_logic_Zta2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pmvvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5362_o : STD_LOGIC; 
  signal N1232 : STD_LOGIC; 
  signal cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819 : STD_LOGIC; 
  signal cortexm0_u_logic_Qg93z4_27820 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6u2z4_27821 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo03z4_27822 : STD_LOGIC; 
  signal cortexm0_u_logic_Dy23z4_27823 : STD_LOGIC; 
  signal cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4345_o : STD_LOGIC; 
  signal N397 : STD_LOGIC; 
  signal cortexm0_u_logic_Zpx2z4_27826 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o8_27827 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o12_27828 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzqvx41_27829 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_24_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzqvx4 : STD_LOGIC; 
  signal N1157 : STD_LOGIC; 
  signal N1159 : STD_LOGIC; 
  signal N1158 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx4118 : STD_LOGIC; 
  signal cortexm0_u_logic_Vihvx41_27836 : STD_LOGIC; 
  signal cortexm0_u_logic_Nox2z4_27837 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_21_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vihvx42_27839 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx48_27840 : STD_LOGIC; 
  signal cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx45_27842 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx46_27843 : STD_LOGIC; 
  signal cortexm0_u_logic_B4dwx4 : STD_LOGIC; 
  signal N1093 : STD_LOGIC; 
  signal cortexm0_u_logic_O403z4_27846 : STD_LOGIC; 
  signal cortexm0_u_logic_Rbo2z4_27847 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhxvx4 : STD_LOGIC; 
  signal N1740 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rnovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vcuvx43_27853 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx410_27854 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx48_27855 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx49_27856 : STD_LOGIC; 
  signal cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o : STD_LOGIC; 
  signal cortexm0_u_logic_Twb2z4_M66wx4_AND_6655_o : STD_LOGIC; 
  signal cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6650_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qppvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o_27861 : STD_LOGIC; 
  signal cortexm0_u_logic_Sscvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cai3z4_27863 : STD_LOGIC; 
  signal N545 : STD_LOGIC; 
  signal cortexm0_u_logic_Ft73z4_27865 : STD_LOGIC; 
  signal cortexm0_u_logic_P7wvx4_Zfswx4_AND_3788_o : STD_LOGIC; 
  signal cortexm0_u_logic_Jeewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Owovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gmd3z4_27869 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Oiw2z4_27871 : STD_LOGIC; 
  signal cortexm0_u_logic_Qowwx41_27872 : STD_LOGIC; 
  signal cortexm0_u_logic_R283z4_27873 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixt2z4_27874 : STD_LOGIC; 
  signal cortexm0_u_logic_Ksm2z4_27875 : STD_LOGIC; 
  signal cortexm0_u_logic_It63z4_27876 : STD_LOGIC; 
  signal N425 : STD_LOGIC; 
  signal cortexm0_u_logic_Qowwx42_27878 : STD_LOGIC; 
  signal cortexm0_u_logic_Wqm2z4_27879 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipm2z4_27880 : STD_LOGIC; 
  signal cortexm0_u_logic_G493z4_27881 : STD_LOGIC; 
  signal cortexm0_u_logic_R6v2z4_27882 : STD_LOGIC; 
  signal cortexm0_u_logic_Xowwx41_27883 : STD_LOGIC; 
  signal cortexm0_u_logic_Xowwx42_27884 : STD_LOGIC; 
  signal cortexm0_u_logic_Tuawx41_27885 : STD_LOGIC; 
  signal N685 : STD_LOGIC; 
  signal cortexm0_u_logic_Xcuwx44_27887 : STD_LOGIC; 
  signal cortexm0_u_logic_Vllvx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_U4z2z4_27889 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx44_27890 : STD_LOGIC; 
  signal cortexm0_u_logic_Iufwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx43_27892 : STD_LOGIC; 
  signal cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xsx2z4_27894 : STD_LOGIC; 
  signal cortexm0_u_logic_Vezvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_25_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Zwxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_174_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Jvxvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx46_27900 : STD_LOGIC; 
  signal cortexm0_u_logic_Jf6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Abgwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o1_27903 : STD_LOGIC; 
  signal cortexm0_u_logic_V233z4_27904 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o2_27905 : STD_LOGIC; 
  signal cortexm0_u_logic_Wmp2z4_27906 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o3_27907 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o5_27908 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvz2z4_27909 : STD_LOGIC; 
  signal cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o6_27910 : STD_LOGIC; 
  signal cortexm0_u_logic_Ilp2z4_27911 : STD_LOGIC; 
  signal cortexm0_u_logic_Zr03z4_27912 : STD_LOGIC; 
  signal cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_27915 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx44_27916 : STD_LOGIC; 
  signal N1716_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J4x2z4_27919 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_F2o2z4_27921 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o1_27922 : STD_LOGIC; 
  signal cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o1_27923 : STD_LOGIC; 
  signal N818 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_27_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_29_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o5_27927 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o4_27928 : STD_LOGIC; 
  signal cortexm0_u_logic_Wpcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Us2wx4_Nggvx4_OR_1282_o : STD_LOGIC; 
  signal cortexm0_u_logic_Viuwx44_27931 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx46_27932 : STD_LOGIC; 
  signal cortexm0_u_logic_Gh6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx41_27934 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx45_27935 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx42_27936 : STD_LOGIC; 
  signal cortexm0_u_logic_Uubvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6015_o : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx41_27939 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx42_27940 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx44_27941 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx49_27942 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx46_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx47_27944 : STD_LOGIC; 
  signal N1435 : STD_LOGIC; 
  signal N527 : STD_LOGIC; 
  signal cortexm0_u_logic_Zad3z4_27947 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o1_27949 : STD_LOGIC; 
  signal cortexm0_u_logic_Xdb3z4_27950 : STD_LOGIC; 
  signal cortexm0_u_logic_J9d3z4_27951 : STD_LOGIC; 
  signal cortexm0_u_logic_Oxuvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o3_27953 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o4 : STD_LOGIC; 
  signal N1670 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx41_27956 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx41_27957 : STD_LOGIC; 
  signal cortexm0_u_logic_M5f3z4_27958 : STD_LOGIC; 
  signal cortexm0_u_logic_Dhb3z4_27959 : STD_LOGIC; 
  signal cortexm0_u_logic_Ddi3z4_27960 : STD_LOGIC; 
  signal cortexm0_u_logic_Z2h3z4_27961 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx43_27962 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx42_27963 : STD_LOGIC; 
  signal cortexm0_u_logic_K7g3z4_27964 : STD_LOGIC; 
  signal cortexm0_u_logic_Rsa3z4_27965 : STD_LOGIC; 
  signal cortexm0_u_logic_Iua3z4_27966 : STD_LOGIC; 
  signal cortexm0_u_logic_Z8b3z4_27967 : STD_LOGIC; 
  signal cortexm0_u_logic_Gza3z4_27968 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx43_27969 : STD_LOGIC; 
  signal cortexm0_u_logic_C4b3z4_27970 : STD_LOGIC; 
  signal cortexm0_u_logic_O0o2z4_27971 : STD_LOGIC; 
  signal cortexm0_u_logic_S3i3z4_27972 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_O58wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rbmvx42 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx44_27976 : STD_LOGIC; 
  signal cortexm0_u_logic_Xeo2z4_27977 : STD_LOGIC; 
  signal cortexm0_u_logic_W0b3z4_27978 : STD_LOGIC; 
  signal cortexm0_u_logic_M2b3z4_27979 : STD_LOGIC; 
  signal cortexm0_u_logic_Qqbvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwp2z4_27981 : STD_LOGIC; 
  signal cortexm0_u_logic_C192z4_J192z4_AND_6302_o3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Oytvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Cma3z4_27985 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx435_27986 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx434_27987 : STD_LOGIC; 
  signal N804 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_7_0 : STD_LOGIC; 
  signal N805 : STD_LOGIC; 
  signal N1212 : STD_LOGIC; 
  signal cortexm0_u_logic_M413z4_0 : STD_LOGIC; 
  signal N140 : STD_LOGIC; 
  signal cortexm0_u_logic_Omk2z4_27994 : STD_LOGIC; 
  signal cortexm0_u_logic_S08wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4288_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ym93z4_27997 : STD_LOGIC; 
  signal cortexm0_u_logic_U11wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4118_28001 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4115_28002 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4114_28003 : STD_LOGIC; 
  signal N1459 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4141_28005 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4148 : STD_LOGIC; 
  signal N820 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4122_28009 : STD_LOGIC; 
  signal cortexm0_u_logic_H6ewx44_28010 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4134_28011 : STD_LOGIC; 
  signal cortexm0_u_logic_M9awx4_B19wx4_XOR_38_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4130_28013 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4133_28014 : STD_LOGIC; 
  signal cortexm0_u_logic_J4awx4_O3awx4_AND_1954_o : STD_LOGIC; 
  signal cortexm0_u_logic_N90wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5awx4_B19wx4_XOR_36_o : STD_LOGIC; 
  signal cortexm0_u_logic_J00wx42_28018 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4136_28020 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4111_28021 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx417_28022 : STD_LOGIC; 
  signal cortexm0_u_logic_J7ewx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4123_28024 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfawx4_B19wx4_XOR_42_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4127_28028 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4128_28029 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4129_28030 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4154_28031 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Z78wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_15_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx415_28036 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx418_28037 : STD_LOGIC; 
  signal cortexm0_u_logic_Xhxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Izwvx4_Sh9vx4_OR_664_o : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o3_28041 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvgwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3862_o : STD_LOGIC; 
  signal N970 : STD_LOGIC; 
  signal N971 : STD_LOGIC; 
  signal cortexm0_u_logic_Svqwx44_28046 : STD_LOGIC; 
  signal N166 : STD_LOGIC; 
  signal N1285 : STD_LOGIC; 
  signal cortexm0_u_logic_Mx0wx4_28049 : STD_LOGIC; 
  signal cortexm0_u_logic_Qztvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zpj2z4_28051 : STD_LOGIC; 
  signal cortexm0_u_logic_Ki53z4_28052 : STD_LOGIC; 
  signal cortexm0_u_logic_Umi3z4_28053 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o2412 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o2_28055 : STD_LOGIC; 
  signal cortexm0_u_logic_Twz2z4_28056 : STD_LOGIC; 
  signal cortexm0_u_logic_Bn53z4_28057 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o5_28058 : STD_LOGIC; 
  signal cortexm0_u_logic_U5r2z4_28059 : STD_LOGIC; 
  signal cortexm0_u_logic_I7r2z4_28060 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o8_28061 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o9_28062 : STD_LOGIC; 
  signal cortexm0_u_logic_J433z4_28063 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o3_28064 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o10_28065 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o11_28066 : STD_LOGIC; 
  signal cortexm0_u_logic_Nt03z4_28067 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o2_28068 : STD_LOGIC; 
  signal cortexm0_u_logic_SF11715 : STD_LOGIC; 
  signal cortexm0_u_logic_F32wx43_28070 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyr2z4_28071 : STD_LOGIC; 
  signal cortexm0_u_logic_F32wx41_28072 : STD_LOGIC; 
  signal cortexm0_u_logic_Wpsvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Emi2z4_2_28074 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2882 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx42_28076 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx43_28077 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx46_0 : STD_LOGIC; 
  signal cortexm0_u_logic_M6ywx41_28079 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o9_28080 : STD_LOGIC; 
  signal cortexm0_u_logic_Joi3z4_28081 : STD_LOGIC; 
  signal cortexm0_u_logic_C5v2z4_28082 : STD_LOGIC; 
  signal cortexm0_u_logic_F9j2z4_28083 : STD_LOGIC; 
  signal cortexm0_u_logic_Fli3z4_28084 : STD_LOGIC; 
  signal N385 : STD_LOGIC; 
  signal cortexm0_u_logic_J0l2z4_28086 : STD_LOGIC; 
  signal N720 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_32_0 : STD_LOGIC; 
  signal N386 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_30_0 : STD_LOGIC; 
  signal N1255 : STD_LOGIC; 
  signal N1302 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzawx41_28093 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzawx42_28094 : STD_LOGIC; 
  signal cortexm0_u_logic_T3ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rxzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_3_0 : STD_LOGIC; 
  signal N453 : STD_LOGIC; 
  signal N452 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx44_28103 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx43_0 : STD_LOGIC; 
  signal cortexm0_u_logic_D6qwx4_K6qwx4_AND_3532_o_28105 : STD_LOGIC; 
  signal N383 : STD_LOGIC; 
  signal N382 : STD_LOGIC; 
  signal cortexm0_u_logic_Ugewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx45_28110 : STD_LOGIC; 
  signal N1730 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjwvx4 : STD_LOGIC; 
  signal N922 : STD_LOGIC; 
  signal N921 : STD_LOGIC; 
  signal cortexm0_u_logic_Fa2wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o : STD_LOGIC; 
  signal N62 : STD_LOGIC; 
  signal cortexm0_u_logic_Yybvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx43_28119 : STD_LOGIC; 
  signal cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1130_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx413 : STD_LOGIC; 
  signal cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2879_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ihewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx46_28124 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcewx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o211 : STD_LOGIC; 
  signal cortexm0_u_logic_Unewx43 : STD_LOGIC; 
  signal N106 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Zwcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vtyvx41_28134 : STD_LOGIC; 
  signal cortexm0_u_logic_Vtyvx44_28135 : STD_LOGIC; 
  signal cortexm0_u_logic_Vtyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vtyvx43_28138 : STD_LOGIC; 
  signal cortexm0_u_logic_Qyc3z4_28141 : STD_LOGIC; 
  signal cortexm0_u_logic_Rr83z4_28142 : STD_LOGIC; 
  signal cortexm0_u_logic_Ii73z4_28143 : STD_LOGIC; 
  signal cortexm0_u_logic_Asr2z4_28144 : STD_LOGIC; 
  signal cortexm0_u_logic_Rvv2z4_28145 : STD_LOGIC; 
  signal cortexm0_u_logic_Imu2z4_28146 : STD_LOGIC; 
  signal cortexm0_u_logic_Cvr2z4_28147 : STD_LOGIC; 
  signal cortexm0_u_logic_Otr2z4_28148 : STD_LOGIC; 
  signal cortexm0_u_logic_Uvzvx41_28150 : STD_LOGIC; 
  signal cortexm0_u_logic_H133z4_28151 : STD_LOGIC; 
  signal cortexm0_u_logic_Lq03z4_28152 : STD_LOGIC; 
  signal cortexm0_u_logic_Yr13z4_28153 : STD_LOGIC; 
  signal cortexm0_u_logic_Uvzvx43_28154 : STD_LOGIC; 
  signal cortexm0_u_logic_Zj53z4_28155 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtz2z4_28156 : STD_LOGIC; 
  signal cortexm0_u_logic_Qa43z4_28157 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvm2z4_28158 : STD_LOGIC; 
  signal cortexm0_u_logic_Ytm2z4_28159 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6015_o2_28163 : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6015_o3_28164 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx44121 : STD_LOGIC; 
  signal cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4711_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cztvx4_28168 : STD_LOGIC; 
  signal cortexm0_u_logic_V4ovx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vr32z4_Cs32z4_AND_5569_o : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D6yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx417_28175 : STD_LOGIC; 
  signal cortexm0_u_logic_S5b3z4_28176 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5ywx411 : STD_LOGIC; 
  signal N1348 : STD_LOGIC; 
  signal cortexm0_u_logic_Zkk2z4_28179 : STD_LOGIC; 
  signal cortexm0_u_logic_Rd63z4_28180 : STD_LOGIC; 
  signal N1349 : STD_LOGIC; 
  signal cortexm0_u_logic_Rht2z4_28182 : STD_LOGIC; 
  signal cortexm0_u_logic_Ggk2z4_28183 : STD_LOGIC; 
  signal N1333 : STD_LOGIC; 
  signal cortexm0_u_logic_Wrg3z4_28185 : STD_LOGIC; 
  signal cortexm0_u_logic_Vytvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gv92z4_Nv92z4_AND_6423_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xxovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_28189 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzpvx42_28190 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qfzvx441 : STD_LOGIC; 
  signal N995 : STD_LOGIC; 
  signal N994 : STD_LOGIC; 
  signal cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o1 : STD_LOGIC; 
  signal N4 : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx41_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Y5ywx41_28198 : STD_LOGIC; 
  signal cortexm0_u_logic_N142z4_U142z4_AND_5606_o2_28199 : STD_LOGIC; 
  signal cortexm0_u_logic_Wlz2z4_28200 : STD_LOGIC; 
  signal cortexm0_u_logic_L753z4_28201 : STD_LOGIC; 
  signal cortexm0_u_logic_Kf13z4_28202 : STD_LOGIC; 
  signal cortexm0_u_logic_N142z4_U142z4_AND_5606_o3_28203 : STD_LOGIC; 
  signal cortexm0_u_logic_Qi03z4_28204 : STD_LOGIC; 
  signal cortexm0_u_logic_To23z4_28205 : STD_LOGIC; 
  signal cortexm0_u_logic_Cy33z4_28206 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o : STD_LOGIC; 
  signal cortexm0_u_logic_Vzywx42_28208 : STD_LOGIC; 
  signal N709 : STD_LOGIC; 
  signal cortexm0_u_logic_Fczwx4 : STD_LOGIC; 
  signal N710 : STD_LOGIC; 
  signal cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212 : STD_LOGIC; 
  signal cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_28213 : STD_LOGIC; 
  signal cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o1_28214 : STD_LOGIC; 
  signal cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcgvx4_Weowx4_AND_3987_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx41443 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bo0wx4_28219 : STD_LOGIC; 
  signal N10 : STD_LOGIC; 
  signal cortexm0_u_logic_Zyovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o : STD_LOGIC; 
  signal N66 : STD_LOGIC; 
  signal cortexm0_u_logic_G02wx4_inv : STD_LOGIC; 
  signal cortexm0_u_logic_Xc2wx4_28226 : STD_LOGIC; 
  signal cortexm0_u_logic_Ob2wx4_28227 : STD_LOGIC; 
  signal cortexm0_u_logic_Vb2wx4_28228 : STD_LOGIC; 
  signal cortexm0_u_logic_Pu1wx4_inv_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx46_28230 : STD_LOGIC; 
  signal cortexm0_u_logic_Jb3wx4_hready_i_AND_1381_o : STD_LOGIC; 
  signal cortexm0_u_logic_Yxzvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o : STD_LOGIC; 
  signal N318 : STD_LOGIC; 
  signal cortexm0_u_logic_O2bwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_SF16331 : STD_LOGIC; 
  signal cortexm0_u_logic_Kepwx4 : STD_LOGIC; 
  signal N1467 : STD_LOGIC; 
  signal cortexm0_u_logic_Byw2z4_28239 : STD_LOGIC; 
  signal cortexm0_u_logic_Itw2z4_28240 : STD_LOGIC; 
  signal cortexm0_u_logic_SF28831 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o3_28242 : STD_LOGIC; 
  signal cortexm0_u_logic_P37wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ecawx4_B19wx4_XOR_40_o : STD_LOGIC; 
  signal cortexm0_u_logic_Et0wx4_28245 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx411_28246 : STD_LOGIC; 
  signal cortexm0_u_logic_Kig3z4_28247 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_8_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tyx2z4_28249 : STD_LOGIC; 
  signal cortexm0_u_logic_Qp3wx4 : STD_LOGIC; 
  signal N1095 : STD_LOGIC; 
  signal cortexm0_u_logic_R8x2z4_28252 : STD_LOGIC; 
  signal cortexm0_u_logic_H8qwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3543_o : STD_LOGIC; 
  signal N373 : STD_LOGIC; 
  signal cortexm0_u_logic_V4d3z4_28256 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx451 : STD_LOGIC; 
  signal cortexm0_u_logic_Xyn2z4_28258 : STD_LOGIC; 
  signal N580 : STD_LOGIC; 
  signal cortexm0_u_logic_Rqywx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sorvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Aea3z4_28262 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx45_28263 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx412 : STD_LOGIC; 
  signal cortexm0_u_logic_Ac8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Po53z4_28266 : STD_LOGIC; 
  signal cortexm0_u_logic_Gf43z4_28267 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx43_28268 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx42_28269 : STD_LOGIC; 
  signal cortexm0_u_logic_X6m2z4_28270 : STD_LOGIC; 
  signal GND_12_o_hrdata_31_equal_1_o : STD_LOGIC; 
  signal ahbmi_hrdata_7_IBUF_0 : STD_LOGIC; 
  signal N772_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hw52z4_Huqvx4_AND_5854_o : STD_LOGIC; 
  signal N1330 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3_28278 : STD_LOGIC; 
  signal N1413 : STD_LOGIC; 
  signal cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_28280 : STD_LOGIC; 
  signal N1656_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohpvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o : STD_LOGIC; 
  signal N811 : STD_LOGIC; 
  signal N812 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_28_0 : STD_LOGIC; 
  signal N1052 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_3_0 : STD_LOGIC; 
  signal N1666 : STD_LOGIC; 
  signal cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2924_o : STD_LOGIC; 
  signal N380 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx49_28292 : STD_LOGIC; 
  signal cortexm0_u_logic_Yj6wx4 : STD_LOGIC; 
  signal N1720_0 : STD_LOGIC; 
  signal N985 : STD_LOGIC; 
  signal N341 : STD_LOGIC; 
  signal cortexm0_u_logic_Sxpvx41_28297 : STD_LOGIC; 
  signal cortexm0_u_logic_B2uvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_I1c2z4 : STD_LOGIC; 
  signal N12 : STD_LOGIC; 
  signal N74_0 : STD_LOGIC; 
  signal N794 : STD_LOGIC; 
  signal cortexm0_u_logic_K952z4_R952z4_AND_5775_o1_28303 : STD_LOGIC; 
  signal cortexm0_u_logic_K952z4_R952z4_AND_5775_o3_28304 : STD_LOGIC; 
  signal cortexm0_u_logic_H4gwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rd73z4_28306 : STD_LOGIC; 
  signal cortexm0_u_logic_Z8s2z4_28307 : STD_LOGIC; 
  signal cortexm0_u_logic_Gfq2z4_28308 : STD_LOGIC; 
  signal cortexm0_u_logic_Vgq2z4_28309 : STD_LOGIC; 
  signal cortexm0_u_logic_Dcs2z4_28310 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnh3z4_28311 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o7 : STD_LOGIC; 
  signal cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_Q : STD_LOGIC; 
  signal N96 : STD_LOGIC; 
  signal N1678_0 : STD_LOGIC; 
  signal N1451 : STD_LOGIC; 
  signal cortexm0_u_logic_Letwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx418_28318 : STD_LOGIC; 
  signal cortexm0_u_logic_Cd8wx4 : STD_LOGIC; 
  signal N610 : STD_LOGIC; 
  signal cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1068_o : STD_LOGIC; 
  signal N1069 : STD_LOGIC; 
  signal N491 : STD_LOGIC; 
  signal cortexm0_u_logic_Gdo2z4_28324 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4082_o : STD_LOGIC; 
  signal cortexm0_u_logic_Cjhvx42_0 : STD_LOGIC; 
  signal N112 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx415_28330 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4142 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx413_28332 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx413_28333 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx410_28334 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx412_28335 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx425_28336 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o : STD_LOGIC; 
  signal cortexm0_u_logic_Frrwx4 : STD_LOGIC; 
  signal N1736 : STD_LOGIC; 
  signal cortexm0_u_logic_Qmkwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xp3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hh3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx48_28345 : STD_LOGIC; 
  signal cortexm0_u_logic_Agbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C61wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dih2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mgawx4_B19wx4_XOR_43_o : STD_LOGIC; 
  signal cortexm0_u_logic_D6yvx43_28350 : STD_LOGIC; 
  signal cortexm0_u_logic_F57wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_880_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o2_28353 : STD_LOGIC; 
  signal cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4039_o : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o4_28355 : STD_LOGIC; 
  signal N822 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o3_28357 : STD_LOGIC; 
  signal cortexm0_u_logic_T5g3z4_28358 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o5_28359 : STD_LOGIC; 
  signal N703 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o7_28361 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o13_28362 : STD_LOGIC; 
  signal cortexm0_u_logic_J16wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o6_28364 : STD_LOGIC; 
  signal N705 : STD_LOGIC; 
  signal N898 : STD_LOGIC; 
  signal cortexm0_u_logic_Danvx41_28368 : STD_LOGIC; 
  signal cortexm0_u_logic_Kanvx41_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o9_28370 : STD_LOGIC; 
  signal N331 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx429_28372 : STD_LOGIC; 
  signal cortexm0_u_logic_X16wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ulgwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx426_28375 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o4_28376 : STD_LOGIC; 
  signal cortexm0_u_logic_J7b3z4_28377 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o6_28378 : STD_LOGIC; 
  signal N1618 : STD_LOGIC; 
  signal N40 : STD_LOGIC; 
  signal N42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bpsvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Z2dwx4 : STD_LOGIC; 
  signal N36 : STD_LOGIC; 
  signal N693 : STD_LOGIC; 
  signal hwdata_1_0 : STD_LOGIC; 
  signal N1696 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqwvx4_Y99vx4_OR_834_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx429_0 : STD_LOGIC; 
  signal N695 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx47_28392 : STD_LOGIC; 
  signal cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_843_o_28393 : STD_LOGIC; 
  signal cortexm0_u_logic_Gakwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C2yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I3mvx41_28396 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll1wx43_28397 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o7_28398 : STD_LOGIC; 
  signal N1441 : STD_LOGIC; 
  signal cortexm0_u_logic_Hue3z4_28400 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx433_0 : STD_LOGIC; 
  signal N120_0 : STD_LOGIC; 
  signal cortexm0_u_logic_N482z4_U482z4_AND_6171_o1_28403 : STD_LOGIC; 
  signal cortexm0_u_logic_B943z4_28404 : STD_LOGIC; 
  signal cortexm0_u_logic_Jq13z4_28405 : STD_LOGIC; 
  signal cortexm0_u_logic_Siqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rdyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_N482z4_U482z4_AND_6171_o2_28408 : STD_LOGIC; 
  signal cortexm0_u_logic_Sz23z4_28409 : STD_LOGIC; 
  signal N1688 : STD_LOGIC; 
  signal cortexm0_u_logic_V6swx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B6j2z4_28412 : STD_LOGIC; 
  signal N1423 : STD_LOGIC; 
  signal cortexm0_u_logic_Yih2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_P37wx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gd3wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qjhvx42_0 : STD_LOGIC; 
  signal N1178 : STD_LOGIC; 
  signal N1304_0 : STD_LOGIC; 
  signal cortexm0_u_logic_W5yvx4_Mcgvx4_OR_647_o : STD_LOGIC; 
  signal N405_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o3_28422 : STD_LOGIC; 
  signal cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o1_28423 : STD_LOGIC; 
  signal cortexm0_u_logic_K7pwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx49_28425 : STD_LOGIC; 
  signal cortexm0_u_logic_He6wx4_C9yvx4_AND_1655_o : STD_LOGIC; 
  signal N888 : STD_LOGIC; 
  signal cortexm0_u_logic_Gcqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_893_o : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o2_28430 : STD_LOGIC; 
  signal cortexm0_u_logic_Mof3z4_28431 : STD_LOGIC; 
  signal cortexm0_u_logic_Aff3z4_28432 : STD_LOGIC; 
  signal N102 : STD_LOGIC; 
  signal N44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx431 : STD_LOGIC; 
  signal N1190 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o6_28437 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx411_28438 : STD_LOGIC; 
  signal cortexm0_u_logic_Xmf3z4_28439 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal cortexm0_u_logic_T1y2z4_28441 : STD_LOGIC; 
  signal cortexm0_u_logic_Jcw2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wbf3z4_28443 : STD_LOGIC; 
  signal cortexm0_u_logic_Ldf3z4_28444 : STD_LOGIC; 
  signal cortexm0_u_logic_Pxyvx4_M3ovx4_OR_593_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx422_0 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o10 : STD_LOGIC; 
  signal cortexm0_u_logic_Fpi2z4_28448 : STD_LOGIC; 
  signal cortexm0_u_logic_Iufwx4_Qfsvx4_OR_600_o : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_T7cwx4_B19wx4_XOR_52_o : STD_LOGIC; 
  signal N582_0 : STD_LOGIC; 
  signal N142 : STD_LOGIC; 
  signal cortexm0_u_logic_O8qwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o : STD_LOGIC; 
  signal cortexm0_u_logic_Fjswx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx43_0 : STD_LOGIC; 
  signal N851 : STD_LOGIC; 
  signal N424 : STD_LOGIC; 
  signal cortexm0_u_logic_Ofyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Feyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_An83z4_28464 : STD_LOGIC; 
  signal cortexm0_u_logic_K7s2z4_28465 : STD_LOGIC; 
  signal cortexm0_u_logic_Arv2z4_28466 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_G6d3z4_28468 : STD_LOGIC; 
  signal cortexm0_u_logic_K1wvx43_28469 : STD_LOGIC; 
  signal cortexm0_u_logic_Gehvx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_D3uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L7a3z4_28472 : STD_LOGIC; 
  signal cortexm0_u_logic_B2i3z4_28475 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx46_28476 : STD_LOGIC; 
  signal N68 : STD_LOGIC; 
  signal cortexm0_u_logic_H2f3z4_28478 : STD_LOGIC; 
  signal cortexm0_u_logic_T8f3z4_28479 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_14_0 : STD_LOGIC; 
  signal N376 : STD_LOGIC; 
  signal cortexm0_u_logic_Jwf3z4_28483 : STD_LOGIC; 
  signal hwdata_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_I1h3z4_28485 : STD_LOGIC; 
  signal cortexm0_u_logic_Teyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vfyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_X563z4_28488 : STD_LOGIC; 
  signal cortexm0_u_logic_Ow43z4_28489 : STD_LOGIC; 
  signal cortexm0_u_logic_Fn33z4_28490 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx416_28492 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx41_28493 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx418_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Enw2z4_28495 : STD_LOGIC; 
  signal N1014 : STD_LOGIC; 
  signal cortexm0_u_logic_X2j2z4_28497 : STD_LOGIC; 
  signal N519_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qwowx4_0 : STD_LOGIC; 
  signal N1288 : STD_LOGIC; 
  signal N320 : STD_LOGIC; 
  signal N655 : STD_LOGIC; 
  signal cortexm0_u_logic_Jd8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E5awx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_653_o : STD_LOGIC; 
  signal N1712_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_28508 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Meyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx48_28511 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx44_28512 : STD_LOGIC; 
  signal cortexm0_u_logic_Xti2z4_28513 : STD_LOGIC; 
  signal N788 : STD_LOGIC; 
  signal cortexm0_u_logic_E153z4_28515 : STD_LOGIC; 
  signal cortexm0_u_logic_Mi23z4_28516 : STD_LOGIC; 
  signal hwdata_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o1_28519 : STD_LOGIC; 
  signal N18 : STD_LOGIC; 
  signal cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4181_o_28522 : STD_LOGIC; 
  signal cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o_28523 : STD_LOGIC; 
  signal N333 : STD_LOGIC; 
  signal cortexm0_u_logic_W0ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_0 : STD_LOGIC; 
  signal N991 : STD_LOGIC; 
  signal N848 : STD_LOGIC; 
  signal N849 : STD_LOGIC; 
  signal N108 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ju5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ggswx42_0 : STD_LOGIC; 
  signal ahbmi_hgrant_0_IBUF_0 : STD_LOGIC; 
  signal N796_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vq0xx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Chxvx4 : STD_LOGIC; 
  signal N433_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx421_0 : STD_LOGIC; 
  signal N1249 : STD_LOGIC; 
  signal cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1 : STD_LOGIC; 
  signal N1250 : STD_LOGIC; 
  signal N824 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o3_28554 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o5_28555 : STD_LOGIC; 
  signal cortexm0_u_logic_Gvrwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx48_28557 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipkwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B9nvx41_28559 : STD_LOGIC; 
  signal cortexm0_u_logic_I9nvx41_0 : STD_LOGIC; 
  signal N872 : STD_LOGIC; 
  signal N873 : STD_LOGIC; 
  signal N887 : STD_LOGIC; 
  signal cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1341_o : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx431_28566 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx423_28567 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx417_28568 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx428_28569 : STD_LOGIC; 
  signal N875 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o : STD_LOGIC; 
  signal N1148_0 : STD_LOGIC; 
  signal N1009 : STD_LOGIC; 
  signal N1011_0 : STD_LOGIC; 
  signal cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx49_28576 : STD_LOGIC; 
  signal cortexm0_u_logic_Ro1wx4_28577 : STD_LOGIC; 
  signal N388 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx43_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_25_0 : STD_LOGIC; 
  signal N521_0 : STD_LOGIC; 
  signal N447 : STD_LOGIC; 
  signal N948 : STD_LOGIC; 
  signal cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o2_28585 : STD_LOGIC; 
  signal cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o1_28586 : STD_LOGIC; 
  signal N1239_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wia3z4_28588 : STD_LOGIC; 
  signal cortexm0_u_logic_Yu52z4_Fv52z4_OR_1181_o_28590 : STD_LOGIC; 
  signal N1718 : STD_LOGIC; 
  signal N152 : STD_LOGIC; 
  signal cortexm0_u_logic_Wj83z4_28593 : STD_LOGIC; 
  signal cortexm0_u_logic_M2ivx4_28594 : STD_LOGIC; 
  signal N355 : STD_LOGIC; 
  signal N356 : STD_LOGIC; 
  signal N94 : STD_LOGIC; 
  signal N130 : STD_LOGIC; 
  signal cortexm0_u_logic_N4yvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mczwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx411_28602 : STD_LOGIC; 
  signal cortexm0_u_logic_Afyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ddyvx4_0 : STD_LOGIC; 
  signal N1253 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o16_28606 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o212 : STD_LOGIC; 
  signal N1674 : STD_LOGIC; 
  signal N134 : STD_LOGIC; 
  signal cortexm0_u_logic_T5zwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ngzwx4 : STD_LOGIC; 
  signal N104 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx416_28613 : STD_LOGIC; 
  signal cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6674_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2111 : STD_LOGIC; 
  signal cortexm0_u_logic_Nv6wx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o : STD_LOGIC; 
  signal hsize_0_0 : STD_LOGIC; 
  signal N1626 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o11_0 : STD_LOGIC; 
  signal N435 : STD_LOGIC; 
  signal N906 : STD_LOGIC; 
  signal N156 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx412_28626 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx415_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o3_28628 : STD_LOGIC; 
  signal cortexm0_u_logic_Bnfwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2301_28630 : STD_LOGIC; 
  signal cortexm0_u_logic_SF230_0 : STD_LOGIC; 
  signal N1752_0 : STD_LOGIC; 
  signal N1616 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_4_Q_28638 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_8_Q_28643 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_8_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_10_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_12_Q_28648 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_15_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_16_Q_28653 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_18_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_19_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_20_Q_28658 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_21_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_22_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_23_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_24_Q_28663 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_24_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_25_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_26_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_27_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_28_Q_28668 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_28_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_29_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_30_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_31_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Pri3z4_cy_32_Q_28673 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_32_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_32_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Pri3z4_33_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_3_Q_28677 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_7_Q_28678 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_11_Q_28679 : STD_LOGIC; 
  signal cortexm0_u_logic_Rix2z4_28680 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_15_Q_28683 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_19_Q_28684 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16534_21_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_23_Q_28687 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16534_cy_27_Q_28688 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_0_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_3_Q_28692 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_7_Q_28696 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_8_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_10_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_11_Q_28700 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_15_Q_28704 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_19_Q_28705 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_23_Q_28706 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_26_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_27_Q_28708 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_27_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Roh2z4_29_0 : STD_LOGIC; 
  signal cortexm0_u_logic_E1bvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gpbvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_4_Q_28713 : STD_LOGIC; 
  signal cortexm0_u_logic_Asbvx4 : STD_LOGIC; 
  signal N1111 : STD_LOGIC; 
  signal cortexm0_u_logic_Ydcwx4_B19wx4_XOR_53_o : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_8_Q_28717 : STD_LOGIC; 
  signal cortexm0_u_logic_I0cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzbwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S1cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C3cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_12_Q_28722 : STD_LOGIC; 
  signal cortexm0_u_logic_N4cvx4 : STD_LOGIC; 
  signal N1208 : STD_LOGIC; 
  signal cortexm0_u_logic_J7cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8cvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_16_Q_28727 : STD_LOGIC; 
  signal cortexm0_u_logic_Qbcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_20_Q_28729 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_24_Q_28730 : STD_LOGIC; 
  signal cortexm0_u_logic_Ekcvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rih2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_28_Q_28733 : STD_LOGIC; 
  signal cortexm0_u_logic_Whh2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_0_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_1_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_2_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q_28739 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_5_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q_28744 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_8_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_10_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q_28749 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_11_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_12_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_13_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_14_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q_28754 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_15_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_16_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_17_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_18_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q_28759 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_19_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_20_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iwh2z4_21_0 : STD_LOGIC; 
  signal hwrite : STD_LOGIC; 
  signal ahbmo_htrans_1_OBUF_0 : STD_LOGIC; 
  signal clkm_BUFGP_IBUFG_0 : STD_LOGIC; 
  signal cm0_led_OBUF_28766 : STD_LOGIC; 
  signal haddr_0_0 : STD_LOGIC; 
  signal ahblite_bridge_dmai_start : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o6_0 : STD_LOGIC; 
  signal N1275_0 : STD_LOGIC; 
  signal N1246_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Yg13z4_28794 : STD_LOGIC; 
  signal cortexm0_u_logic_Ek03z4_28795 : STD_LOGIC; 
  signal cortexm0_u_logic_Hq23z4_28796 : STD_LOGIC; 
  signal cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o3_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Knz2z4_28798 : STD_LOGIC; 
  signal cortexm0_u_logic_Qz33z4_28799 : STD_LOGIC; 
  signal cortexm0_u_logic_Z853z4_28800 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx414_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx417_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_0 : STD_LOGIC; 
  signal N1015_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_0 : STD_LOGIC; 
  signal N20 : STD_LOGIC; 
  signal N1056_0 : STD_LOGIC; 
  signal N364 : STD_LOGIC; 
  signal N365 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o5_28811 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o2_28812 : STD_LOGIC; 
  signal N622_0 : STD_LOGIC; 
  signal N1053_0 : STD_LOGIC; 
  signal N26 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx412_28816 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx414_28817 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx413_28818 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx4_0 : STD_LOGIC; 
  signal N1103_0 : STD_LOGIC; 
  signal cortexm0_u_logic_H903z4_28821 : STD_LOGIC; 
  signal N800_0 : STD_LOGIC; 
  signal N998_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Thm2z4_28824 : STD_LOGIC; 
  signal N361 : STD_LOGIC; 
  signal N1050_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx414_0 : STD_LOGIC; 
  signal cortexm0_u_logic_H0kwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ajfwx42411 : STD_LOGIC; 
  signal N713_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Csz2z4_28831 : STD_LOGIC; 
  signal cortexm0_u_logic_Edovx4 : STD_LOGIC; 
  signal N1005 : STD_LOGIC; 
  signal N515 : STD_LOGIC; 
  signal N1489_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Abovx4 : STD_LOGIC; 
  signal N517 : STD_LOGIC; 
  signal cortexm0_u_logic_Xhqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx412_0 : STD_LOGIC; 
  signal N1144_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qwr2z4_28841 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx47_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qz43z4_28843 : STD_LOGIC; 
  signal cortexm0_u_logic_Uo13z4_28844 : STD_LOGIC; 
  signal cortexm0_u_logic_Eut2z4_28845 : STD_LOGIC; 
  signal N1496_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx411_28847 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx414_28848 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx416_28849 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx4_0 : STD_LOGIC; 
  signal N459_0 : STD_LOGIC; 
  signal N370 : STD_LOGIC; 
  signal N664_0 : STD_LOGIC; 
  signal N24 : STD_LOGIC; 
  signal cortexm0_u_logic_Fxv2z4_28855 : STD_LOGIC; 
  signal cortexm0_u_logic_Ccq2z4_28856 : STD_LOGIC; 
  signal cortexm0_u_logic_Y8q2z4_28857 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx46_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Wj73z4_28859 : STD_LOGIC; 
  signal cortexm0_u_logic_E0d3z4_28860 : STD_LOGIC; 
  signal cortexm0_u_logic_Naq2z4_28861 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Bqf3z4_28864 : STD_LOGIC; 
  signal N468_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Lk9wx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Gt93z4_28867 : STD_LOGIC; 
  signal cortexm0_u_logic_F473z4_28868 : STD_LOGIC; 
  signal cortexm0_u_logic_Psn2z4_28869 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx48_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Od83z4_28871 : STD_LOGIC; 
  signal N681_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzbwx42_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Tz03z4_28874 : STD_LOGIC; 
  signal cortexm0_u_logic_U573z4_28875 : STD_LOGIC; 
  signal cortexm0_u_logic_Zxo2z4_28876 : STD_LOGIC; 
  signal cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o : STD_LOGIC; 
  signal cortexm0_u_logic_Zrvvx4_L4xvx4_AND_885_o_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx44_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kwo2z4_28880 : STD_LOGIC; 
  signal cortexm0_u_logic_Uj93z4_28881 : STD_LOGIC; 
  signal cortexm0_u_logic_Qji3z4_28882 : STD_LOGIC; 
  signal cortexm0_u_logic_R293z4_28883 : STD_LOGIC; 
  signal cortexm0_u_logic_Tvt2z4_28884 : STD_LOGIC; 
  signal cortexm0_u_logic_Vmj2z4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o6_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Tr63z4_28887 : STD_LOGIC; 
  signal cortexm0_u_logic_SF1181 : STD_LOGIC; 
  signal cortexm0_u_logic_SF1182 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx44_0 : STD_LOGIC; 
  signal N1125_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_28892 : STD_LOGIC; 
  signal N986_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx413_28894 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx415_28895 : STD_LOGIC; 
  signal N455 : STD_LOGIC; 
  signal N1276 : STD_LOGIC; 
  signal N400 : STD_LOGIC; 
  signal N679_0 : STD_LOGIC; 
  signal N798_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx41_0 : STD_LOGIC; 
  signal N1291_0 : STD_LOGIC; 
  signal N1292_0 : STD_LOGIC; 
  signal N1294_0 : STD_LOGIC; 
  signal N1296_0 : STD_LOGIC; 
  signal N1297_0 : STD_LOGIC; 
  signal N1299_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfa3z4_28908 : STD_LOGIC; 
  signal cortexm0_u_logic_Tj0wx4_28909 : STD_LOGIC; 
  signal cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx416_28911 : STD_LOGIC; 
  signal cortexm0_u_logic_T2ivx4_28912 : STD_LOGIC; 
  signal cortexm0_u_logic_G1s2z4_28913 : STD_LOGIC; 
  signal cortexm0_u_logic_F1x2z4_28914 : STD_LOGIC; 
  signal N34 : STD_LOGIC; 
  signal cortexm0_u_logic_Gha3z4_28916 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o5_28917 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o3_28918 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o7_28919 : STD_LOGIC; 
  signal cortexm0_u_logic_Gzhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C9rvx4 : STD_LOGIC; 
  signal N626 : STD_LOGIC; 
  signal N136 : STD_LOGIC; 
  signal cortexm0_u_logic_P0ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_J5vvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_V3o2z4_28926 : STD_LOGIC; 
  signal cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o : STD_LOGIC; 
  signal N458 : STD_LOGIC; 
  signal cortexm0_u_logic_I0ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nfb3z4_28930 : STD_LOGIC; 
  signal N637 : STD_LOGIC; 
  signal N638 : STD_LOGIC; 
  signal N367 : STD_LOGIC; 
  signal cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o2_28934 : STD_LOGIC; 
  signal cortexm0_u_logic_Ahw2z4_28935 : STD_LOGIC; 
  signal N717 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzpvx43_28937 : STD_LOGIC; 
  signal N98 : STD_LOGIC; 
  signal N620 : STD_LOGIC; 
  signal N32 : STD_LOGIC; 
  signal cortexm0_u_logic_Qe0wx4_28941 : STD_LOGIC; 
  signal cortexm0_u_logic_I21wx4_28942 : STD_LOGIC; 
  signal N1046 : STD_LOGIC; 
  signal N912 : STD_LOGIC; 
  signal cortexm0_u_logic_F7rvx4_M7rvx4_AND_266_o : STD_LOGIC; 
  signal N914 : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx43_28947 : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx42_28948 : STD_LOGIC; 
  signal cortexm0_u_logic_Pet2z4_28949 : STD_LOGIC; 
  signal N992 : STD_LOGIC; 
  signal cortexm0_u_logic_Taa3z4_28951 : STD_LOGIC; 
  signal N1049 : STD_LOGIC; 
  signal cortexm0_u_logic_Mfw2z4_28953 : STD_LOGIC; 
  signal N440 : STD_LOGIC; 
  signal N439 : STD_LOGIC; 
  signal N678 : STD_LOGIC; 
  signal N30 : STD_LOGIC; 
  signal N700 : STD_LOGIC; 
  signal N634 : STD_LOGIC; 
  signal N635 : STD_LOGIC; 
  signal cortexm0_u_logic_X61wx43_28961 : STD_LOGIC; 
  signal cortexm0_u_logic_F2ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qlw2z4_28963 : STD_LOGIC; 
  signal N643 : STD_LOGIC; 
  signal cortexm0_u_logic_Wn1wx43_28965 : STD_LOGIC; 
  signal cortexm0_u_logic_Mww2z4_28966 : STD_LOGIC; 
  signal N632 : STD_LOGIC; 
  signal cortexm0_u_logic_Ydw2z4_28968 : STD_LOGIC; 
  signal N712 : STD_LOGIC; 
  signal cortexm0_u_logic_Urw2z4_28970 : STD_LOGIC; 
  signal cortexm0_u_logic_Qzw2z4_28971 : STD_LOGIC; 
  signal cortexm0_u_logic_Xuw2z4_28972 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o2_28973 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o8_28974 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o9 : STD_LOGIC; 
  signal cortexm0_u_logic_J7q2z4_28976 : STD_LOGIC; 
  signal cortexm0_u_logic_P82wx43_28977 : STD_LOGIC; 
  signal cortexm0_u_logic_Euh3z4_28978 : STD_LOGIC; 
  signal cortexm0_u_logic_P82wx42_28979 : STD_LOGIC; 
  signal cortexm0_u_logic_P82wx41_28980 : STD_LOGIC; 
  signal N456 : STD_LOGIC; 
  signal N1245 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o2 : STD_LOGIC; 
  signal N52 : STD_LOGIC; 
  signal cortexm0_u_logic_Hyz2z4_28985 : STD_LOGIC; 
  signal cortexm0_u_logic_K5zvx461_28986 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o5_28987 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o4_28988 : STD_LOGIC; 
  signal N1622 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx433_28990 : STD_LOGIC; 
  signal cortexm0_u_logic_Sog3z4_28991 : STD_LOGIC; 
  signal cortexm0_u_logic_Rdg3z4_28992 : STD_LOGIC; 
  signal cortexm0_u_logic_Ltg3z4_28993 : STD_LOGIC; 
  signal cortexm0_u_logic_Gfg3z4_28994 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx418 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx418_28996 : STD_LOGIC; 
  signal N606 : STD_LOGIC; 
  signal cortexm0_u_logic_Wd23z4_28998 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Lt7wx411_28999 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o11_29000 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_29001 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_29002 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o20_29004 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o1_29005 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o : STD_LOGIC; 
  signal N1401 : STD_LOGIC; 
  signal cortexm0_u_logic_Sxpvx4 : STD_LOGIC; 
  signal N1486 : STD_LOGIC; 
  signal N90 : STD_LOGIC; 
  signal N997 : STD_LOGIC; 
  signal cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW0_29012 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx4 : STD_LOGIC; 
  signal N1126 : STD_LOGIC; 
  signal N1475 : STD_LOGIC; 
  signal cortexm0_u_logic_Vr33z4_29016 : STD_LOGIC; 
  signal cortexm0_u_logic_Na63z4_29017 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o8_29018 : STD_LOGIC; 
  signal cortexm0_u_logic_Rpe3z4_29019 : STD_LOGIC; 
  signal N46 : STD_LOGIC; 
  signal cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o1_29021 : STD_LOGIC; 
  signal cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o2_29022 : STD_LOGIC; 
  signal cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o3_29023 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx4 : STD_LOGIC; 
  signal N1366 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujp2z4_29026 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1393_o : STD_LOGIC; 
  signal cortexm0_u_logic_Mc0wx4_29028 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn1wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wcyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C183z4_29031 : STD_LOGIC; 
  signal cortexm0_u_logic_C9rvx41_29032 : STD_LOGIC; 
  signal cortexm0_u_logic_Xppvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_C193z4_29034 : STD_LOGIC; 
  signal cortexm0_u_logic_Xmzvx4_29035 : STD_LOGIC; 
  signal cortexm0_u_logic_Ydyvx4_0 : STD_LOGIC; 
  signal cortexm0_u_logic_F6zvx4 : STD_LOGIC; 
  signal N6 : STD_LOGIC; 
  signal cortexm0_u_logic_Q52wx4_29039 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4121_29040 : STD_LOGIC; 
  signal cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4075_o : STD_LOGIC; 
  signal cortexm0_u_logic_M41wx4_29042 : STD_LOGIC; 
  signal cortexm0_u_logic_Kdyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B91wx4_29044 : STD_LOGIC; 
  signal cortexm0_u_logic_Xl0wx4_29045 : STD_LOGIC; 
  signal cortexm0_u_logic_Oszvx4_29046 : STD_LOGIC; 
  signal cortexm0_u_logic_I113z4_29047 : STD_LOGIC; 
  signal cortexm0_u_logic_Qz0wx4_29048 : STD_LOGIC; 
  signal cortexm0_u_logic_E913z4_29049 : STD_LOGIC; 
  signal cortexm0_u_logic_Zz1wx4_29050 : STD_LOGIC; 
  signal cortexm0_u_logic_Mq0wx4_29051 : STD_LOGIC; 
  signal N598 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Dtpvx412_29053 : STD_LOGIC; 
  signal cortexm0_u_logic_I453z4_29054 : STD_LOGIC; 
  signal cortexm0_u_logic_C3qvx4 : STD_LOGIC; 
  signal N860 : STD_LOGIC; 
  signal cortexm0_u_logic_C00wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I30wx4_29058 : STD_LOGIC; 
  signal N756 : STD_LOGIC; 
  signal cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6540_o : STD_LOGIC; 
  signal cortexm0_u_logic_P2uvx4_Mf8vx4_AND_644_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ba0wx4_29062 : STD_LOGIC; 
  signal cortexm0_u_logic_Qd1wx4_29063 : STD_LOGIC; 
  signal cortexm0_u_logic_J70wx4_29064 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o4_29065 : STD_LOGIC; 
  signal cortexm0_u_logic_Ggswx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L9zvx431 : STD_LOGIC; 
  signal N575 : STD_LOGIC; 
  signal cortexm0_u_logic_Aj1wx4_29069 : STD_LOGIC; 
  signal N662 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx418_29071 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx419_29072 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx412_29073 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o1_29074 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx414_29075 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx413_29076 : STD_LOGIC; 
  signal N429 : STD_LOGIC; 
  signal cortexm0_u_logic_Uhzvx4_29078 : STD_LOGIC; 
  signal cortexm0_u_logic_J3qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S703z4_29080 : STD_LOGIC; 
  signal N1498 : STD_LOGIC; 
  signal N698 : STD_LOGIC; 
  signal N343 : STD_LOGIC; 
  signal N1321 : STD_LOGIC; 
  signal cortexm0_u_logic_A2iwx4_29085 : STD_LOGIC; 
  signal N92 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o12 : STD_LOGIC; 
  signal cortexm0_u_logic_Sd43z4_29088 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o6_29089 : STD_LOGIC; 
  signal cortexm0_u_logic_X213z4_29090 : STD_LOGIC; 
  signal cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_29091 : STD_LOGIC; 
  signal N1327 : STD_LOGIC; 
  signal cortexm0_u_logic_L0uvx4 : STD_LOGIC; 
  signal N614 : STD_LOGIC; 
  signal N78 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx413_29097 : STD_LOGIC; 
  signal cortexm0_u_logic_Z523z4_29098 : STD_LOGIC; 
  signal cortexm0_u_logic_G5qvx4 : STD_LOGIC; 
  signal N784 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o22_29101 : STD_LOGIC; 
  signal cortexm0_u_logic_SF1631 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o18_29103 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o27_29104 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o14_29105 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o13_29106 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o10_29107 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o6_29108 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o26_29109 : STD_LOGIC; 
  signal cortexm0_u_logic_Z863z4_29110 : STD_LOGIC; 
  signal N1360 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc13z4_29112 : STD_LOGIC; 
  signal N852 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o1_29114 : STD_LOGIC; 
  signal cortexm0_u_logic_Kc03z4_29115 : STD_LOGIC; 
  signal cortexm0_u_logic_If33z4_29116 : STD_LOGIC; 
  signal cortexm0_u_logic_Bh0wx4_29117 : STD_LOGIC; 
  signal cortexm0_u_logic_Ay53z4_29118 : STD_LOGIC; 
  signal cortexm0_u_logic_Gq43z4_29119 : STD_LOGIC; 
  signal cortexm0_u_logic_Nf03z4_29120 : STD_LOGIC; 
  signal cortexm0_u_logic_Hq33z4_29121 : STD_LOGIC; 
  signal N1357 : STD_LOGIC; 
  signal cortexm0_u_logic_Ccg3z4_29123 : STD_LOGIC; 
  signal cortexm0_u_logic_Ft83z4_29124 : STD_LOGIC; 
  signal N236 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o1_29126 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o3_29127 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o7_29128 : STD_LOGIC; 
  signal cortexm0_u_logic_Cao2z4_29129 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o8_29130 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx451 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o4_29133 : STD_LOGIC; 
  signal N1085 : STD_LOGIC; 
  signal cortexm0_u_logic_Aez2z4_29135 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ql23z4_29137 : STD_LOGIC; 
  signal N854 : STD_LOGIC; 
  signal N855 : STD_LOGIC; 
  signal cortexm0_u_logic_Arh3z4_29140 : STD_LOGIC; 
  signal N1408 : STD_LOGIC; 
  signal N1407 : STD_LOGIC; 
  signal cortexm0_u_logic_Ro43z4_29143 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o411_29144 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o5 : STD_LOGIC; 
  signal cortexm0_u_logic_Xg33z4_29146 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx412_29147 : STD_LOGIC; 
  signal cortexm0_u_logic_Herwx4_29148 : STD_LOGIC; 
  signal cortexm0_u_logic_Yg23z4_29149 : STD_LOGIC; 
  signal N578 : STD_LOGIC; 
  signal cortexm0_u_logic_Pz53z4_29151 : STD_LOGIC; 
  signal cortexm0_u_logic_Hpuwx4 : STD_LOGIC; 
  signal N1351 : STD_LOGIC; 
  signal cortexm0_u_logic_Lph3z4_29154 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx41_29155 : STD_LOGIC; 
  signal N1147 : STD_LOGIC; 
  signal N1149 : STD_LOGIC; 
  signal N1151 : STD_LOGIC; 
  signal N1236 : STD_LOGIC; 
  signal N1235 : STD_LOGIC; 
  signal N1152 : STD_LOGIC; 
  signal cortexm0_u_logic_Rek2z4_29162 : STD_LOGIC; 
  signal N1154 : STD_LOGIC; 
  signal N1155 : STD_LOGIC; 
  signal N1384 : STD_LOGIC; 
  signal cortexm0_u_logic_Rdq2z4_29166 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx420_29167 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx412_29168 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx422_29169 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx432_29170 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx428_29171 : STD_LOGIC; 
  signal N1700 : STD_LOGIC; 
  signal cortexm0_u_logic_Psh3z4_29173 : STD_LOGIC; 
  signal cortexm0_u_logic_C61wx44_29174 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx41_29175 : STD_LOGIC; 
  signal cortexm0_u_logic_C70wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tiz2z4_29177 : STD_LOGIC; 
  signal cortexm0_u_logic_Wnu2z4_29178 : STD_LOGIC; 
  signal cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o2_29179 : STD_LOGIC; 
  signal N349 : STD_LOGIC; 
  signal N1083 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx416_29182 : STD_LOGIC; 
  signal N747 : STD_LOGIC; 
  signal N1488 : STD_LOGIC; 
  signal N1492 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx413_29186 : STD_LOGIC; 
  signal N1324 : STD_LOGIC; 
  signal N394 : STD_LOGIC; 
  signal N967 : STD_LOGIC; 
  signal cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o1_29190 : STD_LOGIC; 
  signal cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o2_29191 : STD_LOGIC; 
  signal N1306 : STD_LOGIC; 
  signal cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o2_29193 : STD_LOGIC; 
  signal cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o3_29194 : STD_LOGIC; 
  signal N494 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx44_29196 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx43_29197 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx432_29198 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx427_29199 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx438_29200 : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o4_29201 : STD_LOGIC; 
  signal N741 : STD_LOGIC; 
  signal N1395 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx42_29204 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx44_29205 : STD_LOGIC; 
  signal cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o3_29206 : STD_LOGIC; 
  signal N1215 : STD_LOGIC; 
  signal cortexm0_u_logic_Y92wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o3_29209 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx413_29210 : STD_LOGIC; 
  signal cortexm0_u_logic_U11wx43_29211 : STD_LOGIC; 
  signal cortexm0_u_logic_U11wx42_29212 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx418_29213 : STD_LOGIC; 
  signal N1198 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx43_29215 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx42_29216 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx44_29217 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx47_29218 : STD_LOGIC; 
  signal N936 : STD_LOGIC; 
  signal N1354 : STD_LOGIC; 
  signal N968 : STD_LOGIC; 
  signal cortexm0_u_logic_F6zvx41_29222 : STD_LOGIC; 
  signal N475 : STD_LOGIC; 
  signal cortexm0_u_logic_Nozvx43_29224 : STD_LOGIC; 
  signal N409 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o1_29226 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o10_29227 : STD_LOGIC; 
  signal cortexm0_u_logic_K1wvx41_29228 : STD_LOGIC; 
  signal N858 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx41_29230 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx44_29231 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx48_29232 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx45 : STD_LOGIC; 
  signal N590 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx410 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx413_29236 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx412_29237 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx417 : STD_LOGIC; 
  signal N1738 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx415 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21_29241 : STD_LOGIC; 
  signal N1722 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx416_29243 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx414_29244 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx412_29245 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx410_29246 : STD_LOGIC; 
  signal N1692 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx41_29248 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx42_29249 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx42_29250 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx45_29251 : STD_LOGIC; 
  signal N1758 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx42_29253 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx44_29254 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx45_29255 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx44_29256 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx43_29257 : STD_LOGIC; 
  signal N1702 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx46_29259 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx42_29260 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx47_29261 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx48_29262 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx43_29263 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx45_29264 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx46_29265 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx420_29266 : STD_LOGIC; 
  signal N1728 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx422_29268 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx47_29269 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx45_29270 : STD_LOGIC; 
  signal N1706 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx424_29272 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx48_29273 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx46_29274 : STD_LOGIC; 
  signal N1662 : STD_LOGIC; 
  signal cortexm0_u_logic_Qllwx42_29276 : STD_LOGIC; 
  signal cortexm0_u_logic_Qllwx41_29277 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx44_29278 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx45_29279 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx45_29280 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx410_29281 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx413_29282 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx430_29283 : STD_LOGIC; 
  signal N1680 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx41_29285 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx42_29286 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx49_29287 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx47_29288 : STD_LOGIC; 
  signal N1694 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx411_29290 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx41_29291 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o13_29292 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o12_29293 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx43_29294 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx43_29295 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx49_29296 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx410_29297 : STD_LOGIC; 
  signal N1742 : STD_LOGIC; 
  signal cortexm0_u_logic_X3xvx42_29299 : STD_LOGIC; 
  signal cortexm0_u_logic_Oigwx4 : STD_LOGIC; 
  signal N1756 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx425_29302 : STD_LOGIC; 
  signal N1652 : STD_LOGIC; 
  signal N1764 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx410_29305 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx45_29306 : STD_LOGIC; 
  signal cortexm0_u_logic_Xxhvx44_29307 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx415_29308 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx414_29309 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx410_29310 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx411_29311 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o6_29312 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o5_29313 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx46_29314 : STD_LOGIC; 
  signal cortexm0_u_logic_K1wvx42_29315 : STD_LOGIC; 
  signal cortexm0_u_logic_SF1211 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx415_29317 : STD_LOGIC; 
  signal cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o4_29318 : STD_LOGIC; 
  signal cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o3_29319 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx44_29320 : STD_LOGIC; 
  signal cortexm0_u_logic_Prxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx44_29322 : STD_LOGIC; 
  signal N1636 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx45_29324 : STD_LOGIC; 
  signal cortexm0_u_logic_Fmqvx41_29325 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx428_29326 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx432_29327 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx434_29328 : STD_LOGIC; 
  signal cortexm0_u_logic_Q5vvx431_29329 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx410_29330 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx41_29331 : STD_LOGIC; 
  signal N1632 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx421_29333 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx47_29334 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx417_29335 : STD_LOGIC; 
  signal N1624 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx45_29337 : STD_LOGIC; 
  signal cortexm0_u_logic_Kghvx42_29338 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx42_29339 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx411_29340 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx43_29341 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx42_29342 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx41_29343 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx41_29344 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx42_29345 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx47_29346 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx41_29347 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx41_29348 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx42_29349 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19_29350 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o18_29351 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o17_29352 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx423_29353 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx424_29354 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx426_29355 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx47_29356 : STD_LOGIC; 
  signal N1638 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx49_29358 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx43_29359 : STD_LOGIC; 
  signal N1634 : STD_LOGIC; 
  signal N1630 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o10_29362 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx415_29363 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx416_29364 : STD_LOGIC; 
  signal N1686 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx43_29366 : STD_LOGIC; 
  signal N276 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx41_29368 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx44_29369 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o19_29370 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o21_29371 : STD_LOGIC; 
  signal N1642 : STD_LOGIC; 
  signal N60 : STD_LOGIC; 
  signal cortexm0_u_logic_I3mvx42_29374 : STD_LOGIC; 
  signal N170 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2361 : STD_LOGIC; 
  signal N274 : STD_LOGIC; 
  signal N280 : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx417_29379 : STD_LOGIC; 
  signal cortexm0_u_logic_D4mvx41_29380 : STD_LOGIC; 
  signal cortexm0_u_logic_Bisvx4_Izwvx4_OR_827_o : STD_LOGIC; 
  signal cortexm0_u_logic_Qxhvx415_29382 : STD_LOGIC; 
  signal cortexm0_u_logic_Df3wx43_29383 : STD_LOGIC; 
  signal N1750 : STD_LOGIC; 
  signal N1762 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx4112 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1_29387 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o1_29388 : STD_LOGIC; 
  signal cortexm0_u_logic_Upyvx4_29389 : STD_LOGIC; 
  signal N1708 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2_29391 : STD_LOGIC; 
  signal cortexm0_u_logic_U9gvx4_Efgvx4_OR_1405_o : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx47_29393 : STD_LOGIC; 
  signal N270 : STD_LOGIC; 
  signal N294 : STD_LOGIC; 
  signal N282 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx412_29397 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o2_29398 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Akewx411 : STD_LOGIC; 
  signal N1748 : STD_LOGIC; 
  signal cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o1_29401 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx422_29402 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx47_29403 : STD_LOGIC; 
  signal N284 : STD_LOGIC; 
  signal N278 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx45_29406 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx43_29407 : STD_LOGIC; 
  signal cortexm0_u_logic_Rfpvx42_29408 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx43 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx42_29410 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx419_29411 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx418_29412 : STD_LOGIC; 
  signal cortexm0_u_logic_P37wx41_29413 : STD_LOGIC; 
  signal N290 : STD_LOGIC; 
  signal cortexm0_u_logic_Kngwx4 : STD_LOGIC; 
  signal N288 : STD_LOGIC; 
  signal N296 : STD_LOGIC; 
  signal N1714 : STD_LOGIC; 
  signal N268 : STD_LOGIC; 
  signal cortexm0_u_logic_B8gwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o23_29421 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o12_29422 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx417_29423 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx44_29424 : STD_LOGIC; 
  signal cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o4_29425 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx433_29426 : STD_LOGIC; 
  signal cortexm0_u_logic_Ushvx42_29427 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_29428 : STD_LOGIC; 
  signal N286 : STD_LOGIC; 
  signal N272 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx44_29431 : STD_LOGIC; 
  signal N266 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx437_29433 : STD_LOGIC; 
  signal N1463 : STD_LOGIC; 
  signal cortexm0_u_logic_Vllvx41_29435 : STD_LOGIC; 
  signal cortexm0_u_logic_Jr1wx41_29436 : STD_LOGIC; 
  signal N1113 : STD_LOGIC; 
  signal N1118 : STD_LOGIC; 
  signal cortexm0_u_logic_Ul9wx42_29439 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx41_29440 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx41_29441 : STD_LOGIC; 
  signal cortexm0_u_logic_Gzvvx42_29442 : STD_LOGIC; 
  signal cortexm0_u_logic_Gzvvx41_29443 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o2_29444 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o1_29445 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o1_29446 : STD_LOGIC; 
  signal cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o2_29447 : STD_LOGIC; 
  signal cortexm0_u_logic_X7mvx41_29448 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx41_29449 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o24 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx420_29451 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx419_29452 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx43_29453 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx45_29454 : STD_LOGIC; 
  signal N1471 : STD_LOGIC; 
  signal N1443 : STD_LOGIC; 
  signal N1444 : STD_LOGIC; 
  signal N292 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o9_29459 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx45_29460 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx439_29461 : STD_LOGIC; 
  signal GND_12_o_hrdata_31_equal_1_o_31_5_29462 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z47_29463 : STD_LOGIC; 
  signal cortexm0_u_logic_W19wx44_29464 : STD_LOGIC; 
  signal N335 : STD_LOGIC; 
  signal N666 : STD_LOGIC; 
  signal N1091 : STD_LOGIC; 
  signal N1732 : STD_LOGIC; 
  signal N904 : STD_LOGIC; 
  signal N900 : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o1_29471 : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o3_29472 : STD_LOGIC; 
  signal cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o2_29473 : STD_LOGIC; 
  signal N470 : STD_LOGIC; 
  signal cortexm0_u_logic_Duv2z4_29475 : STD_LOGIC; 
  signal cortexm0_u_logic_Cgyvx41_29476 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o16_29477 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o17_29478 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o15_29479 : STD_LOGIC; 
  signal N1446 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o5 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o4_29482 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o3_29483 : STD_LOGIC; 
  signal cortexm0_u_logic_C61wx42_29484 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o11_29485 : STD_LOGIC; 
  signal cortexm0_u_logic_Qb3wx43_29486 : STD_LOGIC; 
  signal cortexm0_u_logic_Qb3wx41_29487 : STD_LOGIC; 
  signal N1184 : STD_LOGIC; 
  signal cortexm0_u_logic_Wo0wx43_29489 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx44_29490 : STD_LOGIC; 
  signal cortexm0_u_logic_C6mwx4 : STD_LOGIC; 
  signal N908 : STD_LOGIC; 
  signal cortexm0_u_logic_V2xvx4 : STD_LOGIC; 
  signal N1405 : STD_LOGIC; 
  signal N1448 : STD_LOGIC; 
  signal cortexm0_u_logic_Lyhvx410_29496 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o1_29497 : STD_LOGIC; 
  signal N1336 : STD_LOGIC; 
  signal N1337 : STD_LOGIC; 
  signal N1097 : STD_LOGIC; 
  signal cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o4_29501 : STD_LOGIC; 
  signal N1358 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o9_29503 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o8_29504 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx4121 : STD_LOGIC; 
  signal N1385 : STD_LOGIC; 
  signal cortexm0_u_logic_N142z4_U142z4_AND_5606_o1_29507 : STD_LOGIC; 
  signal cortexm0_u_logic_Ql33z4_29508 : STD_LOGIC; 
  signal N1322 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx42_29510 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4131_29511 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx43_29512 : STD_LOGIC; 
  signal cortexm0_u_logic_V7ywx41_29513 : STD_LOGIC; 
  signal N586 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx48_29515 : STD_LOGIC; 
  signal N1259 : STD_LOGIC; 
  signal cortexm0_u_logic_A272z4_H272z4_AND_6015_o1_29517 : STD_LOGIC; 
  signal N1396 : STD_LOGIC; 
  signal N1186 : STD_LOGIC; 
  signal cortexm0_u_logic_F32wx42_29520 : STD_LOGIC; 
  signal N766 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx415 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx414 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx41_29524 : STD_LOGIC; 
  signal N1654 : STD_LOGIC; 
  signal cortexm0_u_logic_W9nvx41_29526 : STD_LOGIC; 
  signal N1457 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N670 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx44_29530 : STD_LOGIC; 
  signal N1318 : STD_LOGIC; 
  signal N1319 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx46 : STD_LOGIC; 
  signal N1440 : STD_LOGIC; 
  signal cortexm0_u_logic_Cxc3z4_29535 : STD_LOGIC; 
  signal N1450 : STD_LOGIC; 
  signal N596 : STD_LOGIC; 
  signal N1371 : STD_LOGIC; 
  signal N1257 : STD_LOGIC; 
  signal N584 : STD_LOGIC; 
  signal cortexm0_u_logic_Vb9wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjhvx42_29542 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjhvx41_29543 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4151 : STD_LOGIC; 
  signal cortexm0_u_logic_Nn0wx48_29545 : STD_LOGIC; 
  signal N792 : STD_LOGIC; 
  signal N861 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx41_29548 : STD_LOGIC; 
  signal cortexm0_u_logic_Ixxwx42_29549 : STD_LOGIC; 
  signal N1192 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx42_29551 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx44_29552 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx41_29553 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx41_29554 : STD_LOGIC; 
  signal cortexm0_u_logic_Xucwx4_B19wx4_XOR_54_o : STD_LOGIC; 
  signal cortexm0_u_logic_J00wx41_29556 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o12_29557 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o9_29558 : STD_LOGIC; 
  signal N1345 : STD_LOGIC; 
  signal N1346 : STD_LOGIC; 
  signal cortexm0_u_logic_Sfh2z4 : STD_LOGIC; 
  signal N1188 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx46_29563 : STD_LOGIC; 
  signal N944 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal N910 : STD_LOGIC; 
  signal N1398 : STD_LOGIC; 
  signal N1399 : STD_LOGIC; 
  signal N411 : STD_LOGIC; 
  signal N549 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx45_29571 : STD_LOGIC; 
  signal cortexm0_u_logic_Ze1wx43_29572 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx44_29573 : STD_LOGIC; 
  signal N1283 : STD_LOGIC; 
  signal cortexm0_u_logic_Hlzvx42_29575 : STD_LOGIC; 
  signal cortexm0_u_logic_F6zvx42_29576 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx41_29577 : STD_LOGIC; 
  signal N1490 : STD_LOGIC; 
  signal cortexm0_u_logic_Q1ywx41_29579 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o1_29580 : STD_LOGIC; 
  signal N1331 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1395_o : STD_LOGIC; 
  signal N316 : STD_LOGIC; 
  signal cortexm0_u_logic_Fyzvx41_29584 : STD_LOGIC; 
  signal cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o4_29585 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4135_29586 : STD_LOGIC; 
  signal cortexm0_u_logic_Ox1wx4311_29587 : STD_LOGIC; 
  signal N1334 : STD_LOGIC; 
  signal cortexm0_u_logic_Ithvx42_29589 : STD_LOGIC; 
  signal cortexm0_u_logic_Ithvx41_29590 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o2_29591 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx46_29592 : STD_LOGIC; 
  signal N1328 : STD_LOGIC; 
  signal N8 : STD_LOGIC; 
  signal cortexm0_u_logic_Nozvx41_29595 : STD_LOGIC; 
  signal N760 : STD_LOGIC; 
  signal N1262 : STD_LOGIC; 
  signal N1261 : STD_LOGIC; 
  signal N1494 : STD_LOGIC; 
  signal N1493 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o3_29601 : STD_LOGIC; 
  signal N1754 : STD_LOGIC; 
  signal N148 : STD_LOGIC; 
  signal N2 : STD_LOGIC; 
  signal N1135 : STD_LOGIC; 
  signal N896 : STD_LOGIC; 
  signal N509 : STD_LOGIC; 
  signal cortexm0_u_logic_Qhe2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tdg2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xcuwx43_29610 : STD_LOGIC; 
  signal N160 : STD_LOGIC; 
  signal N1182 : STD_LOGIC; 
  signal cortexm0_u_logic_Hy0wx41_29613 : STD_LOGIC; 
  signal N1013 : STD_LOGIC; 
  signal N1355 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_In8wx4 : STD_LOGIC; 
  signal N306 : STD_LOGIC; 
  signal N916 : STD_LOGIC; 
  signal N1301 : STD_LOGIC; 
  signal N128 : STD_LOGIC; 
  signal N1315 : STD_LOGIC; 
  signal N1316 : STD_LOGIC; 
  signal cortexm0_u_logic_Po73z4_29625 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc7wx42_29626 : STD_LOGIC; 
  signal cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o3_29627 : STD_LOGIC; 
  signal N733 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx411_29629 : STD_LOGIC; 
  signal cortexm0_u_logic_R40wx47 : STD_LOGIC; 
  signal N110 : STD_LOGIC; 
  signal cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o7_29632 : STD_LOGIC; 
  signal N1044 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4140_29634 : STD_LOGIC; 
  signal cortexm0_u_logic_Bn8wx4 : STD_LOGIC; 
  signal N146 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx43_29637 : STD_LOGIC; 
  signal cortexm0_u_logic_Sl8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ya8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tb8wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fi93z4_29641 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o12 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o7 : STD_LOGIC; 
  signal N1233 : STD_LOGIC; 
  signal cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o2_29645 : STD_LOGIC; 
  signal cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o1_29646 : STD_LOGIC; 
  signal cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o3_29647 : STD_LOGIC; 
  signal cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o2_29648 : STD_LOGIC; 
  signal cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o1_29649 : STD_LOGIC; 
  signal cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o3_29650 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o2_29651 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o3_29652 : STD_LOGIC; 
  signal cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o5 : STD_LOGIC; 
  signal N857 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx45_29655 : STD_LOGIC; 
  signal N58 : STD_LOGIC; 
  signal N158 : STD_LOGIC; 
  signal cortexm0_u_logic_Izpvx48_29658 : STD_LOGIC; 
  signal N473 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx49_29660 : STD_LOGIC; 
  signal N758 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx41_29662 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx42_29663 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o13 : STD_LOGIC; 
  signal N1242 : STD_LOGIC; 
  signal N1243 : STD_LOGIC; 
  signal N1241 : STD_LOGIC; 
  signal cortexm0_u_logic_C4pvx42_29668 : STD_LOGIC; 
  signal cortexm0_u_logic_C4pvx41_29669 : STD_LOGIC; 
  signal cortexm0_u_logic_Zt7wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fc7wx41_29671 : STD_LOGIC; 
  signal N1724 : STD_LOGIC; 
  signal cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o1 : STD_LOGIC; 
  signal N1378 : STD_LOGIC; 
  signal cortexm0_u_logic_U11wx41_29675 : STD_LOGIC; 
  signal cortexm0_u_logic_Jr1wx43_29676 : STD_LOGIC; 
  signal cortexm0_u_logic_D6yvx42_29677 : STD_LOGIC; 
  signal N1352 : STD_LOGIC; 
  signal N1141 : STD_LOGIC; 
  signal N730 : STD_LOGIC; 
  signal N483 : STD_LOGIC; 
  signal cortexm0_u_logic_Hk0wx410_29682 : STD_LOGIC; 
  signal cortexm0_u_logic_Feqwx42_29683 : STD_LOGIC; 
  signal N770 : STD_LOGIC; 
  signal cortexm0_u_logic_Qs0wx42_29685 : STD_LOGIC; 
  signal N1640 : STD_LOGIC; 
  signal cortexm0_u_logic_Pgb2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o7_29688 : STD_LOGIC; 
  signal N1431 : STD_LOGIC; 
  signal N1172 : STD_LOGIC; 
  signal N1173 : STD_LOGIC; 
  signal N1421 : STD_LOGIC; 
  signal cortexm0_u_logic_Ojnvx41_29693 : STD_LOGIC; 
  signal N1238 : STD_LOGIC; 
  signal cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o1_29695 : STD_LOGIC; 
  signal cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o2_29696 : STD_LOGIC; 
  signal cortexm0_u_logic_Svqwx43_29697 : STD_LOGIC; 
  signal cortexm0_u_logic_Do1wx4311_29698 : STD_LOGIC; 
  signal N1425 : STD_LOGIC; 
  signal N1122 : STD_LOGIC; 
  signal N1123 : STD_LOGIC; 
  signal N1505 : STD_LOGIC; 
  signal N1160 : STD_LOGIC; 
  signal N1648 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzqvx42_29705 : STD_LOGIC; 
  signal N624 : STD_LOGIC; 
  signal N1646 : STD_LOGIC; 
  signal cortexm0_u_logic_X61wx41_29708 : STD_LOGIC; 
  signal cortexm0_u_logic_W21wx41_29709 : STD_LOGIC; 
  signal N748 : STD_LOGIC; 
  signal cortexm0_u_logic_Uvzvx42_29711 : STD_LOGIC; 
  signal N525 : STD_LOGIC; 
  signal N1465 : STD_LOGIC; 
  signal cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o1_29714 : STD_LOGIC; 
  signal N347 : STD_LOGIC; 
  signal N1402 : STD_LOGIC; 
  signal N1289 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx414_29718 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx412_29719 : STD_LOGIC; 
  signal N1367 : STD_LOGIC; 
  signal cortexm0_u_logic_Gqwwx41_29721 : STD_LOGIC; 
  signal N401 : STD_LOGIC; 
  signal cortexm0_u_logic_Bsawx4_Isawx4_AND_2022_o311_29723 : STD_LOGIC; 
  signal N1064 : STD_LOGIC; 
  signal N1063 : STD_LOGIC; 
  signal N1650 : STD_LOGIC; 
  signal cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o2_29727 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx45_29728 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx44_29729 : STD_LOGIC; 
  signal N1361 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx46_29731 : STD_LOGIC; 
  signal N1380 : STD_LOGIC; 
  signal N353 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o9_29734 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o8_29735 : STD_LOGIC; 
  signal cortexm0_u_logic_Bwdwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4113_29737 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4125_29738 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx42_29739 : STD_LOGIC; 
  signal cortexm0_u_logic_SF28112_29740 : STD_LOGIC; 
  signal cortexm0_u_logic_SF28111_29741 : STD_LOGIC; 
  signal N1393 : STD_LOGIC; 
  signal cortexm0_u_logic_Djzvx45_29743 : STD_LOGIC; 
  signal N443 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx49_29745 : STD_LOGIC; 
  signal N1270 : STD_LOGIC; 
  signal N1022 : STD_LOGIC; 
  signal N1298 : STD_LOGIC; 
  signal N150 : STD_LOGIC; 
  signal N1230 : STD_LOGIC; 
  signal N1620 : STD_LOGIC; 
  signal N644 : STD_LOGIC; 
  signal N377 : STD_LOGIC; 
  signal N1055 : STD_LOGIC; 
  signal cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o4_29755 : STD_LOGIC; 
  signal cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o2_29756 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx48_29757 : STD_LOGIC; 
  signal N1374 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4149_29759 : STD_LOGIC; 
  signal N938 : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx44_29761 : STD_LOGIC; 
  signal cortexm0_u_logic_Lf0wx41_29762 : STD_LOGIC; 
  signal N1484 : STD_LOGIC; 
  signal cortexm0_u_logic_N90wx43_29764 : STD_LOGIC; 
  signal cortexm0_u_logic_N90wx42_29765 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o4_29766 : STD_LOGIC; 
  signal cortexm0_u_logic_N482z4_U482z4_AND_6171_o3_29767 : STD_LOGIC; 
  signal cortexm0_u_logic_Syhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4117_29769 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4116_29770 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4112_29771 : STD_LOGIC; 
  signal N1286 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o2_29773 : STD_LOGIC; 
  signal cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o1_29774 : STD_LOGIC; 
  signal cortexm0_u_logic_Qdtwx4 : STD_LOGIC; 
  signal N162 : STD_LOGIC; 
  signal N345 : STD_LOGIC; 
  signal cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o2_29778 : STD_LOGIC; 
  signal N124 : STD_LOGIC; 
  signal N1339 : STD_LOGIC; 
  signal N1340 : STD_LOGIC; 
  signal cortexm0_u_logic_Ai9wx42_29782 : STD_LOGIC; 
  signal cortexm0_u_logic_Ai9wx41_29783 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o1_29784 : STD_LOGIC; 
  signal cortexm0_u_logic_K1ivx4 : STD_LOGIC; 
  signal N1133 : STD_LOGIC; 
  signal N1698 : STD_LOGIC; 
  signal N523 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_J7ewx41 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_J7ewx411_29790 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_J7ewx412_29791 : STD_LOGIC; 
  signal cortexm0_u_logic_Ra1wx43_29792 : STD_LOGIC; 
  signal cortexm0_u_logic_Hc1wx45_29793 : STD_LOGIC; 
  signal N1047 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx411_29795 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx46_29796 : STD_LOGIC; 
  signal cortexm0_u_logic_SF153211 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx42_29798 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N646 : STD_LOGIC; 
  signal N647 : STD_LOGIC; 
  signal N1312 : STD_LOGIC; 
  signal N1313 : STD_LOGIC; 
  signal N802 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdbwx45_29805 : STD_LOGIC; 
  signal N1644 : STD_LOGIC; 
  signal cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o4_29807 : STD_LOGIC; 
  signal N1251 : STD_LOGIC; 
  signal N1273 : STD_LOGIC; 
  signal N492 : STD_LOGIC; 
  signal cortexm0_u_logic_Owgvx4 : STD_LOGIC; 
  signal N1206 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o3_29813 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o2_29814 : STD_LOGIC; 
  signal N358 : STD_LOGIC; 
  signal cortexm0_u_logic_Bspvx43_29816 : STD_LOGIC; 
  signal N359 : STD_LOGIC; 
  signal N1482 : STD_LOGIC; 
  signal N1481 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx47_29820 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx44_29821 : STD_LOGIC; 
  signal cortexm0_u_logic_Wa0wx42_29822 : STD_LOGIC; 
  signal N1210 : STD_LOGIC; 
  signal cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o31 : STD_LOGIC; 
  signal N1129 : STD_LOGIC; 
  signal N1128 : STD_LOGIC; 
  signal N1061 : STD_LOGIC; 
  signal N1060 : STD_LOGIC; 
  signal N1020 : STD_LOGIC; 
  signal N1293 : STD_LOGIC; 
  signal cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5_29831 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o41 : STD_LOGIC; 
  signal N144 : STD_LOGIC; 
  signal cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o412_29834 : STD_LOGIC; 
  signal N1628 : STD_LOGIC; 
  signal cortexm0_u_logic_Mb1wx43_29836 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N964 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll1wx41_29839 : STD_LOGIC; 
  signal N721 : STD_LOGIC; 
  signal N718 : STD_LOGIC; 
  signal N395 : STD_LOGIC; 
  signal N653 : STD_LOGIC; 
  signal N652 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx49_29845 : STD_LOGIC; 
  signal cortexm0_u_logic_Nd3wx48_29846 : STD_LOGIC; 
  signal N497 : STD_LOGIC; 
  signal cortexm0_u_logic_Eruwx43_29848 : STD_LOGIC; 
  signal cortexm0_u_logic_Hy0wx43_29849 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx41_29850 : STD_LOGIC; 
  signal N1325 : STD_LOGIC; 
  signal cortexm0_u_logic_D1ivx4_29852 : STD_LOGIC; 
  signal cortexm0_u_logic_B0ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o2_29854 : STD_LOGIC; 
  signal N362 : STD_LOGIC; 
  signal N618 : STD_LOGIC; 
  signal N1427 : STD_LOGIC; 
  signal N696 : STD_LOGIC; 
  signal N398 : STD_LOGIC; 
  signal N1170 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx414_29861 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx413_29862 : STD_LOGIC; 
  signal cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o4_29863 : STD_LOGIC; 
  signal N1369 : STD_LOGIC; 
  signal cortexm0_u_logic_Mbt2z4_29865 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o3_29866 : STD_LOGIC; 
  signal cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o2_29867 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o1_29868 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o3 : STD_LOGIC; 
  signal N1227 : STD_LOGIC; 
  signal N1224 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o1_29873 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o2_29874 : STD_LOGIC; 
  signal N391 : STD_LOGIC; 
  signal N629 : STD_LOGIC; 
  signal N392 : STD_LOGIC; 
  signal N1664 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o3_29879 : STD_LOGIC; 
  signal cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o4_29880 : STD_LOGIC; 
  signal N379 : STD_LOGIC; 
  signal cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o2_29882 : STD_LOGIC; 
  signal cortexm0_u_logic_P2uvx4 : STD_LOGIC; 
  signal N1218 : STD_LOGIC; 
  signal cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o4_29885 : STD_LOGIC; 
  signal N1221 : STD_LOGIC; 
  signal N1376 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx45_29888 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal cortexm0_u_logic_Bk13z4_29890 : STD_LOGIC; 
  signal N138 : STD_LOGIC; 
  signal N701 : STD_LOGIC; 
  signal N389 : STD_LOGIC; 
  signal N1018 : STD_LOGIC; 
  signal N1017 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_28_rt_103 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_26_rt_102 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_25_rt_94 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_27_rt_90 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_20_rt_59 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_18_rt_58 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_17_rt_50 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_19_rt_46 : STD_LOGIC; 
  signal ProtoComp947_CYINITGND_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Cax2z4_rt_128 : STD_LOGIC; 
  signal cortexm0_u_logic_G7x2z4_rt_117 : STD_LOGIC; 
  signal cortexm0_u_logic_R8x2z4_rt_112 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_8_rt_37 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_6_rt_36 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_5_rt_28 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_7_rt_24 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_2_rt_11 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_4_rt_6 : STD_LOGIC; 
  signal ProtoComp944_CYINITGND_0 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_3_rt_4 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_24_rt_81 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_22_rt_80 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_21_rt_72 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_23_rt_68 : STD_LOGIC; 
  signal cortexm0_u_logic_Tme3z4_rt_150 : STD_LOGIC; 
  signal cortexm0_u_logic_Gmd3z4_rt_149 : STD_LOGIC; 
  signal cortexm0_u_logic_Ufx2z4_rt_141 : STD_LOGIC; 
  signal cortexm0_u_logic_Fhx2z4_rt_137 : STD_LOGIC; 
  signal cortexm0_u_logic_Plx2z4_rt_172 : STD_LOGIC; 
  signal cortexm0_u_logic_Jwf3z4_rt_171 : STD_LOGIC; 
  signal cortexm0_u_logic_Rix2z4_rt_163 : STD_LOGIC; 
  signal cortexm0_u_logic_Dkx2z4_rt_159 : STD_LOGIC; 
  signal cortexm0_u_logic_J4x2z4_rt_192 : STD_LOGIC; 
  signal ProtoComp949_CYINITGND_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_G7x2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_R8x2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_Jex2z4_rt_216 : STD_LOGIC; 
  signal cortexm0_u_logic_Nbx2z4_rt_215 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_Roh2z4_cy_7_cortexm0_u_logic_Cax2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_Ycx2z4_rt_203 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_32_Q_338 : STD_LOGIC; 
  signal cortexm0_u_logic_F2o2z4_rt_371 : STD_LOGIC; 
  signal ProtoComp959_CYINITVCC_1 : STD_LOGIC; 
  signal clkm_BUFGP_IBUFG_571 : STD_LOGIC; 
  signal ProtoComp964_IINV_OUT : STD_LOGIC; 
  signal ahblite_bridge_state_machine_1_rstn_inv_non_inverted : STD_LOGIC; 
  signal ahbmi_hrdata_6_IBUF_759 : STD_LOGIC; 
  signal ahbmi_hgrant_0_IBUF_738 : STD_LOGIC; 
  signal ahbmi_hrdata_2_IBUF_747 : STD_LOGIC; 
  signal ahbmi_hrdata_9_IBUF_768 : STD_LOGIC; 
  signal ahbmi_hrdata_1_IBUF_744 : STD_LOGIC; 
  signal ahbmi_hrdata_0_IBUF_741 : STD_LOGIC; 
  signal ahbmi_hrdata_3_IBUF_750 : STD_LOGIC; 
  signal ahbmi_hrdata_5_IBUF_756 : STD_LOGIC; 
  signal ahbmi_hrdata_7_IBUF_762 : STD_LOGIC; 
  signal ahbmi_hrdata_8_IBUF_765 : STD_LOGIC; 
  signal ahbmi_hrdata_4_IBUF_753 : STD_LOGIC; 
  signal ahbmi_hrdata_12_IBUF_1136 : STD_LOGIC; 
  signal ahbmi_hrdata_13_IBUF_1142 : STD_LOGIC; 
  signal ahbmi_hrdata_11_IBUF_1133 : STD_LOGIC; 
  signal ahbmi_hrdata_10_IBUF_1130 : STD_LOGIC; 
  signal ahbmi_hrdata_22_IBUF_1151 : STD_LOGIC; 
  signal ahbmi_hrdata_30_IBUF_1154 : STD_LOGIC; 
  signal ahbmi_hrdata_14_IBUF_1148 : STD_LOGIC; 
  signal ahbmi_hrdata_20_IBUF_1139 : STD_LOGIC; 
  signal ahbmi_hresp_1_IBUF_1127 : STD_LOGIC; 
  signal ahbmi_hrdata_21_IBUF_1145 : STD_LOGIC; 
  signal ahbmi_hrdata_18_IBUF_1178 : STD_LOGIC; 
  signal ahbmi_hrdata_31_IBUF_1163 : STD_LOGIC; 
  signal ahbmi_hrdata_15_IBUF_1157 : STD_LOGIC; 
  signal ahbmi_hrdata_17_IBUF_1172 : STD_LOGIC; 
  signal ahbmi_hrdata_25_IBUF_1175 : STD_LOGIC; 
  signal ahbmi_hrdata_26_IBUF_1181 : STD_LOGIC; 
  signal ahbmi_hrdata_24_IBUF_1169 : STD_LOGIC; 
  signal ahbmi_hrdata_23_IBUF_1160 : STD_LOGIC; 
  signal ahbmi_hrdata_16_IBUF_1166 : STD_LOGIC; 
  signal ahbmi_hrdata_28_IBUF_1190 : STD_LOGIC; 
  signal ahbmi_hrdata_19_IBUF_1184 : STD_LOGIC; 
  signal ahbmi_hrdata_29_IBUF_1193 : STD_LOGIC; 
  signal ahbmi_hrdata_27_IBUF_1187 : STD_LOGIC; 
  signal ahbmi_hready_IBUF_1260 : STD_LOGIC; 
  signal cm0_led_OBUF_INV_cm0_ledCLK : STD_LOGIC; 
  signal cortexm0_u_logic_Qxgwx4_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o1_1358 : STD_LOGIC; 
  signal N845_pack_3 : STD_LOGIC; 
  signal N1543 : STD_LOGIC; 
  signal N1542 : STD_LOGIC; 
  signal cortexm0_u_logic_Bkxvx412_pack_11 : STD_LOGIC; 
  signal N1720 : STD_LOGIC; 
  signal N1779 : STD_LOGIC; 
  signal N1778 : STD_LOGIC; 
  signal cortexm0_u_logic_Xp3wx4_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx416_pack_7 : STD_LOGIC; 
  signal N1722_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx415_2753 : STD_LOGIC; 
  signal N1764_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Ukpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mkrwx4_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Nv6wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uuewx4_pack_10 : STD_LOGIC; 
  signal cortexm0_u_logic_Ihewx4_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx43_pack_2 : STD_LOGIC; 
  signal N1819 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx422_1610 : STD_LOGIC; 
  signal N1818 : STD_LOGIC; 
  signal N1758_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_X16wx4_pack_3 : STD_LOGIC; 
  signal N1782 : STD_LOGIC; 
  signal N1783 : STD_LOGIC; 
  signal cortexm0_u_logic_U6wvx42_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx418_1809 : STD_LOGIC; 
  signal cortexm0_u_logic_Gvrwx4_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Dziwx4_Lcpvx4_OR_832_o_pack_2 : STD_LOGIC; 
  signal N1799 : STD_LOGIC; 
  signal N1798 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx42_1662 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx47_1713 : STD_LOGIC; 
  signal cortexm0_u_logic_V6swx4_pack_9 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx44_pack_10 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx427_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx44_1573 : STD_LOGIC; 
  signal cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2590_o : STD_LOGIC; 
  signal cortexm0_u_logic_J16wx4_pack_9 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqwvx4_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Ipkwx4_pack_2 : STD_LOGIC; 
  signal N1813 : STD_LOGIC; 
  signal N1812 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx44_1898 : STD_LOGIC; 
  signal cortexm0_u_logic_Nywvx4_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjwvx4_pack_8 : STD_LOGIC; 
  signal N1766 : STD_LOGIC; 
  signal N1676 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx430_pack_1 : STD_LOGIC; 
  signal N1678 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx431_2168 : STD_LOGIC; 
  signal cortexm0_u_logic_Dthwx4_pack_1 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx48_2408 : STD_LOGIC; 
  signal N1814 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx415_2342 : STD_LOGIC; 
  signal N1815 : STD_LOGIC; 
  signal cortexm0_u_logic_Bqcwx4_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_O58wx4_pack_5 : STD_LOGIC; 
  signal N1694_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohwvx4_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o4_2571 : STD_LOGIC; 
  signal cortexm0_u_logic_Sjwvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o : STD_LOGIC; 
  signal N1808 : STD_LOGIC; 
  signal N1809 : STD_LOGIC; 
  signal cortexm0_u_logic_Clewx4_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Aphvx4 : STD_LOGIC; 
  signal N1860 : STD_LOGIC; 
  signal cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o : STD_LOGIC; 
  signal N1861 : STD_LOGIC; 
  signal cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_pack_6 : STD_LOGIC; 
  signal N1787 : STD_LOGIC; 
  signal N1786 : STD_LOGIC; 
  signal cortexm0_u_logic_R3mwx4_4044 : STD_LOGIC; 
  signal cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o2_4041 : STD_LOGIC; 
  signal N1806 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_4192 : STD_LOGIC; 
  signal N1807 : STD_LOGIC; 
  signal cortexm0_u_logic_V5nvx4_4024 : STD_LOGIC; 
  signal N1875 : STD_LOGIC; 
  signal N1874 : STD_LOGIC; 
  signal cortexm0_u_logic_Kzbwx42_3997 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx414_4036 : STD_LOGIC; 
  signal N1822 : STD_LOGIC; 
  signal N1823 : STD_LOGIC; 
  signal cortexm0_u_logic_Vq0xx4_pack_3 : STD_LOGIC; 
  signal N1686_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mohvx4 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx433_3051 : STD_LOGIC; 
  signal cortexm0_u_logic_Lqwvx4_Y99vx4_OR_834_o : STD_LOGIC; 
  signal cortexm0_u_logic_K1wvx42_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3811_o : STD_LOGIC; 
  signal cortexm0_u_logic_Xviwx4_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx411_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6666_o_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx44_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Ju5wx4_pack_3 : STD_LOGIC; 
  signal N1789 : STD_LOGIC; 
  signal N1788 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx428_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Vwhvx429_3207 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_880_o : STD_LOGIC; 
  signal N433 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx421_3307 : STD_LOGIC; 
  signal cortexm0_u_logic_A8yvx4_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx47_3281 : STD_LOGIC; 
  signal N1752 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx44_3372 : STD_LOGIC; 
  signal N1817 : STD_LOGIC; 
  signal N1816 : STD_LOGIC; 
  signal cortexm0_u_logic_Zrvvx4_L4xvx4_AND_885_o : STD_LOGIC; 
  signal N1811 : STD_LOGIC; 
  signal N1810 : STD_LOGIC; 
  signal cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o : STD_LOGIC; 
  signal cortexm0_u_logic_Kghvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bthvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Sbxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mtqvx42_pack_10 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4xvx43_3594 : STD_LOGIC; 
  signal cortexm0_u_logic_P3mvx4_3486 : STD_LOGIC; 
  signal N1624_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_F5mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_P9fwx4_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_K6yvx47_6649 : STD_LOGIC; 
  signal cortexm0_u_logic_Jcw2z4_6564 : STD_LOGIC; 
  signal cortexm0_u_logic_Xcovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_X7mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cdnvx4_6594 : STD_LOGIC; 
  signal cortexm0_u_logic_Qqhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mvhvx42_6584 : STD_LOGIC; 
  signal N1820 : STD_LOGIC; 
  signal N1821 : STD_LOGIC; 
  signal cortexm0_u_logic_Dghvx4_4281 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_4401 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2361_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_D4mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yafwx41_4421 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx422_4456 : STD_LOGIC; 
  signal cortexm0_u_logic_Wfhvx4_4219 : STD_LOGIC; 
  signal cortexm0_u_logic_Ggswx42_4208 : STD_LOGIC; 
  signal cortexm0_u_logic_J6nvx4_4384 : STD_LOGIC; 
  signal cortexm0_u_logic_W3mvx4_4300 : STD_LOGIC; 
  signal N1863 : STD_LOGIC; 
  signal cortexm0_u_logic_Lk9wx42_4292 : STD_LOGIC; 
  signal N1862 : STD_LOGIC; 
  signal cortexm0_u_logic_Fohvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_O5nvx4_4360 : STD_LOGIC; 
  signal cortexm0_u_logic_Tc7wx4_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_I3mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx42_4547 : STD_LOGIC; 
  signal N1803 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx44_4739 : STD_LOGIC; 
  signal N1802 : STD_LOGIC; 
  signal cortexm0_u_logic_Wpywx4_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_Tohvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q6nvx4_4719 : STD_LOGIC; 
  signal cortexm0_u_logic_Npyvx4 : STD_LOGIC; 
  signal N1708_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_4636 : STD_LOGIC; 
  signal cortexm0_u_logic_Dnhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_A5nvx4_4665 : STD_LOGIC; 
  signal cortexm0_u_logic_L5wvx4 : STD_LOGIC; 
  signal N582 : STD_LOGIC; 
  signal cortexm0_u_logic_Ajnvx4_4690 : STD_LOGIC; 
  signal N1805 : STD_LOGIC; 
  signal N1804 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_5015 : STD_LOGIC; 
  signal cortexm0_u_logic_M66wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jf6wx4_pack_8 : STD_LOGIC; 
  signal N1883 : STD_LOGIC; 
  signal N1882 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx44_4853 : STD_LOGIC; 
  signal cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Nfnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xwawx46_4951 : STD_LOGIC; 
  signal N1826 : STD_LOGIC; 
  signal N1712 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx43_4911 : STD_LOGIC; 
  signal cortexm0_u_logic_X6nvx4_5104 : STD_LOGIC; 
  signal cortexm0_u_logic_Hphvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ik4wx45_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Z5pvx43_pack_1 : STD_LOGIC; 
  signal N1774 : STD_LOGIC; 
  signal cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_5056 : STD_LOGIC; 
  signal N1775 : STD_LOGIC; 
  signal cortexm0_u_logic_C6nvx4_5143 : STD_LOGIC; 
  signal cortexm0_u_logic_Ophvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jqhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ynhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cqhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ilpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_SF230 : STD_LOGIC; 
  signal N403 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal cortexm0_u_logic_N5qvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_C68wx4_Z6gvx4_AND_1775_o_pack_12 : STD_LOGIC; 
  signal cortexm0_u_logic_Vphvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_174_o : STD_LOGIC; 
  signal cortexm0_u_logic_S7nvx4_5526 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx419_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_U5q2z4_5393 : STD_LOGIC; 
  signal cortexm0_u_logic_M41wx4_rt_5392 : STD_LOGIC; 
  signal cortexm0_u_logic_Pxyvx4_M3ovx4_OR_593_o : STD_LOGIC; 
  signal cortexm0_u_logic_L7nvx4_5581 : STD_LOGIC; 
  signal cortexm0_u_logic_T4nvx4_5665 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx43_5713 : STD_LOGIC; 
  signal N1781 : STD_LOGIC; 
  signal N1780 : STD_LOGIC; 
  signal cortexm0_u_logic_Mrsvx412_5702 : STD_LOGIC; 
  signal N1801 : STD_LOGIC; 
  signal cortexm0_u_logic_Ruhvx4 : STD_LOGIC; 
  signal N1800 : STD_LOGIC; 
  signal N1714_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Hjnvx4_5618 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx47_5689 : STD_LOGIC; 
  signal cortexm0_u_logic_Knhvx4 : STD_LOGIC; 
  signal N1834 : STD_LOGIC; 
  signal N1835 : STD_LOGIC; 
  signal cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o12_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_Wmhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rnhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx45_6116 : STD_LOGIC; 
  signal cortexm0_u_logic_H5nvx4_6102 : STD_LOGIC; 
  signal cortexm0_u_logic_Gakwx4_pack_3 : STD_LOGIC; 
  signal N1545 : STD_LOGIC; 
  signal N1544 : STD_LOGIC; 
  signal N849_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_E7nvx4_6060 : STD_LOGIC; 
  signal cortexm0_u_logic_Owhvx4118_pack_5 : STD_LOGIC; 
  signal N1845 : STD_LOGIC; 
  signal N1844 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o7_5968 : STD_LOGIC; 
  signal cortexm0_u_logic_Vllvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_6264 : STD_LOGIC; 
  signal cortexm0_u_logic_Agbwx4_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_M4nvx4_6174 : STD_LOGIC; 
  signal cortexm0_u_logic_Pmhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qbpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Z7nvx4 : STD_LOGIC; 
  signal N1113_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fmqvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tfxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qd1wx4_rt_9004 : STD_LOGIC; 
  signal cortexm0_u_logic_Cc73z4_8994 : STD_LOGIC; 
  signal N1539 : STD_LOGIC; 
  signal N1538 : STD_LOGIC; 
  signal N800 : STD_LOGIC; 
  signal cortexm0_u_logic_Ll83z4_9079 : STD_LOGIC; 
  signal cortexm0_u_logic_Dq73z4_cortexm0_u_logic_Qd1wx4_rt_9076 : STD_LOGIC; 
  signal cortexm0_u_logic_Ko1wx4 : STD_LOGIC; 
  signal N1795 : STD_LOGIC; 
  signal N1794 : STD_LOGIC; 
  signal cortexm0_u_logic_Fvhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xzavx43_6749 : STD_LOGIC; 
  signal N1881 : STD_LOGIC; 
  signal cortexm0_u_logic_T3ovx4_pack_2 : STD_LOGIC; 
  signal N1880 : STD_LOGIC; 
  signal cortexm0_u_logic_Fscwx4 : STD_LOGIC; 
  signal N1518 : STD_LOGIC; 
  signal N622 : STD_LOGIC; 
  signal N1519 : STD_LOGIC; 
  signal N1716 : STD_LOGIC; 
  signal N405 : STD_LOGIC; 
  signal N1601 : STD_LOGIC; 
  signal N1600 : STD_LOGIC; 
  signal cortexm0_u_logic_P12wx47_6836 : STD_LOGIC; 
  signal cortexm0_u_logic_Kuc2z44_6802 : STD_LOGIC; 
  signal N1855 : STD_LOGIC; 
  signal cortexm0_u_logic_Llnvx4_7056 : STD_LOGIC; 
  signal N156_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_T50wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ppsvx45_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Jvxvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qdnvx4_7079 : STD_LOGIC; 
  signal cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1068_o_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1465_o_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4711_o_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_G8nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hwhvx4_rt_7246 : STD_LOGIC; 
  signal cortexm0_u_logic_Fij2z4_1_pack_7 : STD_LOGIC; 
  signal cortexm0_u_logic_N8nvx4 : STD_LOGIC; 
  signal N807 : STD_LOGIC; 
  signal N772 : STD_LOGIC; 
  signal cortexm0_u_logic_Vllvx42_7739 : STD_LOGIC; 
  signal N1784 : STD_LOGIC; 
  signal cortexm0_u_logic_H3wvx4_pack_8 : STD_LOGIC; 
  signal N1785 : STD_LOGIC; 
  signal cortexm0_u_logic_Ky5wx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R9nwx4_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jp3wx4_pack_6 : STD_LOGIC; 
  signal N1838 : STD_LOGIC; 
  signal cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o3_7580 : STD_LOGIC; 
  signal N1839 : STD_LOGIC; 
  signal N655_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Fbnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Eyhvx4 : STD_LOGIC; 
  signal N1603 : STD_LOGIC; 
  signal cortexm0_u_logic_U052z4_B152z4_AND_5742_o1_7891 : STD_LOGIC; 
  signal N1602 : STD_LOGIC; 
  signal N1836 : STD_LOGIC; 
  signal cortexm0_u_logic_Z62wx46_7873 : STD_LOGIC; 
  signal N1837 : STD_LOGIC; 
  signal N931 : STD_LOGIC; 
  signal N1537 : STD_LOGIC; 
  signal N1536 : STD_LOGIC; 
  signal N798 : STD_LOGIC; 
  signal N1849 : STD_LOGIC; 
  signal N1103 : STD_LOGIC; 
  signal N1848 : STD_LOGIC; 
  signal N1869 : STD_LOGIC; 
  signal N1868 : STD_LOGIC; 
  signal cortexm0_u_logic_Duc2z4 : STD_LOGIC; 
  signal N1571 : STD_LOGIC; 
  signal N1570 : STD_LOGIC; 
  signal N1138 : STD_LOGIC; 
  signal N1553 : STD_LOGIC; 
  signal N1552 : STD_LOGIC; 
  signal N998 : STD_LOGIC; 
  signal cortexm0_u_logic_Vuo2z4_9517 : STD_LOGIC; 
  signal cortexm0_u_logic_F6zvx4_rt_9514 : STD_LOGIC; 
  signal N437 : STD_LOGIC; 
  signal cortexm0_u_logic_W9nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M413z4_9610 : STD_LOGIC; 
  signal cortexm0_u_logic_Q713z4_cortexm0_u_logic_Qd1wx4_rt_9608 : STD_LOGIC; 
  signal N1792 : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx42_9757 : STD_LOGIC; 
  signal N1793 : STD_LOGIC; 
  signal N1549 : STD_LOGIC; 
  signal cortexm0_u_logic_Bfhvx4_9888 : STD_LOGIC; 
  signal N1548 : STD_LOGIC; 
  signal N932 : STD_LOGIC; 
  signal cortexm0_u_logic_Kfpvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jjhvx42_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Xdnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ibrwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Feyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gehvx42_10373 : STD_LOGIC; 
  signal cortexm0_u_logic_Zlnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kanvx41_10360 : STD_LOGIC; 
  signal cortexm0_u_logic_Xppvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mi13z4_10816 : STD_LOGIC; 
  signal cortexm0_u_logic_Uo13z4_cortexm0_u_logic_F6zvx4_rt_10814 : STD_LOGIC; 
  signal cortexm0_u_logic_Hcnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tbnvx4 : STD_LOGIC; 
  signal N1011 : STD_LOGIC; 
  signal N232_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q7mvx4_10878 : STD_LOGIC; 
  signal cortexm0_u_logic_J7ewx4 : STD_LOGIC; 
  signal N1864 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_11012 : STD_LOGIC; 
  signal N1865 : STD_LOGIC; 
  signal cortexm0_u_logic_Mbnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bpsvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I9nvx41_10909 : STD_LOGIC; 
  signal cortexm0_u_logic_Slnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rblwx44_pack_2 : STD_LOGIC; 
  signal ProtoComp1998_CYINITGND_0 : STD_LOGIC; 
  signal cortexm0_u_logic_Iu1wx4_rt_11298 : STD_LOGIC; 
  signal hready_pack_1 : STD_LOGIC; 
  signal ahblite_bridge_state_machine_1_next_state : STD_LOGIC; 
  signal cortexm0_u_logic_Kxkwx4_rt_11373 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx4_rt_11349 : STD_LOGIC; 
  signal N1840 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx41_pack_9 : STD_LOGIC; 
  signal N1841 : STD_LOGIC; 
  signal cortexm0_u_logic_P9nvx4_11568 : STD_LOGIC; 
  signal cortexm0_u_logic_B9nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kqzvx411_11542 : STD_LOGIC; 
  signal N1850 : STD_LOGIC; 
  signal N1851 : STD_LOGIC; 
  signal cortexm0_u_logic_I9nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kanvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Danvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U8nvx4 : STD_LOGIC; 
  signal N1846 : STD_LOGIC; 
  signal N1847 : STD_LOGIC; 
  signal cortexm0_u_logic_SF2821 : STD_LOGIC; 
  signal N1572 : STD_LOGIC; 
  signal N1144 : STD_LOGIC; 
  signal N1573 : STD_LOGIC; 
  signal N731 : STD_LOGIC; 
  signal N473_pack_7 : STD_LOGIC; 
  signal N1516 : STD_LOGIC; 
  signal N1517 : STD_LOGIC; 
  signal cortexm0_u_logic_S9zvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vfyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ydyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zdhvx4_14249 : STD_LOGIC; 
  signal N1546 : STD_LOGIC; 
  signal N1547 : STD_LOGIC; 
  signal N928 : STD_LOGIC; 
  signal N1843 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o11_14357 : STD_LOGIC; 
  signal N1842 : STD_LOGIC; 
  signal cortexm0_u_logic_S132z4_Z132z4_AND_5467_o2_pack_4 : STD_LOGIC; 
  signal N1610 : STD_LOGIC; 
  signal N1611 : STD_LOGIC; 
  signal N1489 : STD_LOGIC; 
  signal N1873 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o20_12247 : STD_LOGIC; 
  signal N1872 : STD_LOGIC; 
  signal cortexm0_u_logic_Ranvx4_12324 : STD_LOGIC; 
  signal N1612 : STD_LOGIC; 
  signal N1493_pack_15 : STD_LOGIC; 
  signal N1613 : STD_LOGIC; 
  signal cortexm0_u_logic_Ithvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ithvx42_pack_5 : STD_LOGIC; 
  signal N1777 : STD_LOGIC; 
  signal cortexm0_u_logic_Otyvx42_12512 : STD_LOGIC; 
  signal N1776 : STD_LOGIC; 
  signal N1656 : STD_LOGIC; 
  signal cortexm0_u_logic_Bmhvx4_12390 : STD_LOGIC; 
  signal N1771 : STD_LOGIC; 
  signal cortexm0_u_logic_C192z4_J192z4_AND_6302_o3_12565 : STD_LOGIC; 
  signal N1770 : STD_LOGIC; 
  signal cortexm0_u_logic_Eqpvx4 : STD_LOGIC; 
  signal N1013_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Yuhvx420_12912 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_I0d2z4_4_12747 : STD_LOGIC; 
  signal cortexm0_u_logic_I0d2z4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_I0d2z4_3_12728 : STD_LOGIC; 
  signal ahblite_bridge_ahbmst_1_comb_v_retry : STD_LOGIC; 
  signal ahblite_bridge_dmao_ready_pack_2 : STD_LOGIC; 
  signal N1829 : STD_LOGIC; 
  signal N1828 : STD_LOGIC; 
  signal cortexm0_u_logic_Xcuwx43_pack_6 : STD_LOGIC; 
  signal N1796 : STD_LOGIC; 
  signal cortexm0_u_logic_Fjswx4_pack_6 : STD_LOGIC; 
  signal N1797 : STD_LOGIC; 
  signal cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o2_13205 : STD_LOGIC; 
  signal cortexm0_u_logic_K4mvx4_13115 : STD_LOGIC; 
  signal cortexm0_u_logic_Yanvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vcnvx4 : STD_LOGIC; 
  signal ahblite_bridge_ahbmst_1_comb_v_grant : STD_LOGIC; 
  signal N796 : STD_LOGIC; 
  signal cortexm0_u_logic_B3mvx4 : STD_LOGIC; 
  signal N146_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4115_13753 : STD_LOGIC; 
  signal cortexm0_u_logic_H6mvx4 : STD_LOGIC; 
  signal N1233_pack_4 : STD_LOGIC; 
  signal N1531 : STD_LOGIC; 
  signal N1530 : STD_LOGIC; 
  signal N713 : STD_LOGIC; 
  signal cortexm0_u_logic_Tb8wx4_pack_7 : STD_LOGIC; 
  signal N1512 : STD_LOGIC; 
  signal N459 : STD_LOGIC; 
  signal N1513 : STD_LOGIC; 
  signal N1521 : STD_LOGIC; 
  signal N664 : STD_LOGIC; 
  signal N461 : STD_LOGIC; 
  signal cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_14075 : STD_LOGIC; 
  signal cortexm0_u_logic_Rbmvx4_14643 : STD_LOGIC; 
  signal N74 : STD_LOGIC; 
  signal cortexm0_u_logic_E5owx43_pack_9 : STD_LOGIC; 
  signal cortexm0_u_logic_Xt6wx42_15042 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_Z78wx4110_14809 : STD_LOGIC; 
  signal cortexm0_u_logic_D6yvx4_rt_15008 : STD_LOGIC; 
  signal cortexm0_u_logic_H3d3z4_5_15007 : STD_LOGIC; 
  signal cortexm0_u_logic_D6yvx42_pack_6 : STD_LOGIC; 
  signal N1125 : STD_LOGIC; 
  signal N1567 : STD_LOGIC; 
  signal cortexm0_u_logic_F9owx4_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_T5mvx4 : STD_LOGIC; 
  signal N1148 : STD_LOGIC; 
  signal N1173_pack_1 : STD_LOGIC; 
  signal cortexm0_u_logic_Ojnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Uehvx4_15635 : STD_LOGIC; 
  signal N1515 : STD_LOGIC; 
  signal N468 : STD_LOGIC; 
  signal N1514 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_29_rt_15824 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_30_rt_15818 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_32_rt_15815 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_31_rt_15808 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_13_rt_15797 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_14_rt_15791 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_16_rt_15788 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_15_rt_15781 : STD_LOGIC; 
  signal cortexm0_u_logic_Madd_n16585_cy_32_rt_15850 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_9_rt_15770 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_10_rt_15764 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_12_rt_15761 : STD_LOGIC; 
  signal cortexm0_u_logic_n16585_11_rt_15754 : STD_LOGIC; 
  signal cortexm0_u_logic_Vihvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gehvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Velvx4_15953 : STD_LOGIC; 
  signal N1857 : STD_LOGIC; 
  signal N1856 : STD_LOGIC; 
  signal cortexm0_u_logic_St0wx48_15917 : STD_LOGIC; 
  signal cortexm0_u_logic_Rpmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o11_16154 : STD_LOGIC; 
  signal cortexm0_u_logic_Acnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cxhvx4_16092 : STD_LOGIC; 
  signal cortexm0_u_logic_Nlhvx4_16044 : STD_LOGIC; 
  signal N1564 : STD_LOGIC; 
  signal N1122_pack_12 : STD_LOGIC; 
  signal N1565 : STD_LOGIC; 
  signal cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Meyvx4 : STD_LOGIC; 
  signal N1832 : STD_LOGIC; 
  signal cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o6_16750 : STD_LOGIC; 
  signal N1833 : STD_LOGIC; 
  signal cortexm0_u_logic_Cjhvx42_16508 : STD_LOGIC; 
  signal cortexm0_u_logic_L8mvx4 : STD_LOGIC; 
  signal N1026 : STD_LOGIC; 
  signal N1605 : STD_LOGIC; 
  signal N1604 : STD_LOGIC; 
  signal cortexm0_u_logic_Wamvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U9mvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zkhvx4_16956 : STD_LOGIC; 
  signal cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Edhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Erhvx4 : STD_LOGIC; 
  signal N1523 : STD_LOGIC; 
  signal N1522 : STD_LOGIC; 
  signal N679 : STD_LOGIC; 
  signal hwdata_5_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Pu1wx4_inv : STD_LOGIC; 
  signal cortexm0_u_logic_Pamvx4 : STD_LOGIC; 
  signal N178 : STD_LOGIC; 
  signal cortexm0_u_logic_Ocnvx4_17574 : STD_LOGIC; 
  signal cortexm0_u_logic_Ldhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Skhvx4_17899 : STD_LOGIC; 
  signal cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o9_pack_6 : STD_LOGIC; 
  signal ahblite_bridge_ahbmst_1_comb_v_active : STD_LOGIC; 
  signal cortexm0_u_logic_Rhnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ddyvx4 : STD_LOGIC; 
  signal N1107 : STD_LOGIC; 
  signal cortexm0_u_logic_K22wx41_18466 : STD_LOGIC; 
  signal N1294 : STD_LOGIC; 
  signal N1590 : STD_LOGIC; 
  signal N1591 : STD_LOGIC; 
  signal N1304 : STD_LOGIC; 
  signal N1296 : STD_LOGIC; 
  signal N1876 : STD_LOGIC; 
  signal N1877 : STD_LOGIC; 
  signal N1595 : STD_LOGIC; 
  signal N1297 : STD_LOGIC; 
  signal N1594 : STD_LOGIC; 
  signal N44 : STD_LOGIC; 
  signal N1298_pack_6 : STD_LOGIC; 
  signal N1597 : STD_LOGIC; 
  signal N1596 : STD_LOGIC; 
  signal cortexm0_u_logic_Rdyvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hvivx4 : STD_LOGIC; 
  signal N1562 : STD_LOGIC; 
  signal N1056 : STD_LOGIC; 
  signal N1563 : STD_LOGIC; 
  signal cortexm0_u_logic_P37wx42_18796 : STD_LOGIC; 
  signal N1791 : STD_LOGIC; 
  signal N1790 : STD_LOGIC; 
  signal cortexm0_u_logic_Qr42z4_pack_11 : STD_LOGIC; 
  signal cortexm0_u_logic_Sdhvx4_18674 : STD_LOGIC; 
  signal cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Qjhvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Lkhvx4_18619 : STD_LOGIC; 
  signal N1575 : STD_LOGIC; 
  signal N1230_pack_4 : STD_LOGIC; 
  signal N1574 : STD_LOGIC; 
  signal N1773 : STD_LOGIC; 
  signal cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o6_18975 : STD_LOGIC; 
  signal N1772 : STD_LOGIC; 
  signal N1853 : STD_LOGIC; 
  signal N1852 : STD_LOGIC; 
  signal cortexm0_u_logic_Yw0wx46_18803 : STD_LOGIC; 
  signal N521 : STD_LOGIC; 
  signal cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_Glhvx4_19167 : STD_LOGIC; 
  signal cortexm0_u_logic_H3ivx4 : STD_LOGIC; 
  signal ahbmo_htrans_1_OBUF_19629 : STD_LOGIC; 
  signal cortexm0_u_logic_Ulhvx4_19401 : STD_LOGIC; 
  signal cortexm0_u_logic_Bjkvx4_19390 : STD_LOGIC; 
  signal cortexm0_u_logic_Khnvx4_19615 : STD_LOGIC; 
  signal cortexm0_u_logic_Tvhvx4_19526 : STD_LOGIC; 
  signal cortexm0_u_logic_P2nvx4 : STD_LOGIC; 
  signal N1292 : STD_LOGIC; 
  signal N1586 : STD_LOGIC; 
  signal cortexm0_u_logic_W2nvx4 : STD_LOGIC; 
  signal N1587 : STD_LOGIC; 
  signal cortexm0_u_logic_K3nvx4 : STD_LOGIC; 
  signal N1569 : STD_LOGIC; 
  signal N1132 : STD_LOGIC; 
  signal N1581 : STD_LOGIC; 
  signal N1275 : STD_LOGIC; 
  signal N1580 : STD_LOGIC; 
  signal N1578 : STD_LOGIC; 
  signal N1579 : STD_LOGIC; 
  signal N1246 : STD_LOGIC; 
  signal N986 : STD_LOGIC; 
  signal N416_pack_2 : STD_LOGIC; 
  signal N1550 : STD_LOGIC; 
  signal N1551 : STD_LOGIC; 
  signal N1239 : STD_LOGIC; 
  signal N1576 : STD_LOGIC; 
  signal N1577 : STD_LOGIC; 
  signal N1047_pack_8 : STD_LOGIC; 
  signal N1557 : STD_LOGIC; 
  signal N1556 : STD_LOGIC; 
  signal cortexm0_u_logic_Ekhvx4_20283 : STD_LOGIC; 
  signal cortexm0_u_logic_Imhvx4_20004 : STD_LOGIC; 
  signal N1540 : STD_LOGIC; 
  signal N1541 : STD_LOGIC; 
  signal N802_pack_7 : STD_LOGIC; 
  signal cortexm0_u_logic_Duhvx4_20412 : STD_LOGIC; 
  signal N1607 : STD_LOGIC; 
  signal cortexm0_u_logic_Ce0wx41_20302 : STD_LOGIC; 
  signal N1606 : STD_LOGIC; 
  signal cortexm0_u_logic_Galvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_R3nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_S0nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_L0nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Y3nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qnkvx4_21086 : STD_LOGIC; 
  signal N431 : STD_LOGIC; 
  signal N519 : STD_LOGIC; 
  signal cortexm0_u_logic_B2uvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mz63z4_21376 : STD_LOGIC; 
  signal cortexm0_u_logic_J70wx4_rt_21374 : STD_LOGIC; 
  signal cortexm0_u_logic_Dmivx4_21287 : STD_LOGIC; 
  signal cortexm0_u_logic_Pdjvx4 : STD_LOGIC; 
  signal N1482_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mhhvx4_21169 : STD_LOGIC; 
  signal cortexm0_u_logic_Mekvx4_21137 : STD_LOGIC; 
  signal cortexm0_u_logic_D3nvx4 : STD_LOGIC; 
  signal hwdata_12_pack_1 : STD_LOGIC; 
  signal N1293_pack_6 : STD_LOGIC; 
  signal N1589 : STD_LOGIC; 
  signal N1588 : STD_LOGIC; 
  signal N1859 : STD_LOGIC; 
  signal N1858 : STD_LOGIC; 
  signal cortexm0_u_logic_H6zwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ormvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zcivx4 : STD_LOGIC; 
  signal N721_pack_8 : STD_LOGIC; 
  signal N1534 : STD_LOGIC; 
  signal cortexm0_u_logic_Wthvx4_21931 : STD_LOGIC; 
  signal N1535 : STD_LOGIC; 
  signal cortexm0_u_logic_Nehvx4_21824 : STD_LOGIC; 
  signal hwdata_16_pack_1 : STD_LOGIC; 
  signal cortexm0_u_logic_M5mvx4_21699 : STD_LOGIC; 
  signal N1555 : STD_LOGIC; 
  signal N422_pack_7 : STD_LOGIC; 
  signal N1554 : STD_LOGIC; 
  signal N1015 : STD_LOGIC; 
  signal N1524 : STD_LOGIC; 
  signal N1525 : STD_LOGIC; 
  signal N681 : STD_LOGIC; 
  signal cortexm0_u_logic_Yhnvx4_22154 : STD_LOGIC; 
  signal cortexm0_u_logic_Thhvx4_22218 : STD_LOGIC; 
  signal cortexm0_u_logic_Cb3wx4 : STD_LOGIC; 
  signal N718_pack_9 : STD_LOGIC; 
  signal N1533 : STD_LOGIC; 
  signal cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o_pack_7 : STD_LOGIC; 
  signal N1532 : STD_LOGIC; 
  signal cortexm0_u_logic_O3ivx4_22197 : STD_LOGIC; 
  signal cortexm0_u_logic_Qjhvx42_22006 : STD_LOGIC; 
  signal N1609 : STD_LOGIC; 
  signal N1608 : STD_LOGIC; 
  signal cortexm0_u_logic_Qfzvx42_pack_14 : STD_LOGIC; 
  signal N1831 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx414 : STD_LOGIC; 
  signal N1830 : STD_LOGIC; 
  signal cortexm0_u_logic_U1nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pomvx4 : STD_LOGIC; 
  signal hwdata_2_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_Xjhvx4_22645 : STD_LOGIC; 
  signal cortexm0_u_logic_A9jvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Yghvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_N1nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Cknvx4 : STD_LOGIC; 
  signal N42 : STD_LOGIC; 
  signal cortexm0_u_logic_G1nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B5kvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_I2nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_B2nvx4 : STD_LOGIC; 
  signal N1599 : STD_LOGIC; 
  signal N1598 : STD_LOGIC; 
  signal N1299 : STD_LOGIC; 
  signal cortexm0_u_logic_Dpmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Womvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Csmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mmux_H3ivx4113_23316 : STD_LOGIC; 
  signal cortexm0_u_logic_H6tvx4_pack_2 : STD_LOGIC; 
  signal N1291 : STD_LOGIC; 
  signal N1879 : STD_LOGIC; 
  signal N1878 : STD_LOGIC; 
  signal hwdata_3_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Unmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o_pack_8 : STD_LOGIC; 
  signal N1768 : STD_LOGIC; 
  signal N1496 : STD_LOGIC; 
  signal N1769 : STD_LOGIC; 
  signal cortexm0_u_logic_Lrx2z4_rt_23455 : STD_LOGIC; 
  signal cortexm0_u_logic_Xsx2z4_rt_23449 : STD_LOGIC; 
  signal cortexm0_u_logic_Vvx2z4_rt_23446 : STD_LOGIC; 
  signal cortexm0_u_logic_Jux2z4_rt_23439 : STD_LOGIC; 
  signal cortexm0_u_logic_Omk2z4_rt_23473 : STD_LOGIC; 
  signal cortexm0_u_logic_J0l2z4_rt_23469 : STD_LOGIC; 
  signal cortexm0_u_logic_Bnx2z4_rt_23401 : STD_LOGIC; 
  signal cortexm0_u_logic_Zjq2z4_rt_23395 : STD_LOGIC; 
  signal cortexm0_u_logic_Foe3z4_rt_23392 : STD_LOGIC; 
  signal cortexm0_u_logic_B9g3z4_rt_23385 : STD_LOGIC; 
  signal N1867 : STD_LOGIC; 
  signal N1866 : STD_LOGIC; 
  signal N1050 : STD_LOGIC; 
  signal cortexm0_u_logic_Nox2z4_rt_23428 : STD_LOGIC; 
  signal cortexm0_u_logic_Kaf3z4_rt_23422 : STD_LOGIC; 
  signal cortexm0_u_logic_Zpx2z4_rt_23419 : STD_LOGIC; 
  signal cortexm0_u_logic_Xyk2z4_rt_23412 : STD_LOGIC; 
  signal cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Nbx2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Ycx2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_V4d3z4_rt_23365 : STD_LOGIC; 
  signal cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Jex2z4_rt : STD_LOGIC; 
  signal cortexm0_u_logic_E0nvx4 : STD_LOGIC; 
  signal N1825 : STD_LOGIC; 
  signal N1824 : STD_LOGIC; 
  signal cortexm0_u_logic_Gm1wx417_23496 : STD_LOGIC; 
  signal cortexm0_u_logic_Z0nvx4 : STD_LOGIC; 
  signal N696_pack_10 : STD_LOGIC; 
  signal N1527 : STD_LOGIC; 
  signal N1526 : STD_LOGIC; 
  signal cortexm0_u_logic_Oihvx4_23565 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1052_o : STD_LOGIC; 
  signal cortexm0_u_logic_M5tvx4_pack_8 : STD_LOGIC; 
  signal cortexm0_u_logic_Tqmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Nnmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Armvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o : STD_LOGIC; 
  signal cortexm0_u_logic_V4ovx4 : STD_LOGIC; 
  signal cortexm0_u_logic_E0uvx4_pack_4 : STD_LOGIC; 
  signal hwdata_17_pack_5 : STD_LOGIC; 
  signal cortexm0_u_logic_Xsmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Gnmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o_pack_6 : STD_LOGIC; 
  signal cortexm0_u_logic_K8ivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_M0kvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qwowx4 : STD_LOGIC; 
  signal cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o3_23986 : STD_LOGIC; 
  signal cortexm0_u_logic_Nmnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Z4wwx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Tmjvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Pgnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Jknvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ohivx4 : STD_LOGIC; 
  signal hwdata_7_pack_2 : STD_LOGIC; 
  signal cortexm0_u_logic_C1lvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Xvjvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F8v2z4_cortexm0_u_logic_V4d3z4_rt_24454 : STD_LOGIC; 
  signal cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Ufx2z4_rt_24448 : STD_LOGIC; 
  signal cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Fhx2z4_rt_24445 : STD_LOGIC; 
  signal cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Gmd3z4_rt_24438 : STD_LOGIC; 
  signal cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Tme3z4_rt_24481 : STD_LOGIC; 
  signal cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Rix2z4_rt_24475 : STD_LOGIC; 
  signal cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Dkx2z4_rt_24472 : STD_LOGIC; 
  signal cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Jwf3z4_rt_24465 : STD_LOGIC; 
  signal cortexm0_u_logic_Aihvx4_24315 : STD_LOGIC; 
  signal cortexm0_u_logic_Vmj2z4_24308 : STD_LOGIC; 
  signal cortexm0_u_logic_Rqzvx4_rt_24306 : STD_LOGIC; 
  signal N1871 : STD_LOGIC; 
  signal N1870 : STD_LOGIC; 
  signal N1053 : STD_LOGIC; 
  signal N1664_pack_3 : STD_LOGIC; 
  signal cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Plx2z4_rt_24508 : STD_LOGIC; 
  signal cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Bnx2z4_rt_24502 : STD_LOGIC; 
  signal cortexm0_u_logic_Uu73z4_cortexm0_u_logic_B9g3z4_rt_24499 : STD_LOGIC; 
  signal cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Zjq2z4_rt_24492 : STD_LOGIC; 
  signal cortexm0_u_logic_Jsmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vrmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Kpmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Ypmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_U573z4_cortexm0_u_logic_Zpx2z4_rt_24562 : STD_LOGIC; 
  signal cortexm0_u_logic_U573z4_cortexm0_u_logic_Lrx2z4_rt_24556 : STD_LOGIC; 
  signal cortexm0_u_logic_U573z4_cortexm0_u_logic_Jux2z4_rt_24553 : STD_LOGIC; 
  signal cortexm0_u_logic_U573z4_cortexm0_u_logic_Xsx2z4_rt_24546 : STD_LOGIC; 
  signal cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Foe3z4_rt_24535 : STD_LOGIC; 
  signal cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Nox2z4_rt_24529 : STD_LOGIC; 
  signal cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Xyk2z4_rt_24526 : STD_LOGIC; 
  signal cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Kaf3z4_rt_24519 : STD_LOGIC; 
  signal cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Vvx2z4_rt_24587 : STD_LOGIC; 
  signal cortexm0_u_logic_Yd03z4_cortexm0_u_logic_J0l2z4_rt_24583 : STD_LOGIC; 
  signal cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Omk2z4_rt_24577 : STD_LOGIC; 
  signal cortexm0_u_logic_Elnvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Iomvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Zmmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qsmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Bomvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fqmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Mqmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_D3uvx4_pack_4 : STD_LOGIC; 
  signal cortexm0_u_logic_Qknvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_F4nvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Wzivx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Fskvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Hrmvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Etmvx4_25120 : STD_LOGIC; 
  signal cortexm0_u_logic_Xknvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Eijvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Q9kvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Rtpvx46_25045 : STD_LOGIC; 
  signal cortexm0_u_logic_L4jvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Vjnvx4_25271 : STD_LOGIC; 
  signal cortexm0_u_logic_Hihvx4_25292 : STD_LOGIC; 
  signal N1529 : STD_LOGIC; 
  signal N1528 : STD_LOGIC; 
  signal N701_pack_10 : STD_LOGIC; 
  signal cortexm0_u_logic_R5lvx4 : STD_LOGIC; 
  signal cortexm0_u_logic_Irjvx4 : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hsize_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwrite_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hsize_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_29_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_27_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_25_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_24_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_28_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_htrans_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_26_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_21_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_20_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_23_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_22_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hwdata_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_cm0_led_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_21_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_17_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_31_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_11_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_15_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_22_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_12_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_20_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_13_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_23_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_24_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_14_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_16_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_10_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_30_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_29_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_18_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_26_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_19_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_2_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_6_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_4_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_0_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_25_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_5_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_1_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_7_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_8_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_28_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_3_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_9_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_haddr_27_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_cm0_led_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cm0_led_IN : STD_LOGIC; 
  signal NlwBufferSignal_ahbmo_hbusreq_OBUF_I : STD_LOGIC; 
  signal NlwBufferSignal_clkm_BUFGP_BUFG_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qz43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qz43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Enw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pet2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bsy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gqw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zcn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I6z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cyq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uup2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Auk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y9t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xg33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xg33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ftf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ftf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zgr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zgr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ii73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ii73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Avg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Avg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jcw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Duu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Duu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I6w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hqg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hqg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H903z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H903z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F4q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F4q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ft83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ft83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ydw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L8t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W7z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Iwp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kc03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kc03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K9z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zoy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I2t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Urw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pty2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K1z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sow2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lny2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nen2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mzp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mzp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Byw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Swy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qem2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O5t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O5t2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Emi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Emi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Euh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Euh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O723z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O723z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A4t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fij2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fij2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L753z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L753z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_To33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_To33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kig3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kig3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M4j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M4j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xly2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qlw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nqy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mfw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ckw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S4w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ahw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Itw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gq43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y873z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y873z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C3w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pz53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pz53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oiw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rxl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hue3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hue3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tse3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tse3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hq33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hq33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Viy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hyy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O5t2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O5t2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Npk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Npk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U2x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mww2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Emi2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Emi2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aok2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aok2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aok2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aok2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sog3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sog3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qzw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xuw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dvy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D603z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D603z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jky2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wlz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wlz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rpe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rpe3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kf23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kf23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U4z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Otr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Otr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H9i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F1x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tki2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tki2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B1q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B1q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jhy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fzl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X213z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X213z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Unm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Unm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q273z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q273z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N3v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N3v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ukt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ukt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mhn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mhn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rvu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rvu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G123z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G123z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vu93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vu93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V3m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V3m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vg53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vg53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G6d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E143z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E143z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yj43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yj43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A9p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A9p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rro2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rro2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z863z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z863z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Emi2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Emi2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgj2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgj2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E0d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E0d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hi83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hi83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nsk2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nsk2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ark2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ark2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffj2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nsk2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nsk2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ycu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ycu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eyr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eyr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nsk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nsk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Npk2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Npk2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Npk2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Npk2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pa33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pa33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zjg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zjg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ccg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ccg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nag3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nag3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gfg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gfg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qdj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wxp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ruj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ruj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E1r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E1r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yzi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E913z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E913z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dtj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dtj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q2q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q2q2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Naq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Naq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rdq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rdq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wrg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wrg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hyz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hyz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ufy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgj2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgj2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fij2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pwg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pwg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Olg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rdg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rdg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fey2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hmv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hmv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E153z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ltg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ltg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U2s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U2s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rhu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rhu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ejm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ejm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qz33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ek03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ek03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ii63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ii63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fwj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fwj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gcr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gcr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rvv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rvv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Duv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Duv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yg13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yg13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Imu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Imu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Csz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Csz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Owq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G9w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pdi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fpi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fpi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Orj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Orj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eyg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eyg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tjf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tjf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ilf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ilf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgg3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xyh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xyh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ccq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ccq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oas2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oas2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_No93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_No93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uku2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uku2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tki2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tki2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kf13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kf13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Knz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Knz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z853z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z853z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Txj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Txj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yfn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yfn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Imt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Imt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wai2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gmm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gmm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qrf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qrf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yb93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yb93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rds2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rds2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uuf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uuf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T0m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T0m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kfr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kfr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cai3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cai3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hq23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hq23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hbv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hbv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M0i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M0i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S2r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S2r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ht53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ht53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dng3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dng3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_To23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_To23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xmf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xmf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bqf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bqf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wbf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wbf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lph3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lph3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fre3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fre3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eif3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eif3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z8s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z8s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fxv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fxv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aok2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qwr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qwr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gt93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gt93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oir2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oir2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Twz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Twz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B613z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B613z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qg93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ecp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ecp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tel2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tel2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vuo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cmn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cmn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y7y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T9v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T9v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xhl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xhl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q713z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q713z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M413z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vdr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vdr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zb83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zb83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I7r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I7r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qyc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qyc3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cxc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cxc3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ldf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ldf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W5s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V4d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S703z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S703z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qzq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X6m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X6m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L763z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L763z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Plx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Thm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cao2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cao2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Igl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Igl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sa23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sa23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wa03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wa03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ay53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ay53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hxx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gto2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gto2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ka93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ka93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cvr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cvr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nbm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wai2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wai2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aff3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aff3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rr83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Okn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Okn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Asr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Asr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H783z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H783z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pgf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pgf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M743z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M743z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uu83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uu83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I463z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I463z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pap2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pap2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N8i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N8i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uo13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uo13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dwl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lbn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zfv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zfv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nz73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nz73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ft73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ft73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dy23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dy23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fxu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fxu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wd23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wd23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U7w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O403z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O403z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gtp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wd13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wd13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ajn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ajn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jl93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jl93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ro43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ro43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gju2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gju2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I4s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ahblite_bridge_state_machine_1_current_state_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cgu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cgu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M1j2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_0_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Edl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Edl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qcy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M9y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N8o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N8o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z523z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z523z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rbo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rbo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eq63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eq63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J773z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bby2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W4y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K6y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y6o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jbu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jbu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bdm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pbl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pbl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_If33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_If33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rni2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rni2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Igi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kaf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T263z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T263z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K7s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K7s2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dcs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dcs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C193z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C193z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F473z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F473z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eut2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eut2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wo03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wo03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I3y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zjq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qi03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qi03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Grl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Grl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G4r2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G4r2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G7x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T583z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T583z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qml2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qml2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S2p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S2p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zei2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J433z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J433z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sjj2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_ahblite_bridge_ahbmst_1_r_active_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jw93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F0y2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wu53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kyi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_ahblite_bridge_ahbmst_1_r_active_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R0t2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R0t2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ey03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ey03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sg83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sg83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J5o2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K0u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K0u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bn53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bn53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svk2z4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T1d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X9n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X9n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Od83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Od83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nl43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nl43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C3z2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fi93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fi93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K103z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K103z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uyv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eun2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eun2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Arn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qfa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qfa3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kw63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kw63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X533z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nt03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nt03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H2m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H2m2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gjt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gjt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mcz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mcz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eol2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eol2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ec33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ec33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V3o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I113z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I113z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tna3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tna3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ohv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ohv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wu63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wu63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G493z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G493z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X563z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X563z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rni2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rni2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E163z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_E163z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_3_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_3_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H3d3z4_5_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hmh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hmh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mof3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mof3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V223z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V223z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O5k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O5k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kjk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kjk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvn2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tiz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tiz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uqi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uqi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B1a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B1a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Spl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Spl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wbk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X553z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X553z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z7i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gmd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Av13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Av13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aru2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aru2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R6v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R6v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bv03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bv03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aez2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aez2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hc23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hc23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bnx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Foe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nox2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qrp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qrp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rhi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V0k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V0k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K7g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G0w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fcj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_P2a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_P2a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cax2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kiq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kiq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gip2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gip2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qa43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qa43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yg23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yg23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sd43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sd43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zj53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zj53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mvm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mvm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M1j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M1j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Po63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I453z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I453z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zkk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zkk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U9u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U9u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cam2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K2k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K2k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Djv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Djv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cll2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cll2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Psu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uaj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tdp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ch03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ch03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ixt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ycx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R283z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R283z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yaz2z4_4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z203z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z203z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vaw2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rbi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rz13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rz13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ieh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mka3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mka3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sgp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X543z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X543z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z3k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z3k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fn13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gf53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hc13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pst2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rht2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rht2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Trq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rym2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R1w2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C5v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C5v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jex2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B9g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ikz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ikz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wqm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wqm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ow33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zxo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zxo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yr13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yr13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nz83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nz83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Djh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Djh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nqz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nqz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_ahblite_bridge_ahbmst_1_r_active_0_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Idk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ujp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ujp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ql23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vhk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vhk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nf03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nf03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jca3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jca3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wj83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mi33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hub3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lns2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lns2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hn03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hn03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rkd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Neu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Neu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jwf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rtz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rtz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B173z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B173z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_It63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_It63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dkx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ufx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wzy2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jq13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jq13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qji3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qji3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pxb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jw73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jw73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_An63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ji43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ji43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F9j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F9j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Joi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Joi3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sz23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sz23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lul2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tz03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tz03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ipm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ipm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cq93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cq93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hnr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hnr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ksm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ksm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H133z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ytm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ytm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nbx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lqr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lqr2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gji2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C5n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C5n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ka83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ka83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R8x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ovc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hpd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hpd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Umi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Umi3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uj93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uj93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ohh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eqq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Eqq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bf93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bf93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Omk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rek2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rek2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ki53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D7k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D7k2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R293z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R293z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nnc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gfq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gfq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lee3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Skh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D4g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lhd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lhd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fed3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fed3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pab3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pab3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aqp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aqp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N7c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cps2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cps2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dks2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dks2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uls2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uls2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z0g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z0g3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vr43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F483z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F483z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fhx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kzf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kzf3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Na73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V233z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V233z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A8h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A8h3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_P9h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_P9h3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J4x2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V883z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V883z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zpj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zpj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I443z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I443z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Df83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Df83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xyk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I0e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I0e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A933z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_A933z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L733z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L733z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hak2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tyd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tyd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sr53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sr53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ble3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Svs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yx83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vfd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vfd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bjd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bjd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tvt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tqc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bec3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qfc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jsc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vcv2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vcv2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Efp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tch3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tch3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wmp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wmp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wor2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wor2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D923z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D923z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ywi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vxf3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W3f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T5g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lq03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lq03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B5u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B5u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W893z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W893z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M3u2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M3u2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pw03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pw03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tr63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tr63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mz63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rd53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G1s2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J7q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cgt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cgt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ggk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ggk2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C183z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C183z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vvx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xx93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Td33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Td33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Snd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Snd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z4l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z4l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dpc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Oar2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C9a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L7a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L7a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tib3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tib3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vgs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Azs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Azs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kkb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kkb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wuq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Usl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Usl2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cma3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cma3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ilp2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ilp2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z8b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y8q2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J0l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tme3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O2g3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O2g3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gdo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gdo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mt13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mt13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Hzj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wyt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ozo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ozo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R6n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_R6n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N3n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_N3n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cqo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jux2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gci2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_V1l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lw53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lw53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pvd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pvd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ylc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S3i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xyn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gha3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gha3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B943z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B943z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y1n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H8l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H8l2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bus2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bus2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jxs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jxs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mis2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mis2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D1p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D1p2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wqd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wqd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rix2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nl53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nl53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Slr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K423z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K423z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Anq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Anq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ec43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ec43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tyx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Md93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Md93z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wnh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jkc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F4c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ztc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zad3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zad3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T8f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X1e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X1e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q6e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zu23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uic3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ipb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bmb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bmb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cy13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ug43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J9d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J9d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T7d3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T7d3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Llq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vve3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ipn2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H2f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gcb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gcb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xeo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ara3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Adt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Adt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kxe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gza3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nfb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Nfb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bge3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I1h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L8m2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wia3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wia3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Z2h3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B5e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B5e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ibe3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ibe3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kev2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kev2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cn43z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cn43z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ebh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ebh3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mcc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lsd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lsd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Gxk2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G8n2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_G8n2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Axm2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Axm2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tqs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tqs2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dq53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M3e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xdb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xdb3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Isi2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Isi2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt33z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kt33z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fhc3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zpx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aea3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aea3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kss2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kss2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Y9l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M5f3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ogo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aze3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J7b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J7b3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D4a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_D4a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B2i3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B2i3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mbt2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mbt2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_C4b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ddi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fvz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fvz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_B6j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll63z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll63z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Tzg3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zr03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zr03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Taa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Taa3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Mjl2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_I793z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_H4p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jlo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jlo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lz93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Szr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X0c3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lgi3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_L7p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8v2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8v2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Poq2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Poq2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Art2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Art2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xsx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Glj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Glj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vmj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F8e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5a3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U5a3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fli3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fli3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vzz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vzz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Vac3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uu73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uu73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pcd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pcd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W0b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Iua3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Rsa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Qxa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Exd3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Exd3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T253z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T253z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lpu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk23z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk23z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U573z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U573z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fio2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Fio2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sa13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sa13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yd03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yd03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sl03z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Sl03z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kwo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kwo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_J6i2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_O0o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_M2b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uei3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_She3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jpa3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zva3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S5b3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S5b3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ffs2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_K3l2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Wce3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U593z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dhb3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xti2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Xti2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_F2o2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc53z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Cc53z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uyu2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Uyu2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Kop2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U9e3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_U9e3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ym93z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X2j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_X2j2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Zfh3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pfz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Pfz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll73z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ll73z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Koj2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Koj2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk13z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Bk13z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aud3z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Aud3z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yoz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Yoz2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ymo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ymo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jw83z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Jw83z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Dkr2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Q7j2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Lrx2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Noo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T243z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_T243z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_S8k2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ujo2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ujo2z4_IN : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_W5p2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ehz2z4_CLK : STD_LOGIC; 
  signal NlwBufferSignal_cortexm0_u_logic_Ehz2z4_IN : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_5_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_6_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_7_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_8_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_13_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_14_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_15_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_16_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_62_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_3_O_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_63_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_64_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_25_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_25_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_26_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_27_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_28_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_29_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_30_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_31_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_9_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_10_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_11_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_12_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_54_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_55_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_56_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_57_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_50_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_51_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_52_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_53_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_92_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_93_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_94_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_26_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_88_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_89_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_90_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_91_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_20_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_21_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_22_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_36_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_2_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_3_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_16_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_17_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_18_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_19_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_8_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_9_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_10_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_11_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_12_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_13_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_14_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_15_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_4_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_5_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_6_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_7_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal VCC : STD_LOGIC; 
  signal GND : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_397_C6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_398_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_396_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_2_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_3_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_4_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_17_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_18_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_19_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_20_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_21_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_22_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_23_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_24_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_hprot_1_OBUF_1_30_D6LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_38_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_39_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_40_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_41_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_O_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_S_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_xor_29_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_37_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_46_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_47_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_48_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_49_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_42_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_43_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_44_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_45_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_58_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_59_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_60_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_61_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_84_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_85_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_86_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_87_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_80_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_81_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_82_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_83_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_76_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_77_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_78_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_79_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_68_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_69_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_70_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_71_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_72_D5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_73_C5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_74_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_75_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_O_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_S_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_66_B5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal NLW_ahbmo_htrans_0_OBUF_1_67_A5LUT_O_UNCONNECTED : STD_LOGIC; 
  signal ahblite_bridge_ahbmst_1_r_active : STD_LOGIC_VECTOR ( 2 downto 0 ); 
  signal haddr : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal cortexm0_u_logic_Msub_n16536_cy : STD_LOGIC_VECTOR ( 4 downto 4 ); 
  signal cortexm0_u_logic_Zxvwx4_0 : STD_LOGIC_VECTOR ( 12 downto 12 ); 
  signal cortexm0_u_logic_D0wwx4_1 : STD_LOGIC_VECTOR ( 2 downto 2 ); 
  signal hwdata : STD_LOGIC_VECTOR ( 31 downto 0 ); 
  signal cortexm0_u_logic_K0wwx4_2 : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal cortexm0_u_logic_Nyvwx4_3 : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal hsize : STD_LOGIC_VECTOR ( 1 downto 0 ); 
  signal htrans : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal cortexm0_u_logic_Pri3z4 : STD_LOGIC_VECTOR ( 33 downto 1 ); 
  signal cortexm0_u_logic_n16534 : STD_LOGIC_VECTOR ( 29 downto 1 ); 
  signal cortexm0_u_logic_Madd_n16534_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal cortexm0_u_logic_Madd_Pri3z4_lut : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal cortexm0_u_logic_Madd_n16585_lut : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal cortexm0_u_logic_n16585 : STD_LOGIC_VECTOR ( 32 downto 1 ); 
  signal cortexm0_u_logic_Roh2z4 : STD_LOGIC_VECTOR ( 30 downto 0 ); 
  signal cortexm0_u_logic_Madd_Roh2z4_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal cortexm0_u_logic_Msub_Iwh2z4_lut : STD_LOGIC_VECTOR ( 23 downto 1 ); 
  signal cortexm0_u_logic_Iwh2z4 : STD_LOGIC_VECTOR ( 23 downto 0 ); 
begin
  cortexm0_u_logic_Madd_Pri3z4_cy_28_cortexm0_u_logic_Madd_Pri3z4_cy_28_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(28),
      O => cortexm0_u_logic_Pri3z4_28_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_28_cortexm0_u_logic_Madd_Pri3z4_cy_28_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(27),
      O => cortexm0_u_logic_Pri3z4_27_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_28_cortexm0_u_logic_Madd_Pri3z4_cy_28_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(26),
      O => cortexm0_u_logic_Pri3z4_26_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_28_cortexm0_u_logic_Madd_Pri3z4_cy_28_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(25),
      O => cortexm0_u_logic_Pri3z4_25_0
    );
  cortexm0_u_logic_n16585_28_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y132",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_28_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_28_rt_103
    );
  ahbmo_htrans_0_OBUF_1_5_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_5_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_28_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y132"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_24_Q_28663,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_28_Q_28668,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_28_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(28),
      O(2) => cortexm0_u_logic_Pri3z4(27),
      O(1) => cortexm0_u_logic_Pri3z4(26),
      O(0) => cortexm0_u_logic_Pri3z4(25),
      S(3) => cortexm0_u_logic_n16585_28_rt_103,
      S(2) => cortexm0_u_logic_n16585_27_rt_90,
      S(1) => cortexm0_u_logic_n16585_26_rt_102,
      S(0) => cortexm0_u_logic_n16585_25_rt_94
    );
  cortexm0_u_logic_n16585_27_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y132",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_27_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_27_rt_90
    );
  ahbmo_htrans_0_OBUF_1_6_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_6_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_26_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y132",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_26_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_26_rt_102
    );
  ahbmo_htrans_0_OBUF_1_7_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_7_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_25_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y132",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_25_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_25_rt_94
    );
  ahbmo_htrans_0_OBUF_1_8_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y132",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_8_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_cortexm0_u_logic_Madd_Pri3z4_cy_20_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(20),
      O => cortexm0_u_logic_Pri3z4_20_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_cortexm0_u_logic_Madd_Pri3z4_cy_20_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(19),
      O => cortexm0_u_logic_Pri3z4_19_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_cortexm0_u_logic_Madd_Pri3z4_cy_20_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(18),
      O => cortexm0_u_logic_Pri3z4_18_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_cortexm0_u_logic_Madd_Pri3z4_cy_20_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(17),
      O => cortexm0_u_logic_Pri3z4_17_0
    );
  cortexm0_u_logic_n16585_20_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y130",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_20_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_20_rt_59
    );
  ahbmo_htrans_0_OBUF_1_13_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_13_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_20_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y130"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_16_Q_28653,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_20_Q_28658,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_20_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(20),
      O(2) => cortexm0_u_logic_Pri3z4(19),
      O(1) => cortexm0_u_logic_Pri3z4(18),
      O(0) => cortexm0_u_logic_Pri3z4(17),
      S(3) => cortexm0_u_logic_n16585_20_rt_59,
      S(2) => cortexm0_u_logic_n16585_19_rt_46,
      S(1) => cortexm0_u_logic_n16585_18_rt_58,
      S(0) => cortexm0_u_logic_n16585_17_rt_50
    );
  cortexm0_u_logic_n16585_19_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y130",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_19_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_19_rt_46
    );
  ahbmo_htrans_0_OBUF_1_14_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_14_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_18_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y130",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_18_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_18_rt_58
    );
  ahbmo_htrans_0_OBUF_1_15_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_15_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_17_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y130",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_17_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_17_rt_50
    );
  ahbmo_htrans_0_OBUF_1_16_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_16_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_3_cortexm0_u_logic_Madd_n16534_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(3),
      O => cortexm0_u_logic_n16534_3_0
    );
  cortexm0_u_logic_Madd_n16534_cy_3_cortexm0_u_logic_Madd_n16534_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(2),
      O => cortexm0_u_logic_n16534_2_0
    );
  cortexm0_u_logic_Madd_n16534_cy_3_cortexm0_u_logic_Madd_n16534_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(1),
      O => cortexm0_u_logic_n16534_1_0
    );
  cortexm0_u_logic_Cax2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y124",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Cax2z4_27814,
      ADR5 => '1',
      O => cortexm0_u_logic_Cax2z4_rt_128
    );
  ahbmo_htrans_0_OBUF_1_62_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y124",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_62_D5LUT_O_UNCONNECTED
    );
  ProtoComp947_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X38Y124"
    )
    port map (
      O => ProtoComp947_CYINITGND_0
    );
  cortexm0_u_logic_Madd_n16534_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y124"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp947_CYINITGND_0,
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_3_Q_28677,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_n16534(3),
      O(2) => cortexm0_u_logic_n16534(2),
      O(1) => cortexm0_u_logic_n16534(1),
      O(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_3_O_0_UNCONNECTED,
      S(3) => cortexm0_u_logic_Cax2z4_rt_128,
      S(2) => cortexm0_u_logic_R8x2z4_rt_112,
      S(1) => cortexm0_u_logic_G7x2z4_rt_117,
      S(0) => cortexm0_u_logic_Madd_n16534_lut(0)
    );
  cortexm0_u_logic_R8x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y124",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_R8x2z4_28252,
      ADR5 => '1',
      O => cortexm0_u_logic_R8x2z4_rt_112
    );
  ahbmo_htrans_0_OBUF_1_63_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y124",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_63_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_G7x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y124",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_G7x2z4_25970,
      ADR5 => '1',
      O => cortexm0_u_logic_G7x2z4_rt_117
    );
  ahbmo_htrans_0_OBUF_1_64_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y124",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_64_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_lut_0_Q : X_LUT6
    generic map(
      LOC => "SLICE_X38Y124",
      INIT => X"15553FFF15553FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_J4x2z4_27919,
      ADR2 => cortexm0_u_logic_Fcj2z4_27742,
      ADR1 => cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_8_o,
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR3 => cortexm0_u_logic_Hlsvx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16534_lut(0)
    );
  ahbmo_hprot_1_OBUF_1_25_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y124",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_25_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_cortexm0_u_logic_Madd_Pri3z4_cy_8_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(8),
      O => cortexm0_u_logic_Pri3z4_8_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_cortexm0_u_logic_Madd_Pri3z4_cy_8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(7),
      O => cortexm0_u_logic_Pri3z4_7_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_cortexm0_u_logic_Madd_Pri3z4_cy_8_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(6),
      O => cortexm0_u_logic_Pri3z4_6_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_cortexm0_u_logic_Madd_Pri3z4_cy_8_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(5),
      O => cortexm0_u_logic_Pri3z4_5_0
    );
  cortexm0_u_logic_n16585_8_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y127",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_8_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_8_rt_37
    );
  ahbmo_htrans_0_OBUF_1_25_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_25_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y127"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_4_Q_28638,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_8_Q_28643,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_8_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(8),
      O(2) => cortexm0_u_logic_Pri3z4(7),
      O(1) => cortexm0_u_logic_Pri3z4(6),
      O(0) => cortexm0_u_logic_Pri3z4(5),
      S(3) => cortexm0_u_logic_n16585_8_rt_37,
      S(2) => cortexm0_u_logic_n16585_7_rt_24,
      S(1) => cortexm0_u_logic_n16585_6_rt_36,
      S(0) => cortexm0_u_logic_n16585_5_rt_28
    );
  cortexm0_u_logic_n16585_7_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y127",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_7_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_7_rt_24
    );
  ahbmo_htrans_0_OBUF_1_26_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_26_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_6_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y127",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_6_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_6_rt_36
    );
  ahbmo_htrans_0_OBUF_1_27_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_27_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_5_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y127",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_5_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_5_rt_28
    );
  ahbmo_htrans_0_OBUF_1_28_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_28_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_4_cortexm0_u_logic_Madd_Pri3z4_cy_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(4),
      O => cortexm0_u_logic_Pri3z4_4_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_4_cortexm0_u_logic_Madd_Pri3z4_cy_4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(3),
      O => cortexm0_u_logic_Pri3z4_3_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_4_cortexm0_u_logic_Madd_Pri3z4_cy_4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(2),
      O => cortexm0_u_logic_Pri3z4_2_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_4_cortexm0_u_logic_Madd_Pri3z4_cy_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(1),
      O => cortexm0_u_logic_Pri3z4_1_0
    );
  cortexm0_u_logic_n16585_4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y126",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_4_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_4_rt_6
    );
  ahbmo_htrans_0_OBUF_1_29_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_29_D5LUT_O_UNCONNECTED
    );
  ProtoComp944_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X28Y126"
    )
    port map (
      O => ProtoComp944_CYINITGND_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y126"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp944_CYINITGND_0,
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_4_Q_28638,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_4_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q,
      O(3) => cortexm0_u_logic_Pri3z4(4),
      O(2) => cortexm0_u_logic_Pri3z4(3),
      O(1) => cortexm0_u_logic_Pri3z4(2),
      O(0) => cortexm0_u_logic_Pri3z4(1),
      S(3) => cortexm0_u_logic_n16585_4_rt_6,
      S(2) => cortexm0_u_logic_n16585_3_rt_4,
      S(1) => cortexm0_u_logic_n16585_2_rt_11,
      S(0) => cortexm0_u_logic_Madd_Pri3z4_lut(1)
    );
  cortexm0_u_logic_n16585_3_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y126",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_3_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_3_rt_4
    );
  ahbmo_htrans_0_OBUF_1_30_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_30_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_2_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y126",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_2_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_2_rt_11
    );
  ahbmo_htrans_0_OBUF_1_31_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_31_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X28Y126",
      INIT => X"0000FFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Xzavx4,
      ADR5 => cortexm0_u_logic_n16585_1_0,
      O => cortexm0_u_logic_Madd_Pri3z4_lut(1)
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_24_cortexm0_u_logic_Madd_Pri3z4_cy_24_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(24),
      O => cortexm0_u_logic_Pri3z4_24_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_24_cortexm0_u_logic_Madd_Pri3z4_cy_24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(23),
      O => cortexm0_u_logic_Pri3z4_23_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_24_cortexm0_u_logic_Madd_Pri3z4_cy_24_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(22),
      O => cortexm0_u_logic_Pri3z4_22_0
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_24_cortexm0_u_logic_Madd_Pri3z4_cy_24_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(21),
      O => cortexm0_u_logic_Pri3z4_21_0
    );
  cortexm0_u_logic_n16585_24_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y131",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_24_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_24_rt_81
    );
  ahbmo_htrans_0_OBUF_1_9_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y131",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_9_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_24_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y131"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_20_Q_28658,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_24_Q_28663,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_24_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(24),
      O(2) => cortexm0_u_logic_Pri3z4(23),
      O(1) => cortexm0_u_logic_Pri3z4(22),
      O(0) => cortexm0_u_logic_Pri3z4(21),
      S(3) => cortexm0_u_logic_n16585_24_rt_81,
      S(2) => cortexm0_u_logic_n16585_23_rt_68,
      S(1) => cortexm0_u_logic_n16585_22_rt_80,
      S(0) => cortexm0_u_logic_n16585_21_rt_72
    );
  cortexm0_u_logic_n16585_23_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y131",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_23_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_23_rt_68
    );
  ahbmo_htrans_0_OBUF_1_10_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y131",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_10_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_22_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y131",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_22_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_22_rt_80
    );
  ahbmo_htrans_0_OBUF_1_11_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y131",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_11_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_21_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y131",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_21_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_21_rt_72
    );
  ahbmo_htrans_0_OBUF_1_12_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y131",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_12_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_11_cortexm0_u_logic_Madd_n16534_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(11),
      O => cortexm0_u_logic_n16534_11_0
    );
  cortexm0_u_logic_Madd_n16534_cy_11_cortexm0_u_logic_Madd_n16534_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(10),
      O => cortexm0_u_logic_n16534_10_0
    );
  cortexm0_u_logic_Madd_n16534_cy_11_cortexm0_u_logic_Madd_n16534_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(9),
      O => cortexm0_u_logic_n16534_9_0
    );
  cortexm0_u_logic_Madd_n16534_cy_11_cortexm0_u_logic_Madd_n16534_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(8),
      O => cortexm0_u_logic_n16534_8_0
    );
  cortexm0_u_logic_Tme3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y126",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Tme3z4_26537,
      ADR5 => '1',
      O => cortexm0_u_logic_Tme3z4_rt_150
    );
  ahbmo_htrans_0_OBUF_1_54_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_54_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y126"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_7_Q_28678,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_11_Q_28679,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(11),
      O(2) => cortexm0_u_logic_n16534(10),
      O(1) => cortexm0_u_logic_n16534(9),
      O(0) => cortexm0_u_logic_n16534(8),
      S(3) => cortexm0_u_logic_Tme3z4_rt_150,
      S(2) => cortexm0_u_logic_Fhx2z4_rt_137,
      S(1) => cortexm0_u_logic_Gmd3z4_rt_149,
      S(0) => cortexm0_u_logic_Ufx2z4_rt_141
    );
  cortexm0_u_logic_Fhx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y126",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Fhx2z4_27309,
      ADR5 => '1',
      O => cortexm0_u_logic_Fhx2z4_rt_137
    );
  ahbmo_htrans_0_OBUF_1_55_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_55_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Gmd3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y126",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Gmd3z4_27869,
      ADR5 => '1',
      O => cortexm0_u_logic_Gmd3z4_rt_149
    );
  ahbmo_htrans_0_OBUF_1_56_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_56_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Ufx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y126",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Ufx2z4_27663,
      ADR5 => '1',
      O => cortexm0_u_logic_Ufx2z4_rt_141
    );
  ahbmo_htrans_0_OBUF_1_57_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_57_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16585_cy_16_cortexm0_u_logic_Madd_n16585_cy_16_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(16),
      O => cortexm0_u_logic_n16585_16_0
    );
  cortexm0_u_logic_Madd_n16585_cy_16_cortexm0_u_logic_Madd_n16585_cy_16_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(15),
      O => cortexm0_u_logic_n16585_15_0
    );
  cortexm0_u_logic_Madd_n16585_cy_16_cortexm0_u_logic_Madd_n16585_cy_16_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(14),
      O => cortexm0_u_logic_n16585_14_0
    );
  cortexm0_u_logic_Madd_n16585_cy_16_cortexm0_u_logic_Madd_n16585_cy_16_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(13),
      O => cortexm0_u_logic_n16585_13_0
    );
  cortexm0_u_logic_Madd_n16585_lut_16_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y131",
      INIT => X"FF0000FFFF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR3 => cortexm0_u_logic_Facvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(16)
    );
  cortexm0_u_logic_Madd_n16585_cy_16_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y131"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_12_Q_28722,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_16_Q_28727,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_16_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_1_Q,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(16),
      O(2) => cortexm0_u_logic_n16585(15),
      O(1) => cortexm0_u_logic_n16585(14),
      O(0) => cortexm0_u_logic_n16585(13),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(16),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(15),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(14),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(13)
    );
  cortexm0_u_logic_Madd_n16585_lut_15_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y131",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Mgawx4_B19wx4_XOR_43_o,
      ADR5 => cortexm0_u_logic_U8cvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(15)
    );
  cortexm0_u_logic_Madd_n16585_lut_14_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y131",
      INIT => X"FF00FF0000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ciawx4_B19wx4_XOR_44_o,
      ADR5 => cortexm0_u_logic_J7cvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(14)
    );
  cortexm0_u_logic_Madd_n16585_lut_13_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y131",
      INIT => X"00003B3FFFFFC4C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => N1208,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR4 => cortexm0_u_logic_Pg1wx4,
      ADR5 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_45_o,
      O => cortexm0_u_logic_Madd_n16585_lut(13)
    );
  cortexm0_u_logic_Madd_n16585_cy_20_cortexm0_u_logic_Madd_n16585_cy_20_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(20),
      O => cortexm0_u_logic_n16585_20_0
    );
  cortexm0_u_logic_Madd_n16585_cy_20_cortexm0_u_logic_Madd_n16585_cy_20_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(19),
      O => cortexm0_u_logic_n16585_19_0
    );
  cortexm0_u_logic_Madd_n16585_cy_20_cortexm0_u_logic_Madd_n16585_cy_20_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(18),
      O => cortexm0_u_logic_n16585_18_0
    );
  cortexm0_u_logic_Madd_n16585_cy_20_cortexm0_u_logic_Madd_n16585_cy_20_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(17),
      O => cortexm0_u_logic_n16585_17_0
    );
  cortexm0_u_logic_Madd_n16585_lut_20_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y132",
      INIT => X"0000FFFF00FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR5 => cortexm0_u_logic_Wo0wx4,
      ADR4 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_39_o,
      O => cortexm0_u_logic_Madd_n16585_lut(20)
    );
  cortexm0_u_logic_Madd_n16585_cy_20_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y132"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_16_Q_28727,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_20_Q_28729,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_20_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_1_Q,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(20),
      O(2) => cortexm0_u_logic_n16585(19),
      O(1) => cortexm0_u_logic_n16585(18),
      O(0) => cortexm0_u_logic_n16585(17),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(20),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(19),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(18),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(17)
    );
  cortexm0_u_logic_Madd_n16585_lut_19_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y132",
      INIT => X"0000FFFF00FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR5 => cortexm0_u_logic_Qs0wx4,
      ADR4 => cortexm0_u_logic_Ecawx4_B19wx4_XOR_40_o,
      O => cortexm0_u_logic_Madd_n16585_lut(19)
    );
  cortexm0_u_logic_Madd_n16585_lut_18_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y132",
      INIT => X"FF00FF0000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR3 => cortexm0_u_logic_Bdcvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(18)
    );
  cortexm0_u_logic_Madd_n16585_lut_17_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y132",
      INIT => X"FF00FF0000FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_42_o,
      ADR3 => cortexm0_u_logic_Qbcvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(17)
    );
  cortexm0_u_logic_Madd_n16534_cy_15_cortexm0_u_logic_Madd_n16534_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(15),
      O => cortexm0_u_logic_n16534_15_0
    );
  cortexm0_u_logic_Madd_n16534_cy_15_cortexm0_u_logic_Madd_n16534_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(14),
      O => cortexm0_u_logic_n16534_14_0
    );
  cortexm0_u_logic_Madd_n16534_cy_15_cortexm0_u_logic_Madd_n16534_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(13),
      O => cortexm0_u_logic_n16534_13_0
    );
  cortexm0_u_logic_Madd_n16534_cy_15_cortexm0_u_logic_Madd_n16534_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(12),
      O => cortexm0_u_logic_n16534_12_0
    );
  cortexm0_u_logic_Plx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Plx2z4_26388,
      ADR5 => '1',
      O => cortexm0_u_logic_Plx2z4_rt_172
    );
  ahbmo_htrans_0_OBUF_1_50_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_50_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y127"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_11_Q_28679,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_15_Q_28683,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(15),
      O(2) => cortexm0_u_logic_n16534(14),
      O(1) => cortexm0_u_logic_n16534(13),
      O(0) => cortexm0_u_logic_n16534(12),
      S(3) => cortexm0_u_logic_Plx2z4_rt_172,
      S(2) => cortexm0_u_logic_Dkx2z4_rt_159,
      S(1) => cortexm0_u_logic_Jwf3z4_rt_171,
      S(0) => cortexm0_u_logic_Rix2z4_rt_163
    );
  cortexm0_u_logic_Dkx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Dkx2z4_27596,
      ADR5 => '1',
      O => cortexm0_u_logic_Dkx2z4_rt_159
    );
  ahbmo_htrans_0_OBUF_1_51_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_51_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Jwf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Jwf3z4_28483,
      ADR5 => '1',
      O => cortexm0_u_logic_Jwf3z4_rt_171
    );
  ahbmo_htrans_0_OBUF_1_52_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_52_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Rix2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Rix2z4_28680,
      ADR5 => '1',
      O => cortexm0_u_logic_Rix2z4_rt_163
    );
  ahbmo_htrans_0_OBUF_1_53_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_53_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16585_cy_24_cortexm0_u_logic_Madd_n16585_cy_24_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(24),
      O => cortexm0_u_logic_n16585_24_0
    );
  cortexm0_u_logic_Madd_n16585_cy_24_cortexm0_u_logic_Madd_n16585_cy_24_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(23),
      O => cortexm0_u_logic_n16585_23_0
    );
  cortexm0_u_logic_Madd_n16585_cy_24_cortexm0_u_logic_Madd_n16585_cy_24_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(22),
      O => cortexm0_u_logic_n16585_22_0
    );
  cortexm0_u_logic_Madd_n16585_cy_24_cortexm0_u_logic_Madd_n16585_cy_24_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(21),
      O => cortexm0_u_logic_n16585_21_0
    );
  cortexm0_u_logic_Madd_n16585_lut_24_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y133",
      INIT => X"00FF00FF0FF00FF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => cortexm0_u_logic_T7cwx4_B19wx4_XOR_52_o,
      ADR2 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o,
      O => cortexm0_u_logic_Madd_n16585_lut(24)
    );
  cortexm0_u_logic_Madd_n16585_cy_24_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y133"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_20_Q_28729,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_24_Q_28730,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_24_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(24),
      O(2) => cortexm0_u_logic_n16585(23),
      O(1) => cortexm0_u_logic_n16585(22),
      O(0) => cortexm0_u_logic_n16585(21),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(24),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(23),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(22),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(21)
    );
  cortexm0_u_logic_Madd_n16585_lut_23_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y133",
      INIT => X"00FF0FF0FF00F00F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_E5awx4,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => cortexm0_u_logic_N90wx4,
      O => cortexm0_u_logic_Madd_n16585_lut(23)
    );
  cortexm0_u_logic_Madd_n16585_lut_22_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y133",
      INIT => X"000000FFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Lf0wx4,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR5 => cortexm0_u_logic_U6awx4_B19wx4_XOR_37_o,
      O => cortexm0_u_logic_Madd_n16585_lut(22)
    );
  cortexm0_u_logic_Madd_n16585_lut_21_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y133",
      INIT => X"000000FFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => cortexm0_u_logic_Fj0wx4,
      ADR5 => cortexm0_u_logic_M9awx4_B19wx4_XOR_38_o,
      O => cortexm0_u_logic_Madd_n16585_lut(21)
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_Madd_Roh2z4_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(3),
      O => cortexm0_u_logic_Roh2z4_3_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_Madd_Roh2z4_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(2),
      O => cortexm0_u_logic_Roh2z4_2_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_Madd_Roh2z4_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(1),
      O => cortexm0_u_logic_Roh2z4_1_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_Madd_Roh2z4_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(0),
      O => cortexm0_u_logic_Roh2z4_0_0
    );
  cortexm0_u_logic_R8x2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y123",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_R8x2z4_28252,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_R8x2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_92_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y123",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_92_D5LUT_O_UNCONNECTED
    );
  ProtoComp949_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X40Y123"
    )
    port map (
      O => ProtoComp949_CYINITGND_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y123"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp949_CYINITGND_0,
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_3_Q_28692,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_3_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Roh2z4(3),
      O(2) => cortexm0_u_logic_Roh2z4(2),
      O(1) => cortexm0_u_logic_Roh2z4(1),
      O(0) => cortexm0_u_logic_Roh2z4(0),
      S(3) => cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_R8x2z4_rt,
      S(2) => cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_G7x2z4_rt,
      S(1) => cortexm0_u_logic_J4x2z4_rt_192,
      S(0) => cortexm0_u_logic_Madd_Roh2z4_lut(0)
    );
  cortexm0_u_logic_G7x2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y123",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_G7x2z4_25970,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_Roh2z4_cy_3_cortexm0_u_logic_G7x2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_93_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y123",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_93_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_J4x2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y123",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_J4x2z4_27919,
      ADR5 => '1',
      O => cortexm0_u_logic_J4x2z4_rt_192
    );
  ahbmo_htrans_0_OBUF_1_94_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y123",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_94_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_lut_0_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y123",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Fcj2z4_27742,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_Roh2z4_lut(0)
    );
  ahbmo_hprot_1_OBUF_1_26_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y123",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_26_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_7_cortexm0_u_logic_Madd_Roh2z4_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(7),
      O => cortexm0_u_logic_Roh2z4_7_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_7_cortexm0_u_logic_Madd_Roh2z4_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(6),
      O => cortexm0_u_logic_Roh2z4_6_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_7_cortexm0_u_logic_Madd_Roh2z4_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(5),
      O => cortexm0_u_logic_Roh2z4_5_0
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_7_cortexm0_u_logic_Madd_Roh2z4_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(4),
      O => cortexm0_u_logic_Roh2z4_4_0
    );
  cortexm0_u_logic_Jex2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y124",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Jex2z4_26933,
      ADR5 => '1',
      O => cortexm0_u_logic_Jex2z4_rt_216
    );
  ahbmo_htrans_0_OBUF_1_88_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y124",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_88_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y124"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_3_Q_28692,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_7_Q_28696,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(7),
      O(2) => cortexm0_u_logic_Roh2z4(6),
      O(1) => cortexm0_u_logic_Roh2z4(5),
      O(0) => cortexm0_u_logic_Roh2z4(4),
      S(3) => cortexm0_u_logic_Jex2z4_rt_216,
      S(2) => cortexm0_u_logic_Ycx2z4_rt_203,
      S(1) => cortexm0_u_logic_Nbx2z4_rt_215,
      S(0) => cortexm0_u_logic_Madd_Roh2z4_cy_7_cortexm0_u_logic_Cax2z4_rt
    );
  cortexm0_u_logic_Ycx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y124",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ycx2z4_26359,
      ADR5 => '1',
      O => cortexm0_u_logic_Ycx2z4_rt_203
    );
  ahbmo_htrans_0_OBUF_1_89_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y124",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_89_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Nbx2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y124",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Nbx2z4_27598,
      ADR5 => '1',
      O => cortexm0_u_logic_Nbx2z4_rt_215
    );
  ahbmo_htrans_0_OBUF_1_90_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y124",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_90_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Cax2z4_rt_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y124",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Cax2z4_27814,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_Roh2z4_cy_7_cortexm0_u_logic_Cax2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_91_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y124",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_91_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16585_cy_12_cortexm0_u_logic_Madd_n16585_cy_12_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(12),
      O => cortexm0_u_logic_n16585_12_0
    );
  cortexm0_u_logic_Madd_n16585_cy_12_cortexm0_u_logic_Madd_n16585_cy_12_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(11),
      O => cortexm0_u_logic_n16585_11_0
    );
  cortexm0_u_logic_Madd_n16585_cy_12_cortexm0_u_logic_Madd_n16585_cy_12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(10),
      O => cortexm0_u_logic_n16585_10_0
    );
  cortexm0_u_logic_Madd_n16585_cy_12_cortexm0_u_logic_Madd_n16585_cy_12_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(9),
      O => cortexm0_u_logic_n16585_9_0
    );
  cortexm0_u_logic_Madd_n16585_lut_12_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y130",
      INIT => X"000000FFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => cortexm0_u_logic_Qk1wx4,
      ADR5 => cortexm0_u_logic_R99wx4_B19wx4_XOR_32_o,
      O => cortexm0_u_logic_Madd_n16585_lut(12)
    );
  cortexm0_u_logic_Madd_n16585_cy_12_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y130"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_8_Q_28717,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_12_Q_28722,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_12_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_1_Q,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(12),
      O(2) => cortexm0_u_logic_n16585(11),
      O(1) => cortexm0_u_logic_n16585(10),
      O(0) => cortexm0_u_logic_n16585(9),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(12),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(11),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(10),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(9)
    );
  cortexm0_u_logic_Madd_n16585_lut_11_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y130",
      INIT => X"F0F00F0F0F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_S3cwx4,
      ADR5 => cortexm0_u_logic_C3cvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(11)
    );
  cortexm0_u_logic_Madd_n16585_lut_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y130",
      INIT => X"FF0000FF00FFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Kzbwx4,
      ADR4 => cortexm0_u_logic_S1cvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(10)
    );
  cortexm0_u_logic_Madd_n16585_lut_9_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y130",
      INIT => X"0000FFFF3333CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR5 => cortexm0_u_logic_F32wx4,
      ADR4 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      O => cortexm0_u_logic_Madd_n16585_lut(9)
    );
  cortexm0_u_logic_n16585_32_cortexm0_u_logic_n16585_32_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Madd_n16585_cy_32_Q_338,
      O => cortexm0_u_logic_Madd_n16585_cy_32_0
    );
  cortexm0_u_logic_n16585_32_cortexm0_u_logic_n16585_32_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(31),
      O => cortexm0_u_logic_n16585_31_0
    );
  cortexm0_u_logic_n16585_32_cortexm0_u_logic_n16585_32_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(30),
      O => cortexm0_u_logic_n16585_30_0
    );
  cortexm0_u_logic_n16585_32_cortexm0_u_logic_n16585_32_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(29),
      O => cortexm0_u_logic_n16585_29_0
    );
  cortexm0_u_logic_n16585_32_rt_1 : X_AND2B1L
    generic map(
      LOC => "SLICE_X22Y135"
    )
    port map (
      DI => cortexm0_u_logic_n16585(32),
      O => cortexm0_u_logic_n16585_32_0,
      SRI => '0'
    );
  cortexm0_u_logic_Madd_n16585_lut_32_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y135",
      INIT => X"FFFFFF00000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR5 => cortexm0_u_logic_Phh2z4,
      O => cortexm0_u_logic_Madd_n16585_lut(32)
    );
  cortexm0_u_logic_Madd_n16585_cy_32_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y135"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_28_Q_28733,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_32_Q_338,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_32_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(32),
      O(2) => cortexm0_u_logic_n16585(31),
      O(1) => cortexm0_u_logic_n16585(30),
      O(0) => cortexm0_u_logic_n16585(29),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(32),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(31),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(30),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(29)
    );
  cortexm0_u_logic_Madd_n16585_lut_31_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y135",
      INIT => X"FFF0FFF0000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => cortexm0_u_logic_Q8zvx4,
      ADR5 => cortexm0_u_logic_Dih2z4,
      O => cortexm0_u_logic_Madd_n16585_lut(31)
    );
  cortexm0_u_logic_Madd_n16585_lut_30_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y135",
      INIT => X"FFFF0000FF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_L562z4_S562z4_AND_5884_o,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => cortexm0_u_logic_Kih2z4,
      O => cortexm0_u_logic_Madd_n16585_lut(30)
    );
  cortexm0_u_logic_Madd_n16585_lut_29_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y135",
      INIT => X"FF00FF00FF0000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => cortexm0_u_logic_Whh2z4,
      O => cortexm0_u_logic_Madd_n16585_lut(29)
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_cortexm0_u_logic_Msub_Iwh2z4_cy_3_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(3),
      O => cortexm0_u_logic_Iwh2z4_3_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(2),
      O => cortexm0_u_logic_Iwh2z4_2_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_cortexm0_u_logic_Msub_Iwh2z4_cy_3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(1),
      O => cortexm0_u_logic_Iwh2z4_1_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_cortexm0_u_logic_Msub_Iwh2z4_cy_3_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(0),
      O => cortexm0_u_logic_Iwh2z4_0_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_3_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y108",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_W0b3z4_27978,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(3)
    );
  ahbmo_hprot_1_OBUF_1_20_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y108",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_20_D5LUT_O_UNCONNECTED
    );
  ProtoComp959_CYINITVCC : X_ONE
    generic map(
      LOC => "SLICE_X40Y108"
    )
    port map (
      O => ProtoComp959_CYINITVCC_1
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y108"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp959_CYINITVCC_1,
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q_28739,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_3_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Iwh2z4(3),
      O(2) => cortexm0_u_logic_Iwh2z4(2),
      O(1) => cortexm0_u_logic_Iwh2z4(1),
      O(0) => cortexm0_u_logic_Iwh2z4(0),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(3),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(2),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(1),
      S(0) => cortexm0_u_logic_F2o2z4_rt_371
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_2_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y108",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_M2b3z4_27979,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(2)
    );
  ahbmo_hprot_1_OBUF_1_21_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y108",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_21_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_1_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y108",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_C4b3z4_27970,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(1)
    );
  ahbmo_hprot_1_OBUF_1_22_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y108",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_22_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_F2o2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y108",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_F2o2z4_27921,
      ADR5 => '1',
      O => cortexm0_u_logic_F2o2z4_rt_371
    );
  ahbmo_htrans_0_OBUF_1_36_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y108",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_36_A5LUT_O_UNCONNECTED
    );
  ahbmo_hsize_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD30"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hsize_1_OBUF_I,
      O => ahbmo_hsize(1)
    );
  ahbmo_hsize_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD7"
    )
    port map (
      I => '0',
      O => ahbmo_hsize(2)
    );
  ahbmo_hwrite_OBUF : X_OBUF
    generic map(
      LOC => "PAD13"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwrite_OBUF_I,
      O => ahbmo_hwrite
    );
  cortexm0_u_logic_Iwh2z4_23_cortexm0_u_logic_Iwh2z4_23_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(23),
      O => cortexm0_u_logic_Iwh2z4_23_0
    );
  cortexm0_u_logic_Iwh2z4_23_cortexm0_u_logic_Iwh2z4_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(22),
      O => cortexm0_u_logic_Iwh2z4_22_0
    );
  cortexm0_u_logic_Iwh2z4_23_cortexm0_u_logic_Iwh2z4_23_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(21),
      O => cortexm0_u_logic_Iwh2z4_21_0
    );
  cortexm0_u_logic_Iwh2z4_23_cortexm0_u_logic_Iwh2z4_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(20),
      O => cortexm0_u_logic_Iwh2z4_20_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_23_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y113",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Uei3z4_27607,
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(23)
    );
  cortexm0_u_logic_Msub_Iwh2z4_xor_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y113"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q_28759,
      CYINIT => '0',
      CO(3) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_3_UNCONNECTED,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_CO_0_UNCONNECTED,
      DI(3) => NLW_cortexm0_u_logic_Msub_Iwh2z4_xor_23_DI_3_UNCONNECTED,
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(23),
      O(2) => cortexm0_u_logic_Iwh2z4(22),
      O(1) => cortexm0_u_logic_Iwh2z4(21),
      O(0) => cortexm0_u_logic_Iwh2z4(20),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(23),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(22),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(21),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(20)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_22_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y113",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ddi3z4_27960,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(22)
    );
  ahbmo_hprot_1_OBUF_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y113",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_21_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y113",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ogo2z4_27123,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(21)
    );
  ahbmo_hprot_1_OBUF_1_2_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y113",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_2_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_20_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y113",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Z2h3z4_27961,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(20)
    );
  ahbmo_hprot_1_OBUF_1_3_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y113",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_3_A5LUT_O_UNCONNECTED
    );
  ahbmo_hsize_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD9"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hsize_0_OBUF_I,
      O => ahbmo_hsize(0)
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_cortexm0_u_logic_Msub_Iwh2z4_cy_7_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(7),
      O => cortexm0_u_logic_Iwh2z4_7_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(6),
      O => cortexm0_u_logic_Iwh2z4_6_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_cortexm0_u_logic_Msub_Iwh2z4_cy_7_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(5),
      O => cortexm0_u_logic_Iwh2z4_5_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_cortexm0_u_logic_Msub_Iwh2z4_cy_7_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(4),
      O => cortexm0_u_logic_Iwh2z4_4_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_7_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y109",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Dhb3z4_27959,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(7)
    );
  ahbmo_hprot_1_OBUF_1_16_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y109",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_16_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y109"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_3_Q_28739,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q_28744,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_7_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(7),
      O(2) => cortexm0_u_logic_Iwh2z4(6),
      O(1) => cortexm0_u_logic_Iwh2z4(5),
      O(0) => cortexm0_u_logic_Iwh2z4(4),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(7),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(6),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(5),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(4)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_6_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y109",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Z8b3z4_27967,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(6)
    );
  ahbmo_hprot_1_OBUF_1_17_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y109",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_17_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_5_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y109",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Qxa3z4_26507,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(5)
    );
  ahbmo_hprot_1_OBUF_1_18_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y109",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_18_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_4_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y109",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Gza3z4_27968,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(4)
    );
  ahbmo_hprot_1_OBUF_1_19_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y109",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_19_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_cortexm0_u_logic_Msub_Iwh2z4_cy_15_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(15),
      O => cortexm0_u_logic_Iwh2z4_15_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(14),
      O => cortexm0_u_logic_Iwh2z4_14_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_cortexm0_u_logic_Msub_Iwh2z4_cy_15_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(13),
      O => cortexm0_u_logic_Iwh2z4_13_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_cortexm0_u_logic_Msub_Iwh2z4_cy_15_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(12),
      O => cortexm0_u_logic_Iwh2z4_12_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_15_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ara3z4_26091,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(15)
    );
  ahbmo_hprot_1_OBUF_1_8_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_8_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y111"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q_28749,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q_28754,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_15_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(15),
      O(2) => cortexm0_u_logic_Iwh2z4(14),
      O(1) => cortexm0_u_logic_Iwh2z4(13),
      O(0) => cortexm0_u_logic_Iwh2z4(12),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(15),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(14),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(13),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(12)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_14_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => X"00FF00FF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Rsa3z4_27965,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(14)
    );
  ahbmo_hprot_1_OBUF_1_9_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_9_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_13_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => X"0000FFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_K7g3z4_27964,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(13)
    );
  ahbmo_hprot_1_OBUF_1_10_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_10_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_12_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Iua3z4_27966,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(12)
    );
  ahbmo_hprot_1_OBUF_1_11_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y111",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_11_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_cortexm0_u_logic_Msub_Iwh2z4_cy_11_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(11),
      O => cortexm0_u_logic_Iwh2z4_11_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(10),
      O => cortexm0_u_logic_Iwh2z4_10_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_cortexm0_u_logic_Msub_Iwh2z4_cy_11_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(9),
      O => cortexm0_u_logic_Iwh2z4_9_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_cortexm0_u_logic_Msub_Iwh2z4_cy_11_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(8),
      O => cortexm0_u_logic_Iwh2z4_8_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_11_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y110",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_She3z4_27794,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(11)
    );
  ahbmo_hprot_1_OBUF_1_12_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y110",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_12_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y110"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_7_Q_28744,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_11_Q_28749,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_11_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(11),
      O(2) => cortexm0_u_logic_Iwh2z4(10),
      O(1) => cortexm0_u_logic_Iwh2z4(9),
      O(0) => cortexm0_u_logic_Iwh2z4(8),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(11),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(10),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(9),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(8)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_10_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y110",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zva3z4_26919,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(10)
    );
  ahbmo_hprot_1_OBUF_1_13_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y110",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_13_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_9_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y110",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Aze3z4_26306,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(9)
    );
  ahbmo_hprot_1_OBUF_1_14_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y110",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_14_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_8_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y110",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_M5f3z4_27958,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(8)
    );
  ahbmo_hprot_1_OBUF_1_15_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y110",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_15_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_cortexm0_u_logic_Msub_Iwh2z4_cy_19_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(19),
      O => cortexm0_u_logic_Iwh2z4_19_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(18),
      O => cortexm0_u_logic_Iwh2z4_18_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_cortexm0_u_logic_Msub_Iwh2z4_cy_19_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(17),
      O => cortexm0_u_logic_Iwh2z4_17_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_cortexm0_u_logic_Msub_Iwh2z4_cy_19_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iwh2z4(16),
      O => cortexm0_u_logic_Iwh2z4_16_0
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_19_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => X"5555555555555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Jpa3z4_27547,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(19)
    );
  ahbmo_hprot_1_OBUF_1_4_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_4_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y112"
    )
    port map (
      CI => cortexm0_u_logic_Msub_Iwh2z4_cy_15_Q_28754,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Msub_Iwh2z4_cy_19_Q_28759,
      CO(2) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Msub_Iwh2z4_cy_19_CO_0_UNCONNECTED,
      DI(3) => '1',
      DI(2) => '1',
      DI(1) => '1',
      DI(0) => '1',
      O(3) => cortexm0_u_logic_Iwh2z4(19),
      O(2) => cortexm0_u_logic_Iwh2z4(18),
      O(1) => cortexm0_u_logic_Iwh2z4(17),
      O(0) => cortexm0_u_logic_Iwh2z4(16),
      S(3) => cortexm0_u_logic_Msub_Iwh2z4_lut(19),
      S(2) => cortexm0_u_logic_Msub_Iwh2z4_lut(18),
      S(1) => cortexm0_u_logic_Msub_Iwh2z4_lut(17),
      S(0) => cortexm0_u_logic_Msub_Iwh2z4_lut(16)
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_18_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_O0o2z4_27971,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(18)
    );
  ahbmo_hprot_1_OBUF_1_5_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_5_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_17_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => X"3333333333333333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_S3i3z4_27972,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(17)
    );
  ahbmo_hprot_1_OBUF_1_6_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_6_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Msub_Iwh2z4_lut_16_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => X"0F0F0F0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Xeo2z4_27977,
      ADR5 => '1',
      O => cortexm0_u_logic_Msub_Iwh2z4_lut(16)
    );
  ahbmo_hprot_1_OBUF_1_7_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y112",
      INIT => X"FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_7_A5LUT_O_UNCONNECTED
    );
  ahbmo_hwdata_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD210"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_29_OBUF_I,
      O => ahbmo_hwdata(29)
    );
  ahbmo_hwdata_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD196"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_17_OBUF_I,
      O => ahbmo_hwdata(17)
    );
  ahbmo_hwdata_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD198"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_19_OBUF_I,
      O => ahbmo_hwdata(19)
    );
  clkm_BUFGP_IBUFG : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 115 ps
    )
    port map (
      O => clkm_BUFGP_IBUFG_571,
      I => clkm
    );
  ProtoComp963_IMUX : X_BUF
    generic map(
      LOC => "PAD416",
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP_IBUFG_571,
      O => clkm_BUFGP_IBUFG_0
    );
  ahbmo_hwdata_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD208"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_27_OBUF_I,
      O => ahbmo_hwdata(27)
    );
  ahbmo_hconfig_0_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD484"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 1)
    );
  ahbmo_hwdata_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD206"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_25_OBUF_I,
      O => ahbmo_hwdata(25)
    );
  ahbmo_hconfig_0_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD483"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 0)
    );
  ahbmo_hconfig_0_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD486"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 3)
    );
  ahbmo_hwdata_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD205"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_24_OBUF_I,
      O => ahbmo_hwdata(24)
    );
  ahbmo_hconfig_0_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD489"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 6)
    );
  ahbmo_hwdata_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD197"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_18_OBUF_I,
      O => ahbmo_hwdata(18)
    );
  ahbmo_hwdata_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD209"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_28_OBUF_I,
      O => ahbmo_hwdata(28)
    );
  ahbmo_htrans_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD17"
    )
    port map (
      I => NlwBufferSignal_ahbmo_htrans_1_OBUF_I,
      O => ahbmo_htrans(1)
    );
  rstn_IBUF : X_BUF
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahblite_bridge_state_machine_1_rstn_inv_non_inverted,
      I => rstn
    );
  ProtoComp964_IMUX : X_BUF
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      I => ProtoComp964_IINV_OUT,
      O => ahblite_bridge_state_machine_1_rstn_inv
    );
  ProtoComp964_IINV : X_INV
    generic map(
      LOC => "PAD141",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahblite_bridge_state_machine_1_rstn_inv_non_inverted,
      O => ProtoComp964_IINV_OUT
    );
  ahbmo_hconfig_0_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD485"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 2)
    );
  ahbmo_hconfig_0_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD488"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 5)
    );
  ahbmo_htrans_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD6"
    )
    port map (
      I => '0',
      O => ahbmo_htrans(0)
    );
  ahbmo_hwdata_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD207"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_26_OBUF_I,
      O => ahbmo_hwdata(26)
    );
  ahbmo_hconfig_0_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD487"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 4)
    );
  ahbmo_hwdata_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD202"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_21_OBUF_I,
      O => ahbmo_hwdata(21)
    );
  ahbmo_hwdata_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD183"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_4_OBUF_I,
      O => ahbmo_hwdata(4)
    );
  ahbmo_hwdata_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD182"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_3_OBUF_I,
      O => ahbmo_hwdata(3)
    );
  ahbmo_hwdata_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD193"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_14_OBUF_I,
      O => ahbmo_hwdata(14)
    );
  ahbmo_hprot_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD3"
    )
    port map (
      I => '0',
      O => ahbmo_hprot(2)
    );
  ahbmo_hprot_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD2"
    )
    port map (
      I => '1',
      O => ahbmo_hprot(1)
    );
  ahbmo_hwdata_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD179"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_0_OBUF_I,
      O => ahbmo_hwdata(0)
    );
  ahbmo_hwdata_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD181"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_2_OBUF_I,
      O => ahbmo_hwdata(2)
    );
  ahbmo_hwdata_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD186"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_7_OBUF_I,
      O => ahbmo_hwdata(7)
    );
  ahbmo_hwdata_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD188"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_9_OBUF_I,
      O => ahbmo_hwdata(9)
    );
  ahbmo_hprot_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD4"
    )
    port map (
      I => '0',
      O => ahbmo_hprot(3)
    );
  ahbmo_hwdata_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD189"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_10_OBUF_I,
      O => ahbmo_hwdata(10)
    );
  ahbmo_hwdata_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD190"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_11_OBUF_I,
      O => ahbmo_hwdata(11)
    );
  ahbmo_hwdata_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD201"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_20_OBUF_I,
      O => ahbmo_hwdata(20)
    );
  ahbmo_hwdata_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD192"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_13_OBUF_I,
      O => ahbmo_hwdata(13)
    );
  ahbmo_hwdata_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD187"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_8_OBUF_I,
      O => ahbmo_hwdata(8)
    );
  ahbmo_hwdata_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD185"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_6_OBUF_I,
      O => ahbmo_hwdata(6)
    );
  ahbmo_hprot_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD1"
    )
    port map (
      I => '1',
      O => ahbmo_hprot(0)
    );
  ahbmo_hwdata_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD184"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_5_OBUF_I,
      O => ahbmo_hwdata(5)
    );
  ahbmo_hwdata_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD180"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_1_OBUF_I,
      O => ahbmo_hwdata(1)
    );
  ahbmo_hwdata_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD191"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_12_OBUF_I,
      O => ahbmo_hwdata(12)
    );
  ahbmo_hwdata_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD204"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_23_OBUF_I,
      O => ahbmo_hwdata(23)
    );
  ahbmo_hwdata_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD194"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_15_OBUF_I,
      O => ahbmo_hwdata(15)
    );
  ahbmo_hwdata_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD212"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_31_OBUF_I,
      O => ahbmo_hwdata(31)
    );
  ahbmo_hwdata_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD211"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_30_OBUF_I,
      O => ahbmo_hwdata(30)
    );
  ahbmo_hwdata_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD203"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_22_OBUF_I,
      O => ahbmo_hwdata(22)
    );
  ahbmo_hwdata_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD195"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hwdata_16_OBUF_I,
      O => ahbmo_hwdata(16)
    );
  ahbmo_hconfig_3_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD423"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 9)
    );
  ahbmo_hconfig_5_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD110"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 1)
    );
  ahbmo_hconfig_3_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD419"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 5)
    );
  ahbmo_hconfig_5_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD109"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 0)
    );
  ahbmo_hconfig_4_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD277"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 8)
    );
  ahbmo_hconfig_4_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD278"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 9)
    );
  ahbmo_hconfig_4_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD272"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 3)
    );
  ahbmo_hconfig_5_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD111"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 2)
    );
  ahbmo_hconfig_3_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD420"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 4)
    );
  ahbmo_hconfig_4_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD269"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 0)
    );
  ahbmo_hconfig_5_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD112"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 3)
    );
  ahbmo_hconfig_4_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD271"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 2)
    );
  ahbmo_hconfig_4_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD276"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 7)
    );
  ahbmo_hconfig_5_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD113"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 4)
    );
  ahbmo_hconfig_3_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD422"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 6)
    );
  ahbmo_hconfig_3_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD424"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 8)
    );
  ahbmo_hconfig_4_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD274"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 5)
    );
  ahbmo_hconfig_3_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD421"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 7)
    );
  ahbmo_hconfig_4_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD270"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 1)
    );
  ahbmo_hconfig_4_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD275"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 6)
    );
  ahbmo_hconfig_4_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD273"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 4)
    );
  ahbmo_hconfig_2_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD304"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 3)
    );
  ahbmo_hconfig_2_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD301"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 0)
    );
  ahbmo_hconfig_2_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD307"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 6)
    );
  ahbmo_hconfig_2_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD308"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 7)
    );
  ahbmo_hconfig_0_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD490"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 7)
    );
  ahbmo_hconfig_0_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD492"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 9)
    );
  ahbmo_hconfig_1_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD339"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 2)
    );
  ahbmo_hconfig_1_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD348"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 7)
    );
  ahbmo_hconfig_2_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD302"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 1)
    );
  ahbmo_hconfig_0_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD491"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 8)
    );
  ahbmo_hconfig_1_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD346"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 5)
    );
  ahbmo_hconfig_1_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD349"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 8)
    );
  ahbmo_hconfig_1_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD350"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 9)
    );
  ahbmo_hconfig_2_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD305"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 4)
    );
  ahbmo_hconfig_2_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD306"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 5)
    );
  ahbmo_hconfig_1_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD345"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 4)
    );
  ahbmo_hconfig_2_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD303"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 2)
    );
  ahbmo_hconfig_1_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD337"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 0)
    );
  ahbmo_hconfig_1_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD347"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 6)
    );
  ahbmo_hconfig_1_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD338"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 1)
    );
  ahbmo_hconfig_1_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD340"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 3)
    );
  ahbmo_hconfig_2_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD309"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 8)
    );
  ahbmo_hconfig_3_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD413"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 1)
    );
  ahbmo_hconfig_3_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD415"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 0)
    );
  ahbmo_hconfig_2_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD310"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 9)
    );
  ahbmo_hconfig_3_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD418"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 2)
    );
  ahbmo_hconfig_3_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD417"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 3)
    );
  ahbmo_hconfig_6_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD221"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 8)
    );
  ahbmo_hconfig_5_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD116"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 7)
    );
  ahbmo_hconfig_6_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD216"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 3)
    );
  ahbmo_hconfig_6_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD220"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 7)
    );
  ahbmo_hconfig_7_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD241"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 4)
    );
  ahbmo_hconfig_5_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD115"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 6)
    );
  ahbmo_hconfig_6_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD215"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 2)
    );
  ahbmo_hconfig_6_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD217"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 4)
    );
  ahbmo_hconfig_6_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD218"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 5)
    );
  ahbmo_hconfig_6_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD219"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 6)
    );
  ahbmo_hconfig_7_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD154"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 0)
    );
  ahbmo_hconfig_7_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD161"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 3)
    );
  ahbmo_hconfig_6_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD222"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 9)
    );
  ahbmo_hconfig_7_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD159"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 2)
    );
  ahbmo_hconfig_5_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD118"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 9)
    );
  ahbmo_hconfig_7_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD242"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 5)
    );
  ahbmo_hconfig_7_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD158"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 1)
    );
  ahbmo_hconfig_5_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD117"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 8)
    );
  ahbmo_hconfig_5_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD114"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 5)
    );
  ahbmo_hconfig_7_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD243"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 6)
    );
  ahbmo_hconfig_6_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD214"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 1)
    );
  ahbmo_hconfig_6_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD213"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 0)
    );
  ahbmo_hconfig_7_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD244"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 7)
    );
  ahbmo_hconfig_7_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD246"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 9)
    );
  ahbmi_hrdata_6_IBUF : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_6_IBUF_759,
      I => ahbmi_hrdata(6)
    );
  ProtoComp963_IMUX_8 : X_BUF
    generic map(
      LOC => "PAD390",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_6_IBUF_759,
      O => ahbmi_hrdata_6_IBUF_0
    );
  ahbmi_hgrant_0_IBUF : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hgrant_0_IBUF_738,
      I => ahbmi_hgrant(0)
    );
  ProtoComp963_IMUX_1 : X_BUF
    generic map(
      LOC => "PAD8",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hgrant_0_IBUF_738,
      O => ahbmi_hgrant_0_IBUF_0
    );
  ahbmi_hrdata_2_IBUF : X_BUF
    generic map(
      LOC => "PAD386",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_2_IBUF_747,
      I => ahbmi_hrdata(2)
    );
  ProtoComp963_IMUX_4 : X_BUF
    generic map(
      LOC => "PAD386",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_2_IBUF_747,
      O => ahbmi_hrdata_2_IBUF_0
    );
  ahbmi_hrdata_9_IBUF : X_BUF
    generic map(
      LOC => "PAD393",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_9_IBUF_768,
      I => ahbmi_hrdata(9)
    );
  ProtoComp963_IMUX_11 : X_BUF
    generic map(
      LOC => "PAD393",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_9_IBUF_768,
      O => ahbmi_hrdata_9_IBUF_0
    );
  cm0_led_OBUF : X_OBUF
    generic map(
      LOC => "PAD25"
    )
    port map (
      I => NlwBufferSignal_cm0_led_OBUF_I,
      O => cm0_led
    );
  ahbmo_hconfig_0_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD493"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 10)
    );
  ahbmi_hrdata_1_IBUF : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_1_IBUF_744,
      I => ahbmi_hrdata(1)
    );
  ProtoComp963_IMUX_3 : X_BUF
    generic map(
      LOC => "PAD385",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_1_IBUF_744,
      O => ahbmi_hrdata_1_IBUF_0
    );
  ahbmi_hrdata_0_IBUF : X_BUF
    generic map(
      LOC => "PAD382",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_0_IBUF_741,
      I => ahbmi_hrdata(0)
    );
  ProtoComp963_IMUX_2 : X_BUF
    generic map(
      LOC => "PAD382",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_0_IBUF_741,
      O => ahbmi_hrdata_0_IBUF_0
    );
  ahbmi_hrdata_3_IBUF : X_BUF
    generic map(
      LOC => "PAD387",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_3_IBUF_750,
      I => ahbmi_hrdata(3)
    );
  ProtoComp963_IMUX_5 : X_BUF
    generic map(
      LOC => "PAD387",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_3_IBUF_750,
      O => ahbmi_hrdata_3_IBUF_0
    );
  ahbmo_hconfig_7_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD245"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 8)
    );
  ahbmi_hrdata_5_IBUF : X_BUF
    generic map(
      LOC => "PAD389",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_5_IBUF_756,
      I => ahbmi_hrdata(5)
    );
  ProtoComp963_IMUX_7 : X_BUF
    generic map(
      LOC => "PAD389",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_5_IBUF_756,
      O => ahbmi_hrdata_5_IBUF_0
    );
  ahbmo_hconfig_0_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD494"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 11)
    );
  ahbmi_hrdata_7_IBUF : X_BUF
    generic map(
      LOC => "PAD391",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_7_IBUF_762,
      I => ahbmi_hrdata(7)
    );
  ProtoComp963_IMUX_9 : X_BUF
    generic map(
      LOC => "PAD391",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_7_IBUF_762,
      O => ahbmi_hrdata_7_IBUF_0
    );
  ahbmi_hrdata_8_IBUF : X_BUF
    generic map(
      LOC => "PAD392",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_8_IBUF_765,
      I => ahbmi_hrdata(8)
    );
  ProtoComp963_IMUX_10 : X_BUF
    generic map(
      LOC => "PAD392",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_8_IBUF_765,
      O => ahbmi_hrdata_8_IBUF_0
    );
  ahbmi_hrdata_4_IBUF : X_BUF
    generic map(
      LOC => "PAD388",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_4_IBUF_753,
      I => ahbmi_hrdata(4)
    );
  ProtoComp963_IMUX_6 : X_BUF
    generic map(
      LOC => "PAD388",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_4_IBUF_753,
      O => ahbmi_hrdata_4_IBUF_0
    );
  ahbmo_hconfig_0_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD99"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 22)
    );
  ahbmo_hconfig_0_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD495"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 12)
    );
  ahbmo_hconfig_0_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD497"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 14)
    );
  ahbmo_hconfig_0_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD496"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 13)
    );
  ahbmo_hconfig_0_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD98"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 21)
    );
  ahbmo_hconfig_0_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD97"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 20)
    );
  ahbmo_hconfig_2_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD322"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 21)
    );
  ahbmo_hconfig_1_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD367"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 18)
    );
  ahbmo_hconfig_2_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD323"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 22)
    );
  ahbmo_hconfig_2_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD316"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 15)
    );
  ahbmo_hconfig_1_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD377"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 28)
    );
  ahbmo_hconfig_1_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD373"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 24)
    );
  ahbmo_hconfig_2_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD311"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 10)
    );
  ahbmo_hconfig_2_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD321"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 20)
    );
  ahbmo_hconfig_2_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD315"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 14)
    );
  ahbmo_hconfig_2_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD332"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 31)
    );
  ahbmo_hconfig_1_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD378"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 29)
    );
  ahbmo_hconfig_2_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD314"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 13)
    );
  ahbmo_hconfig_2_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD331"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 30)
    );
  ahbmo_hconfig_1_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD368"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 19)
    );
  ahbmo_hconfig_1_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD374"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 25)
    );
  ahbmo_hconfig_1_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD375"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 26)
    );
  ahbmo_hconfig_2_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD312"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 11)
    );
  ahbmo_hconfig_1_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD366"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 17)
    );
  ahbmo_hconfig_1_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD376"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 27)
    );
  ahbmo_hconfig_2_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD324"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 23)
    );
  ahbmo_hconfig_2_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD313"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 12)
    );
  ahbmo_hconfig_0_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD105"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 28)
    );
  ahbmo_hconfig_1_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD351"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 10)
    );
  ahbmo_hconfig_0_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD101"
    )
    port map (
      I => '1',
      O => ahbmo_hconfig(0, 24)
    );
  ahbmo_hconfig_0_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD95"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 18)
    );
  ahbmo_hconfig_0_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD106"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 29)
    );
  ahbmo_hconfig_1_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD369"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 20)
    );
  ahbmo_hconfig_0_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD94"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 17)
    );
  ahbmo_hconfig_0_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD96"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 19)
    );
  ahbmo_hconfig_0_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD102"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 25)
    );
  ahbmo_hconfig_0_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD498"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 15)
    );
  ahbmo_hconfig_0_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD100"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 23)
    );
  ahbmo_hconfig_1_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD352"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 11)
    );
  ahbmo_hconfig_1_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD362"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 13)
    );
  ahbmo_hconfig_1_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD370"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 21)
    );
  ahbmo_hconfig_1_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD363"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 14)
    );
  ahbmo_hconfig_0_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD93"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 16)
    );
  ahbmo_hconfig_0_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD104"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 27)
    );
  ahbmo_hconfig_1_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD361"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 12)
    );
  ahbmo_hconfig_0_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD107"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 30)
    );
  ahbmo_hconfig_0_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD108"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 31)
    );
  ahbmo_hconfig_0_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD103"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(0, 26)
    );
  ahbmo_hconfig_1_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD379"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 30)
    );
  ahbmo_hconfig_1_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD372"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 23)
    );
  ahbmo_hconfig_1_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD364"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 15)
    );
  ahbmo_hconfig_1_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD365"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 16)
    );
  ahbmo_hconfig_1_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD380"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 31)
    );
  ahbmo_hconfig_1_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD371"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(1, 22)
    );
  ahbmo_hconfig_4_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD286"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 17)
    );
  ahbmo_hconfig_4_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD293"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 24)
    );
  ahbmo_hconfig_3_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD445"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 26)
    );
  ahbmo_hconfig_4_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD294"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 25)
    );
  ahbmo_hconfig_4_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD287"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 18)
    );
  ahbmo_hconfig_4_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD279"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 10)
    );
  ahbmo_hconfig_4_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD285"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 16)
    );
  ahbmo_hconfig_4_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD291"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 22)
    );
  ahbmo_hconfig_3_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD446"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 27)
    );
  ahbmo_hconfig_4_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD284"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 15)
    );
  ahbmo_hconfig_4_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD289"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 20)
    );
  ahbmo_hconfig_3_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD448"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 29)
    );
  ahbmo_hconfig_4_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD282"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 13)
    );
  ahbmo_hconfig_4_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD300"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 31)
    );
  ahbmo_hconfig_4_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD292"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 23)
    );
  ahbmo_hconfig_3_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD447"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 28)
    );
  ahbmo_hconfig_4_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD283"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 14)
    );
  ahbmo_hconfig_4_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD281"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 12)
    );
  ahbmo_hconfig_4_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD299"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 30)
    );
  ahbmo_hconfig_4_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD280"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 11)
    );
  ahbmo_hconfig_4_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD290"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 21)
    );
  ahbmo_hconfig_3_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD436"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 19)
    );
  ahbmo_hconfig_3_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD438"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 21)
    );
  ahbmo_hconfig_2_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD328"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 27)
    );
  ahbmo_hconfig_3_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD430"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 14)
    );
  ahbmo_hconfig_3_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD425"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 11)
    );
  ahbmo_hconfig_2_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD318"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 17)
    );
  ahbmo_hconfig_3_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD437"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 20)
    );
  ahbmo_hconfig_3_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD449"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 30)
    );
  ahbmo_hconfig_3_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD428"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 12)
    );
  ahbmo_hconfig_2_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD325"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 24)
    );
  ahbmo_hconfig_3_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD439"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 22)
    );
  ahbmo_hconfig_2_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD330"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 29)
    );
  ahbmo_hconfig_2_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD319"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 18)
    );
  ahbmo_hconfig_2_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD327"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 26)
    );
  ahbmo_hconfig_2_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD320"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 19)
    );
  ahbmo_hconfig_2_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD329"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 28)
    );
  ahbmo_hconfig_3_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD427"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 13)
    );
  ahbmo_hconfig_2_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD326"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 25)
    );
  ahbmo_hconfig_3_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD429"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 15)
    );
  ahbmo_hconfig_3_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD440"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 23)
    );
  ahbmo_hconfig_3_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD426"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 10)
    );
  ahbmo_hconfig_2_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD317"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(2, 16)
    );
  ahbmo_hconfig_3_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD450"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 31)
    );
  ahbmo_hconfig_3_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD431"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 17)
    );
  ahbmo_hconfig_3_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD442"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 25)
    );
  ahbmo_hconfig_3_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD441"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 24)
    );
  ahbmo_hconfig_3_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD435"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 18)
    );
  ahbmo_hconfig_3_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD432"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(3, 16)
    );
  ahbmo_hconfig_5_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD131"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 22)
    );
  ahbmo_hconfig_5_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD129"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 20)
    );
  ahbmo_hconfig_5_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD130"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 21)
    );
  ahbmo_hconfig_5_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD123"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 14)
    );
  ahbmo_hconfig_5_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD124"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 15)
    );
  ahbmo_hconfig_4_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD288"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 19)
    );
  ahbmo_hconfig_5_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD120"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 11)
    );
  ahbmo_hconfig_5_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD140"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 31)
    );
  ahbmo_hconfig_5_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD132"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 23)
    );
  ahbmo_hconfig_4_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD297"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 28)
    );
  ahbmo_hconfig_5_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD121"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 12)
    );
  ahbmo_hconfig_5_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD125"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 16)
    );
  ahbmo_hconfig_5_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD126"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 17)
    );
  ahbmo_hconfig_5_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD122"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 13)
    );
  ahbmo_hconfig_5_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD133"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 24)
    );
  ahbmo_hconfig_5_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD134"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 25)
    );
  ahbmo_hconfig_5_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD139"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 30)
    );
  ahbmo_hconfig_5_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD119"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 10)
    );
  ahbmo_hconfig_4_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD298"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 29)
    );
  ahbmo_hconfig_4_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD295"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 26)
    );
  ahbmo_hconfig_4_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD296"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(4, 27)
    );
  ahbmo_hconfig_6_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD335"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 30)
    );
  ahbmo_hconfig_6_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD223"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 10)
    );
  ahbmo_hconfig_6_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD234"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 21)
    );
  ahbmo_hconfig_6_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD228"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 15)
    );
  ahbmo_hconfig_5_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD137"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 28)
    );
  ahbmo_hconfig_5_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD138"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 29)
    );
  ahbmo_hconfig_6_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD236"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 23)
    );
  ahbmo_hconfig_6_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD229"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 16)
    );
  ahbmo_hconfig_6_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD336"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 31)
    );
  ahbmo_hconfig_5_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD128"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 19)
    );
  ahbmo_hconfig_5_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD135"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 26)
    );
  ahbmo_hconfig_6_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD235"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 22)
    );
  ahbmo_hconfig_6_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD226"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 13)
    );
  ahbmo_hconfig_6_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD237"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 24)
    );
  ahbmo_hconfig_6_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD225"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 12)
    );
  ahbmo_hconfig_6_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD230"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 17)
    );
  ahbmo_hconfig_6_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD227"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 14)
    );
  ahbmo_hconfig_5_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD127"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 18)
    );
  ahbmo_hconfig_6_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD224"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 11)
    );
  ahbmo_hconfig_5_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD136"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(5, 27)
    );
  ahbmo_hconfig_6_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD233"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 20)
    );
  ahbmo_hconfig_6_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD238"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 25)
    );
  ahbmo_hconfig_6_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD232"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 19)
    );
  ahbmo_hconfig_7_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD250"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 13)
    );
  ahbmo_hconfig_6_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD333"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 28)
    );
  ahbmo_hconfig_7_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD257"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 20)
    );
  ahbmo_hconfig_7_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD268"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 31)
    );
  ahbmo_hconfig_7_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD251"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 14)
    );
  ahbmo_hconfig_7_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD252"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 15)
    );
  ahbmo_hconfig_7_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD260"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 23)
    );
  ahbmo_hconfig_7_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD258"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 21)
    );
  ahbmo_hconfig_6_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD240"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 27)
    );
  ahbmo_hconfig_6_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD334"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 29)
    );
  ahbmo_hconfig_7_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD247"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 10)
    );
  ahbmo_hconfig_7_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD253"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 16)
    );
  ahbmo_hconfig_7_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD261"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 24)
    );
  ahbmo_hconfig_7_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD267"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 30)
    );
  ahbmo_hconfig_7_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD249"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 12)
    );
  ahbmo_hconfig_7_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD254"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 17)
    );
  ahbmo_hconfig_7_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD259"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 22)
    );
  ahbmo_hconfig_6_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD231"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 18)
    );
  ahbmo_hconfig_6_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD239"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(6, 26)
    );
  ahbmo_hconfig_7_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD248"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 11)
    );
  ahbmo_hconfig_7_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD266"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 29)
    );
  ahbmo_hconfig_7_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD265"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 28)
    );
  ahbmi_hrdata_12_IBUF : X_BUF
    generic map(
      LOC => "PAD396",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_12_IBUF_1136,
      I => ahbmi_hrdata(12)
    );
  ProtoComp963_IMUX_15 : X_BUF
    generic map(
      LOC => "PAD396",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_12_IBUF_1136,
      O => ahbmi_hrdata_12_IBUF_0
    );
  ahbmi_hrdata_13_IBUF : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_13_IBUF_1142,
      I => ahbmi_hrdata(13)
    );
  ProtoComp963_IMUX_17 : X_BUF
    generic map(
      LOC => "PAD397",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_13_IBUF_1142,
      O => ahbmi_hrdata_13_IBUF_0
    );
  ahbmo_hconfig_7_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD256"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 19)
    );
  ahbmi_hrdata_11_IBUF : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_11_IBUF_1133,
      I => ahbmi_hrdata(11)
    );
  ProtoComp963_IMUX_14 : X_BUF
    generic map(
      LOC => "PAD395",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_11_IBUF_1133,
      O => ahbmi_hrdata_11_IBUF_0
    );
  ahbmo_hconfig_7_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD255"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 18)
    );
  ahbmo_hconfig_7_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD263"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 26)
    );
  ahbmi_hrdata_10_IBUF : X_BUF
    generic map(
      LOC => "PAD394",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_10_IBUF_1130,
      I => ahbmi_hrdata(10)
    );
  ProtoComp963_IMUX_13 : X_BUF
    generic map(
      LOC => "PAD394",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_10_IBUF_1130,
      O => ahbmi_hrdata_10_IBUF_0
    );
  ahbmi_hrdata_22_IBUF : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_22_IBUF_1151,
      I => ahbmi_hrdata(22)
    );
  ProtoComp963_IMUX_20 : X_BUF
    generic map(
      LOC => "PAD406",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_22_IBUF_1151,
      O => ahbmi_hrdata_22_IBUF_0
    );
  ahbmi_hrdata_30_IBUF : X_BUF
    generic map(
      LOC => "PAD414",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_30_IBUF_1154,
      I => ahbmi_hrdata(30)
    );
  ProtoComp963_IMUX_21 : X_BUF
    generic map(
      LOC => "PAD414",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_30_IBUF_1154,
      O => ahbmi_hrdata_30_IBUF_0
    );
  ahbmi_hrdata_14_IBUF : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_14_IBUF_1148,
      I => ahbmi_hrdata(14)
    );
  ProtoComp963_IMUX_19 : X_BUF
    generic map(
      LOC => "PAD398",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_14_IBUF_1148,
      O => ahbmi_hrdata_14_IBUF_0
    );
  ahbmo_hconfig_7_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD262"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 25)
    );
  ahbmi_hrdata_20_IBUF : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_20_IBUF_1139,
      I => ahbmi_hrdata(20)
    );
  ProtoComp963_IMUX_16 : X_BUF
    generic map(
      LOC => "PAD404",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_20_IBUF_1139,
      O => ahbmi_hrdata_20_IBUF_0
    );
  ahbmo_hlock_OBUF : X_OBUF
    generic map(
      LOC => "PAD12"
    )
    port map (
      I => '0',
      O => ahbmo_hlock
    );
  ahbmi_hresp_1_IBUF : X_BUF
    generic map(
      LOC => "PAD381",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hresp_1_IBUF_1127,
      I => ahbmi_hresp(1)
    );
  ProtoComp963_IMUX_12 : X_BUF
    generic map(
      LOC => "PAD381",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hresp_1_IBUF_1127,
      O => ahbmi_hresp_1_IBUF_0
    );
  ahbmi_hrdata_21_IBUF : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_21_IBUF_1145,
      I => ahbmi_hrdata(21)
    );
  ProtoComp963_IMUX_18 : X_BUF
    generic map(
      LOC => "PAD405",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_21_IBUF_1145,
      O => ahbmi_hrdata_21_IBUF_0
    );
  ahbmo_hconfig_7_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD264"
    )
    port map (
      I => '0',
      O => ahbmo_hconfig(7, 27)
    );
  ahbmi_hrdata_18_IBUF : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_18_IBUF_1178,
      I => ahbmi_hrdata(18)
    );
  ProtoComp963_IMUX_29 : X_BUF
    generic map(
      LOC => "PAD402",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_18_IBUF_1178,
      O => ahbmi_hrdata_18_IBUF_0
    );
  ahbmi_hrdata_31_IBUF : X_BUF
    generic map(
      LOC => "PAD433",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_31_IBUF_1163,
      I => ahbmi_hrdata(31)
    );
  ProtoComp963_IMUX_24 : X_BUF
    generic map(
      LOC => "PAD433",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_31_IBUF_1163,
      O => ahbmi_hrdata_31_IBUF_0
    );
  ahbmi_hrdata_15_IBUF : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_15_IBUF_1157,
      I => ahbmi_hrdata(15)
    );
  ProtoComp963_IMUX_22 : X_BUF
    generic map(
      LOC => "PAD399",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_15_IBUF_1157,
      O => ahbmi_hrdata_15_IBUF_0
    );
  ahbmi_hrdata_17_IBUF : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_17_IBUF_1172,
      I => ahbmi_hrdata(17)
    );
  ProtoComp963_IMUX_27 : X_BUF
    generic map(
      LOC => "PAD401",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_17_IBUF_1172,
      O => ahbmi_hrdata_17_IBUF_0
    );
  ahbmi_hrdata_25_IBUF : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_25_IBUF_1175,
      I => ahbmi_hrdata(25)
    );
  ProtoComp963_IMUX_28 : X_BUF
    generic map(
      LOC => "PAD409",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_25_IBUF_1175,
      O => ahbmi_hrdata_25_IBUF_0
    );
  ahbmi_hrdata_26_IBUF : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_26_IBUF_1181,
      I => ahbmi_hrdata(26)
    );
  ProtoComp963_IMUX_30 : X_BUF
    generic map(
      LOC => "PAD410",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_26_IBUF_1181,
      O => ahbmi_hrdata_26_IBUF_0
    );
  ahbmi_hrdata_24_IBUF : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_24_IBUF_1169,
      I => ahbmi_hrdata(24)
    );
  ProtoComp963_IMUX_26 : X_BUF
    generic map(
      LOC => "PAD408",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_24_IBUF_1169,
      O => ahbmi_hrdata_24_IBUF_0
    );
  ahbmi_hrdata_23_IBUF : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_23_IBUF_1160,
      I => ahbmi_hrdata(23)
    );
  ProtoComp963_IMUX_23 : X_BUF
    generic map(
      LOC => "PAD407",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_23_IBUF_1160,
      O => ahbmi_hrdata_23_IBUF_0
    );
  ahbmi_hrdata_16_IBUF : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_16_IBUF_1166,
      I => ahbmi_hrdata(16)
    );
  ProtoComp963_IMUX_25 : X_BUF
    generic map(
      LOC => "PAD400",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_16_IBUF_1166,
      O => ahbmi_hrdata_16_IBUF_0
    );
  ahbmi_hrdata_28_IBUF : X_BUF
    generic map(
      LOC => "PAD412",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_28_IBUF_1190,
      I => ahbmi_hrdata(28)
    );
  ProtoComp963_IMUX_33 : X_BUF
    generic map(
      LOC => "PAD412",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_28_IBUF_1190,
      O => ahbmi_hrdata_28_IBUF_0
    );
  ahbmo_haddr_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD168"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_21_OBUF_I,
      O => ahbmo_haddr(21)
    );
  ahbmo_haddr_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD164"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_17_OBUF_I,
      O => ahbmo_haddr(17)
    );
  ahbmo_haddr_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD178"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_31_OBUF_I,
      O => ahbmo_haddr(31)
    );
  ahbmi_hrdata_19_IBUF : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_19_IBUF_1184,
      I => ahbmi_hrdata(19)
    );
  ProtoComp963_IMUX_31 : X_BUF
    generic map(
      LOC => "PAD403",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_19_IBUF_1184,
      O => ahbmi_hrdata_19_IBUF_0
    );
  ahbmo_haddr_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD153"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_11_OBUF_I,
      O => ahbmo_haddr(11)
    );
  ahbmo_haddr_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD162"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_15_OBUF_I,
      O => ahbmo_haddr(15)
    );
  ahbmo_haddr_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD169"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_22_OBUF_I,
      O => ahbmo_haddr(22)
    );
  ahbmo_haddr_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD149"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_12_OBUF_I,
      O => ahbmo_haddr(12)
    );
  ahbmo_haddr_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD167"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_20_OBUF_I,
      O => ahbmo_haddr(20)
    );
  ahbmo_haddr_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD160"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_13_OBUF_I,
      O => ahbmo_haddr(13)
    );
  ahbmi_hrdata_29_IBUF : X_BUF
    generic map(
      LOC => "PAD434",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_29_IBUF_1193,
      I => ahbmi_hrdata(29)
    );
  ProtoComp963_IMUX_34 : X_BUF
    generic map(
      LOC => "PAD434",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_29_IBUF_1193,
      O => ahbmi_hrdata_29_IBUF_0
    );
  ahbmo_haddr_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD170"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_23_OBUF_I,
      O => ahbmo_haddr(23)
    );
  ahbmo_haddr_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD171"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_24_OBUF_I,
      O => ahbmo_haddr(24)
    );
  ahbmi_hrdata_27_IBUF : X_BUF
    generic map(
      LOC => "PAD411",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hrdata_27_IBUF_1187,
      I => ahbmi_hrdata(27)
    );
  ProtoComp963_IMUX_32 : X_BUF
    generic map(
      LOC => "PAD411",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hrdata_27_IBUF_1187,
      O => ahbmi_hrdata_27_IBUF_0
    );
  ahbmo_haddr_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD156"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_14_OBUF_I,
      O => ahbmo_haddr(14)
    );
  ahbmo_haddr_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD163"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_16_OBUF_I,
      O => ahbmo_haddr(16)
    );
  ahbmo_haddr_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD157"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_10_OBUF_I,
      O => ahbmo_haddr(10)
    );
  ahbmo_haddr_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD177"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_30_OBUF_I,
      O => ahbmo_haddr(30)
    );
  ahbmo_hindex_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD15"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(2)
    );
  ahbmo_haddr_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD176"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_29_OBUF_I,
      O => ahbmo_haddr(29)
    );
  ahbmo_haddr_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD165"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_18_OBUF_I,
      O => ahbmo_haddr(18)
    );
  ahbmo_haddr_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD173"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_26_OBUF_I,
      O => ahbmo_haddr(26)
    );
  ahbmo_haddr_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD166"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_19_OBUF_I,
      O => ahbmo_haddr(19)
    );
  ahbmo_haddr_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD147"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_2_OBUF_I,
      O => ahbmo_haddr(2)
    );
  ahbmo_haddr_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD145"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_6_OBUF_I,
      O => ahbmo_haddr(6)
    );
  ahbmo_haddr_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD150"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_4_OBUF_I,
      O => ahbmo_haddr(4)
    );
  ahbmo_haddr_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD143"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_0_OBUF_I,
      O => ahbmo_haddr(0)
    );
  ahbmo_haddr_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD172"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_25_OBUF_I,
      O => ahbmo_haddr(25)
    );
  ahbmo_haddr_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD152"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_5_OBUF_I,
      O => ahbmo_haddr(5)
    );
  ahbmo_hindex_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD10"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(1)
    );
  ahbmo_haddr_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD144"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_1_OBUF_I,
      O => ahbmo_haddr(1)
    );
  ahbmo_haddr_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD148"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_7_OBUF_I,
      O => ahbmo_haddr(7)
    );
  ahbmo_haddr_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD155"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_8_OBUF_I,
      O => ahbmo_haddr(8)
    );
  ahbmo_haddr_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD175"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_28_OBUF_I,
      O => ahbmo_haddr(28)
    );
  ahbmo_hindex_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD5"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(0)
    );
  ahbmi_hready_IBUF : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 115 ps
    )
    port map (
      O => ahbmi_hready_IBUF_1260,
      I => ahbmi_hready
    );
  ProtoComp963_IMUX_35 : X_BUF
    generic map(
      LOC => "PAD142",
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmi_hready_IBUF_1260,
      O => ahbmi_hready_IBUF_0
    );
  ahbmo_haddr_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD146"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_3_OBUF_I,
      O => ahbmo_haddr(3)
    );
  ahbmo_haddr_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD151"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_9_OBUF_I,
      O => ahbmo_haddr(9)
    );
  ahbmo_haddr_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD174"
    )
    port map (
      I => NlwBufferSignal_ahbmo_haddr_27_OBUF_I,
      O => ahbmo_haddr(27)
    );
  ahbmo_hirq_16_OBUF : X_OBUF
    generic map(
      LOC => "PAD467"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(16)
    );
  ahbmo_hirq_25_OBUF : X_OBUF
    generic map(
      LOC => "PAD476"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(25)
    );
  ahbmo_hirq_31_OBUF : X_OBUF
    generic map(
      LOC => "PAD482"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(31)
    );
  ahbmo_hirq_19_OBUF : X_OBUF
    generic map(
      LOC => "PAD470"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(19)
    );
  ahbmo_hirq_11_OBUF : X_OBUF
    generic map(
      LOC => "PAD462"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(11)
    );
  ahbmo_hirq_27_OBUF : X_OBUF
    generic map(
      LOC => "PAD478"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(27)
    );
  ahbmo_hirq_18_OBUF : X_OBUF
    generic map(
      LOC => "PAD469"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(18)
    );
  ahbmo_hirq_28_OBUF : X_OBUF
    generic map(
      LOC => "PAD479"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(28)
    );
  ahbmo_hirq_15_OBUF : X_OBUF
    generic map(
      LOC => "PAD466"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(15)
    );
  ahbmo_hirq_12_OBUF : X_OBUF
    generic map(
      LOC => "PAD463"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(12)
    );
  ahbmo_hirq_20_OBUF : X_OBUF
    generic map(
      LOC => "PAD471"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(20)
    );
  ahbmo_hirq_13_OBUF : X_OBUF
    generic map(
      LOC => "PAD464"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(13)
    );
  ahbmo_hirq_21_OBUF : X_OBUF
    generic map(
      LOC => "PAD472"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(21)
    );
  ahbmo_hirq_22_OBUF : X_OBUF
    generic map(
      LOC => "PAD473"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(22)
    );
  ahbmo_hirq_30_OBUF : X_OBUF
    generic map(
      LOC => "PAD481"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(30)
    );
  ahbmo_hirq_23_OBUF : X_OBUF
    generic map(
      LOC => "PAD474"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(23)
    );
  ahbmo_hirq_24_OBUF : X_OBUF
    generic map(
      LOC => "PAD475"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(24)
    );
  ahbmo_hirq_17_OBUF : X_OBUF
    generic map(
      LOC => "PAD468"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(17)
    );
  ahbmo_hirq_26_OBUF : X_OBUF
    generic map(
      LOC => "PAD477"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(26)
    );
  ahbmo_hindex_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD16"
    )
    port map (
      I => '0',
      O => ahbmo_hindex(3)
    );
  ahbmo_hirq_10_OBUF : X_OBUF
    generic map(
      LOC => "PAD461"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(10)
    );
  ahbmo_hirq_14_OBUF : X_OBUF
    generic map(
      LOC => "PAD465"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(14)
    );
  ahbmo_hirq_6_OBUF : X_OBUF
    generic map(
      LOC => "PAD457"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(6)
    );
  ahbmo_hirq_9_OBUF : X_OBUF
    generic map(
      LOC => "PAD460"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(9)
    );
  ahbmo_hirq_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD451"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(0)
    );
  ahbmo_hirq_4_OBUF : X_OBUF
    generic map(
      LOC => "PAD455"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(4)
    );
  ahbmo_hirq_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD453"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(2)
    );
  ahbmo_hburst_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD14"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(1)
    );
  ahbmo_hirq_29_OBUF : X_OBUF
    generic map(
      LOC => "PAD480"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(29)
    );
  INV_cm0_ledCLK : X_INV
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => cm0_led_OBUF_INV_cm0_ledCLK
    );
  cm0_led_1460 : X_SFF
    generic map(
      LOC => "OLOGIC_X7Y173",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cm0_led_CLK,
      I => NlwBufferSignal_cm0_led_IN,
      O => cm0_led_OBUF_28766,
      SET => GND,
      RST => GND,
      SSET => GND,
      SRST => GND
    );
  cortexm0_u_logic_Yuhvx412_cortexm0_u_logic_Yuhvx412_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o1_1358,
      O => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o1_0
    );
  cortexm0_u_logic_Yuhvx412_cortexm0_u_logic_Yuhvx412_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qxgwx4_pack_5,
      O => cortexm0_u_logic_Qxgwx4
    );
  cortexm0_u_logic_Yuhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y123",
      INIT => X"0400040004000400"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Lny2z4_26686,
      ADR5 => '1',
      O => cortexm0_u_logic_Yuhvx412_29237
    );
  cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y123",
      INIT => X"CC000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => '1',
      O => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o1_1358
    );
  cortexm0_u_logic_Ct6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y123",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => '1',
      O => cortexm0_u_logic_Ct6wx4
    );
  cortexm0_u_logic_Qxgwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y123",
      INIT => X"08080000"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR2 => cortexm0_u_logic_Nqy2z4_25981,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      O => cortexm0_u_logic_Qxgwx4_pack_5
    );
  cortexm0_u_logic_Yuhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y123",
      INIT => X"AA00AB0300000303"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qdj2z4_25940,
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_Qxgwx4,
      ADR5 => cortexm0_u_logic_Hyewx4,
      ADR0 => cortexm0_u_logic_Yuhvx412_29237,
      O => cortexm0_u_logic_Yuhvx413_29236
    );
  cortexm0_u_logic_Yuhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y123",
      INIT => X"0E0C0C0C0C0C0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Yuhvx413_29236,
      ADR1 => cortexm0_u_logic_Yuhvx411_26278,
      O => cortexm0_u_logic_Yuhvx414_26277
    );
  ahbmo_hbusreq_OBUF : X_OBUF
    generic map(
      LOC => "PAD41"
    )
    port map (
      I => NlwBufferSignal_ahbmo_hbusreq_OBUF_I,
      O => ahbmo_hbusreq
    );
  ahbmo_hirq_7_OBUF : X_OBUF
    generic map(
      LOC => "PAD458"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(7)
    );
  ahbmo_hirq_5_OBUF : X_OBUF
    generic map(
      LOC => "PAD456"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(5)
    );
  ahbmo_hirq_1_OBUF : X_OBUF
    generic map(
      LOC => "PAD452"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(1)
    );
  clkm_BUFGP_BUFG : X_CKBUF
    generic map(
      LOC => "BUFGMUX_X3Y13",
      PATHPULSE => 115 ps
    )
    port map (
      I => NlwBufferSignal_clkm_BUFGP_BUFG_IN,
      O => clkm_BUFGP
    );
  cortexm0_u_logic_Eyhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y125",
      INIT => X"0000020000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Qdj2z4_25940,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Qem2z4_25938,
      O => cortexm0_u_logic_Eyhvx45_27458
    );
  ahbmo_hburst_2_OBUF : X_OBUF
    generic map(
      LOC => "PAD19"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(2)
    );
  ahbmo_hirq_8_OBUF : X_OBUF
    generic map(
      LOC => "PAD459"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(8)
    );
  cortexm0_u_logic_Xxhvx417_cortexm0_u_logic_Xxhvx417_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N845_pack_3,
      O => N845
    );
  cortexm0_u_logic_Xxhvx417_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X0Y126"
    )
    port map (
      IA => N1542,
      IB => N1543,
      O => N845_pack_3,
      SEL => cortexm0_u_logic_Xxhvx413
    );
  cortexm0_u_logic_Xxhvx417_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X0Y126",
      INIT => X"AACCAACCAACCAECC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => hready,
      ADR4 => cortexm0_u_logic_Mvgwx4,
      ADR2 => cortexm0_u_logic_H0kwx4,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Xxhvx417,
      O => N1542
    );
  cortexm0_u_logic_Xxhvx417_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X0Y126",
      INIT => X"FFFF7373FFFF3333"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => ahbmi_hready_IBUF_0,
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR2 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      O => N1543
    );
  cortexm0_u_logic_Xxhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y126",
      INIT => X"8888FCF88888CC88"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Xxhvx411_28602,
      ADR1 => cortexm0_u_logic_Fjewx4,
      ADR3 => cortexm0_u_logic_Zmewx4,
      ADR0 => N1736,
      O => cortexm0_u_logic_Xxhvx417
    );
  cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y126",
      INIT => X"DDDC888CDCDC8C8C"
    )
    port map (
      ADR1 => N845,
      ADR2 => cortexm0_u_logic_Xxhvx41_27352,
      ADR5 => cortexm0_u_logic_Xxhvx42_27353,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => N846,
      O => N989
    );
  ahbmo_hburst_0_OBUF : X_OBUF
    generic map(
      LOC => "PAD11"
    )
    port map (
      I => '0',
      O => ahbmo_hburst(0)
    );
  ahbmo_hirq_3_OBUF : X_OBUF
    generic map(
      LOC => "PAD454"
    )
    port map (
      I => '0',
      O => ahbmo_hirq(3)
    );
  cortexm0_u_logic_Bkxvx410_cortexm0_u_logic_Bkxvx410_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bkxvx412_pack_11,
      O => cortexm0_u_logic_Bkxvx412_29245
    );
  cortexm0_u_logic_Bkxvx410_cortexm0_u_logic_Bkxvx410_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1720,
      O => N1720_0
    );
  cortexm0_u_logic_Bkxvx412 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y118"
    )
    port map (
      IA => N1778,
      IB => N1779,
      O => cortexm0_u_logic_Bkxvx412_pack_11,
      SEL => cortexm0_u_logic_Swy2z4_25939
    );
  cortexm0_u_logic_Bkxvx412_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y118",
      INIT => X"000000EE00000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Xhxvx4,
      ADR5 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Bkxvx410_29246,
      O => N1778
    );
  cortexm0_u_logic_Bkxvx412_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y118",
      INIT => X"F333F3F3F300F300"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      O => N1779
    );
  cortexm0_u_logic_Bkxvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y118",
      INIT => X"3DFF3DFF3DFF3DFF"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_Nqy2z4_25981,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => '1',
      O => cortexm0_u_logic_Bkxvx410_29246
    );
  cortexm0_u_logic_Fvhvx49_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y118",
      INIT => X"008800DD"
    )
    port map (
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Nqy2z4_25981,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      O => N1720
    );
  cortexm0_u_logic_Bkxvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y118",
      INIT => X"FECCCCCC00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_U2x2z4_25986,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_Bkxvx412_29245,
      O => cortexm0_u_logic_Bkxvx413_29097
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xp3wx4_pack_8,
      O => cortexm0_u_logic_Xp3wx4
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y130",
      INIT => X"0000EAFA0000C0F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_0,
      ADR1 => cortexm0_u_logic_Xp3wx4,
      ADR3 => cortexm0_u_logic_B73wx4,
      ADR0 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21_29241,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_29001
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y130",
      INIT => X"FFFFF7FFBFBFBFBF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21_29241
    );
  cortexm0_u_logic_Xxhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y130",
      INIT => X"1F3F0F0F1F3F0F0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Qmkwx4,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Xxhvx415
    );
  cortexm0_u_logic_Xp3wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X0Y130",
      INIT => X"FCFCFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Xp3wx4_pack_8
    );
  cortexm0_u_logic_Xxhvx416_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y130",
      INIT => X"0A0200000A000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_B73wx4,
      ADR4 => cortexm0_u_logic_Xxhvx415,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => N1736
    );
  cortexm0_u_logic_Hwhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y128",
      INIT => X"000100FF000000FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => N1738,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Hwhvx420_29167
    );
  cortexm0_u_logic_Hwhvx420_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X0Y128",
      INIT => X"5545FFCF5555FFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Oedwx4,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR4 => cortexm0_u_logic_Hwhvx418_0,
      ADR0 => cortexm0_u_logic_SF230_0,
      O => N1738
    );
  cortexm0_u_logic_Yafwx43_cortexm0_u_logic_Yafwx43_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Eyhvx416_pack_7,
      O => cortexm0_u_logic_Eyhvx416_29243
    );
  cortexm0_u_logic_Yafwx43_cortexm0_u_logic_Yafwx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1722_pack_5,
      O => N1722
    );
  cortexm0_u_logic_Yafwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y124",
      INIT => X"0505050505050505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => '1',
      O => cortexm0_u_logic_Yafwx43_27781
    );
  cortexm0_u_logic_Eyhvx416 : X_LUT5
    generic map(
      LOC => "SLICE_X1Y124",
      INIT => X"00000080"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Lny2z4_26686,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      O => cortexm0_u_logic_Eyhvx416_pack_7
    );
  cortexm0_u_logic_M0jwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y124",
      INIT => X"FFF0FFF0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Xly2z4_26086,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => '1',
      O => cortexm0_u_logic_M0jwx4
    );
  cortexm0_u_logic_Eyhvx418_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X1Y124",
      INIT => X"CCC4CCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR4 => cortexm0_u_logic_Eyhvx416_29243,
      ADR0 => cortexm0_u_logic_Hyewx4,
      ADR3 => cortexm0_u_logic_Xly2z4_26086,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      O => N1722_pack_5
    );
  cortexm0_u_logic_Qxhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y124",
      INIT => X"F0F0F0F0F0F0F0E0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Yzi2z4_25978,
      ADR1 => cortexm0_u_logic_Rxl2z4_26085,
      ADR3 => cortexm0_u_logic_Viy2z4_27004,
      ADR0 => cortexm0_u_logic_Jky2z4_26077,
      ADR4 => cortexm0_u_logic_M0jwx4,
      O => cortexm0_u_logic_Qxhvx46_27900
    );
  cortexm0_u_logic_Eyhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y124",
      INIT => X"0000000075757577"
    )
    port map (
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => N1722,
      O => cortexm0_u_logic_Eyhvx418_28318
    );
  cortexm0_u_logic_Eyhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y126",
      INIT => X"FFFF554055405540"
    )
    port map (
      ADR0 => cortexm0_u_logic_H0kwx4,
      ADR3 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Sjwvx4_0,
      ADR5 => cortexm0_u_logic_Eyhvx414_29244,
      O => cortexm0_u_logic_Eyhvx415_28895
    );
  cortexm0_u_logic_Eyhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y126",
      INIT => X"FFEEFFFFFFFEFFEF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      O => cortexm0_u_logic_Eyhvx414_29244
    );
  cortexm0_u_logic_Xxhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y127",
      INIT => X"0000A02000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pyxvx4,
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Abgwx4,
      O => cortexm0_u_logic_Xxhvx42_27353
    );
  cortexm0_u_logic_Xxhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y127",
      INIT => X"0000000000000004"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Fjewx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Xxhvx41_27352
    );
  cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y127",
      INIT => X"FF00FF00FFAE5100"
    )
    port map (
      ADR3 => N845,
      ADR0 => cortexm0_u_logic_Xxhvx41_27352,
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR1 => cortexm0_u_logic_Xxhvx42_27353,
      ADR5 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => N846,
      O => N988
    );
  cortexm0_u_logic_Xxhvx417_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X1Y127",
      INIT => X"FFFFFFFF55D555D5"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => ahbmi_hready_IBUF_0,
      ADR3 => ahbmi_hresp_1_IBUF_0,
      ADR2 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      O => N846
    );
  cortexm0_u_logic_Bkxvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y113",
      INIT => X"5555555100000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_Bkxvx43_27200
    );
  cortexm0_u_logic_Bkxvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y113",
      INIT => X"F0F0F3F0F0F0F1F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Qdj2z4_25940,
      O => cortexm0_u_logic_Bkxvx48_27210
    );
  cortexm0_u_logic_Mvhvx412_cortexm0_u_logic_Mvhvx412_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ruhvx415_2753,
      O => cortexm0_u_logic_Ruhvx415_0
    );
  cortexm0_u_logic_Mvhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => X"20F030B020F030B0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => '1',
      O => cortexm0_u_logic_Mvhvx412_28626
    );
  cortexm0_u_logic_Ruhvx415 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => X"55915191"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Ruhvx415_2753
    );
  cortexm0_u_logic_Owhvx428_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => X"3000300030AA3000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      O => N1756
    );
  cortexm0_u_logic_Owhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => X"00030003AAAA0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Srgwx4,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Jhxvx4,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Owhvx425_29302
    );
  cortexm0_u_logic_Owhvx428 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y118",
      INIT => X"FFFFA0A0FFFFECEC"
    )
    port map (
      ADR3 => '1',
      ADR1 => N1756,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Owhvx426_28375,
      ADR2 => cortexm0_u_logic_Owhvx427_29199,
      ADR4 => cortexm0_u_logic_Owhvx425_29302,
      O => cortexm0_u_logic_Owhvx428_28569
    );
  cortexm0_u_logic_Ruhvx416_cortexm0_u_logic_Ruhvx416_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1764_pack_2,
      O => N1764
    );
  cortexm0_u_logic_Ruhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => X"A000A000A020A000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Px5wx4,
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => cortexm0_u_logic_Ugewx4,
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Ruhvx415_0,
      O => cortexm0_u_logic_Ruhvx416_28849
    );
  cortexm0_u_logic_Hwhvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => X"0000E0C00000E0E0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Hwhvx428_29171,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => N1764,
      ADR1 => cortexm0_u_logic_Bnfwx4,
      O => cortexm0_u_logic_Hwhvx432_29170
    );
  cortexm0_u_logic_Mvgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => X"FAFAFAFAFAFAFAFA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => '1',
      O => cortexm0_u_logic_Mvgwx4
    );
  cortexm0_u_logic_Hwhvx431_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => X"FF0CDD0C"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Fjewx4,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      O => N1764_pack_2
    );
  cortexm0_u_logic_Px5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y121",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qdj2z4_25940,
      ADR5 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Iufwx4,
      ADR4 => cortexm0_u_logic_Mvgwx4,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      O => cortexm0_u_logic_Px5wx4
    );
  cortexm0_u_logic_Owhvx415_cortexm0_u_logic_Owhvx415_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ukpvx4,
      O => cortexm0_u_logic_Ukpvx4_0
    );
  cortexm0_u_logic_Owhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y123",
      INIT => X"AAAAAAAAAAABAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_Qdj2z4_25940,
      ADR4 => cortexm0_u_logic_C2yvx4,
      ADR2 => cortexm0_u_logic_Bdqvx4,
      O => cortexm0_u_logic_Owhvx415_29308
    );
  cortexm0_u_logic_C2yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y123",
      INIT => X"00000F0F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => '1',
      O => cortexm0_u_logic_C2yvx4
    );
  cortexm0_u_logic_Ukpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y123",
      INIT => X"0F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_Ukpvx4
    );
  cortexm0_u_logic_Owhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y123",
      INIT => X"FAFBFAFA00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Px5wx4,
      ADR0 => cortexm0_u_logic_Qxgwx4,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR4 => cortexm0_u_logic_Ugewx4,
      ADR1 => cortexm0_u_logic_Ct6wx4,
      ADR2 => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0,
      O => cortexm0_u_logic_Owhvx414_29309
    );
  cortexm0_u_logic_Owhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y123",
      INIT => X"FFFFFFFFFFFFFCFD"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3811_o_0,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1341_o,
      ADR2 => cortexm0_u_logic_Owhvx415_29308,
      ADR5 => cortexm0_u_logic_Owhvx416_28613,
      ADR4 => cortexm0_u_logic_Owhvx414_29309,
      O => cortexm0_u_logic_Owhvx417_28568
    );
  cortexm0_u_logic_U6wvx4_Zqwvx4_AND_860_o_cortexm0_u_logic_U6wvx4_Zqwvx4_AND_860_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mkrwx4_pack_3,
      O => cortexm0_u_logic_Mkrwx4
    );
  cortexm0_u_logic_U6wvx4_Zqwvx4_AND_860_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y130",
      INIT => X"CCCE0000CCCC0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_U6wvx4,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Oohwx4,
      ADR1 => cortexm0_u_logic_Bthvx422,
      O => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_860_o
    );
  cortexm0_u_logic_U6wvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y130",
      INIT => X"F3F3F3F3F351F3F3"
    )
    port map (
      ADR2 => ahblite_bridge_dmao_ready,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => cortexm0_u_logic_U6wvx48_26749,
      ADR0 => cortexm0_u_logic_J3xvx4,
      ADR3 => cortexm0_u_logic_U6wvx47_26746,
      ADR4 => cortexm0_u_logic_X3xvx4,
      O => cortexm0_u_logic_U6wvx4
    );
  cortexm0_u_logic_Mrsvx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y130",
      INIT => X"FFFF33FFFFFF33FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Mrsvx431
    );
  cortexm0_u_logic_Mkrwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y130",
      INIT => X"000F0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Msyvx4,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => '1',
      O => cortexm0_u_logic_Mkrwx4_pack_3
    );
  cortexm0_u_logic_J3xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y130",
      INIT => X"0A0202020A0A0202"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mkrwx4,
      ADR0 => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_880_o_0,
      ADR4 => cortexm0_u_logic_Ct6wx4,
      ADR3 => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_834_o_0,
      ADR5 => cortexm0_u_logic_J16wx4,
      ADR1 => cortexm0_u_logic_Wshwx4,
      O => cortexm0_u_logic_J3xvx4
    );
  cortexm0_u_logic_Mvhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y132",
      INIT => X"00000F3F0000AFBF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bqcwx4,
      ADR0 => cortexm0_u_logic_X77wx4,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Xp3wx4,
      ADR3 => cortexm0_u_logic_Z2dwx4,
      ADR1 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Mvhvx410_29297
    );
  cortexm0_u_logic_Mvhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y132",
      INIT => X"0000FFFF0000FF0E"
    )
    port map (
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      ADR1 => cortexm0_u_logic_Mvhvx415_0,
      ADR0 => cortexm0_u_logic_Mvhvx417_27733,
      ADR3 => cortexm0_u_logic_Mvhvx410_29297,
      ADR5 => cortexm0_u_logic_Mvhvx49_29296,
      O => cortexm0_u_logic_Mvhvx418_27723
    );
  cortexm0_u_logic_Mvhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y132",
      INIT => X"FCFCFCFCFDFFFCFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kvfwx4,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6854_o,
      ADR2 => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6666_o,
      O => cortexm0_u_logic_Mvhvx49_29296
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o12_cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o12_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Nv6wx4,
      O => cortexm0_u_logic_Nv6wx4_0
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y129",
      INIT => X"0000E6EE00000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o12_29293
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y129",
      INIT => X"0F0A0F0E0F0A0F0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o13_29292,
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o12_29293,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Bdqvx4,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_29002
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o21111 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y129",
      INIT => X"00FFFFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2111
    );
  cortexm0_u_logic_Nv6wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y129",
      INIT => X"000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Nv6wx4
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y129",
      INIT => X"00FA00DA00FF00DF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2111,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o13_29292
    );
  cortexm0_u_logic_Owhvx427_cortexm0_u_logic_Owhvx427_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uuewx4_pack_10,
      O => cortexm0_u_logic_Uuewx4
    );
  cortexm0_u_logic_Owhvx427 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => X"FCFCFCFC00004400"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_X16wx4,
      ADR4 => cortexm0_u_logic_Iufwx4,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR3 => cortexm0_u_logic_Gh6wx4,
      ADR2 => cortexm0_u_logic_Uuewx4,
      O => cortexm0_u_logic_Owhvx427_29199
    );
  cortexm0_u_logic_Izwvx4_Sh9vx4_OR_664_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => X"FF55FF55FF55FF55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Izwvx4_Sh9vx4_OR_664_o
    );
  cortexm0_u_logic_Uuewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => X"A000A000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Uuewx4_pack_10
    );
  cortexm0_u_logic_Owhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => X"5FDF55DDFFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Gh6wx4,
      ADR2 => cortexm0_u_logic_Zjwvx4,
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      ADR0 => cortexm0_u_logic_Ulgwx4,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Izwvx4_Sh9vx4_OR_664_o,
      O => cortexm0_u_logic_Owhvx426_28375
    );
  cortexm0_u_logic_Owhvx429 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y119",
      INIT => X"5000C0C0F0F0C0C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_X16wx4,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Ulgwx4,
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => cortexm0_u_logic_Izwvx4_Sh9vx4_OR_664_o,
      ADR1 => cortexm0_u_logic_Uuewx4,
      O => cortexm0_u_logic_Owhvx429_28372
    );
  cortexm0_u_logic_C1svx4_N3svx4_XOR_57_o_cortexm0_u_logic_C1svx4_N3svx4_XOR_57_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ihewx4_pack_3,
      O => cortexm0_u_logic_Ihewx4
    );
  cortexm0_u_logic_Mxor_C1svx4_N3svx4_XOR_57_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y120",
      INIT => X"0F0FF0F00F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Lny2z4_26686,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => '1',
      O => cortexm0_u_logic_C1svx4_N3svx4_XOR_57_o
    );
  cortexm0_u_logic_Ihewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y120",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Lny2z4_26686,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Ihewx4_pack_3
    );
  cortexm0_u_logic_Owhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y120",
      INIT => X"CCC8C8C8C8C8C8C8"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Owhvx410_28334,
      ADR0 => cortexm0_u_logic_Owhvx412_28335,
      ADR3 => cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2879_o,
      ADR5 => cortexm0_u_logic_Ihewx4,
      ADR4 => cortexm0_u_logic_Xly2z4_26086,
      O => cortexm0_u_logic_Owhvx413_28333
    );
  cortexm0_u_logic_Fvhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y120",
      INIT => X"05050D0F0505050F"
    )
    port map (
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => cortexm0_u_logic_Xhxvx4,
      ADR3 => cortexm0_u_logic_Izwvx4_Sh9vx4_OR_664_o,
      ADR0 => N1652,
      O => cortexm0_u_logic_Fvhvx418_28037
    );
  cortexm0_u_logic_Fvhvx418_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y120",
      INIT => X"5055515551555155"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fvhvx415_28036,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR5 => cortexm0_u_logic_Lqwvx4,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      O => N1652
    );
  cortexm0_u_logic_Xxhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y122",
      INIT => X"00FF000004040404"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_B73wx4,
      ADR0 => cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1130_o,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Pxyvx4,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Xxhvx44_29307
    );
  cortexm0_u_logic_Xxhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y122",
      INIT => X"D0F0D0D000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pcyvx4,
      ADR5 => cortexm0_u_logic_B73wx4,
      ADR0 => N1734,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => N1690,
      O => cortexm0_u_logic_Xxhvx410_29305
    );
  cortexm0_u_logic_Xxhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y122",
      INIT => X"ECFFFFFFECFFECFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xxhvx43_28119,
      ADR0 => cortexm0_u_logic_Px5wx4,
      ADR1 => cortexm0_u_logic_Xxhvx44_29307,
      ADR5 => cortexm0_u_logic_Mcewx4,
      ADR4 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o211,
      ADR3 => cortexm0_u_logic_Unewx43,
      O => cortexm0_u_logic_Xxhvx45_29306
    );
  cortexm0_u_logic_Xxhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y122",
      INIT => X"FFFFFFFCFFFFFFFE"
    )
    port map (
      ADR0 => cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2879_o,
      ADR5 => cortexm0_u_logic_Ihewx4,
      ADR1 => cortexm0_u_logic_Xxhvx410_29305,
      ADR3 => cortexm0_u_logic_Xxhvx412_26356,
      ADR4 => cortexm0_u_logic_Xxhvx45_29306,
      ADR2 => cortexm0_u_logic_Xxhvx46_28124,
      O => cortexm0_u_logic_Xxhvx413
    );
  cortexm0_u_logic_Bkxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y128",
      INIT => X"2222202000220020"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mkrwx4,
      ADR0 => cortexm0_u_logic_Lbiwx4,
      ADR4 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR5 => cortexm0_u_logic_Jky2z4_26077,
      ADR3 => cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3774_o,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Bkxvx41_29291
    );
  cortexm0_u_logic_Qllwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y128",
      INIT => X"44C4444455F55555"
    )
    port map (
      ADR2 => ahbmi_hready_IBUF_0,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR3 => ahbmi_hresp_1_IBUF_0,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => cortexm0_u_logic_Qllwx43_27739,
      ADR5 => cortexm0_u_logic_Bkxvx4,
      O => cortexm0_u_logic_Qllwx4
    );
  cortexm0_u_logic_Bkxvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y128",
      INIT => X"8A8A00008A020000"
    )
    port map (
      ADR4 => cortexm0_u_logic_X3xvx4,
      ADR0 => cortexm0_u_logic_Bkxvx41_29291,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Bkxvx49_27208,
      ADR5 => cortexm0_u_logic_Bkxvx413_29097,
      ADR2 => cortexm0_u_logic_V6swx4,
      O => cortexm0_u_logic_Bkxvx4
    );
  cortexm0_u_logic_Oigwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y116",
      INIT => X"000000000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      O => cortexm0_u_logic_Oigwx4
    );
  cortexm0_u_logic_Mvhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y116",
      INIT => X"20003000FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => cortexm0_u_logic_Oigwx4,
      O => cortexm0_u_logic_Mvhvx411_27527
    );
  cortexm0_u_logic_K6yvx44_cortexm0_u_logic_K6yvx44_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U6wvx43_pack_2,
      O => cortexm0_u_logic_U6wvx43_29294
    );
  cortexm0_u_logic_K6yvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y131",
      INIT => X"FFFF222AFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ilpvx4_0,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Wqjwx4,
      ADR4 => cortexm0_u_logic_K6yvx43_29295,
      ADR5 => cortexm0_u_logic_I2mwx41,
      O => cortexm0_u_logic_K6yvx44_26071
    );
  cortexm0_u_logic_K6yvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y131",
      INIT => X"000F000F000FEEEF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR5 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_W9fwx4,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_S87wx4,
      ADR3 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      O => cortexm0_u_logic_K6yvx43_29295
    );
  cortexm0_u_logic_Sznvx4_F3ovx4_OR_1359_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y131",
      INIT => X"F3FFF3FFF3FFF3FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => '1',
      O => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1359_o
    );
  cortexm0_u_logic_U6wvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y131",
      INIT => X"0CFF0C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_U6wvx43_pack_2
    );
  cortexm0_u_logic_U6wvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y131",
      INIT => X"3350005000500050"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Gv6wx4,
      ADR5 => cortexm0_u_logic_Qdj2z4_25940,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_U6wvx43_29294,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_U6wvx44_26748
    );
  cortexm0_u_logic_X3xvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y133",
      INIT => X"ECECECECECEC00EC"
    )
    port map (
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      O => N1742
    );
  cortexm0_u_logic_X3xvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y133",
      INIT => X"FBFBFB0BFBFBFBFB"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Srgwx4,
      O => cortexm0_u_logic_X3xvx42_29299
    );
  cortexm0_u_logic_X3xvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y133",
      INIT => X"BF3F8C00BFBF8C88"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => N1742,
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3774_o,
      ADR4 => cortexm0_u_logic_X3xvx42_29299,
      O => cortexm0_u_logic_X3xvx4
    );
  cortexm0_u_logic_Vwhvx422_cortexm0_u_logic_Vwhvx422_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx422_1610,
      O => cortexm0_u_logic_Vwhvx422_0
    );
  cortexm0_u_logic_Vwhvx422 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y121"
    )
    port map (
      IA => N1818,
      IB => N1819,
      O => cortexm0_u_logic_Vwhvx422_1610,
      SEL => cortexm0_u_logic_Ugewx4
    );
  cortexm0_u_logic_Vwhvx422_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y121",
      INIT => X"3333133333333122"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dziwx4,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      O => N1818
    );
  cortexm0_u_logic_Vwhvx422_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y121",
      INIT => X"2333323311331100"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dziwx4,
      ADR5 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Nqy2z4_25981,
      O => N1819
    );
  cortexm0_u_logic_Lyhvx43_cortexm0_u_logic_Lyhvx43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_X16wx4_pack_3,
      O => cortexm0_u_logic_X16wx4
    );
  cortexm0_u_logic_Lyhvx43_cortexm0_u_logic_Lyhvx43_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1758_pack_2,
      O => N1758
    );
  cortexm0_u_logic_Lyhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y124",
      INIT => X"FFFFFFFFFFFF3373"
    )
    port map (
      ADR1 => cortexm0_u_logic_V76wx4,
      ADR4 => cortexm0_u_logic_Lyhvx42_29253,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Clewx4,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Ky5wx4_0,
      O => cortexm0_u_logic_Lyhvx43_27744
    );
  cortexm0_u_logic_Lyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y124",
      INIT => X"0000333300503373"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Njxvx4,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => N1758,
      O => cortexm0_u_logic_Lyhvx42_29253
    );
  cortexm0_u_logic_Gh6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y124",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => '1',
      O => cortexm0_u_logic_Gh6wx4
    );
  cortexm0_u_logic_X16wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y124",
      INIT => X"00000011"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Qdj2z4_25940,
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      O => cortexm0_u_logic_X16wx4_pack_3
    );
  cortexm0_u_logic_Ulgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y124",
      INIT => X"FFCCFFFFFFCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => '1',
      O => cortexm0_u_logic_Ulgwx4
    );
  cortexm0_u_logic_Lyhvx42_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y124",
      INIT => X"EFCFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => cortexm0_u_logic_X16wx4,
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      O => N1758_pack_2
    );
  cortexm0_u_logic_Vwhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y129",
      INIT => X"000C0000555D5555"
    )
    port map (
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o2_28068,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_SF11715,
      ADR1 => cortexm0_u_logic_E78wx4,
      O => cortexm0_u_logic_Vwhvx46_25932
    );
  cortexm0_u_logic_Yuhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y129",
      INIT => X"110011001100F1F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => N1730,
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      ADR4 => cortexm0_u_logic_Zjwvx4,
      O => cortexm0_u_logic_Yuhvx49_26285
    );
  cortexm0_u_logic_Qxhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y120",
      INIT => X"FFFFFFFFEA40EA48"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      O => cortexm0_u_logic_Qxhvx42_29249
    );
  cortexm0_u_logic_Qxhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y120",
      INIT => X"F0F0F0F00000F0E0"
    )
    port map (
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Iufwx4,
      ADR1 => cortexm0_u_logic_Qxhvx43_27892,
      ADR3 => cortexm0_u_logic_Qxhvx42_29249,
      ADR0 => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0,
      ADR5 => cortexm0_u_logic_Qxhvx41_29248,
      O => cortexm0_u_logic_Qxhvx44_27890
    );
  cortexm0_u_logic_Qxhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y120",
      INIT => X"4C0844044C084400"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      O => cortexm0_u_logic_Qxhvx41_29248
    );
  cortexm0_u_logic_U6wvx47_cortexm0_u_logic_U6wvx47_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U6wvx42_pack_6,
      O => cortexm0_u_logic_U6wvx42_29260
    );
  cortexm0_u_logic_U6wvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y130"
    )
    port map (
      IA => N1782,
      IB => N1783,
      O => cortexm0_u_logic_U6wvx42_pack_6,
      SEL => cortexm0_u_logic_Swy2z4_25939
    );
  cortexm0_u_logic_U6wvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y130",
      INIT => X"CCCC5D0C8C8C5D0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Qdj2z4_25940,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Dthwx4,
      ADR3 => cortexm0_u_logic_Xhxvx4,
      O => N1782
    );
  cortexm0_u_logic_U6wvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y130",
      INIT => X"D3D00300D3D00300"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Qdj2z4_25940,
      ADR3 => cortexm0_u_logic_Xhxvx4,
      O => N1783
    );
  cortexm0_u_logic_U6wvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y130",
      INIT => X"FFFFFFFFFFF5FFF5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Q3xvx4_26747,
      ADR2 => cortexm0_u_logic_U6wvx44_26748,
      ADR3 => cortexm0_u_logic_U6wvx46_29259,
      ADR5 => cortexm0_u_logic_U6wvx42_29260,
      O => cortexm0_u_logic_U6wvx47_26746
    );
  cortexm0_u_logic_U6wvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y130",
      INIT => X"3033757730007555"
    )
    port map (
      ADR1 => N1676_0,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => cortexm0_u_logic_Nywvx4,
      ADR5 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR0 => cortexm0_u_logic_Xviwx4,
      O => cortexm0_u_logic_U6wvx46_29259
    );
  cortexm0_u_logic_H2xvx4_cortexm0_u_logic_H2xvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx418_1809,
      O => cortexm0_u_logic_Hwhvx418_0
    );
  cortexm0_u_logic_H2xvx4_cortexm0_u_logic_H2xvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gvrwx4_pack_6,
      O => cortexm0_u_logic_Gvrwx4
    );
  cortexm0_u_logic_H2xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y128",
      INIT => X"AAFFFFFFAAFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => '1',
      O => cortexm0_u_logic_H2xvx4
    );
  cortexm0_u_logic_Hwhvx418 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y128",
      INIT => X"50505051"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_Hwhvx418_1809
    );
  cortexm0_u_logic_Df3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y128",
      INIT => X"FF00FF08FFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR1 => cortexm0_u_logic_B73wx4,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Jhxvx4,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_H2xvx4,
      O => cortexm0_u_logic_Df3wx41_28493
    );
  cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3862_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y128",
      INIT => X"CC000000CC000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => '1',
      O => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3862_o
    );
  cortexm0_u_logic_Gvrwx42 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y128",
      INIT => X"01FF05FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_Gvrwx4_pack_6
    );
  cortexm0_u_logic_Bthvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y128",
      INIT => X"AEAEAAAAAEAEAAAA"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Bthvx422,
      ADR1 => cortexm0_u_logic_Owq2z4_27518,
      ADR4 => cortexm0_u_logic_Nbm2z4_26683,
      ADR2 => cortexm0_u_logic_Gvrwx4,
      O => cortexm0_u_logic_Bthvx41_27266
    );
  cortexm0_u_logic_Fvhvx42_cortexm0_u_logic_Fvhvx42_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_832_o_pack_2,
      O => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_832_o
    );
  cortexm0_u_logic_Fvhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y122",
      INIT => X"5D5F5F5F5F5F5F5F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR4 => cortexm0_u_logic_Lny2z4_26686,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => cortexm0_u_logic_M0jwx4,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR0 => cortexm0_u_logic_Dziwx4,
      O => cortexm0_u_logic_Fvhvx42_29250
    );
  cortexm0_u_logic_Fvhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y122",
      INIT => X"CCC4CCC0C4C4C0C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR2 => cortexm0_u_logic_Fvhvx41_27444,
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      ADR3 => cortexm0_u_logic_Fvhvx42_29250,
      ADR4 => cortexm0_u_logic_Pyxvx4,
      ADR0 => cortexm0_u_logic_Ct6wx4,
      O => cortexm0_u_logic_Fvhvx43_27445
    );
  cortexm0_u_logic_Dziwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y122",
      INIT => X"FFF0FFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => '1',
      O => cortexm0_u_logic_Dziwx4
    );
  cortexm0_u_logic_Dziwx4_Lcpvx4_OR_832_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y122",
      INIT => X"FFF3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      O => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_832_o_pack_2
    );
  cortexm0_u_logic_Df3wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y122",
      INIT => X"0F000F000FCC0F44"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sjwvx4_0,
      ADR5 => cortexm0_u_logic_Iufwx4,
      ADR3 => cortexm0_u_logic_Qem2z4_25938,
      ADR0 => cortexm0_u_logic_Hh3wx4,
      ADR4 => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0,
      ADR2 => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_832_o,
      O => cortexm0_u_logic_Df3wx45_26049
    );
  cortexm0_u_logic_Lyhvx46_cortexm0_u_logic_Lyhvx46_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_K6yvx42_1662,
      O => cortexm0_u_logic_K6yvx42_0
    );
  cortexm0_u_logic_K6yvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y123"
    )
    port map (
      IA => N1798,
      IB => N1799,
      O => cortexm0_u_logic_K6yvx42_1662,
      SEL => cortexm0_u_logic_Bsy2z4_25996
    );
  cortexm0_u_logic_K6yvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y123",
      INIT => X"0020000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nywvx4,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => cortexm0_u_logic_Ohwvx4,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Abgwx4,
      O => N1798
    );
  cortexm0_u_logic_K6yvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y123",
      INIT => X"0000000000000200"
    )
    port map (
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Lny2z4_26686,
      ADR0 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR1 => cortexm0_u_logic_J16wx4,
      ADR2 => cortexm0_u_logic_Lqwvx4,
      O => N1799
    );
  cortexm0_u_logic_Lyhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y123",
      INIT => X"FFFFFFFF30001200"
    )
    port map (
      ADR3 => cortexm0_u_logic_Px5wx4,
      ADR1 => cortexm0_u_logic_Tc7wx4,
      ADR2 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_Lyhvx45_29251,
      O => cortexm0_u_logic_Lyhvx46_27756
    );
  cortexm0_u_logic_Lyhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y123",
      INIT => X"0A0A3B3B0F0A3F3B"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wt2wx4,
      ADR0 => cortexm0_u_logic_Clewx4_R5dwx4_AND_5858_o,
      ADR3 => cortexm0_u_logic_O76wx4,
      ADR5 => cortexm0_u_logic_Xviwx4,
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR4 => N1672,
      O => cortexm0_u_logic_Lyhvx45_29251
    );
  cortexm0_u_logic_Gv6wx4_cortexm0_u_logic_Gv6wx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ik4wx47_1713,
      O => cortexm0_u_logic_Ik4wx47_0
    );
  cortexm0_u_logic_Gv6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y125",
      INIT => X"0000000A0000000A"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Gv6wx4
    );
  cortexm0_u_logic_Ik4wx47 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y125",
      INIT => X"FFFFFFFC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Ik4wx47_1713
    );
  cortexm0_u_logic_Fvhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y125",
      INIT => X"4404400004040000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pcyvx4,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Fvhvx45_29255
    );
  cortexm0_u_logic_Fvhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y125",
      INIT => X"FFFFFFAAFFFFFFAE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_A8yvx4,
      ADR4 => cortexm0_u_logic_Fvhvx45_29255,
      ADR0 => cortexm0_u_logic_Gv6wx4,
      ADR3 => cortexm0_u_logic_Fvhvx44_29254,
      O => cortexm0_u_logic_Fvhvx46_27448
    );
  cortexm0_u_logic_Fvhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y125",
      INIT => X"040400000404000C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Oedwx4,
      O => cortexm0_u_logic_Fvhvx44_29254
    );
  N176_N176_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Eyhvx44_pack_10,
      O => cortexm0_u_logic_Eyhvx44_29256
    );
  N176_N176_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V6swx4_pack_9,
      O => cortexm0_u_logic_V6swx4
    );
  cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y126",
      INIT => X"5FFF5BFB5FFF5BFB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => '1',
      O => N176
    );
  cortexm0_u_logic_Eyhvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y126",
      INIT => X"00001010"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => '1',
      O => cortexm0_u_logic_Eyhvx44_pack_10
    );
  cortexm0_u_logic_Q3xvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y126",
      INIT => X"0BBB0BBB0BBB0BBB"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => N1688
    );
  cortexm0_u_logic_V6swx41 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y126",
      INIT => X"10000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_V6swx4_pack_9
    );
  cortexm0_u_logic_Eyhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y126",
      INIT => X"0F0E0F0F0F0E0F0E"
    )
    port map (
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Eyhvx44_29256,
      ADR5 => cortexm0_u_logic_V6swx4,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Eyhvx45_27458,
      ADR3 => cortexm0_u_logic_He6wx4_C9yvx4_AND_1655_o,
      O => cortexm0_u_logic_Eyhvx46_28476
    );
  cortexm0_u_logic_He6wx4_C9yvx4_AND_1655_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y126",
      INIT => X"0000000400000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_He6wx4_C9yvx4_AND_1655_o
    );
  cortexm0_u_logic_Ruhvx43_cortexm0_u_logic_Ruhvx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ruhvx427_pack_3,
      O => cortexm0_u_logic_Ruhvx427
    );
  cortexm0_u_logic_Ruhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y127",
      INIT => X"00000C4C00000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      O => cortexm0_u_logic_Ruhvx43_29257
    );
  cortexm0_u_logic_Bthvx4221 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y127",
      INIT => X"03FF030003FF0300"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => '1',
      O => cortexm0_u_logic_Bthvx422
    );
  cortexm0_u_logic_Ruhvx4271 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y127",
      INIT => X"00000022"
    )
    port map (
      ADR0 => cortexm0_u_logic_Srgwx4,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      O => cortexm0_u_logic_Ruhvx427_pack_3
    );
  cortexm0_u_logic_Ruhvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y127",
      INIT => X"FFFFFFFFFFFFFFDF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uv6wx4,
      ADR4 => cortexm0_u_logic_Ruhvx41_27934,
      ADR5 => cortexm0_u_logic_Ruhvx427,
      ADR1 => cortexm0_u_logic_Ruhvx45_27935,
      ADR0 => cortexm0_u_logic_V76wx4,
      ADR3 => cortexm0_u_logic_Ruhvx42_27936,
      O => N1702
    );
  cortexm0_u_logic_Ruhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y127",
      INIT => X"FFFF0000FFFFA0EC"
    )
    port map (
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Ruhvx43_29257,
      ADR0 => cortexm0_u_logic_Gh6wx4,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Su6wx4,
      ADR4 => N1702,
      O => cortexm0_u_logic_Ruhvx46_27932
    );
  N1692_N1692_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx44_1573,
      O => cortexm0_u_logic_Yuhvx44_0
    );
  cortexm0_u_logic_Yuhvx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y119",
      INIT => X"CCFFFFFFCCFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR5 => '1',
      O => N1692
    );
  cortexm0_u_logic_Yuhvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X2Y119",
      INIT => X"0A02A8A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      O => cortexm0_u_logic_Yuhvx44_1573
    );
  cortexm0_u_logic_Yuhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y119",
      INIT => X"0020002000A0A0A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Qem2z4_25938,
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => N1692,
      O => cortexm0_u_logic_Yuhvx411_26278
    );
  cortexm0_u_logic_Bkxvx46_cortexm0_u_logic_Bkxvx46_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2590_o,
      O => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2590_o_0
    );
  cortexm0_u_logic_Bkxvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y113",
      INIT => X"3303330333013300"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Bkxvx44_27211,
      ADR4 => cortexm0_u_logic_Bkxvx45_29264,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_Bkxvx43_27200,
      O => cortexm0_u_logic_Bkxvx46_29265
    );
  cortexm0_u_logic_Bkxvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y113",
      INIT => X"FFFFFFFFF0F0F0F8"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bkxvx47_27209,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Bkxvx48_27210,
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => cortexm0_u_logic_Bkxvx46_29265,
      O => cortexm0_u_logic_Bkxvx49_27208
    );
  cortexm0_u_logic_H4gwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y113",
      INIT => X"5000500050005000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Nqy2z4_25981,
      ADR5 => '1',
      O => cortexm0_u_logic_H4gwx4
    );
  cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2590_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y113",
      INIT => X"40004000"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Nqy2z4_25981,
      O => cortexm0_u_logic_H4gwx4_Fb9vx4_AND_2590_o
    );
  cortexm0_u_logic_Bkxvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y113",
      INIT => X"AA0FFFFF22003333"
    )
    port map (
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_L5wvx4_0,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Fk6wx4,
      ADR4 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_H4gwx4,
      O => cortexm0_u_logic_Bkxvx45_29264
    );
  cortexm0_u_logic_Qxhvx414_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y125",
      INIT => X"FFFFF1F1FFFFFFF1"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR0 => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1282_o,
      ADR2 => cortexm0_u_logic_Qxhvx47_29269,
      ADR4 => cortexm0_u_logic_Qxhvx413_29076,
      ADR3 => cortexm0_u_logic_Qxhvx48_28345,
      ADR5 => cortexm0_u_logic_Bqcwx4,
      O => N1706
    );
  cortexm0_u_logic_Qxhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y125",
      INIT => X"FFFFFFFFFFFFD1C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR0 => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => N1706,
      ADR4 => cortexm0_u_logic_Qxhvx412_29073,
      ADR2 => cortexm0_u_logic_Uuewx4,
      O => cortexm0_u_logic_Qxhvx414_29075
    );
  cortexm0_u_logic_Qxhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y125",
      INIT => X"FFFFFFFFFFFFFF7F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Abgwx4,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR1 => cortexm0_u_logic_Lny2z4_26686,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_K79vx4_Y99vx4_OR_725_o,
      O => cortexm0_u_logic_Qxhvx45_29270
    );
  cortexm0_u_logic_Qxhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y125",
      INIT => X"A0A0A000B3B3B333"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Qxhvx46_27900,
      ADR3 => cortexm0_u_logic_Qxhvx45_29270,
      ADR1 => cortexm0_u_logic_Jf6wx4,
      ADR5 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Qxhvx47_29269
    );
  cortexm0_u_logic_Xxhvx43_cortexm0_u_logic_Xxhvx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J16wx4_pack_9,
      O => cortexm0_u_logic_J16wx4
    );
  cortexm0_u_logic_Xxhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => X"0A5F0A5FCEDFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Ugewx4,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      O => cortexm0_u_logic_Xxhvx43_28119
    );
  cortexm0_u_logic_Yuhvx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => X"C0000000C0000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Yzi2z4_25978,
      ADR1 => cortexm0_u_logic_Rxl2z4_26085,
      ADR4 => cortexm0_u_logic_Viy2z4_27004,
      ADR5 => '1',
      O => cortexm0_u_logic_Ugewx4
    );
  cortexm0_u_logic_J16wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => X"AAFFAAFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_J16wx4_pack_9
    );
  cortexm0_u_logic_Lyhvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => X"BFBFFFFFFFBFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gh6wx4,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Lqwvx4,
      ADR4 => cortexm0_u_logic_Ohwvx4,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_J16wx4,
      O => N1672
    );
  cortexm0_u_logic_Qxhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y120",
      INIT => X"AAAA0000AAAA0003"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Ugewx4,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => cortexm0_u_logic_Bsy2z4_25996,
      O => cortexm0_u_logic_Qxhvx43_27892
    );
  cortexm0_u_logic_Owhvx423_cortexm0_u_logic_Owhvx423_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ohpvx4,
      O => cortexm0_u_logic_Ohpvx4_0
    );
  cortexm0_u_logic_Owhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y123",
      INIT => X"FFAAFFFAFFAAFFFE"
    )
    port map (
      ADR4 => cortexm0_u_logic_O58wx4,
      ADR1 => cortexm0_u_logic_Ilpvx4_0,
      ADR5 => cortexm0_u_logic_Msyvx4,
      ADR2 => cortexm0_u_logic_Clewx4,
      ADR0 => cortexm0_u_logic_Owhvx422_29268,
      ADR3 => cortexm0_u_logic_Owhvx420_29266,
      O => cortexm0_u_logic_Owhvx423_28567
    );
  cortexm0_u_logic_Owhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y123",
      INIT => X"F0FFF0FF00FF80FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Owhvx421_0,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Clewx4,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => hready,
      O => cortexm0_u_logic_Owhvx422_29268
    );
  cortexm0_u_logic_Owhvx420_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y123",
      INIT => X"FBFBFBFBFBFBFBFB"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => N1728
    );
  cortexm0_u_logic_Ohpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y123",
      INIT => X"00040000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Ohpvx4
    );
  cortexm0_u_logic_Owhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y123",
      INIT => X"0055307500000022"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => N1728,
      O => cortexm0_u_logic_Owhvx420_29266
    );
  cortexm0_u_logic_Fvhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y132",
      INIT => X"00008800C000C800"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR4 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Dvy2z4_25994,
      O => cortexm0_u_logic_Fvhvx41_27444
    );
  cortexm0_u_logic_Abgwx4_cortexm0_u_logic_Abgwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Lqwvx4_pack_3,
      O => cortexm0_u_logic_Lqwvx4
    );
  cortexm0_u_logic_Abgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y118",
      INIT => X"7777777777777777"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => '1',
      O => cortexm0_u_logic_Abgwx4
    );
  cortexm0_u_logic_Lqwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y118",
      INIT => X"BBBBBBBB"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      O => cortexm0_u_logic_Lqwvx4_pack_3
    );
  cortexm0_u_logic_Yafwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y118",
      INIT => X"3B3B3F3F3B3A3F3F"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Nqy2z4_25981,
      ADR0 => cortexm0_u_logic_Abgwx4,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_Yafwx42_27782
    );
  cortexm0_u_logic_Fvhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y118",
      INIT => X"00008080000080CC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yj6wx4,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => N1720_0,
      ADR0 => cortexm0_u_logic_Lqwvx4,
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      O => cortexm0_u_logic_Fvhvx49_28292
    );
  cortexm0_u_logic_Iufwx4_cortexm0_u_logic_Iufwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ipkwx4_pack_2,
      O => cortexm0_u_logic_Ipkwx4
    );
  cortexm0_u_logic_Iufwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y121",
      INIT => X"F5F5F5F5F5F5F5F5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Iufwx4
    );
  cortexm0_u_logic_Ipkwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y121",
      INIT => X"00000020"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Ipkwx4_pack_2
    );
  cortexm0_u_logic_Ruhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y121",
      INIT => X"0022002700220022"
    )
    port map (
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => N1670,
      ADR5 => cortexm0_u_logic_Ipkwx4,
      ADR2 => cortexm0_u_logic_Qdj2z4_25940,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      O => cortexm0_u_logic_Ruhvx48_28557
    );
  cortexm0_u_logic_Fvhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y121",
      INIT => X"1011000111101111"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iufwx4,
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Zoy2z4_25998,
      ADR4 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Nqy2z4_25981,
      O => cortexm0_u_logic_Fvhvx415_28036
    );
  cortexm0_u_logic_Vwhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y131",
      INIT => X"CCCCCCCC00000050"
    )
    port map (
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Jky2z4_26077,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_Vwhvx47_29261
    );
  cortexm0_u_logic_SF117151 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y131",
      INIT => X"FFFFF7FFF5F5F5F5"
    )
    port map (
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_SF11715
    );
  cortexm0_u_logic_Vwhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y131",
      INIT => X"7050705075557050"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_B73wx4,
      ADR1 => cortexm0_u_logic_Mv2wx4,
      ADR5 => cortexm0_u_logic_Ucqvx4,
      ADR4 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o2_28068,
      O => cortexm0_u_logic_Vwhvx48_29262
    );
  cortexm0_u_logic_Vwhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y131",
      INIT => X"FF55F050F050F050"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_SF11715,
      ADR2 => cortexm0_u_logic_Vwhvx47_29261,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Vwhvx48_29262,
      O => cortexm0_u_logic_Vwhvx49_25941
    );
  cortexm0_u_logic_Vwhvx43_cortexm0_u_logic_Vwhvx43_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx44_1898,
      O => cortexm0_u_logic_Vwhvx44_0
    );
  cortexm0_u_logic_Vwhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X2Y133"
    )
    port map (
      IA => N1812,
      IB => N1813,
      O => cortexm0_u_logic_Vwhvx44_1898,
      SEL => cortexm0_u_logic_Fij2z4_25958
    );
  cortexm0_u_logic_Vwhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X2Y133",
      INIT => X"BB03030333030303"
    )
    port map (
      ADR1 => cortexm0_u_logic_SF1181,
      ADR2 => cortexm0_u_logic_Qdj2z4_25940,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Vwhvx43_29263,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      O => N1812
    );
  cortexm0_u_logic_Vwhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X2Y133",
      INIT => X"C0C0FFC0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Qdj2z4_25940,
      ADR5 => cortexm0_u_logic_Bnfwx4,
      ADR2 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => N1813
    );
  cortexm0_u_logic_Vwhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y133",
      INIT => X"00FF3F3F55FF7F7F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_SF1181,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_SF1182,
      ADR5 => cortexm0_u_logic_Fjewx4,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Vwhvx43_29263
    );
  cortexm0_u_logic_SF11821 : X_LUT6
    generic map(
      LOC => "SLICE_X2Y133",
      INIT => X"FFFFFFFFFFFFFFF7"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Qdj2z4_25940,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_SF1182
    );
  cortexm0_u_logic_Xxhvx412_cortexm0_u_logic_Xxhvx412_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Nywvx4_pack_8,
      O => cortexm0_u_logic_Nywvx4
    );
  cortexm0_u_logic_Xxhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y119",
      INIT => X"00000000008000CC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Bsy2z4_25996,
      ADR1 => cortexm0_u_logic_N9ewx4,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR0 => cortexm0_u_logic_Nywvx4,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      O => cortexm0_u_logic_Xxhvx412_26356
    );
  cortexm0_u_logic_Ruhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y119",
      INIT => X"0000150000001500"
    )
    port map (
      ADR3 => cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2879_o,
      ADR0 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Lny2z4_26686,
      ADR1 => cortexm0_u_logic_Xly2z4_26086,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => '1',
      O => cortexm0_u_logic_Ruhvx45_27935
    );
  cortexm0_u_logic_Nywvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y119",
      INIT => X"50500000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Lny2z4_26686,
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Nywvx4_pack_8
    );
  cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2879_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y119",
      INIT => X"2000000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR1 => cortexm0_u_logic_Abgwx4,
      ADR3 => cortexm0_u_logic_Gh6wx4,
      ADR4 => cortexm0_u_logic_Hyewx4,
      ADR0 => cortexm0_u_logic_Ohwvx4,
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      O => cortexm0_u_logic_S9kwx4_Z9kwx4_AND_2879_o
    );
  cortexm0_u_logic_Owhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y119",
      INIT => X"0000000A000C0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => N1678_0,
      ADR4 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_Pty2z4_25995,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Nywvx4,
      O => cortexm0_u_logic_Owhvx412_28335
    );
  cortexm0_u_logic_Bkxvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y114",
      INIT => X"CACE0000FFFF0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qdj2z4_25940,
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_U2x2z4_25986,
      O => cortexm0_u_logic_Bkxvx47_27209
    );
  N1670_N1670_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zjwvx4_pack_8,
      O => cortexm0_u_logic_Zjwvx4
    );
  cortexm0_u_logic_Ruhvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y124",
      INIT => X"F4FFFFFFF0FFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pyxvx4,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      O => N1670
    );
  cortexm0_u_logic_Pyxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y124",
      INIT => X"2222000022220000"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR5 => '1',
      O => cortexm0_u_logic_Pyxvx4
    );
  cortexm0_u_logic_Zjwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y124",
      INIT => X"FFFFDDDD"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      O => cortexm0_u_logic_Zjwvx4_pack_8
    );
  cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2924_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y124",
      INIT => X"0400440000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Pyxvx4,
      ADR5 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => cortexm0_u_logic_Pty2z4_25995,
      O => cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2924_o
    );
  cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_843_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y124",
      INIT => X"FFFFFFFF000BB0BB"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qdj2z4_25940,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Sjwvx4_0,
      ADR0 => cortexm0_u_logic_Zjwvx4,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      O => N1666
    );
  cortexm0_u_logic_Vwhvx413_cortexm0_u_logic_Vwhvx413_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1766,
      O => N1766_0
    );
  cortexm0_u_logic_Vwhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y122",
      INIT => X"0000010000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Fjewx4,
      O => cortexm0_u_logic_Vwhvx413_25934
    );
  cortexm0_u_logic_R3mwx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y122",
      INIT => X"FFEEFFFFFFEEFFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => N1696
    );
  cortexm0_u_logic_Mvhvx47_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y122",
      INIT => X"00001000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      O => N1766
    );
  cortexm0_u_logic_Ruhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y119",
      INIT => X"AA00AA00EAC0AA00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Nywvx4,
      ADR5 => cortexm0_u_logic_Bsy2z4_25996,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      O => cortexm0_u_logic_Ruhvx413_29210
    );
  cortexm0_u_logic_Vwhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y119",
      INIT => X"000022000000A2A0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Nqy2z4_25981,
      ADR5 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Vwhvx426_25997
    );
  cortexm0_u_logic_Hwhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => X"F0A0E0A0E0A0E0A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Hwhvx46_27531,
      ADR1 => cortexm0_u_logic_Hwhvx47_0,
      ADR5 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => cortexm0_u_logic_Hwhvx48_0,
      ADR0 => cortexm0_u_logic_Hwhvx42_29286,
      O => cortexm0_u_logic_Hwhvx49_29287
    );
  cortexm0_u_logic_Hwhvx417_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => X"FFFFFF70FFFFFF30"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_Wshwx4,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_Ndhwx421,
      ADR4 => cortexm0_u_logic_Hwhvx416_27542,
      ADR3 => cortexm0_u_logic_Hwhvx49_29287,
      O => N1704
    );
  cortexm0_u_logic_Hwhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => X"FFFFFFFFF3F1F3F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Ct6wx4,
      ADR3 => cortexm0_u_logic_Hwhvx41_29285,
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_Qdj2z4_25940,
      O => cortexm0_u_logic_Hwhvx42_29286
    );
  cortexm0_u_logic_Hwhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y121",
      INIT => X"AAAA03FFAAAA0FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Nqy2z4_25981,
      ADR5 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Lqwvx4,
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      O => cortexm0_u_logic_Hwhvx41_29285
    );
  cortexm0_u_logic_Lxwvx4_cortexm0_u_logic_Lxwvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1676,
      O => N1676_0
    );
  cortexm0_u_logic_Lxwvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y130",
      INIT => X"00CC000000CC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => '1',
      O => cortexm0_u_logic_Lxwvx4
    );
  cortexm0_u_logic_U6wvx46_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y130",
      INIT => X"FFBBFFFF"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      O => N1676
    );
  cortexm0_u_logic_Yafwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y130",
      INIT => X"2A3F223322332233"
    )
    port map (
      ADR5 => ahbmi_hready_IBUF_0,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR2 => ahbmi_hresp_1_IBUF_0,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR0 => cortexm0_u_logic_Yafwx45_29279,
      ADR3 => cortexm0_u_logic_J3xvx4,
      O => cortexm0_u_logic_Yafwx4
    );
  cortexm0_u_logic_Yafwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y130",
      INIT => X"FFFFFFFF3F3F2F0F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qdj2z4_25940,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Yafwx42_27782,
      ADR4 => cortexm0_u_logic_Yafwx41_0,
      ADR5 => cortexm0_u_logic_Yafwx44_29278,
      ADR2 => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_832_o,
      O => cortexm0_u_logic_Yafwx45_29279
    );
  cortexm0_u_logic_Yafwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y130",
      INIT => X"F000F000FCCCFDDD"
    )
    port map (
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Sznvx4,
      ADR1 => cortexm0_u_logic_M66wx4_0,
      ADR2 => cortexm0_u_logic_Lxwvx4,
      ADR3 => cortexm0_u_logic_Yafwx43_27781,
      O => cortexm0_u_logic_Yafwx44_29278
    );
  cortexm0_u_logic_K6yvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y127",
      INIT => X"FF55FF55FF55FC54"
    )
    port map (
      ADR3 => ahblite_bridge_dmao_ready,
      ADR1 => cortexm0_u_logic_K6yvx42_0,
      ADR5 => cortexm0_u_logic_K6yvx44_26071,
      ADR2 => cortexm0_u_logic_K6yvx48_29273,
      ADR4 => N1662,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      O => cortexm0_u_logic_K6yvx4
    );
  cortexm0_u_logic_K6yvx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y127",
      INIT => X"FFFFFFFF30003020"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ipkwx4,
      ADR1 => cortexm0_u_logic_Qdj2z4_25940,
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => cortexm0_u_logic_K6yvx49_28425,
      O => N1662
    );
  cortexm0_u_logic_K6yvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y127",
      INIT => X"3030000031301100"
    )
    port map (
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_Oedwx4,
      ADR3 => cortexm0_u_logic_C9yvx4,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_L5wvx4_0,
      ADR2 => cortexm0_u_logic_Sjwvx4_0,
      O => cortexm0_u_logic_K6yvx46_29274
    );
  cortexm0_u_logic_K6yvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y127",
      INIT => X"FFFFFEFEFFFFFCFC"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3811_o_0,
      ADR1 => cortexm0_u_logic_K6yvx47_0,
      ADR4 => cortexm0_u_logic_K6yvx46_29274,
      ADR0 => cortexm0_u_logic_Jky2z4_26077,
      ADR5 => cortexm0_u_logic_Ruhvx427,
      O => cortexm0_u_logic_K6yvx48_29273
    );
  cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1341_o_cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1341_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Owhvx430_pack_1,
      O => cortexm0_u_logic_Owhvx430_29283
    );
  cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1341_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"0F0FFFFF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => '1',
      O => cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1341_o
    );
  cortexm0_u_logic_Owhvx430 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"DDDFDDDD"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Chxvx4,
      ADR1 => cortexm0_u_logic_Owhvx429_28372,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Owhvx430_pack_1
    );
  cortexm0_u_logic_Owhvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"FFFFFFFFFFFEFFEE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Owhvx423_28567,
      ADR5 => cortexm0_u_logic_Owhvx48_27840,
      ADR3 => cortexm0_u_logic_Owhvx413_28333,
      ADR0 => cortexm0_u_logic_Owhvx417_28568,
      ADR2 => cortexm0_u_logic_Owhvx428_28569,
      ADR4 => cortexm0_u_logic_Owhvx430_29283,
      O => cortexm0_u_logic_Owhvx431_28566
    );
  cortexm0_u_logic_Ik4wx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"CDFFCCFFCDCDCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_S4w2z4_25974,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Pcyvx4,
      ADR2 => cortexm0_u_logic_T93wx4,
      ADR0 => cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1341_o,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      O => N887
    );
  cortexm0_u_logic_Vwhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y118",
      INIT => X"FFFFD511FFFFD544"
    )
    port map (
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Bsy2z4_25996,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      O => cortexm0_u_logic_Vwhvx425_25993
    );
  cortexm0_u_logic_Wshwx4_cortexm0_u_logic_Wshwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1678,
      O => N1678_0
    );
  cortexm0_u_logic_Wshwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y117",
      INIT => X"0F0000000F000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => '1',
      O => cortexm0_u_logic_Wshwx4
    );
  cortexm0_u_logic_Owhvx412_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y117",
      INIT => X"FEFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      O => N1678
    );
  cortexm0_u_logic_Mvhvx417_cortexm0_u_logic_Mvhvx417_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx431_2168,
      O => cortexm0_u_logic_Vwhvx431_0
    );
  cortexm0_u_logic_Mvhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y126",
      INIT => X"AAAAAAAA080808AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Mvhvx416_29182,
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Ulgwx4,
      O => cortexm0_u_logic_Mvhvx417_27733
    );
  cortexm0_u_logic_Lcpvx4_Izwvx4_OR_905_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y126",
      INIT => X"0FFF0FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_905_o
    );
  cortexm0_u_logic_Vwhvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y126",
      INIT => X"FFFFA000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Vwhvx430_25985,
      ADR4 => cortexm0_u_logic_Vwhvx424_29272,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Vwhvx431_2168
    );
  cortexm0_u_logic_Vwhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y126",
      INIT => X"FF00FF00FFEEFFFE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qdj2z4_25940,
      ADR0 => cortexm0_u_logic_Vwhvx422_0,
      ADR1 => cortexm0_u_logic_Vwhvx423_25983,
      ADR2 => cortexm0_u_logic_Uuewx4,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Vwhvx420_25965,
      O => cortexm0_u_logic_Vwhvx424_29272
    );
  cortexm0_u_logic_W3mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y126",
      INIT => X"3300330033007350"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o_0,
      ADR3 => cortexm0_u_logic_Yzi2z4_25978,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Dthwx4,
      ADR0 => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR2 => cortexm0_u_logic_Nqy2z4_25981,
      O => N250
    );
  cortexm0_u_logic_Vwhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y133",
      INIT => X"AAF0AAF0FFF0BBF0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR0 => cortexm0_u_logic_Qdj2z4_25940,
      ADR2 => cortexm0_u_logic_Vwhvx49_25941,
      O => cortexm0_u_logic_Vwhvx410_29281
    );
  cortexm0_u_logic_Vwhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y133",
      INIT => X"FFFFFFFAFFFFFFF8"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vwhvx46_25932,
      ADR1 => cortexm0_u_logic_Pyxvx4,
      ADR5 => cortexm0_u_logic_Vwhvx410_29281,
      ADR2 => cortexm0_u_logic_Vwhvx413_25934,
      ADR4 => cortexm0_u_logic_Vwhvx412_25935,
      ADR3 => cortexm0_u_logic_Vwhvx45_29280,
      O => cortexm0_u_logic_Vwhvx414_25931
    );
  cortexm0_u_logic_Vwhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y133",
      INIT => X"AAAAAAAA020A22AA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_SF1182,
      ADR4 => cortexm0_u_logic_SF1181,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Vwhvx44_0,
      O => cortexm0_u_logic_Vwhvx45_29280
    );
  cortexm0_u_logic_SF11811 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y133",
      INIT => X"FF5FFF13FF5FFF5F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qdj2z4_25940,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Ukpvx4_0,
      ADR2 => cortexm0_u_logic_Bnfwx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_SF1181
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y131",
      INIT => X"1111111154505454"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o5_27392
    );
  N1680_N1680_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx48_2408,
      O => cortexm0_u_logic_Hwhvx48_0
    );
  N1680_N1680_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Dthwx4_pack_1,
      O => cortexm0_u_logic_Dthwx4
    );
  cortexm0_u_logic_Owhvx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"A0A0FFFFA0A0FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Nqy2z4_25981,
      ADR5 => '1',
      O => N1680
    );
  cortexm0_u_logic_Hwhvx48 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"FEAACF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Nqy2z4_25981,
      O => cortexm0_u_logic_Hwhvx48_2408
    );
  cortexm0_u_logic_Yj6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Yj6wx4
    );
  cortexm0_u_logic_Dthwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR4 => '1',
      O => cortexm0_u_logic_Dthwx4_pack_1
    );
  cortexm0_u_logic_Vwhvx430 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"AA8AFFCFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vwhvx425_25993,
      ADR1 => cortexm0_u_logic_Vwhvx426_25997,
      ADR2 => cortexm0_u_logic_Oohwx4,
      ADR0 => cortexm0_u_logic_Vwhvx429_0,
      ADR4 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_Dthwx4,
      O => cortexm0_u_logic_Vwhvx430_25985
    );
  cortexm0_u_logic_Owhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y120",
      INIT => X"50505050DC505050"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ohwvx4,
      ADR3 => N1680,
      ADR1 => cortexm0_u_logic_Gh6wx4,
      ADR5 => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_834_o_0,
      ADR2 => cortexm0_u_logic_X16wx4,
      ADR0 => cortexm0_u_logic_Yj6wx4,
      O => cortexm0_u_logic_Owhvx410_28334
    );
  cortexm0_u_logic_Mvhvx413_cortexm0_u_logic_Mvhvx413_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mvhvx415_2342,
      O => cortexm0_u_logic_Mvhvx415_0
    );
  cortexm0_u_logic_Mvhvx415 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y116"
    )
    port map (
      IA => N1814,
      IB => N1815,
      O => cortexm0_u_logic_Mvhvx415_2342,
      SEL => cortexm0_u_logic_U2x2z4_25986
    );
  cortexm0_u_logic_Mvhvx415_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y116",
      INIT => X"AFEAAFEAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Qdj2z4_25940,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Mvhvx413_29282,
      O => N1814
    );
  cortexm0_u_logic_Mvhvx415_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y116",
      INIT => X"FF33FF00FF7FFF00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Mvhvx413_29282,
      O => N1815
    );
  cortexm0_u_logic_Mvhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y116",
      INIT => X"000000000000A080"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qdj2z4_25940,
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Mvhvx411_27527,
      ADR3 => cortexm0_u_logic_Mvhvx412_28626,
      O => cortexm0_u_logic_Mvhvx413_29282
    );
  cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o_cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_O58wx4_pack_5,
      O => cortexm0_u_logic_O58wx4
    );
  cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o_cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bqcwx4_pack_4,
      O => cortexm0_u_logic_Bqcwx4
    );
  cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y128",
      INIT => X"0000C0C00000C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => '1',
      O => cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o
    );
  cortexm0_u_logic_O58wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y128",
      INIT => X"FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_O58wx4_pack_5
    );
  cortexm0_u_logic_V76wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y128",
      INIT => X"0F0F05050C0F0405"
    )
    port map (
      ADR5 => cortexm0_u_logic_Bqcwx4,
      ADR3 => cortexm0_u_logic_B73wx4,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Hw52z4_Huqvx4_AND_5854_o,
      ADR0 => cortexm0_u_logic_M66wx4_0,
      ADR4 => cortexm0_u_logic_O58wx4,
      O => cortexm0_u_logic_V76wx4
    );
  cortexm0_u_logic_Yuhvx49_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y128",
      INIT => X"FCFFB8BBFCFFB8BB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => '1',
      O => N1730
    );
  cortexm0_u_logic_Bqcwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X3Y128",
      INIT => X"FFAAFFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Bqcwx4_pack_4
    );
  cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y128",
      INIT => X"0FFF8FFFCFFFCFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_28508,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Njxvx4,
      ADR2 => hready,
      ADR3 => cortexm0_u_logic_Bqcwx4,
      O => N66
    );
  cortexm0_u_logic_Qllwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y129",
      INIT => X"0020000F00200000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_S87wx4,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Qllwx41_29277
    );
  cortexm0_u_logic_Q3xvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y129",
      INIT => X"FFFFFFCFFFFFAA8A"
    )
    port map (
      ADR5 => N1688,
      ADR0 => cortexm0_u_logic_Jhxvx4,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Pxyvx4,
      ADR2 => cortexm0_u_logic_W9fwx4,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Q3xvx4_26747
    );
  cortexm0_u_logic_Qllwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y129",
      INIT => X"FFFF0000FFFF30BA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sznvx4,
      ADR0 => cortexm0_u_logic_Y6t2z4_27089,
      ADR3 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR1 => cortexm0_u_logic_Hq1wx4,
      ADR4 => cortexm0_u_logic_Qllwx42_29276,
      O => cortexm0_u_logic_Qllwx43_27739
    );
  cortexm0_u_logic_Qllwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X3Y129",
      INIT => X"FFFF3333FFFF33B3"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qllwx41_29277,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Qem2z4_25938,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Q3xvx4_26747,
      O => cortexm0_u_logic_Qllwx42_29276
    );
  cortexm0_u_logic_Lyhvx47_cortexm0_u_logic_Lyhvx47_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1694_pack_4,
      O => N1694
    );
  cortexm0_u_logic_Lyhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y125",
      INIT => X"0001000000010000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y6t2z4_27089,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => cortexm0_u_logic_Lyhvx47_29288
    );
  cortexm0_u_logic_Ro1wx4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y125",
      INIT => X"EEFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      O => N1694_pack_4
    );
  cortexm0_u_logic_Ro1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y125",
      INIT => X"1113000011131113"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hq1wx4,
      ADR4 => ahblite_bridge_dmao_ready,
      ADR0 => cortexm0_u_logic_Jrnvx4,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => N1694,
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      O => cortexm0_u_logic_Ro1wx4_28577
    );
  cortexm0_u_logic_Lyhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y125",
      INIT => X"ABABABAAAAAAAAAA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => N1712_0,
      ADR0 => cortexm0_u_logic_Lyhvx47_29288,
      O => cortexm0_u_logic_Lyhvx49_28576
    );
  cortexm0_u_logic_Hwhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y127",
      INIT => X"FFFFFFFF00020000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hwhvx411_29290,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Fjewx4,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Wt2wx4,
      ADR1 => cortexm0_u_logic_Fscwx4_0,
      O => cortexm0_u_logic_Hwhvx412_29168
    );
  cortexm0_u_logic_Hwhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y127",
      INIT => X"000C080C00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Hwhvx411_29290
    );
  cortexm0_u_logic_Mvhvx47_cortexm0_u_logic_Mvhvx47_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ohwvx4_pack_6,
      O => cortexm0_u_logic_Ohwvx4
    );
  cortexm0_u_logic_Mvhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y124",
      INIT => X"AA000000EAC0C0C0"
    )
    port map (
      ADR0 => N1766_0,
      ADR3 => cortexm0_u_logic_D2ovx4,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Ohwvx4,
      ADR5 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      O => cortexm0_u_logic_Mvhvx47_27709
    );
  cortexm0_u_logic_Unewx431 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y124",
      INIT => X"FDFFFFFF00FFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => cortexm0_u_logic_J16wx4,
      ADR1 => cortexm0_u_logic_Lqwvx4,
      ADR3 => cortexm0_u_logic_Gh6wx4,
      ADR4 => cortexm0_u_logic_Ohwvx4,
      O => cortexm0_u_logic_Unewx43
    );
  cortexm0_u_logic_Ltswx4_Qsewx4_AND_3836_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y124",
      INIT => X"0800000008000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => '1',
      O => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3836_o
    );
  cortexm0_u_logic_Ohwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y124",
      INIT => X"00000808"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      O => cortexm0_u_logic_Ohwvx4_pack_6
    );
  cortexm0_u_logic_Vnxvx4_Coxvx4_AND_925_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y124",
      INIT => X"3BBBBBBB3FFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Iufwx4_Qfsvx4_OR_600_o,
      ADR5 => cortexm0_u_logic_Ukpvx4_0,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Ohwvx4,
      O => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_925_o
    );
  cortexm0_u_logic_Mrsvx48_cortexm0_u_logic_Mrsvx48_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o4_2571,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o4_0
    );
  cortexm0_u_logic_Mrsvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y126",
      INIT => X"0000FFFFF000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Mrsvx48_27768
    );
  cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_653_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y126",
      INIT => X"FFFFAAAAFFFFAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_G9w2z4_25972,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => '1',
      O => cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_653_o
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o4 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y126",
      INIT => X"FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o4_2571
    );
  cortexm0_u_logic_Ushvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y126",
      INIT => X"57FF575707FF0707"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Hq1wx4,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Ushvx41_27956
    );
  cortexm0_u_logic_H0kwx4_cortexm0_u_logic_H0kwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o,
      O => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o_0
    );
  cortexm0_u_logic_H0kwx4_cortexm0_u_logic_H0kwx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Sjwvx4,
      O => cortexm0_u_logic_Sjwvx4_0
    );
  cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X4Y122"
    )
    port map (
      IA => N1808,
      IB => N1809,
      O => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o,
      SEL => cortexm0_u_logic_Hyy2z4_25937
    );
  cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X4Y122",
      INIT => X"EFEFEFEFCFFFCFCF"
    )
    port map (
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_H0kwx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      O => N1808
    );
  cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X4Y122",
      INIT => X"FFCFEFCFFFCFFFCF"
    )
    port map (
      ADR3 => cortexm0_u_logic_H0kwx4,
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Ajfwx42411,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      O => N1809
    );
  cortexm0_u_logic_H0kwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y122",
      INIT => X"FFFFAAAAFFFFAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Qdj2z4_25940,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => '1',
      O => cortexm0_u_logic_H0kwx4
    );
  cortexm0_u_logic_Sjwvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y122",
      INIT => X"00005050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Qdj2z4_25940,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      O => cortexm0_u_logic_Sjwvx4
    );
  cortexm0_u_logic_Xxhvx46_cortexm0_u_logic_Xxhvx46_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Clewx4_pack_5,
      O => cortexm0_u_logic_Clewx4
    );
  cortexm0_u_logic_Xxhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y123",
      INIT => X"5150505051005000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Clewx4,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Gji2z4_26546,
      ADR1 => cortexm0_u_logic_Msyvx4,
      ADR4 => cortexm0_u_logic_Ilpvx4_0,
      O => cortexm0_u_logic_Xxhvx46_28124
    );
  cortexm0_u_logic_Clewx4_R5dwx4_AND_5858_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y123",
      INIT => X"0001000000010000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Clewx4_R5dwx4_AND_5858_o
    );
  cortexm0_u_logic_Clewx41 : X_LUT5
    generic map(
      LOC => "SLICE_X4Y123",
      INIT => X"00550000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Clewx4_pack_5
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y123",
      INIT => X"CCCCCCCCCCFDFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Clewx4,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o3_27450
    );
  cortexm0_u_logic_Owhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X4Y123",
      INIT => X"4444000045440000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Fscwx4_0,
      ADR3 => cortexm0_u_logic_C9yvx4,
      ADR5 => cortexm0_u_logic_Mvgwx4,
      ADR1 => cortexm0_u_logic_Clewx4_R5dwx4_AND_5858_o,
      O => cortexm0_u_logic_Owhvx416_28613
    );
  cortexm0_u_logic_Fjswx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y127",
      INIT => X"0000000000040000"
    )
    port map (
      ADR0 => cortexm0_u_logic_C3z2z4_27135,
      ADR4 => cortexm0_u_logic_Cyq2z4_27132,
      ADR5 => cortexm0_u_logic_K1z2z4_26157,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_I2t2z4_26960,
      ADR2 => cortexm0_u_logic_Auk2z4_26334,
      O => cortexm0_u_logic_Fjswx43_27330
    );
  cortexm0_u_logic_Qz43z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qz43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qz43z4_IN,
      O => cortexm0_u_logic_Qz43z4_28843,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q3iwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y127",
      INIT => X"8888A8A882022222"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rngwx4,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_Q3iwx4
    );
  cortexm0_u_logic_Hwhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y117",
      INIT => X"8A8888AA00000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      ADR5 => cortexm0_u_logic_Pty2z4_25995,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_Hwhvx43_29366
    );
  cortexm0_u_logic_Hwhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y117",
      INIT => X"FFFFFAFAFF11FA10"
    )
    port map (
      ADR2 => cortexm0_u_logic_C1svx4_N3svx4_XOR_57_o,
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Hwhvx45_0,
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Hwhvx43_29366,
      O => cortexm0_u_logic_Hwhvx46_27531
    );
  cortexm0_u_logic_Enw2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Enw2z4_CLK,
      I => cortexm0_u_logic_Aphvx4,
      O => cortexm0_u_logic_Enw2z4_28495,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Aphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y118",
      INIT => X"2FFF0FFF20000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vaw2z4_27434,
      ADR2 => hready,
      ADR4 => ahbmi_hrdata_14_IBUF_0,
      ADR5 => cortexm0_u_logic_Enw2z4_28495,
      ADR1 => cortexm0_u_logic_Rbi3z4_27743,
      ADR0 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Aphvx4
    );
  cortexm0_u_logic_Njxvx4_cortexm0_u_logic_Njxvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_pack_6,
      O => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_28508
    );
  cortexm0_u_logic_Njxvx4_cortexm0_u_logic_Njxvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o,
      O => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o_0
    );
  cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y123"
    )
    port map (
      IA => N1860,
      IB => N1861,
      O => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_pack_6,
      SEL => cortexm0_u_logic_Tki2z4_25936
    );
  cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y123",
      INIT => X"FFFFFFFFFFFFFFFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      O => N1860
    );
  cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y123",
      INIT => X"FFFFEFEFFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      O => N1861
    );
  cortexm0_u_logic_Njxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y123",
      INIT => X"FDFDFDFDFDFDFDFD"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => '1',
      O => cortexm0_u_logic_Njxvx4
    );
  cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o3 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y123",
      INIT => X"FDFF0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_28508,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o
    );
  cortexm0_u_logic_Ruhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y123",
      INIT => X"4F004F0FFF00FF0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mcewx4,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Oedwx4,
      ADR2 => cortexm0_u_logic_Us2wx4_Whgvx4_OR_1286_o,
      ADR5 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o211,
      ADR4 => cortexm0_u_logic_Njxvx4,
      O => cortexm0_u_logic_Ruhvx41_27934
    );
  cortexm0_u_logic_Pet2z4_cortexm0_u_logic_Pet2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o2_4041,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o2_0
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o2 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y122"
    )
    port map (
      IA => N1786,
      IB => N1787,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o2_4041,
      SEL => cortexm0_u_logic_Nsk2z4_25962
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o2_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => X"DDDDDDDDD0D000D0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_B73wx4,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Y6t2z4_27089,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => N1786
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o2_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => X"FEFFFEFFAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_B73wx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      O => N1787
    );
  cortexm0_u_logic_B73wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => X"0000FFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_B73wx4
    );
  cortexm0_u_logic_Pet2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => '0'
    )
    port map (
      CE => hready,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pet2z4_CLK,
      I => cortexm0_u_logic_R3mwx4_4044,
      O => cortexm0_u_logic_Pet2z4_28949,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_R3mwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y122",
      INIT => X"F010001000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR1 => N1696,
      ADR4 => cortexm0_u_logic_B73wx4,
      O => cortexm0_u_logic_R3mwx4_4044
    );
  cortexm0_u_logic_Rfpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y124",
      INIT => X"00FA00AACCFE00AA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_W9fwx4,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_S87wx4,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Rfpvx44_29369
    );
  cortexm0_u_logic_Rfpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y124",
      INIT => X"FFFFFFFFFFFF5540"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Rfpvx44_29369,
      ADR2 => cortexm0_u_logic_Y6t2z4_27089,
      ADR1 => cortexm0_u_logic_Tfxvx4_0,
      ADR4 => cortexm0_u_logic_Rfpvx43_27635,
      ADR5 => cortexm0_u_logic_Rfpvx41_29368,
      O => cortexm0_u_logic_Rfpvx45_27633
    );
  cortexm0_u_logic_Rfpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y124",
      INIT => X"0000000055040004"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Fjewx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Rfpvx41_29368
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_4192,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_0
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y128"
    )
    port map (
      IA => N1806,
      IB => N1807,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_4192,
      SEL => cortexm0_u_logic_Sgj2z4_25959
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y128",
      INIT => X"F5F5F5F0FFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      O => N1806
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o23_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y128",
      INIT => X"00FF00FF00DF00DF"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      O => N1807
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y128",
      INIT => X"FFFF440CFFFF770F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3_28278
    );
  cortexm0_u_logic_Bsy2z4_cortexm0_u_logic_Bsy2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kzbwx42_3997,
      O => cortexm0_u_logic_Kzbwx42_0
    );
  cortexm0_u_logic_Kzbwx42 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y119"
    )
    port map (
      IA => N1874,
      IB => N1875,
      O => cortexm0_u_logic_Kzbwx42_3997,
      SEL => cortexm0_u_logic_Sgj2z4_25959
    );
  cortexm0_u_logic_Kzbwx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => X"0C00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Auk2z4_26334,
      ADR3 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Nsk2z4_1_27258,
      ADR1 => cortexm0_u_logic_Aok2z4_1_26969,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      O => N1874
    );
  cortexm0_u_logic_Kzbwx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => X"00A0000000000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => N1875
    );
  cortexm0_u_logic_V5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => X"FAAAEEEEF000CCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR2 => cortexm0_u_logic_Jhy2z4_26474,
      ADR3 => cortexm0_u_logic_K6y2z4_26475,
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => ahbmi_hrdata_0_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N276
    );
  cortexm0_u_logic_Bsy2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bsy2z4_CLK,
      I => cortexm0_u_logic_V5nvx4_4024,
      O => cortexm0_u_logic_Bsy2z4_25996,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_V5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y119",
      INIT => X"FFFFFCCCFFFFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbmi_hrdata_16_IBUF_0,
      ADR3 => cortexm0_u_logic_Gqw2z4_26470,
      ADR5 => cortexm0_u_logic_Vapvx4,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR4 => N276,
      O => cortexm0_u_logic_V5nvx4_4024
    );
  cortexm0_u_logic_Hwhvx414_cortexm0_u_logic_Hwhvx414_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx414_4036,
      O => cortexm0_u_logic_Hwhvx414_0
    );
  cortexm0_u_logic_Hwhvx414 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y121"
    )
    port map (
      IA => N1822,
      IB => N1823,
      O => cortexm0_u_logic_Hwhvx414_4036,
      SEL => cortexm0_u_logic_Tki2z4_25936
    );
  cortexm0_u_logic_Hwhvx414_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y121",
      INIT => X"0000000000003333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Hq1wx4,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      O => N1822
    );
  cortexm0_u_logic_Hwhvx414_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y121",
      INIT => X"0000A0A0F3EAF3EA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR4 => cortexm0_u_logic_Tc7wx4,
      O => N1823
    );
  cortexm0_u_logic_Sxpvx41_cortexm0_u_logic_Sxpvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1686_pack_4,
      O => N1686
    );
  cortexm0_u_logic_Sxpvx41_cortexm0_u_logic_Sxpvx41_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vq0xx4_pack_3,
      O => cortexm0_u_logic_Vq0xx4
    );
  cortexm0_u_logic_Sxpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y134",
      INIT => X"FF2FFF7FFF2FFF7F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => '1',
      O => cortexm0_u_logic_Sxpvx41_28297
    );
  cortexm0_u_logic_Vwhvx419_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y134",
      INIT => X"F5F5F5F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      O => N1686_pack_4
    );
  cortexm0_u_logic_SF5101 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y134",
      INIT => X"FF5FFF5FFF5FFF5F"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Srgwx4,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => cortexm0_u_logic_SF510
    );
  cortexm0_u_logic_Vq0xx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y134",
      INIT => X"0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Vq0xx4_pack_3
    );
  cortexm0_u_logic_Vwhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y134",
      INIT => X"0000000300001103"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => N1686,
      ADR2 => cortexm0_u_logic_Vq0xx4,
      O => cortexm0_u_logic_Vwhvx419_25968
    );
  cortexm0_u_logic_Qxhvx412_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y126",
      INIT => X"FFAAFFAA3020FFAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR2 => cortexm0_u_logic_Dthwx4,
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      O => N1642
    );
  cortexm0_u_logic_Qxhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y126",
      INIT => X"F4FFF4FFF0FFFFFF"
    )
    port map (
      ADR3 => N1642,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Pcyvx4,
      ADR0 => cortexm0_u_logic_T93wx4,
      ADR4 => cortexm0_u_logic_Jhxvx4,
      ADR2 => cortexm0_u_logic_Agbwx4,
      O => cortexm0_u_logic_Qxhvx412_29073
    );
  cortexm0_u_logic_Pxyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y126",
      INIT => X"AAFFAAFFAAFFAAFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Pxyvx4
    );
  cortexm0_u_logic_G2lwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y126",
      INIT => X"2233020300000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR5 => cortexm0_u_logic_H2xvx4,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Pxyvx4,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_G2lwx4
    );
  cortexm0_u_logic_Gqw2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gqw2z4_CLK,
      I => cortexm0_u_logic_Mohvx4,
      O => cortexm0_u_logic_Gqw2z4_26470,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y116",
      INIT => X"33FFB3FF00008000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vaw2z4_27434,
      ADR1 => hready,
      ADR2 => ahbmi_hrdata_0_IBUF_0,
      ADR5 => cortexm0_u_logic_Gqw2z4_26470,
      ADR4 => cortexm0_u_logic_Rbi3z4_27743,
      ADR0 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Mohvx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o22 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y125",
      INIT => X"F0FDF0F000DD0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_SF1631,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o19_29370,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o21_29371,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o22_29101
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y125",
      INIT => X"A505AF0521012301"
    )
    port map (
      ADR1 => cortexm0_u_logic_S4w2z4_25974,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => N784,
      ADR5 => cortexm0_u_logic_Wpsvx4,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o21_29371
    );
  cortexm0_u_logic_Bdqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y125",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Bdqvx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y125",
      INIT => X"F200F000F000F000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1295_o,
      ADR2 => cortexm0_u_logic_Bdqvx4,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o19_29370
    );
  cortexm0_u_logic_U6wvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y132",
      INIT => X"3333000010000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_U6wvx48_26749
    );
  cortexm0_u_logic_B3mvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y132",
      INIT => X"FF55FF00FC54FC00"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Ilpvx4_0,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_I2t2z4_26960,
      ADR2 => cortexm0_u_logic_K1z2z4_26157,
      ADR5 => cortexm0_u_logic_Auk2z4_26334,
      O => cortexm0_u_logic_B3mvx44_29205
    );
  cortexm0_u_logic_Yuhvx415_cortexm0_u_logic_Yuhvx415_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N120,
      O => N120_0
    );
  cortexm0_u_logic_Yuhvx415_cortexm0_u_logic_Yuhvx415_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Owhvx433_3051,
      O => cortexm0_u_logic_Owhvx433_0
    );
  cortexm0_u_logic_Yuhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y129",
      INIT => X"FFFFFF33FFFFFF3F"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Njxvx4,
      ADR3 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR4 => cortexm0_u_logic_Rvb2z4_M66wx4_AND_6648_o,
      ADR1 => cortexm0_u_logic_H2xvx4,
      O => cortexm0_u_logic_Yuhvx415_29317
    );
  cortexm0_u_logic_Yuhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y129",
      INIT => X"FFFFFFFFFFFFF5F7"
    )
    port map (
      ADR0 => cortexm0_u_logic_SF510,
      ADR4 => cortexm0_u_logic_Yuhvx416_26288,
      ADR5 => cortexm0_u_logic_Yuhvx415_29317,
      ADR3 => cortexm0_u_logic_Msyvx4,
      ADR1 => cortexm0_u_logic_Bswvx4,
      ADR2 => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3811_o_0,
      O => cortexm0_u_logic_Yuhvx417_26286
    );
  cortexm0_u_logic_SF12111 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y129",
      INIT => X"5050000050500000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_SF1211
    );
  cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3727_o_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y129",
      INIT => X"C0C0CCC0"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => '1',
      O => N120
    );
  cortexm0_u_logic_Bswvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y129",
      INIT => X"AAAAFFFFAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => '1',
      O => cortexm0_u_logic_Bswvx4
    );
  cortexm0_u_logic_Owhvx433 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y129",
      INIT => X"00000111"
    )
    port map (
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_S4w2z4_25974,
      ADR3 => cortexm0_u_logic_SF1211,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      O => cortexm0_u_logic_Owhvx433_3051
    );
  cortexm0_u_logic_Ndhwx421_cortexm0_u_logic_Ndhwx421_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_834_o,
      O => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_834_o_0
    );
  cortexm0_u_logic_Ndhwx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y124",
      INIT => X"FFCFFFFFFF4FFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Ndhwx421
    );
  cortexm0_u_logic_Frrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y124",
      INIT => X"1333FFFF1333FFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR4 => cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3709_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Frrwx4
    );
  cortexm0_u_logic_Lqwvx4_Y99vx4_OR_834_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y124",
      INIT => X"FFAFFFAF"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR4 => '1',
      O => cortexm0_u_logic_Lqwvx4_Y99vx4_OR_834_o
    );
  cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3709_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y124",
      INIT => X"0000000100000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      O => cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3709_o
    );
  cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1130_o_cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1130_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_K1wvx42_pack_4,
      O => cortexm0_u_logic_K1wvx42_29315
    );
  cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1130_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y128",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => '1',
      O => cortexm0_u_logic_U9gvx4_Z6gvx4_OR_1130_o
    );
  cortexm0_u_logic_K1wvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y128",
      INIT => X"EEFC0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_K1wvx42_pack_4
    );
  cortexm0_u_logic_K1wvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y128",
      INIT => X"FFFF0033FFFF8FBF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_K1wvx42_29315,
      O => cortexm0_u_logic_K1wvx43_28469
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y126",
      INIT => X"0000000000001000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Clewx4_R5dwx4_AND_5858_o,
      ADR3 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o6_29312,
      ADR5 => cortexm0_u_logic_Hw52z4_Huqvx4_AND_5854_o,
      ADR2 => cortexm0_u_logic_Ol6wx4,
      ADR0 => cortexm0_u_logic_Ky5wx4_0,
      ADR4 => cortexm0_u_logic_Yu52z4_Fv52z4_OR_1181_o_28590,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o
    );
  cortexm0_u_logic_Yu52z4_Fv52z4_OR_1181_o : X_LUT6
    generic map(
      LOC => "SLICE_X5Y126",
      INIT => X"55550000555D000C"
    )
    port map (
      ADR0 => N1718,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_B73wx4,
      O => cortexm0_u_logic_Yu52z4_Fv52z4_OR_1181_o_28590
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y126",
      INIT => X"F0703030F070F070"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o4_0,
      ADR5 => cortexm0_u_logic_W9fwx4,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o5_29313
    );
  cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y126",
      INIT => X"8BBB8BBB8BBB8888"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o2_0,
      ADR5 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o3_27450,
      ADR4 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o5_29313,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Zmewx4,
      O => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o6_29312
    );
  cortexm0_u_logic_Rvb2z4_M66wx4_AND_6648_o_cortexm0_u_logic_Rvb2z4_M66wx4_AND_6648_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3811_o,
      O => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3811_o_0
    );
  cortexm0_u_logic_Rvb2z4_M66wx4_AND_6648_o_cortexm0_u_logic_Rvb2z4_M66wx4_AND_6648_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o_pack_5,
      O => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o
    );
  cortexm0_u_logic_Rvb2z4_M66wx4_AND_6648_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y127",
      INIT => X"0200000002000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => cortexm0_u_logic_Rvb2z4_M66wx4_AND_6648_o
    );
  cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3811_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y127",
      INIT => X"50000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => '1',
      O => cortexm0_u_logic_Zzfwx4_Mcgvx4_AND_3811_o
    );
  cortexm0_u_logic_Hw52z4_Huqvx4_AND_5854_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y127",
      INIT => X"2000000020000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Y6t2z4_27089,
      ADR5 => '1',
      O => cortexm0_u_logic_Hw52z4_Huqvx4_AND_5854_o
    );
  cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y127",
      INIT => X"80000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Y6t2z4_27089,
      O => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o_pack_5
    );
  cortexm0_u_logic_Ppsvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y127",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rvb2z4_M66wx4_AND_6648_o,
      ADR2 => cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o,
      ADR5 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR0 => cortexm0_u_logic_Twb2z4_M66wx4_AND_6655_o,
      ADR3 => cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6650_o,
      ADR4 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6854_o,
      O => cortexm0_u_logic_Ppsvx46_29314
    );
  cortexm0_u_logic_Ppsvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y127",
      INIT => X"FFF00000FFF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Ppsvx46_29314,
      ADR3 => cortexm0_u_logic_Ppsvx48_27855,
      ADR2 => cortexm0_u_logic_Ppsvx49_27856,
      O => cortexm0_u_logic_Ppsvx410_27854
    );
  cortexm0_u_logic_Prxvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y116",
      INIT => X"557D7DFF55D7D7FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jvxvx4_0,
      ADR4 => cortexm0_u_logic_Lny2z4_26686,
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      ADR2 => cortexm0_u_logic_Jky2z4_26077,
      ADR5 => cortexm0_u_logic_Xly2z4_26086,
      ADR1 => cortexm0_u_logic_Zwxvx4,
      O => cortexm0_u_logic_Prxvx4
    );
  cortexm0_u_logic_Mxor_Irxvx4_Prxvx4_XOR_15_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y116",
      INIT => X"055FFFFFFAA00000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Prxvx4,
      ADR2 => cortexm0_u_logic_Xly2z4_26086,
      ADR3 => cortexm0_u_logic_Zwxvx4,
      ADR0 => cortexm0_u_logic_Jky2z4_26077,
      ADR4 => cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_174_o_0,
      O => cortexm0_u_logic_Irxvx4_Prxvx4_XOR_15_o
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o3_cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o3_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xviwx4_pack_8,
      O => cortexm0_u_logic_Xviwx4
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y130",
      INIT => X"A0AA80AAA8A08800"
    )
    port map (
      ADR0 => cortexm0_u_logic_Mv2wx4,
      ADR1 => cortexm0_u_logic_Xviwx4,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o3_29319
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y130",
      INIT => X"FFFFFFFFFCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o4_29318,
      ADR2 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o5_27392,
      ADR5 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o3_29319,
      O => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o
    );
  cortexm0_u_logic_Qxhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y130",
      INIT => X"003A0030003A0030"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Qxhvx416_28492
    );
  cortexm0_u_logic_Xviwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y130",
      INIT => X"FCFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Xviwx4_pack_8
    );
  cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y130",
      INIT => X"FFCC5544F5C45544"
    )
    port map (
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Xviwx4,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o4_29318
    );
  cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o_cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6666_o_pack_4,
      O => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6666_o
    );
  cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o_cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fvhvx411_pack_3,
      O => cortexm0_u_logic_Fvhvx411_29311
    );
  cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y125",
      INIT => X"000000A0000000A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => '1',
      O => cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o
    );
  cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6666_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y125",
      INIT => X"80000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6666_o_pack_4
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y125",
      INIT => X"5555FFFF5555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => '1',
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_26408
    );
  cortexm0_u_logic_Fvhvx411 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y125",
      INIT => X"00000001"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Msyvx4,
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Fvhvx411_pack_3
    );
  cortexm0_u_logic_Fvhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y125",
      INIT => X"FFFFFFFFFFFFEEFE"
    )
    port map (
      ADR2 => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6666_o,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_Fvhvx46_27448,
      ADR0 => cortexm0_u_logic_Fvhvx43_27445,
      ADR5 => cortexm0_u_logic_Fvhvx410_29310,
      ADR4 => cortexm0_u_logic_Fvhvx411_29311,
      O => cortexm0_u_logic_Fvhvx412_28816
    );
  cortexm0_u_logic_Fvhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y125",
      INIT => X"FFFFCFEEFFFFCCCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => cortexm0_u_logic_Zjwvx4,
      ADR0 => cortexm0_u_logic_Pyxvx4,
      ADR1 => cortexm0_u_logic_Fvhvx49_28292,
      ADR4 => cortexm0_u_logic_Fvhvx47_28392,
      O => cortexm0_u_logic_Fvhvx410_29310
    );
  cortexm0_u_logic_Dsqvx4_cortexm0_u_logic_Dsqvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bthvx44_pack_6,
      O => cortexm0_u_logic_Bthvx44_29320
    );
  cortexm0_u_logic_Dsqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y131",
      INIT => X"0000000000040000"
    )
    port map (
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      O => cortexm0_u_logic_Dsqvx4
    );
  cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3774_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y131",
      INIT => X"0000CCCC0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Srgwx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Srgwx4_Zrvvx4_AND_3774_o
    );
  cortexm0_u_logic_Bthvx44 : X_LUT5
    generic map(
      LOC => "SLICE_X5Y131",
      INIT => X"05055005"
    )
    port map (
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_Jeewx4,
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => '1',
      O => cortexm0_u_logic_Bthvx44_pack_6
    );
  cortexm0_u_logic_Bthvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y131",
      INIT => X"8FFF88FF8F8F8888"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR1 => cortexm0_u_logic_Dsqvx4,
      ADR2 => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3788_o,
      ADR4 => cortexm0_u_logic_Jky2z4_26077,
      ADR3 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      ADR5 => cortexm0_u_logic_Bthvx44_29320,
      O => N1660
    );
  cortexm0_u_logic_Srgwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X5Y131",
      INIT => X"0001000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Srgwx4
    );
  cortexm0_u_logic_Sbxvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y117",
      INIT => X"0000AAAA0000AAAA"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Wyxvx4_Aopvx4_OR_177_o,
      ADR0 => cortexm0_u_logic_Gtp2z4_27707,
      O => cortexm0_u_logic_Sbxvx45_29324
    );
  cortexm0_u_logic_Sbxvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y117",
      INIT => X"FFFEFFFAFFEEFFAA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Viy2z4_27004,
      ADR4 => cortexm0_u_logic_Zpqvx4,
      ADR2 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_Dsqvx4,
      ADR0 => cortexm0_u_logic_Sbxvx44_29322,
      ADR3 => cortexm0_u_logic_Sbxvx45_29324,
      O => cortexm0_u_logic_Sbxvx46_27680
    );
  cortexm0_u_logic_Sbxvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y117",
      INIT => X"FFFF3232FFFF0032"
    )
    port map (
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Pyxvx4,
      ADR1 => cortexm0_u_logic_Uuewx4,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Zjwvx4,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      O => N1636
    );
  cortexm0_u_logic_Sbxvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y117",
      INIT => X"30303A3AFC30FE3A"
    )
    port map (
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => N1636,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Sbxvx44_29322
    );
  cortexm0_u_logic_Ik4wx411_cortexm0_u_logic_Ik4wx411_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ju5wx4_pack_3,
      O => cortexm0_u_logic_Ju5wx4
    );
  cortexm0_u_logic_Ik4wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y124",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => '1',
      O => cortexm0_u_logic_Ik4wx411
    );
  cortexm0_u_logic_Ju5wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y124",
      INIT => X"F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Ju5wx4_pack_3
    );
  cortexm0_u_logic_Hwhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y124",
      INIT => X"FEF0FEFEAA00AA00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ju5wx4,
      ADR3 => cortexm0_u_logic_Tfxvx4_0,
      ADR0 => cortexm0_u_logic_Y6t2z4_27089,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Hwhvx421_29333
    );
  cortexm0_u_logic_Hwhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y124",
      INIT => X"FFFFAAFAFFFF88F8"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rngwx4,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o,
      ADR4 => cortexm0_u_logic_Hwhvx421_29333,
      ADR2 => cortexm0_u_logic_Ohpvx4_0,
      ADR3 => cortexm0_u_logic_Qmkwx4,
      O => cortexm0_u_logic_Hwhvx422_29169
    );
  cortexm0_u_logic_Q5vvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y120",
      INIT => X"0A0AEEAAAA00EE00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Y9t2z4_26783,
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Q5vvx432_29327
    );
  cortexm0_u_logic_Q5vvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y120",
      INIT => X"7737FFFF7705FF0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wt2wx4,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Y9t2z4_26783,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Q5vvx434_29328
    );
  cortexm0_u_logic_Q5vvx431 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y120",
      INIT => X"0033003300330013"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o212,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_Q5vvx431_29329
    );
  cortexm0_u_logic_Q5vvx436_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y120",
      INIT => X"FFFFFFCE00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wpsvx4,
      ADR3 => cortexm0_u_logic_Q5vvx432_29327,
      ADR1 => cortexm0_u_logic_Q5vvx433_28990,
      ADR0 => cortexm0_u_logic_Q5vvx434_29328,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Q5vvx431_29329,
      O => N1622
    );
  cortexm0_u_logic_Ajfwx42411_cortexm0_u_logic_Ajfwx42411_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx429_3207,
      O => cortexm0_u_logic_Vwhvx429_0
    );
  cortexm0_u_logic_Ajfwx42411_cortexm0_u_logic_Ajfwx42411_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx428_pack_5,
      O => cortexm0_u_logic_Vwhvx428_29326
    );
  cortexm0_u_logic_Vwhvx429 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y119"
    )
    port map (
      IA => N1788,
      IB => N1789,
      O => cortexm0_u_logic_Vwhvx429_3207,
      SEL => cortexm0_u_logic_Hyewx4
    );
  cortexm0_u_logic_Vwhvx429_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y119",
      INIT => X"FF44FF44FF44FF44"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Vwhvx428_29326,
      ADR0 => cortexm0_u_logic_Ajfwx42411,
      ADR3 => cortexm0_u_logic_Qem2z4_25938,
      O => N1788
    );
  cortexm0_u_logic_Vwhvx429_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y119",
      INIT => X"00FF04FF00000404"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ajfwx42411,
      ADR5 => cortexm0_u_logic_Vwhvx428_29326,
      ADR4 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Xly2z4_26086,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      O => N1789
    );
  cortexm0_u_logic_Ajfwx424111 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y119",
      INIT => X"8080808080808080"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => '1',
      O => cortexm0_u_logic_Ajfwx42411
    );
  cortexm0_u_logic_Vwhvx428 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y119",
      INIT => X"FFFF4554"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      O => cortexm0_u_logic_Vwhvx428_pack_5
    );
  cortexm0_u_logic_Uqxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y118",
      INIT => X"8228288228828228"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Jky2z4_26077,
      ADR4 => cortexm0_u_logic_Lny2z4_26686,
      ADR5 => cortexm0_u_logic_Xly2z4_26086,
      ADR1 => cortexm0_u_logic_Zwxvx4,
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Uqxvx4
    );
  cortexm0_u_logic_Mxor_Vuxvx4_Rsxvx4_XOR_16_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y118",
      INIT => X"F9F6906006096F9F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Jvxvx4_0,
      ADR4 => cortexm0_u_logic_Lny2z4_26686,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Jky2z4_26077,
      ADR3 => cortexm0_u_logic_Xly2z4_26086,
      ADR1 => cortexm0_u_logic_Zwxvx4,
      O => cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_16_o
    );
  cortexm0_u_logic_Fmqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y118",
      INIT => X"FFFFFFFFFFCEFF0A"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Dsqvx4,
      ADR3 => cortexm0_u_logic_Fmqvx42_27361,
      ADR0 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_900_o,
      ADR5 => cortexm0_u_logic_Fmqvx41_29325,
      O => cortexm0_u_logic_Fmqvx43_27360
    );
  cortexm0_u_logic_Fmqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y118",
      INIT => X"00A5006900A500A5"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_925_o,
      ADR2 => cortexm0_u_logic_Uqxvx4,
      ADR0 => cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_16_o,
      ADR5 => cortexm0_u_logic_Bsy2z4_25996,
      ADR4 => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_14_o,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      O => cortexm0_u_logic_Fmqvx41_29325
    );
  cortexm0_u_logic_Oohwx4_cortexm0_u_logic_Oohwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_880_o,
      O => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_880_o_0
    );
  cortexm0_u_logic_Oohwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y126",
      INIT => X"F5FFFFFFF5FFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => '1',
      O => cortexm0_u_logic_Oohwx4
    );
  cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_880_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y126",
      INIT => X"FAFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      O => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_880_o
    );
  cortexm0_u_logic_P3mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y126",
      INIT => X"FF222222FFF2F2F2"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR4 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR5 => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o_0,
      ADR2 => cortexm0_u_logic_Rxl2z4_26085,
      ADR1 => cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_843_o_28393,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      O => N98
    );
  cortexm0_u_logic_I3mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y126",
      INIT => X"DC50DC50FFFFDC50"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_843_o_28393,
      ADR4 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Dfwvx4_Kfwvx4_AND_836_o_0,
      ADR2 => cortexm0_u_logic_Viy2z4_27004,
      O => cortexm0_u_logic_I3mvx41_28396
    );
  cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_843_o : X_LUT6
    generic map(
      LOC => "SLICE_X6Y126",
      INIT => X"F5D5F55500000000"
    )
    port map (
      ADR5 => N1666,
      ADR2 => cortexm0_u_logic_Oohwx4,
      ADR3 => cortexm0_u_logic_Yj6wx4,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR1 => cortexm0_u_logic_Gakwx4,
      ADR0 => cortexm0_u_logic_C2yvx4,
      O => cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_843_o_28393
    );
  cortexm0_u_logic_Chxvx4_cortexm0_u_logic_Chxvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N433,
      O => N433_0
    );
  cortexm0_u_logic_Chxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y121",
      INIT => X"FFFFF3F3FFFFF3F3"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => '1',
      O => cortexm0_u_logic_Chxvx4
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o4_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y121",
      INIT => X"77FF5FFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_Kyi2z4_27517,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      O => N433
    );
  cortexm0_u_logic_Ruhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y121",
      INIT => X"FFFF000000040000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fjewx4,
      ADR2 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Xp3wx4,
      ADR1 => cortexm0_u_logic_Clewx4,
      ADR3 => cortexm0_u_logic_Qmkwx4,
      ADR5 => cortexm0_u_logic_Ruhvx410_29330,
      O => cortexm0_u_logic_Ruhvx411_28847
    );
  cortexm0_u_logic_Ruhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y121",
      INIT => X"DD55CC00DD5FCC00"
    )
    port map (
      ADR4 => cortexm0_u_logic_O76wx4,
      ADR0 => cortexm0_u_logic_Chxvx4,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => N1752_0,
      O => cortexm0_u_logic_Ruhvx410_29330
    );
  N891_N891_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Owhvx421_3307,
      O => cortexm0_u_logic_Owhvx421_0
    );
  cortexm0_u_logic_Ik4wx48_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y123",
      INIT => X"AAAA00AABABA30BA"
    )
    port map (
      ADR0 => cortexm0_u_logic_S4w2z4_25974,
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_S4xvx4_Zrvvx4_OR_1341_o,
      ADR1 => cortexm0_u_logic_T93wx4,
      ADR3 => cortexm0_u_logic_Wpsvx4,
      ADR4 => N1632,
      O => N891
    );
  cortexm0_u_logic_Ik4wx48_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y123",
      INIT => X"AAAAAAAAAAAAAABA"
    )
    port map (
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Oedwx4,
      ADR0 => cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6650_o,
      O => N1632
    );
  cortexm0_u_logic_Wt2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y123",
      INIT => X"FFFF3333FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => '1',
      O => cortexm0_u_logic_Wt2wx4
    );
  cortexm0_u_logic_Owhvx421 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y123",
      INIT => X"03AB0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Owhvx421_3307
    );
  cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6650_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y123",
      INIT => X"0000000800000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Wt2wx4,
      O => cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6650_o
    );
  cortexm0_u_logic_Uv6wx4_cortexm0_u_logic_Uv6wx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_A8yvx4_pack_5,
      O => cortexm0_u_logic_A8yvx4
    );
  cortexm0_u_logic_Uv6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y127",
      INIT => X"8A8A8ACFCFCFCFCF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => ahblite_bridge_dmao_ready,
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      O => cortexm0_u_logic_Uv6wx4
    );
  cortexm0_u_logic_Eyhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y127",
      INIT => X"FEFFFEFEFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Eyhvx49_27536,
      ADR1 => cortexm0_u_logic_Eyhvx47_29334,
      ADR4 => cortexm0_u_logic_Srgwx4,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Eyhvx48_27537,
      ADR5 => cortexm0_u_logic_Uv6wx4,
      O => cortexm0_u_logic_Eyhvx410_27535
    );
  cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_893_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y127",
      INIT => X"FFFFFFF3FFFFFFF3"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => '1',
      O => cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_893_o
    );
  cortexm0_u_logic_A8yvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y127",
      INIT => X"FFFF33FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_A8yvx4_pack_5
    );
  cortexm0_u_logic_Eyhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y127",
      INIT => X"0C0C0C0C0C0C0C5D"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jhxvx4,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Gcqvx4,
      ADR5 => cortexm0_u_logic_A4t2z4_26016,
      ADR1 => cortexm0_u_logic_Vwhvx44121,
      ADR2 => cortexm0_u_logic_A8yvx4,
      O => cortexm0_u_logic_Eyhvx47_29334
    );
  cortexm0_u_logic_Zcn2z4_cortexm0_u_logic_Zcn2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Sbxvx47_3281,
      O => cortexm0_u_logic_Sbxvx47_0
    );
  cortexm0_u_logic_Jeewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => X"7FFF7FFF7FFF7FFF"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Uup2z4_27504,
      ADR1 => cortexm0_u_logic_Qzq2z4_26137,
      ADR3 => cortexm0_u_logic_Fzl2z4_26138,
      ADR0 => cortexm0_u_logic_Zcn2z4_26211,
      ADR5 => '1',
      O => cortexm0_u_logic_Jeewx4
    );
  cortexm0_u_logic_Sbxvx47 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => X"000078F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      ADR2 => cortexm0_u_logic_Uup2z4_27504,
      ADR1 => cortexm0_u_logic_Qzq2z4_26137,
      ADR3 => cortexm0_u_logic_Fzl2z4_26138,
      ADR0 => cortexm0_u_logic_Zcn2z4_26211,
      O => cortexm0_u_logic_Sbxvx47_3281
    );
  cortexm0_u_logic_Xxhvx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => X"F5F5F5F5F5F5C4F5"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Jeewx4,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_G9w2z4_25972,
      O => N1734
    );
  cortexm0_u_logic_Z4xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => X"0000000022DDB24D"
    )
    port map (
      ADR3 => cortexm0_u_logic_Irxvx4_Prxvx4_XOR_15_o,
      ADR0 => cortexm0_u_logic_Uqxvx4,
      ADR1 => cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_16_o,
      ADR2 => cortexm0_u_logic_Ejpvx4,
      ADR4 => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_14_o,
      ADR5 => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_925_o,
      O => cortexm0_u_logic_Z4xvx41_29331
    );
  cortexm0_u_logic_Zcn2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zcn2z4_CLK,
      I => cortexm0_u_logic_Z4xvx4,
      O => cortexm0_u_logic_Zcn2z4_26211,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Z4xvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y122",
      INIT => X"FCFCFEFEFFFCFFFE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Z4xvx44_27001,
      ADR4 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      ADR1 => cortexm0_u_logic_Z4xvx43_0,
      ADR3 => cortexm0_u_logic_Viy2z4_27004,
      ADR5 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o,
      ADR2 => cortexm0_u_logic_Z4xvx41_29331,
      O => cortexm0_u_logic_Z4xvx4
    );
  cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o_cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mvhvx44_3372,
      O => cortexm0_u_logic_Mvhvx44_0
    );
  cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o_cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_885_o,
      O => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_885_o_0
    );
  cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o_cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1752,
      O => N1752_0
    );
  cortexm0_u_logic_Mvhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y125"
    )
    port map (
      IA => N1816,
      IB => N1817,
      O => cortexm0_u_logic_Mvhvx44_3372,
      SEL => cortexm0_u_logic_Npk2z4_26050
    );
  cortexm0_u_logic_Mvhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y125",
      INIT => X"0000AABA0000AABA"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Mcewx4,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o,
      O => N1816
    );
  cortexm0_u_logic_Mvhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y125",
      INIT => X"80FF808080FF8080"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      O => N1817
    );
  cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y125",
      INIT => X"0200020002000200"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o
    );
  cortexm0_u_logic_Zrvvx4_L4xvx4_AND_885_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y125",
      INIT => X"0000FFFC"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_885_o
    );
  cortexm0_u_logic_Mcewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y125",
      INIT => X"0050000000500000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Mcewx4
    );
  cortexm0_u_logic_Ruhvx410_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y125",
      INIT => X"00000010"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      O => N1752
    );
  cortexm0_u_logic_Hwhvx4_cortexm0_u_logic_Hwhvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o,
      O => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o_0
    );
  cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X6Y128"
    )
    port map (
      IA => N1810,
      IB => N1811,
      O => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o,
      SEL => cortexm0_u_logic_H9i2z4_26015
    );
  cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X6Y128",
      INIT => X"F8F8F0F0F8FAF0F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Oohwx4,
      ADR0 => cortexm0_u_logic_N4yvx4,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => cortexm0_u_logic_Epxvx4,
      ADR1 => cortexm0_u_logic_Yj6wx4,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      O => N1810
    );
  cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X6Y128",
      INIT => X"FAF0F8F0FAF0FAF0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_880_o_0,
      ADR0 => cortexm0_u_logic_N4yvx4,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR4 => cortexm0_u_logic_Iufwx4,
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      O => N1811
    );
  cortexm0_u_logic_Hwhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y128",
      INIT => X"FAFA7272FAFA7250"
    )
    port map (
      ADR0 => hready,
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_Hwhvx417_29335,
      ADR3 => cortexm0_u_logic_Hwhvx420_29167,
      ADR4 => N1700,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Hwhvx4
    );
  cortexm0_u_logic_Hwhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y128",
      INIT => X"FFFFFFFFFFFFEAEE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pyxvx4,
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Hwhvx412_29168,
      ADR5 => cortexm0_u_logic_Hwhvx414_0,
      ADR0 => N1704,
      O => cortexm0_u_logic_Hwhvx417_29335
    );
  cortexm0_u_logic_Vtyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y131",
      INIT => X"AAAAAAEA000000C0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Jky2z4_26077,
      ADR0 => cortexm0_u_logic_Srgwx4,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Vtyvx44_28135
    );
  cortexm0_u_logic_I6z2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y131",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I6z2z4_CLK,
      I => cortexm0_u_logic_Kghvx4,
      O => cortexm0_u_logic_I6z2z4_27130,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kghvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y131",
      INIT => X"FF3FCC00FF37CC00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27268,
      ADR5 => cortexm0_u_logic_Cyq2z4_27132,
      ADR0 => cortexm0_u_logic_Layvx4,
      ADR4 => cortexm0_u_logic_I6z2z4_27130,
      ADR1 => cortexm0_u_logic_Qllwx4,
      ADR3 => cortexm0_u_logic_Kghvx42_29338,
      O => cortexm0_u_logic_Kghvx4
    );
  cortexm0_u_logic_Kghvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y131",
      INIT => X"FFFFECA0FFFFFCF0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lny2z4_26686,
      ADR0 => cortexm0_u_logic_Ohwvx4,
      ADR5 => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o_0,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_Dsqvx4,
      ADR4 => N1658,
      O => cortexm0_u_logic_Kghvx42_29338
    );
  cortexm0_u_logic_Owhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => X"03FFABFF0303ABAB"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kzxvx4,
      ADR3 => cortexm0_u_logic_Zj3wx4,
      ADR1 => cortexm0_u_logic_B4dwx4,
      ADR2 => cortexm0_u_logic_Sznvx4,
      ADR0 => cortexm0_u_logic_Zmewx4,
      ADR4 => cortexm0_u_logic_Fjewx4,
      O => cortexm0_u_logic_Owhvx47_29346
    );
  cortexm0_u_logic_Owhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => X"FEAAEEAAFC00CC00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Owhvx42_29345,
      ADR1 => cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o,
      ADR2 => cortexm0_u_logic_Owhvx45_27842,
      ADR4 => cortexm0_u_logic_Owhvx46_27843,
      ADR5 => cortexm0_u_logic_Owhvx47_29346,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Owhvx48_27840
    );
  cortexm0_u_logic_Owhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => X"0050000011511111"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_S4w2z4_25974,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Owhvx41_29344,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Owhvx42_29345
    );
  cortexm0_u_logic_Owhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y120",
      INIT => X"02FF020200FF0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Owhvx4118,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Epxvx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_Owhvx41_29344
    );
  cortexm0_u_logic_X0lwx4_Cwawx4_AND_6830_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y130",
      INIT => X"0000000000000001"
    )
    port map (
      ADR5 => cortexm0_u_logic_I6z2z4_27130,
      ADR1 => cortexm0_u_logic_C3z2z4_27135,
      ADR2 => cortexm0_u_logic_K1z2z4_26157,
      ADR0 => cortexm0_u_logic_I2t2z4_26960,
      ADR4 => cortexm0_u_logic_Auk2z4_26334,
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      O => cortexm0_u_logic_X0lwx4_Cwawx4_AND_6830_o
    );
  cortexm0_u_logic_Xy8wx41_INV_0 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y130",
      INIT => X"00000000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Cyq2z4_27132,
      O => cortexm0_u_logic_Xy8wx4
    );
  cortexm0_u_logic_Cyq2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y130",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cyq2z4_CLK,
      I => cortexm0_u_logic_Bthvx4,
      O => cortexm0_u_logic_Cyq2z4_27132,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bthvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y130",
      INIT => X"FFFFFF0003FF0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27268,
      ADR1 => cortexm0_u_logic_Layvx4,
      ADR4 => cortexm0_u_logic_Cyq2z4_27132,
      ADR3 => cortexm0_u_logic_Qllwx4,
      ADR5 => cortexm0_u_logic_Bthvx45_29337,
      O => cortexm0_u_logic_Bthvx4
    );
  cortexm0_u_logic_Bthvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y130",
      INIT => X"FFFFFFFFFFFFFFC4"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xly2z4_26086,
      ADR2 => cortexm0_u_logic_Ohwvx4,
      ADR0 => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o_0,
      ADR3 => cortexm0_u_logic_Bthvx42_27263,
      ADR5 => cortexm0_u_logic_Bthvx41_27266,
      ADR4 => N1660,
      O => cortexm0_u_logic_Bthvx45_29337
    );
  cortexm0_u_logic_Yuhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y119",
      INIT => X"33373333FF373737"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nqy2z4_25981,
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_Bsy2z4_25996,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_Yuhvx42_29342
    );
  cortexm0_u_logic_Yuhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y119",
      INIT => X"0020000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_Pyxvx4,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      O => cortexm0_u_logic_Yuhvx41_29343
    );
  cortexm0_u_logic_Yuhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y119",
      INIT => X"00000000FF0FFF08"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qdj2z4_25940,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Yuhvx43_29341,
      ADR0 => cortexm0_u_logic_Yuhvx44_0,
      ADR1 => cortexm0_u_logic_Yuhvx45_28110,
      ADR3 => cortexm0_u_logic_Yuhvx41_29343,
      O => cortexm0_u_logic_Yuhvx46_26284
    );
  cortexm0_u_logic_Yuhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y119",
      INIT => X"0505050405050000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Iufwx4,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR5 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Ugewx4,
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR4 => cortexm0_u_logic_Yuhvx42_29342,
      O => cortexm0_u_logic_Yuhvx43_29341
    );
  cortexm0_u_logic_Hwhvx428 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => X"F0F0FFFFFDF0FFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_Hwhvx428_29171
    );
  cortexm0_u_logic_Kfpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => X"0CAE00AA03AB0FAF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_925_o,
      ADR5 => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_14_o,
      ADR4 => cortexm0_u_logic_Bsy2z4_25996,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR3 => cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_900_o,
      O => cortexm0_u_logic_Kfpvx45_27394
    );
  cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_900_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y121",
      INIT => X"FFFFBBFFFFFFBFBB"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qem2z4_25938,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_900_o
    );
  cortexm0_u_logic_Ejpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y122",
      INIT => X"CCCCCCCC00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      O => cortexm0_u_logic_Ejpvx4
    );
  cortexm0_u_logic_Rfpvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y122",
      INIT => X"00FF0055C0FF4055"
    )
    port map (
      ADR1 => ahbmi_hready_IBUF_0,
      ADR2 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR5 => ahbmi_hresp_1_IBUF_0,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => cortexm0_u_logic_Rfpvx45_27633,
      ADR0 => cortexm0_u_logic_Bkxvx4,
      O => cortexm0_u_logic_Rfpvx4
    );
  cortexm0_u_logic_Sbxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y122",
      INIT => X"00000040000000F4"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uqxvx4,
      ADR5 => cortexm0_u_logic_Vuxvx4_Rsxvx4_XOR_16_o,
      ADR1 => cortexm0_u_logic_Ejpvx4,
      ADR0 => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_14_o,
      ADR3 => cortexm0_u_logic_Vnxvx4_Coxvx4_AND_925_o,
      ADR4 => cortexm0_u_logic_Irxvx4_Prxvx4_XOR_15_o,
      O => cortexm0_u_logic_Sbxvx41_29347
    );
  cortexm0_u_logic_Uup2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uup2z4_CLK,
      I => cortexm0_u_logic_Sbxvx4,
      O => cortexm0_u_logic_Uup2z4_27504,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Sbxvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y122",
      INIT => X"FFFFFAFFFFFFFAFA"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Jky2z4_26077,
      ADR3 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o,
      ADR2 => cortexm0_u_logic_Sbxvx46_27680,
      ADR0 => cortexm0_u_logic_Sbxvx47_0,
      ADR4 => cortexm0_u_logic_Sbxvx41_29347,
      O => cortexm0_u_logic_Sbxvx4
    );
  cortexm0_u_logic_Mtqvx41_cortexm0_u_logic_Mtqvx41_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mtqvx42_pack_10,
      O => cortexm0_u_logic_Mtqvx42_29349
    );
  cortexm0_u_logic_Mtqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y123",
      INIT => X"5777573357775777"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Mtqvx41_29348
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2121 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y123",
      INIT => X"FFFF00FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => '1',
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o212
    );
  cortexm0_u_logic_Mtqvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y123",
      INIT => X"45FE55FE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Mtqvx42_pack_10
    );
  cortexm0_u_logic_Mtqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y123",
      INIT => X"FCCCFECEFEEEFECE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Mtqvx41_29348,
      ADR3 => cortexm0_u_logic_Mtqvx42_29349,
      O => cortexm0_u_logic_Mtqvx43_26817
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y123",
      INIT => X"FF8ACFCFFF8A8A8A"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o212,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o16_28606
    );
  cortexm0_u_logic_Yuhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y132",
      INIT => X"0000000000000010"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Fjewx4,
      O => cortexm0_u_logic_Yuhvx423_26282
    );
  cortexm0_u_logic_Fmqvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y117",
      INIT => X"FFFFFFFFAAFA00F0"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Dwl2z4_26505,
      ADR3 => cortexm0_u_logic_Wyxvx4_Aopvx4_OR_177_o,
      ADR4 => cortexm0_u_logic_Zpqvx4,
      ADR0 => cortexm0_u_logic_Yzi2z4_25978,
      ADR5 => cortexm0_u_logic_P6xvx4_W6xvx4_AND_890_o,
      O => cortexm0_u_logic_Fmqvx42_27361
    );
  cortexm0_u_logic_Zpqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y117",
      INIT => X"4400000045000500"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => cortexm0_u_logic_Lcpvx4_Izwvx4_OR_905_o,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Xhxvx4,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      O => cortexm0_u_logic_Zpqvx4
    );
  cortexm0_u_logic_Q5vvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y117",
      INIT => X"7077F0FF7777FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Y9t2z4_26783,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      O => cortexm0_u_logic_Q5vvx433_28990
    );
  cortexm0_u_logic_Eyhvx411_cortexm0_u_logic_Eyhvx411_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4xvx43_3594,
      O => cortexm0_u_logic_Z4xvx43_0
    );
  cortexm0_u_logic_Eyhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"0000000000000100"
    )
    port map (
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR0 => cortexm0_u_logic_Yj6wx4,
      ADR5 => cortexm0_u_logic_Lqwvx4,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Fk6wx4,
      ADR2 => cortexm0_u_logic_C1svx4_N3svx4_XOR_57_o,
      O => cortexm0_u_logic_Eyhvx411_29340
    );
  cortexm0_u_logic_Eyhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"3333000003330000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_Eyhvx411_29340,
      ADR3 => cortexm0_u_logic_Dziwx4,
      ADR2 => cortexm0_u_logic_Ulgwx4,
      O => cortexm0_u_logic_Eyhvx412_29147
    );
  cortexm0_u_logic_Fk6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      ADR5 => '1',
      O => cortexm0_u_logic_Fk6wx4
    );
  cortexm0_u_logic_Z4xvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"FFFFAE0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qaxvx4_Xaxvx4_AND_900_o,
      ADR0 => cortexm0_u_logic_Dsqvx4,
      ADR4 => cortexm0_u_logic_Z4xvx42_29339,
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Nqy2z4_25981,
      O => cortexm0_u_logic_Z4xvx43_3594
    );
  cortexm0_u_logic_Z4xvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y118",
      INIT => X"FFFFFF0AFFFF0A0A"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Lbn2z4_27013,
      ADR2 => cortexm0_u_logic_Wyxvx4_Aopvx4_OR_177_o,
      ADR3 => cortexm0_u_logic_Zpqvx4,
      ADR5 => cortexm0_u_logic_Rxl2z4_26085,
      ADR4 => cortexm0_u_logic_P6xvx4_W6xvx4_AND_890_o,
      O => cortexm0_u_logic_Z4xvx42_29339
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y124",
      INIT => X"FFFFCCFFFFFFCCFD"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19_29350
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y124",
      INIT => X"00CC00FF00CC00CE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o17_29352
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y124",
      INIT => X"AAAA8A888A888A88"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hq1wx4_Pxyvx4_OR_893_o,
      ADR1 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o17_29352,
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o16_28606,
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o18_29351
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y124",
      INIT => X"FFFFF3FFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o19_29350,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o18_29351,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o20_29004
    );
  cortexm0_u_logic_Auk2z4_cortexm0_u_logic_Auk2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1624_pack_8,
      O => N1624
    );
  cortexm0_u_logic_Auk2z4 : X_FF
    generic map(
      LOC => "SLICE_X6Y129",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Auk2z4_CLK,
      I => cortexm0_u_logic_P3mvx4_3486,
      O => cortexm0_u_logic_Auk2z4_26334,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P3mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y129",
      INIT => X"FFBBFFFBFF88FF88"
    )
    port map (
      ADR1 => cortexm0_u_logic_U6wvx4,
      ADR4 => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_885_o_0,
      ADR2 => cortexm0_u_logic_I2t2z4_26960,
      ADR5 => cortexm0_u_logic_Auk2z4_26334,
      ADR0 => N98,
      ADR3 => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_860_o,
      O => cortexm0_u_logic_P3mvx4_3486
    );
  cortexm0_u_logic_Layvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y129",
      INIT => X"0000000300000003"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_C3z2z4_27135,
      ADR4 => cortexm0_u_logic_K1z2z4_26157,
      ADR3 => cortexm0_u_logic_I2t2z4_26960,
      ADR1 => cortexm0_u_logic_Auk2z4_26334,
      ADR5 => '1',
      O => cortexm0_u_logic_Layvx4
    );
  cortexm0_u_logic_Kxkwx45_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X6Y129",
      INIT => X"FF33FF03"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_C3z2z4_27135,
      ADR4 => cortexm0_u_logic_K1z2z4_26157,
      ADR3 => cortexm0_u_logic_I2t2z4_26960,
      ADR1 => cortexm0_u_logic_Auk2z4_26334,
      O => N1624_pack_8
    );
  cortexm0_u_logic_Kxkwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y129",
      INIT => X"22003200FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cyq2z4_27132,
      ADR3 => cortexm0_u_logic_Layvx4,
      ADR0 => cortexm0_u_logic_I6z2z4_27130,
      ADR2 => cortexm0_u_logic_K9z2z4_27129,
      ADR4 => cortexm0_u_logic_W7z2z4_27131,
      ADR5 => N1624,
      O => cortexm0_u_logic_Kxkwx45_27678
    );
  cortexm0_u_logic_Qmkwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X6Y129",
      INIT => X"FFFFFFFDFFFFFFFD"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_K9z2z4_27129,
      ADR4 => cortexm0_u_logic_I6z2z4_27130,
      ADR1 => cortexm0_u_logic_W7z2z4_27131,
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      ADR0 => cortexm0_u_logic_Layvx4,
      O => cortexm0_u_logic_Qmkwx4
    );
  cortexm0_u_logic_Hwhvx426 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y125",
      INIT => X"C0C0C0C0C0008000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hwhvx422_29169,
      ADR1 => cortexm0_u_logic_Hwhvx424_29354,
      ADR3 => cortexm0_u_logic_Ju5wx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Y6t2z4_27089,
      ADR5 => cortexm0_u_logic_Hwhvx425_28336,
      O => cortexm0_u_logic_Hwhvx426_29355
    );
  cortexm0_u_logic_Hwhvx432_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y125",
      INIT => X"FFFFFFFFDFCF0F0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_SF230_0,
      ADR1 => cortexm0_u_logic_Hwhvx432_29170,
      ADR0 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_593_o_0,
      ADR5 => cortexm0_u_logic_Hwhvx426_29355,
      O => N1700
    );
  cortexm0_u_logic_Hwhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y125",
      INIT => X"FFFFFFFFBA30AA00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hwhvx423_29353,
      ADR0 => cortexm0_u_logic_Y6t2z4_27089,
      ADR3 => cortexm0_u_logic_Tfxvx4_0,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Rngwx4,
      ADR2 => cortexm0_u_logic_D2ovx4,
      O => cortexm0_u_logic_Hwhvx424_29354
    );
  cortexm0_u_logic_Hwhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y125",
      INIT => X"CFFF00FA00FA00FA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Kzxvx4,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Rngwx4,
      O => cortexm0_u_logic_Hwhvx423_29353
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y132",
      INIT => X"FCCCFFCCBC8CBF8C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2111,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o10_29362
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y132",
      INIT => X"EFCCAF0000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o10_29362,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o11_29000
    );
  cortexm0_u_logic_Sznvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y127",
      INIT => X"FFFF0000FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Sznvx4
    );
  cortexm0_u_logic_Yuhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y129",
      INIT => X"C444000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Yuhvx416_26288
    );
  cortexm0_u_logic_Y9t2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y129",
      INIT => '0'
    )
    port map (
      CE => hready,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y9t2z4_CLK,
      I => hwrite,
      O => cortexm0_u_logic_Y9t2z4_26783,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_hwrite_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y129",
      INIT => X"FF37FF77FFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o2_28934,
      ADR2 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o3_28041,
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR1 => cortexm0_u_logic_I2mwx41,
      ADR5 => cortexm0_u_logic_Lbiwx4,
      ADR3 => cortexm0_u_logic_Yu52z4_Fv52z4_OR_1181_o_28590,
      O => hwrite
    );
  cortexm0_u_logic_F5mvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y130",
      INIT => X"5000101000001010"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => cortexm0_u_logic_Mtqvx4,
      ADR5 => cortexm0_u_logic_R1w2z4_25897,
      ADR3 => cortexm0_u_logic_Ye4wx4,
      ADR1 => cortexm0_u_logic_J4x2z4_27919,
      O => N1630
    );
  cortexm0_u_logic_U5x2z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y130",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U5x2z4_CLK,
      I => cortexm0_u_logic_F5mvx4,
      O => cortexm0_u_logic_U5x2z4_26914,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_F5mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y130",
      INIT => X"CFEF0FAFCC440000"
    )
    port map (
      ADR3 => ahblite_bridge_dmao_ready,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_U5x2z4_26914,
      ADR4 => N1630,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      O => cortexm0_u_logic_F5mvx4
    );
  cortexm0_u_logic_Vwhvx416_cortexm0_u_logic_Vwhvx416_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_P9fwx4_pack_6,
      O => cortexm0_u_logic_P9fwx4
    );
  cortexm0_u_logic_Vwhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y133",
      INIT => X"0000202000000000"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_G7x2z4_25970,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_R0t2z4_25971,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_G9w2z4_25972,
      O => cortexm0_u_logic_Vwhvx416_29364
    );
  cortexm0_u_logic_K6yvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y133",
      INIT => X"0000400000004000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Fjewx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => '1',
      O => cortexm0_u_logic_K6yvx49_28425
    );
  cortexm0_u_logic_P9fwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X7Y133",
      INIT => X"11001100"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Fjewx4,
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_P9fwx4_pack_6
    );
  cortexm0_u_logic_Vwhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y133",
      INIT => X"FFFFFFEFFFFFFFAF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vwhvx416_29364,
      ADR5 => cortexm0_u_logic_P9fwx4,
      ADR2 => cortexm0_u_logic_Dziwx4_Lcpvx4_OR_832_o,
      ADR0 => cortexm0_u_logic_Vwhvx419_25968,
      ADR3 => cortexm0_u_logic_Vwhvx417_25969,
      ADR4 => cortexm0_u_logic_Vwhvx415_29363,
      O => cortexm0_u_logic_Vwhvx420_25965
    );
  cortexm0_u_logic_Vwhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y133",
      INIT => X"00000004000F000F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Fjewx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Vwhvx415_29363
    );
  cortexm0_u_logic_Mrsvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y126",
      INIT => X"BBB3BBB3ABA3ABA2"
    )
    port map (
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Mrsvx49_29358
    );
  cortexm0_u_logic_Mrsvx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y126",
      INIT => X"FFFFFFFF3F3F3F2E"
    )
    port map (
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => N1638
    );
  cortexm0_u_logic_Mrsvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y126",
      INIT => X"FC00FFFFFC00F000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Mrsvx49_29358,
      ADR2 => cortexm0_u_logic_Mrsvx48_27768,
      ADR5 => cortexm0_u_logic_Mrsvx47_29356,
      O => cortexm0_u_logic_Mrsvx410_27767
    );
  cortexm0_u_logic_Mrsvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y126",
      INIT => X"F531FFFFF5310000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => N1638,
      O => cortexm0_u_logic_Mrsvx47_29356
    );
  cortexm0_u_logic_Eyhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y128",
      INIT => X"FFFFFFFFFEFEFFFF"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Eyhvx43_29359,
      ADR1 => cortexm0_u_logic_Eyhvx46_28476,
      ADR0 => cortexm0_u_logic_Eyhvx410_27535,
      ADR5 => cortexm0_u_logic_Eyhvx412_29147,
      ADR4 => cortexm0_u_logic_Ol6wx4,
      O => cortexm0_u_logic_Eyhvx413_28894
    );
  cortexm0_u_logic_Eyhvx419_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y128",
      INIT => X"FFFFAAFF0C0C080C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => ahblite_bridge_dmao_ready,
      ADR5 => cortexm0_u_logic_Eyhvx413_28894,
      ADR1 => cortexm0_u_logic_Eyhvx415_28895,
      ADR2 => cortexm0_u_logic_Bdqvx4,
      O => N848
    );
  cortexm0_u_logic_Eyhvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y128",
      INIT => X"0000757500FF75FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Y6t2z4_27089,
      ADR5 => cortexm0_u_logic_Bswvx4,
      ADR3 => cortexm0_u_logic_Msyvx4,
      O => N1634
    );
  cortexm0_u_logic_Eyhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y128",
      INIT => X"FFFF3373FFFF0040"
    )
    port map (
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Epxvx4,
      ADR0 => cortexm0_u_logic_Fscwx4_0,
      ADR2 => cortexm0_u_logic_Gv6wx4,
      ADR5 => cortexm0_u_logic_Su6wx4,
      ADR4 => N1634,
      O => cortexm0_u_logic_Eyhvx43_29359
    );
  cortexm0_u_logic_Bthvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y131",
      INIT => X"0000000000008200"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      O => cortexm0_u_logic_Bthvx42_27263
    );
  cortexm0_u_logic_Xg33z4 : X_FF
    generic map(
      LOC => "SLICE_X7Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xg33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xg33z4_IN,
      O => cortexm0_u_logic_Xg33z4_29146,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Z4xvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X7Y131",
      INIT => X"3C3C3C3CCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Zcn2z4_26211,
      ADR2 => cortexm0_u_logic_Fzl2z4_26138,
      ADR5 => cortexm0_u_logic_Qzq2z4_26137,
      O => cortexm0_u_logic_Z4xvx44_27001
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y134",
      INIT => X"BBFFEFFFFFFFEFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ilf3z4_27773,
      ADR2 => cortexm0_u_logic_Pgf3z4_27774,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR0 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o2_29447
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y134",
      INIT => X"2300AF0000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Eif3z4_27771,
      ADR1 => cortexm0_u_logic_M4j2z4_27772,
      ADR4 => cortexm0_u_logic_Bf9wx4,
      ADR0 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR3 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o2_29447,
      ADR5 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o1_29446,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o3_27571
    );
  cortexm0_u_logic_Ftf3z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ftf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ftf3z4_IN,
      O => cortexm0_u_logic_Ftf3z4_27770,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y134",
      INIT => X"DDFFDFFFFFFFDFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tjf3z4_27769,
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      ADR5 => cortexm0_u_logic_Ftf3z4_27770,
      ADR0 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o1_29446
    );
  cortexm0_u_logic_Vr33z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vr33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vr33z4_IN,
      O => cortexm0_u_logic_Vr33z4_29016,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Z62wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y132",
      INIT => X"FFF3FFF5FFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ft83z4_29124,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_Vr33z4_29016,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Z62wx41_29230
    );
  cortexm0_u_logic_C61wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y132",
      INIT => X"0F0F0000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_D603z4_26870,
      ADR4 => cortexm0_u_logic_F4q2z4_26871,
      ADR2 => cortexm0_u_logic_M1j2z4_26600,
      ADR5 => cortexm0_u_logic_Sjj2z4_26041,
      O => N612
    );
  cortexm0_u_logic_Rblwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y132",
      INIT => X"C0C000AAC0E20022"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qem2z4_25938,
      ADR0 => cortexm0_u_logic_Xly2z4_26086,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      O => cortexm0_u_logic_Rblwx42_27564
    );
  cortexm0_u_logic_Zgr2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zgr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zgr2z4_IN,
      O => cortexm0_u_logic_Zgr2z4_26901,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ii73z4_cortexm0_u_logic_Ii73z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_K6yvx47_6649,
      O => cortexm0_u_logic_K6yvx47_0
    );
  cortexm0_u_logic_Kuc2z4221 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y124",
      INIT => X"CFCFCFCFCFCFCFCF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => cortexm0_u_logic_Kuc2z422
    );
  cortexm0_u_logic_K6yvx47 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y124",
      INIT => X"FF100000"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_K6yvx47_6649
    );
  cortexm0_u_logic_Xzavx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y124",
      INIT => X"020A000A000A000A"
    )
    port map (
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Kuc2z422,
      ADR1 => cortexm0_u_logic_Oedwx4,
      O => cortexm0_u_logic_Xzavx41_29449
    );
  cortexm0_u_logic_Ii73z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ii73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ii73z4_IN,
      O => cortexm0_u_logic_Ii73z4_28143,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xzavx45 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y124",
      INIT => X"CCCCCC88CCCCCC80"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Xzavx42_0,
      ADR4 => cortexm0_u_logic_Xzavx44_28103,
      ADR2 => cortexm0_u_logic_Xzavx41_29449,
      ADR3 => cortexm0_u_logic_Xzavx43_0,
      O => cortexm0_u_logic_Xzavx4
    );
  cortexm0_u_logic_Avg3z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Avg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Avg3z4_IN,
      O => cortexm0_u_logic_Avg3z4_26245,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  N228_N228_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jcw2z4_6564,
      O => cortexm0_u_logic_Jcw2z4_0
    );
  cortexm0_u_logic_Llnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"FCF4CC44FCF4CC44"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vaw2z4_27434,
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR0 => cortexm0_u_logic_Z7i2z4_27581,
      ADR2 => cortexm0_u_logic_T1y2z4_28441,
      ADR4 => cortexm0_u_logic_Jhy2z4_26474,
      ADR5 => '1',
      O => N228
    );
  cortexm0_u_logic_Xcovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => X"FF55FF55"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR0 => cortexm0_u_logic_Z7i2z4_27581,
      ADR1 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Xcovx4
    );
  cortexm0_u_logic_Jcw2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Bpsvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jcw2z4_CLK,
      I => cortexm0_u_logic_Xcovx4,
      O => cortexm0_u_logic_Jcw2z4_6564,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hlsvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y123",
      INIT => X"AAAAA2A0AAAAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hxx2z4_27437,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => cortexm0_u_logic_Hlsvx4
    );
  cortexm0_u_logic_Scpvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y123",
      INIT => X"F0FC5054F0F05050"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vaw2z4_27434,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => ahblite_bridge_dmao_ready,
      ADR3 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR5 => cortexm0_u_logic_Hlsvx4,
      O => N76
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o14 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y123",
      INIT => X"8A8A8A8A8A8A8A00"
    )
    port map (
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1345_o,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o13_29106,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o10_29107,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o6_29108,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o14_29105
    );
  cortexm0_u_logic_Duu2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Duu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Duu2z4_IN,
      O => cortexm0_u_logic_Duu2z4_26897,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o27 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y123",
      INIT => X"CCCC0C0CCC000C00"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o18_29103,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o27_29104,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o22_29101,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o14_29105,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o
    );
  cortexm0_u_logic_I6w2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y135",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I6w2z4_CLK,
      I => cortexm0_u_logic_X7mvx4,
      O => cortexm0_u_logic_I6w2z4_26819,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_X7mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y135",
      INIT => X"DF5FC0005F5F0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => hready,
      ADR3 => cortexm0_u_logic_X7mvx41_29448,
      ADR4 => cortexm0_u_logic_I6w2z4_26819,
      ADR5 => cortexm0_u_logic_A4t2z4_26016,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_X7mvx4
    );
  cortexm0_u_logic_X7mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y135",
      INIT => X"CCCCCCCC00500000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Y9t2z4_26783,
      ADR0 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR4 => cortexm0_u_logic_Mtqvx43_26817,
      ADR2 => cortexm0_u_logic_Ye4wx4,
      ADR3 => cortexm0_u_logic_R1w2z4_25897,
      ADR1 => cortexm0_u_logic_S4w2z4_25974,
      O => cortexm0_u_logic_X7mvx41_29448
    );
  cortexm0_u_logic_Hqg3z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hqg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hqg3z4_IN,
      O => cortexm0_u_logic_Hqg3z4_26461,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_SF16311 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y125",
      INIT => X"FF1FFFFFFFDFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_S4w2z4_25974,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_SF1631
    );
  cortexm0_u_logic_SF163311 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y125",
      INIT => X"0F0F0F0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_1_27256,
      ADR5 => cortexm0_u_logic_Aok2z4_2_27181,
      O => cortexm0_u_logic_SF16331
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o23 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y125",
      INIT => X"2F0F3F3F22002200"
    )
    port map (
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_SF16331,
      ADR5 => cortexm0_u_logic_SF28831,
      ADR0 => cortexm0_u_logic_SF1631,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o24
    );
  cortexm0_u_logic_H903z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H903z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H903z4_IN,
      O => cortexm0_u_logic_H903z4_28821,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o26 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y125",
      INIT => X"FFFF00FFF8F800F8"
    )
    port map (
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_SF2882,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o26_29109,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o24,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o27_29104
    );
  cortexm0_u_logic_Psh3z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Psh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Psh3z4_IN,
      O => cortexm0_u_logic_Psh3z4_29173,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P82wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y131",
      INIT => X"FFFFF7FFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_M1j2z4_26600,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR1 => cortexm0_u_logic_Psh3z4_29173,
      ADR0 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_P82wx42_28979
    );
  cortexm0_u_logic_F4q2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_F4q2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F4q2z4_IN,
      O => cortexm0_u_logic_F4q2z4_26871,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rblwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y131",
      INIT => X"AAAA80F0BBAAB3F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xly2z4_26086,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      O => cortexm0_u_logic_Rblwx43_27565
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y133",
      INIT => X"F0F0F4FFF0F0F5FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o2_29444
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y133",
      INIT => X"30333033F0FFF0F7"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o1_29445
    );
  cortexm0_u_logic_Lqpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y133",
      INIT => X"C4C4C4F5F5F5F5F5"
    )
    port map (
      ADR1 => cortexm0_u_logic_K0qvx4,
      ADR5 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o,
      ADR4 => cortexm0_u_logic_Mtqvx4,
      ADR3 => cortexm0_u_logic_Hq1wx4,
      ADR2 => ahblite_bridge_dmao_ready,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      O => cortexm0_u_logic_Lqpvx4
    );
  cortexm0_u_logic_Ft83z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ft83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ft83z4_IN,
      O => cortexm0_u_logic_Ft83z4_29124,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y133",
      INIT => X"CCFFCCFC00000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_P37wx4,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o3_28242,
      ADR4 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o2_29444,
      ADR1 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o1_29445,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o
    );
  cortexm0_u_logic_SF2301 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y117",
      INIT => X"0404000004040005"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Xx2wx4,
      O => cortexm0_u_logic_SF2301_28630
    );
  cortexm0_u_logic_Ydw2z4_cortexm0_u_logic_Ydw2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mvhvx42_6584,
      O => cortexm0_u_logic_Mvhvx42_0
    );
  cortexm0_u_logic_Mvhvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y121"
    )
    port map (
      IA => N1820,
      IB => N1821,
      O => cortexm0_u_logic_Mvhvx42_6584,
      SEL => cortexm0_u_logic_Fjewx4
    );
  cortexm0_u_logic_Mvhvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => X"0000000000880000"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_O76wx4,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      O => N1820
    );
  cortexm0_u_logic_Mvhvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => X"0000000000004000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Kzxvx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      O => N1821
    );
  cortexm0_u_logic_Ydw2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ydw2z4_CLK,
      I => cortexm0_u_logic_Qqhvx4,
      O => cortexm0_u_logic_Ydw2z4_28968,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => X"3B083300FF00FF00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vaw2z4_27434,
      ADR5 => hready,
      ADR0 => ahbmi_hrdata_8_IBUF_0,
      ADR3 => cortexm0_u_logic_Ydw2z4_28968,
      ADR2 => cortexm0_u_logic_Rbi3z4_27743,
      ADR4 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Qqhvx4
    );
  cortexm0_u_logic_L8t2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_L8t2z4_CLK,
      I => cortexm0_u_logic_Cdnvx4_6594,
      O => cortexm0_u_logic_L8t2z4_25956,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Cdnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y121",
      INIT => X"FFF2F2F222222222"
    )
    port map (
      ADR3 => cortexm0_u_logic_W5yvx4_Mcgvx4_OR_647_o,
      ADR4 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR0 => N62,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Tbuvx4,
      ADR1 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Cdnvx4_6594
    );
  cortexm0_u_logic_Tuawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y120",
      INIT => X"0000800000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Tuawx41_27885
    );
  cortexm0_u_logic_Yw0wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y131",
      INIT => X"0000800000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_W7z2z4_27131,
      ADR3 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => N826
    );
  cortexm0_u_logic_Dghvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y131",
      INIT => X"FF00F300FFFFF3F3"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3788_o,
      ADR5 => cortexm0_u_logic_Lny2z4_26686,
      ADR2 => cortexm0_u_logic_X0lwx4_Cwawx4_AND_6830_o,
      ADR4 => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27268,
      ADR1 => cortexm0_u_logic_W7z2z4_27131,
      O => N170
    );
  cortexm0_u_logic_W7z2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y131",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_W7z2z4_CLK,
      I => cortexm0_u_logic_Dghvx4_4281,
      O => cortexm0_u_logic_W7z2z4_27131,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dghvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y131",
      INIT => X"BF0FFFFFB000F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qllwx4,
      ADR3 => cortexm0_u_logic_Zoy2z4_25998,
      ADR0 => cortexm0_u_logic_Ohwvx4,
      ADR5 => cortexm0_u_logic_W7z2z4_27131,
      ADR1 => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o_0,
      ADR4 => N170,
      O => cortexm0_u_logic_Dghvx4_4281
    );
  cortexm0_u_logic_B4dwx4_cortexm0_u_logic_B4dwx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_4401,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_0
    );
  cortexm0_u_logic_B4dwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y121",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => '1',
      O => cortexm0_u_logic_B4dwx4
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y121",
      INIT => X"404F0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_4401
    );
  N1718_N1718_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_SF2361_pack_3,
      O => cortexm0_u_logic_SF2361
    );
  cortexm0_u_logic_Yu52z4_Fv52z4_OR_1181_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y133",
      INIT => X"FFFFFFFDFFFFFFFD"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => N1718
    );
  cortexm0_u_logic_SF23611 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y133",
      INIT => X"FF33FFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => '1',
      ADR2 => '1',
      O => cortexm0_u_logic_SF2361_pack_3
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y133",
      INIT => X"A8B8A8B80FFF08FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_SF2361,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o3_28628
    );
  cortexm0_u_logic_Iwp2z4_cortexm0_u_logic_Iwp2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yafwx41_4421,
      O => cortexm0_u_logic_Yafwx41_0
    );
  cortexm0_u_logic_Bisvx4_Izwvx4_OR_827_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y123",
      INIT => X"0FFF0FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Bisvx4_Izwvx4_OR_827_o
    );
  cortexm0_u_logic_Yafwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y123",
      INIT => X"0050A070"
    )
    port map (
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Yafwx41_4421
    );
  cortexm0_u_logic_D4mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y123",
      INIT => X"8FFF0F0F0FFF0F0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Z7i2z4_27581,
      ADR3 => cortexm0_u_logic_Bisvx4_Izwvx4_OR_827_o,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_L5wvx4_0,
      ADR2 => cortexm0_u_logic_V3wvx4,
      O => cortexm0_u_logic_D4mvx41_29380
    );
  cortexm0_u_logic_Iwp2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Iwp2z4_CLK,
      I => cortexm0_u_logic_D4mvx4,
      O => cortexm0_u_logic_Iwp2z4_27981,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_D4mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y123",
      INIT => X"FBF3BB33F8F08800"
    )
    port map (
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR0 => cortexm0_u_logic_R1w2z4_25897,
      ADR5 => cortexm0_u_logic_Iwp2z4_27981,
      ADR2 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => cortexm0_u_logic_D4mvx41_29380,
      O => cortexm0_u_logic_D4mvx4
    );
  cortexm0_u_logic_Qxhvx415 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y124",
      INIT => X"FFBBFFBBFFFBFFBB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qxhvx44_27890,
      ADR3 => cortexm0_u_logic_Qxhvx414_29075,
      ADR2 => cortexm0_u_logic_P9fwx4,
      ADR4 => cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_653_o,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_26145,
      O => cortexm0_u_logic_Qxhvx415_29382
    );
  cortexm0_u_logic_Qxhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y124",
      INIT => X"FFBBF000FFBBF0BB"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Qxhvx418_29213,
      ADR4 => cortexm0_u_logic_Qxhvx415_29382,
      ADR0 => ahblite_bridge_dmao_ready,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => cortexm0_u_logic_Njxvx4,
      O => cortexm0_u_logic_Qxhvx4
    );
  cortexm0_u_logic_Qxhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y122",
      INIT => X"FF0AFF00FF3BFF33"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qxhvx416_28492,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Y6t2z4_27089,
      ADR4 => cortexm0_u_logic_Kzxvx4,
      ADR1 => cortexm0_u_logic_Njxvx4,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Qxhvx417_29379
    );
  cortexm0_u_logic_Qxhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y122",
      INIT => X"FFFFFFFF00002333"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_Fjewx4,
      ADR2 => cortexm0_u_logic_R0t2z4_25971,
      ADR3 => cortexm0_u_logic_G7x2z4_25970,
      ADR0 => cortexm0_u_logic_G9w2z4_25972,
      ADR5 => cortexm0_u_logic_Qxhvx417_29379,
      O => cortexm0_u_logic_Qxhvx418_29213
    );
  cortexm0_u_logic_Kc03z4_cortexm0_u_logic_Kc03z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fvhvx422_4456,
      O => cortexm0_u_logic_Fvhvx422_0
    );
  cortexm0_u_logic_Df3wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y125",
      INIT => X"FFFFFFF8FFFFFFF0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nokwx4_Ukpvx4_AND_2924_o,
      ADR2 => cortexm0_u_logic_Df3wx43_29383,
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      ADR5 => cortexm0_u_logic_Lxwvx4,
      ADR1 => cortexm0_u_logic_Ukpvx4_0,
      ADR4 => cortexm0_u_logic_Df3wx41_28493,
      O => N1750
    );
  cortexm0_u_logic_Df3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y125",
      INIT => X"FFFFFFFF10320022"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Sznvx4_F3ovx4_OR_1359_o,
      ADR4 => cortexm0_u_logic_Clewx4,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => N1750,
      O => cortexm0_u_logic_Df3wx44_26046
    );
  cortexm0_u_logic_Zj3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y125",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Zj3wx4
    );
  cortexm0_u_logic_Fvhvx422 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y125",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Fvhvx422_4456
    );
  cortexm0_u_logic_Kc03z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kc03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kc03z4_IN,
      O => cortexm0_u_logic_Kc03z4_29115,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Df3wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y125",
      INIT => X"0000000400FF00FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_593_o_0,
      ADR0 => cortexm0_u_logic_Njxvx4,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Zj3wx4,
      O => cortexm0_u_logic_Df3wx43_29383
    );
  cortexm0_u_logic_K9z2z4_cortexm0_u_logic_K9z2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ggswx42_4208,
      O => cortexm0_u_logic_Ggswx42_0
    );
  cortexm0_u_logic_C9yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y129",
      INIT => X"0003000300030003"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => '1',
      O => cortexm0_u_logic_C9yvx4
    );
  cortexm0_u_logic_Ggswx42 : X_LUT5
    generic map(
      LOC => "SLICE_X8Y129",
      INIT => X"00F00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_K1z2z4_26157,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => '1',
      O => cortexm0_u_logic_Ggswx42_4208
    );
  cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3727_o : X_LUT6
    generic map(
      LOC => "SLICE_X8Y129",
      INIT => X"5544505055445555"
    )
    port map (
      ADR0 => N120_0,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Xviwx4,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_C9yvx4,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      O => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27268
    );
  cortexm0_u_logic_Wfhvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y129",
      INIT => X"FF0F3303FF0FBB0B"
    )
    port map (
      ADR3 => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3788_o,
      ADR1 => cortexm0_u_logic_K9z2z4_27129,
      ADR0 => cortexm0_u_logic_X0lwx4_Cwawx4_AND_6830_o,
      ADR5 => cortexm0_u_logic_W7z2z4_27131,
      ADR4 => cortexm0_u_logic_Hzrwx4_Dplwx4_AND_3727_o_27268,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      O => N60
    );
  cortexm0_u_logic_K9z2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y129",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K9z2z4_CLK,
      I => cortexm0_u_logic_Wfhvx4_4219,
      O => cortexm0_u_logic_K9z2z4_27129,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wfhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y129",
      INIT => X"0FAFFFFF00A0F0F0"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Qllwx4,
      ADR3 => cortexm0_u_logic_Ceswx4_Jeswx4_AND_3777_o_0,
      ADR5 => cortexm0_u_logic_K9z2z4_27129,
      ADR0 => cortexm0_u_logic_Nqy2z4_25981,
      ADR4 => N60,
      O => cortexm0_u_logic_Wfhvx4_4219
    );
  cortexm0_u_logic_J6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y118",
      INIT => X"FCCCEEEEF000AAAA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR3 => cortexm0_u_logic_Jhy2z4_26474,
      ADR2 => cortexm0_u_logic_I3y2z4_26842,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => ahbmi_hrdata_14_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N280
    );
  cortexm0_u_logic_Zoy2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zoy2z4_CLK,
      I => cortexm0_u_logic_J6nvx4_4384,
      O => cortexm0_u_logic_Zoy2z4_25998,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_J6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y118",
      INIT => X"FFFFFFC0FFFFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => ahbmi_hrdata_30_IBUF_0,
      ADR2 => cortexm0_u_logic_Enw2z4_28495,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR1 => cortexm0_u_logic_Pfovx4,
      ADR4 => N280,
      O => cortexm0_u_logic_J6nvx4_4384
    );
  cortexm0_u_logic_I2t2z4_cortexm0_u_logic_I2t2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Lk9wx42_4292,
      O => cortexm0_u_logic_Lk9wx42_0
    );
  cortexm0_u_logic_Lk9wx42 : X_MUX2
    generic map(
      LOC => "SLICE_X8Y132"
    )
    port map (
      IA => N1862,
      IB => N1863,
      O => cortexm0_u_logic_Lk9wx42_4292,
      SEL => cortexm0_u_logic_Sgj2z4_25959
    );
  cortexm0_u_logic_Lk9wx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X8Y132",
      INIT => X"00C0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_I2t2z4_26960,
      ADR2 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      O => N1862
    );
  cortexm0_u_logic_Lk9wx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X8Y132",
      INIT => X"00C0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => cortexm0_u_logic_Pdi2z4_26491,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => N1863
    );
  cortexm0_u_logic_I2t2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y132",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I2t2z4_CLK,
      I => cortexm0_u_logic_W3mvx4_4300,
      O => cortexm0_u_logic_I2t2z4_26960,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_W3mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y132",
      INIT => X"FFFFF7F3FFFFC4C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_U6wvx4,
      ADR2 => N250,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => cortexm0_u_logic_I2t2z4_26960,
      ADR0 => cortexm0_u_logic_Jiwvx4_Qiwvx4_AND_843_o_28393,
      ADR4 => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_860_o,
      O => cortexm0_u_logic_W3mvx4_4300
    );
  cortexm0_u_logic_Urw2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Urw2z4_CLK,
      I => cortexm0_u_logic_Fohvx4,
      O => cortexm0_u_logic_Urw2z4_28970,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y115",
      INIT => X"75FF55FF20000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vaw2z4_27434,
      ADR3 => hready,
      ADR2 => ahbmi_hrdata_1_IBUF_0,
      ADR5 => cortexm0_u_logic_Urw2z4_28970,
      ADR1 => cortexm0_u_logic_Rbi3z4_27743,
      ADR4 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Fohvx4
    );
  cortexm0_u_logic_Pty2z4_cortexm0_u_logic_Pty2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tc7wx4_pack_5,
      O => cortexm0_u_logic_Tc7wx4
    );
  cortexm0_u_logic_Hh3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"000F000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => '1',
      O => cortexm0_u_logic_Hh3wx4
    );
  cortexm0_u_logic_Tc7wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"FCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => '1',
      O => cortexm0_u_logic_Tc7wx4_pack_5
    );
  cortexm0_u_logic_Ruhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"000C008C00000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => cortexm0_u_logic_X16wx4,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR2 => cortexm0_u_logic_Zjwvx4,
      ADR0 => cortexm0_u_logic_Xhxvx4,
      ADR4 => cortexm0_u_logic_Tc7wx4,
      O => cortexm0_u_logic_Ruhvx42_27936
    );
  cortexm0_u_logic_O5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"FCF0CC00FAFAAAAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Scpvx4_26473,
      ADR3 => cortexm0_u_logic_Jhy2z4_26474,
      ADR1 => cortexm0_u_logic_Y7y2z4_26253,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => ahbmi_hrdata_1_IBUF_0,
      ADR2 => cortexm0_u_logic_Qbpvx4_0,
      O => N274
    );
  cortexm0_u_logic_Pty2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pty2z4_CLK,
      I => cortexm0_u_logic_O5nvx4_4360,
      O => cortexm0_u_logic_Pty2z4_25995,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_O5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y116",
      INIT => X"FFFFFFC0FFFFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR2 => ahbmi_hrdata_17_IBUF_0,
      ADR5 => cortexm0_u_logic_Urw2z4_28970,
      ADR1 => cortexm0_u_logic_Vapvx4,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR4 => N274,
      O => cortexm0_u_logic_O5nvx4_4360
    );
  GND_12_o_hrdata_31_equal_1_o_31_5 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y114",
      INIT => X"0000000000000001"
    )
    port map (
      ADR4 => ahbmi_hrdata_14_IBUF_0,
      ADR3 => ahbmi_hrdata_13_IBUF_0,
      ADR1 => ahbmi_hrdata_15_IBUF_0,
      ADR5 => ahbmi_hrdata_1_IBUF_0,
      ADR2 => ahbmi_hrdata_4_IBUF_0,
      ADR0 => ahbmi_hrdata_5_IBUF_0,
      O => GND_12_o_hrdata_31_equal_1_o_31_4_27247
    );
  cortexm0_u_logic_Fjewx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y130",
      INIT => X"0000000100000111"
    )
    port map (
      ADR0 => cortexm0_u_logic_K9z2z4_27129,
      ADR4 => cortexm0_u_logic_W7z2z4_27131,
      ADR1 => cortexm0_u_logic_K1z2z4_26157,
      ADR2 => cortexm0_u_logic_Auk2z4_26334,
      ADR5 => cortexm0_u_logic_C3z2z4_27135,
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      O => cortexm0_u_logic_Fjewx42_27134
    );
  cortexm0_u_logic_Fjewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y130",
      INIT => X"0000000100010017"
    )
    port map (
      ADR1 => cortexm0_u_logic_K9z2z4_27129,
      ADR5 => cortexm0_u_logic_I6z2z4_27130,
      ADR0 => cortexm0_u_logic_W7z2z4_27131,
      ADR2 => cortexm0_u_logic_K1z2z4_26157,
      ADR4 => cortexm0_u_logic_I2t2z4_26960,
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      O => cortexm0_u_logic_Fjewx41_27128
    );
  cortexm0_u_logic_I3mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y130",
      INIT => X"FCFC4C4CFCFC4C0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_K1z2z4_26157,
      ADR0 => cortexm0_u_logic_Zrvvx4_L4xvx4_AND_885_o_0,
      ADR5 => cortexm0_u_logic_I2t2z4_26960,
      ADR3 => cortexm0_u_logic_Auk2z4_26334,
      ADR2 => cortexm0_u_logic_U6wvx4,
      ADR4 => cortexm0_u_logic_I3mvx41_28396,
      O => cortexm0_u_logic_I3mvx42_29374
    );
  cortexm0_u_logic_K1z2z4 : X_FF
    generic map(
      LOC => "SLICE_X8Y130",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K1z2z4_CLK,
      I => cortexm0_u_logic_I3mvx4,
      O => cortexm0_u_logic_K1z2z4_26157,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_I3mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X8Y130",
      INIT => X"FFFFFF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_860_o,
      ADR4 => cortexm0_u_logic_I3mvx42_29374,
      O => cortexm0_u_logic_I3mvx4
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1_cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xzavx42_4547,
      O => cortexm0_u_logic_Xzavx42_0
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y128",
      INIT => X"CC004C00FF005F00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Xwawx4112,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1_29387
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y128",
      INIT => X"AFAE00000F0C0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_0,
      ADR1 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o2_0,
      ADR0 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o3_28278,
      ADR4 => cortexm0_u_logic_Jucwx4,
      ADR3 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o1_29387,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o
    );
  cortexm0_u_logic_Xwawx41121 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y128",
      INIT => X"F0FFF0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => '1',
      O => cortexm0_u_logic_Xwawx4112
    );
  cortexm0_u_logic_Xzavx42 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y128",
      INIT => X"20000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Zei2z4_27530,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Xzavx42_4547
    );
  cortexm0_u_logic_Owhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y128",
      INIT => X"08080C0CFF08FF0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Owhvx44_0,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Xwawx4112,
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Owhvx45_27842
    );
  cortexm0_u_logic_Owhvx44_cortexm0_u_logic_Owhvx44_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Owhvx44_4739,
      O => cortexm0_u_logic_Owhvx44_0
    );
  cortexm0_u_logic_Owhvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y120"
    )
    port map (
      IA => N1802,
      IB => N1803,
      O => cortexm0_u_logic_Owhvx44_4739,
      SEL => cortexm0_u_logic_H9i2z4_26015
    );
  cortexm0_u_logic_Owhvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => X"FFF4FFFFFFF4FFFF"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Owhvx4118,
      O => N1802
    );
  cortexm0_u_logic_Owhvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y120",
      INIT => X"FFFF8FFFFFFF8F0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Owhvx4118,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Qdj2z4_25940,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      O => N1803
    );
  N1762_N1762_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Wpywx4_pack_8,
      O => cortexm0_u_logic_Wpywx4
    );
  cortexm0_u_logic_Mvhvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y126",
      INIT => X"FFFFFFFF22A20000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Wpywx4,
      ADR2 => cortexm0_u_logic_Clewx4,
      ADR3 => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1068_o,
      ADR5 => cortexm0_u_logic_Mvhvx44_0,
      O => N1762
    );
  cortexm0_u_logic_Mvhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y126",
      INIT => X"FFFFFFFF00001000"
    )
    port map (
      ADR5 => N1762,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Mvhvx46_27725
    );
  cortexm0_u_logic_D2ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y126",
      INIT => X"0088008800880088"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => '1',
      O => cortexm0_u_logic_D2ovx4
    );
  cortexm0_u_logic_Wpywx41 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y126",
      INIT => X"FFFFFFFD"
    )
    port map (
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Wpywx4_pack_8
    );
  cortexm0_u_logic_Xzavx44 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y126",
      INIT => X"F0202020F0000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Zei2z4_27530,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_D2ovx4,
      O => cortexm0_u_logic_Xzavx44_28103
    );
  cortexm0_u_logic_Sow2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sow2z4_CLK,
      I => cortexm0_u_logic_Tohvx4,
      O => cortexm0_u_logic_Sow2z4_27028,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tohvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => X"7F3F3F3F40000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vaw2z4_27434,
      ADR2 => hready,
      ADR4 => ahbmi_hrdata_15_IBUF_0,
      ADR5 => cortexm0_u_logic_Sow2z4_27028,
      ADR0 => cortexm0_u_logic_Rbi3z4_27743,
      ADR3 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Tohvx4
    );
  cortexm0_u_logic_Q6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => X"FFA0FFCCA0A0CCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR0 => cortexm0_u_logic_Jhy2z4_26474,
      ADR2 => cortexm0_u_logic_F0y2z4_26634,
      ADR1 => cortexm0_u_logic_Lny2z4_26686,
      ADR3 => ahbmi_hrdata_13_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N282
    );
  cortexm0_u_logic_Lny2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lny2z4_CLK,
      I => cortexm0_u_logic_Q6nvx4_4719,
      O => cortexm0_u_logic_Lny2z4_26686,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y118",
      INIT => X"FFFFFCF0FFFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbmi_hrdata_29_IBUF_0,
      ADR5 => cortexm0_u_logic_Qlw2z4_28963,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR4 => N282,
      O => cortexm0_u_logic_Q6nvx4_4719
    );
  cortexm0_u_logic_Nen2z4_cortexm0_u_logic_Nen2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1708_pack_4,
      O => N1708
    );
  cortexm0_u_logic_Nen2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y130",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Upyvx4_29389,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nen2z4_CLK,
      I => cortexm0_u_logic_Npyvx4,
      O => cortexm0_u_logic_Nen2z4_27334,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Npyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y130",
      INIT => X"FF111111FF111111"
    )
    port map (
      ADR2 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR1 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR3 => cortexm0_u_logic_Pet2z4_28949,
      ADR4 => cortexm0_u_logic_J4x2z4_27919,
      O => cortexm0_u_logic_Npyvx4
    );
  cortexm0_u_logic_K0qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y130",
      INIT => X"0000050500000505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR0 => cortexm0_u_logic_Zcn2z4_26211,
      ADR4 => cortexm0_u_logic_Cyq2z4_27132,
      ADR5 => '1',
      O => cortexm0_u_logic_K0qvx4
    );
  cortexm0_u_logic_Upyvx4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y130",
      INIT => X"0A000A00"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6674_o,
      ADR2 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR0 => cortexm0_u_logic_Zcn2z4_26211,
      ADR4 => '1',
      O => N1708_pack_4
    );
  cortexm0_u_logic_Upyvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y130",
      INIT => X"FF0FFF0FEE0ECC0C"
    )
    port map (
      ADR3 => ahblite_bridge_dmao_ready,
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => cortexm0_u_logic_Fsyvx4,
      ADR5 => cortexm0_u_logic_Msyvx4,
      ADR4 => N1708,
      ADR0 => cortexm0_u_logic_Cyq2z4_27132,
      O => cortexm0_u_logic_Upyvx4_29389
    );
  cortexm0_u_logic_Mzp2z4_cortexm0_u_logic_Mzp2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_4636,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_0
    );
  cortexm0_u_logic_Ppsvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y131",
      INIT => X"F3F3FFFFFFF7FFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Y6t2z4_27089,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Ppsvx47_29393
    );
  cortexm0_u_logic_Ppsvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y131",
      INIT => X"0E0E0E0000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Ppsvx47_29393,
      ADR1 => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1345_o,
      ADR3 => cortexm0_u_logic_Pxyvx4,
      ADR4 => cortexm0_u_logic_U9gvx4_Efgvx4_OR_1405_o,
      ADR0 => cortexm0_u_logic_Wt2wx4,
      O => cortexm0_u_logic_Ppsvx48_27855
    );
  cortexm0_u_logic_U9gvx4_Efgvx4_OR_1405_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y131",
      INIT => X"FFFFAAAAFFFFAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_U9gvx4_Efgvx4_OR_1405_o
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9 : X_LUT5
    generic map(
      LOC => "SLICE_X9Y131",
      INIT => X"FFA0FFEC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o3_28628,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_0,
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2_29391,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_4636
    );
  cortexm0_u_logic_Mzp2z4 : X_FF
    generic map(
      LOC => "SLICE_X9Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mzp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mzp2z4_IN,
      O => cortexm0_u_logic_Mzp2z4_26484,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y131",
      INIT => X"A2AAA2AAE3EFA2AA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o1_29074,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o2_29391
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y129",
      INIT => X"FF505050FFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Tki2z4_1_27259,
      ADR2 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o1_29388
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y129",
      INIT => X"FF77FF7555775555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o1_29388,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o3_28554
    );
  cortexm0_u_logic_Byw2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Byw2z4_CLK,
      I => cortexm0_u_logic_Dnhvx4,
      O => cortexm0_u_logic_Byw2z4_28239,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dnhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y115",
      INIT => X"7333FFFF40000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vaw2z4_27434,
      ADR1 => hready,
      ADR3 => ahbmi_hrdata_5_IBUF_0,
      ADR5 => cortexm0_u_logic_Byw2z4_28239,
      ADR0 => cortexm0_u_logic_Rbi3z4_27743,
      ADR2 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Dnhvx4
    );
  cortexm0_u_logic_Swy2z4_cortexm0_u_logic_Swy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_L5wvx4,
      O => cortexm0_u_logic_L5wvx4_0
    );
  cortexm0_u_logic_Xhxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"0000F0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Xhxvx4
    );
  cortexm0_u_logic_L5wvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"00003030"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_L5wvx4
    );
  cortexm0_u_logic_Bkxvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"0010001100000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_H4gwx4,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Xhxvx4,
      O => cortexm0_u_logic_Bkxvx44_27211
    );
  cortexm0_u_logic_A5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"FAF0FCFCAA00CCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR0 => cortexm0_u_logic_Jhy2z4_26474,
      ADR3 => cortexm0_u_logic_Bby2z4_26684,
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => ahbmi_hrdata_3_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N270
    );
  cortexm0_u_logic_Swy2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Swy2z4_CLK,
      I => cortexm0_u_logic_A5nvx4_4665,
      O => cortexm0_u_logic_Swy2z4_25939,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_A5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y116",
      INIT => X"FFFFEAC0FFFFEAC0"
    )
    port map (
      ADR5 => '1',
      ADR0 => ahbmi_hrdata_19_IBUF_0,
      ADR1 => cortexm0_u_logic_Xuw2z4_28972,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR4 => N270,
      O => cortexm0_u_logic_A5nvx4_4665
    );
  cortexm0_u_logic_Qem2z4_cortexm0_u_logic_Qem2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N582,
      O => N582_0
    );
  cortexm0_u_logic_N9ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"0000002000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      O => cortexm0_u_logic_N9ewx4
    );
  cortexm0_u_logic_D6yvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"1111110011111100"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_I2t2z4_26960,
      ADR1 => cortexm0_u_logic_Auk2z4_26334,
      ADR4 => cortexm0_u_logic_C3z2z4_27135,
      ADR3 => cortexm0_u_logic_K1z2z4_26157,
      ADR5 => '1',
      O => cortexm0_u_logic_D6yvx43_28350
    );
  cortexm0_u_logic_T7cwx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"F0F00F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => '1',
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_C3z2z4_27135,
      ADR3 => '1',
      O => N582
    );
  cortexm0_u_logic_Ajnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"FAEEF0CCAAEE00CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Scpvx4_26473,
      ADR5 => cortexm0_u_logic_Jhy2z4_26474,
      ADR2 => cortexm0_u_logic_Bdm2z4_26682,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR0 => ahbmi_hrdata_5_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4_0,
      O => N294
    );
  cortexm0_u_logic_Qem2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qem2z4_CLK,
      I => cortexm0_u_logic_Ajnvx4_4690,
      O => cortexm0_u_logic_Qem2z4_25938,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ajnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y117",
      INIT => X"FFFFEAC0FFFFEAC0"
    )
    port map (
      ADR5 => '1',
      ADR0 => ahbmi_hrdata_21_IBUF_0,
      ADR2 => cortexm0_u_logic_Byw2z4_28239,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR1 => cortexm0_u_logic_Pfovx4,
      ADR4 => N294,
      O => cortexm0_u_logic_Ajnvx4_4690
    );
  cortexm0_u_logic_Vb2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y127",
      INIT => X"DDCCFDFCFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR0 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o_0,
      ADR1 => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1135_o,
      ADR4 => ahblite_bridge_dmao_ready,
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => cortexm0_u_logic_Bqcwx4,
      O => N68
    );
  cortexm0_u_logic_Ob2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y127",
      INIT => X"FFFF3B0AFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o_0,
      ADR4 => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1135_o,
      ADR1 => ahblite_bridge_dmao_ready,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => cortexm0_u_logic_Bqcwx4,
      O => N70
    );
  cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1135_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y127",
      INIT => X"5D0C550055005500"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1135_o
    );
  cortexm0_u_logic_Xc2wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X9Y127",
      INIT => X"FFFF5F55FFFFDF55"
    )
    port map (
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o2_28508,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Njxvx4,
      ADR0 => hready,
      ADR4 => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1135_o,
      O => N52
    );
  cortexm0_u_logic_SF288311 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y126",
      INIT => X"7377777777777777"
    )
    port map (
      ADR1 => cortexm0_u_logic_S4w2z4_25974,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Npk2z4_1_27255,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_SF28831
    );
  cortexm0_u_logic_O5t2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_O5t2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O5t2z4_IN,
      O => cortexm0_u_logic_O5t2z4_25961,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_A2iwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y126",
      INIT => X"0000300200000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_Bsy2z4_25996,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      O => N92
    );
  cortexm0_u_logic_Emi2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Emi2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Emi2z4_IN,
      O => cortexm0_u_logic_Emi2z4_25964,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Euh3z4_cortexm0_u_logic_Euh3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_5015,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_0
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y131"
    )
    port map (
      IA => N1804,
      IB => N1805,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_5015,
      SEL => cortexm0_u_logic_Nsk2z4_25962
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y131",
      INIT => X"FFF0FAF0F5F0F0F0"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Hp2wx4,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_0,
      O => N1804
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o8_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y131",
      INIT => X"F8FBF0F0F8FBF8FB"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hp2wx4,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_0,
      O => N1805
    );
  cortexm0_u_logic_Z62wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y131",
      INIT => X"00003333000000FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Euh3z4_28978,
      ADR3 => cortexm0_u_logic_Psh3z4_29173,
      ADR4 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR5 => cortexm0_u_logic_M1j2z4_26600,
      O => cortexm0_u_logic_Z62wx47_29403
    );
  cortexm0_u_logic_Euh3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Euh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Euh3z4_IN,
      O => cortexm0_u_logic_Euh3z4_28978,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Z62wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y131",
      INIT => X"CDFD0D3DFDFD3D3D"
    )
    port map (
      ADR0 => cortexm0_u_logic_Na63z4_29017,
      ADR5 => cortexm0_u_logic_Arh3z4_29140,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_Z62wx47_29403,
      O => cortexm0_u_logic_Z62wx48_29232
    );
  cortexm0_u_logic_Mv2wx4_cortexm0_u_logic_Mv2wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ppsvx44_4853,
      O => cortexm0_u_logic_Ppsvx44_0
    );
  cortexm0_u_logic_Mv2wx4_cortexm0_u_logic_Mv2wx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M66wx4,
      O => cortexm0_u_logic_M66wx4_0
    );
  cortexm0_u_logic_Mv2wx4_cortexm0_u_logic_Mv2wx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jf6wx4_pack_8,
      O => cortexm0_u_logic_Jf6wx4
    );
  cortexm0_u_logic_Ppsvx44 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y125"
    )
    port map (
      IA => N1882,
      IB => N1883,
      O => cortexm0_u_logic_Ppsvx44_4853,
      SEL => cortexm0_u_logic_Nsk2z4_25962
    );
  cortexm0_u_logic_Ppsvx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y125",
      INIT => X"FA00FA00FA00AA00"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Jf6wx4,
      ADR2 => cortexm0_u_logic_S87wx4,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Ppsvx43_0,
      O => N1882
    );
  cortexm0_u_logic_Ppsvx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y125",
      INIT => X"FFEFBBAAFFEF3300"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ppsvx43_0,
      ADR0 => cortexm0_u_logic_Jf6wx4,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_S87wx4,
      ADR3 => cortexm0_u_logic_Mv2wx4,
      O => N1883
    );
  cortexm0_u_logic_Mv2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y125",
      INIT => X"BBBBBBBBBBBBBBBB"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Mv2wx4
    );
  cortexm0_u_logic_M66wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y125",
      INIT => X"A0A0A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => '1',
      O => cortexm0_u_logic_M66wx4
    );
  cortexm0_u_logic_Qp3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y125",
      INIT => X"0000F0F00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => cortexm0_u_logic_Qp3wx4
    );
  cortexm0_u_logic_Jf6wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y125",
      INIT => X"FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Jf6wx4_pack_8
    );
  cortexm0_u_logic_J5vvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y122",
      INIT => X"7700330033003300"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => ahbmi_hready_IBUF_0,
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      O => cortexm0_u_logic_J5vvx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y122",
      INIT => X"0000FF100000FF00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_W7hwx4,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o2412,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o1_29126,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o2_29398
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y122",
      INIT => X"0F0F0F0F0F0F0F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o3_29127,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o5_28987,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o2_29398,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o6_29108
    );
  cortexm0_u_logic_Yuhvx422 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y130",
      INIT => X"FFAAFFFFFFAAFFFE"
    )
    port map (
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_Yuhvx414_26277,
      ADR1 => cortexm0_u_logic_Yuhvx46_26284,
      ADR5 => cortexm0_u_logic_Yuhvx49_26285,
      ADR3 => cortexm0_u_logic_Yuhvx417_26286,
      ADR0 => cortexm0_u_logic_Yuhvx421_26275,
      O => cortexm0_u_logic_Yuhvx422_29402
    );
  cortexm0_u_logic_O723z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_O723z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O723z4_IN,
      O => cortexm0_u_logic_O723z4_26553,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yuhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y130",
      INIT => X"FAFAFAF0BABABAB8"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Yuhvx423_26282,
      ADR5 => ahblite_bridge_dmao_ready,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => cortexm0_u_logic_Yuhvx424_26283,
      ADR2 => cortexm0_u_logic_Yuhvx422_29402,
      O => cortexm0_u_logic_Yuhvx4
    );
  cortexm0_u_logic_Ruhvx412_cortexm0_u_logic_Ruhvx412_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o_pack_5,
      O => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o
    );
  cortexm0_u_logic_Ruhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => X"5500000055030003"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o,
      ADR2 => cortexm0_u_logic_N4yvx4,
      ADR5 => cortexm0_u_logic_Fscwx4_0,
      ADR0 => cortexm0_u_logic_J43wx4,
      ADR4 => cortexm0_u_logic_O76wx4,
      O => cortexm0_u_logic_Ruhvx412_29397
    );
  cortexm0_u_logic_Ruhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => X"FFFFFFFF00080000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ruhvx412_29397,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Mvgwx4,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Ruhvx413_29210,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Ruhvx414_28848
    );
  cortexm0_u_logic_Yuhvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => X"0C0C0C0C0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => '1',
      O => cortexm0_u_logic_Yuhvx45_28110
    );
  cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => X"FFBFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o_pack_5
    );
  cortexm0_u_logic_Fbfwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y121",
      INIT => X"3C00FFFFFC00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR5 => cortexm0_u_logic_Pty2z4_25995,
      ADR4 => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o,
      O => N94
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y123",
      INIT => X"0C0D0C0DCCFFCCFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o7_29128
    );
  cortexm0_u_logic_A4t2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y123",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_A4t2z4_CLK,
      I => cortexm0_u_logic_Nfnvx4,
      O => cortexm0_u_logic_A4t2z4_26016,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Nfnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y123",
      INIT => X"222200002F220D00"
    )
    port map (
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => ahblite_bridge_dmao_ready,
      ADR2 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_W6qvx4,
      O => cortexm0_u_logic_Nfnvx4
    );
  cortexm0_u_logic_Mmux_Akewx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y123",
      INIT => X"FFFFFFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Mmux_Akewx411
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y123",
      INIT => X"3320332033203300"
    )
    port map (
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_W7hwx4,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o4_28988,
      ADR2 => cortexm0_u_logic_Mmux_Akewx411,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o5_28987
    );
  cortexm0_u_logic_I2mwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y129",
      INIT => X"FFFFFFFFFFFFF7FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_I2mwx41
    );
  cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y129",
      INIT => X"0000CC8000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yu52z4_Fv52z4_OR_1181_o_28590,
      ADR5 => cortexm0_u_logic_I2mwx41,
      ADR1 => cortexm0_u_logic_Lbiwx4,
      ADR3 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o2_28934,
      ADR2 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o3_28041,
      ADR0 => cortexm0_u_logic_Hq1wx4,
      O => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o
    );
  cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y129",
      INIT => X"F0F0F0F0C0C0C080"
    )
    port map (
      ADR2 => cortexm0_u_logic_Jrnvx4,
      ADR1 => cortexm0_u_logic_Wqjwx4,
      ADR0 => cortexm0_u_logic_Mvgwx4,
      ADR4 => cortexm0_u_logic_Oedwx4,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o1_29401,
      O => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o2_28934
    );
  cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y129",
      INIT => X"FFFF5054FFFFFFFC"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Oedwx4,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Mvgwx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o1_29401
    );
  cortexm0_u_logic_Fij2z4_cortexm0_u_logic_Fij2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xwawx46_4951,
      O => cortexm0_u_logic_Xwawx46_0
    );
  cortexm0_u_logic_Xwawx46 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y128"
    )
    port map (
      IA => N1826,
      IB => '0',
      O => cortexm0_u_logic_Xwawx46_4951,
      SEL => cortexm0_u_logic_Ark2z4_26081
    );
  cortexm0_u_logic_Fij2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fij2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fij2z4_IN,
      O => cortexm0_u_logic_Fij2z4_25958,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Xwawx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y128",
      INIT => X"AAFEA0FEFE00F0FE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR4 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR1 => cortexm0_u_logic_O5t2z4_1_27387,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Ffj2z4_2_27176,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      O => N1826
    );
  ahbmo_htrans_0_OBUF_1_397_C6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X10Y128",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_397_C6LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Kghvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y128",
      INIT => X"55000000DDCCCCCC"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Gvrwx4,
      ADR3 => cortexm0_u_logic_Nbm2z4_26683,
      ADR4 => cortexm0_u_logic_F0y2z4_26634,
      ADR1 => cortexm0_u_logic_Xly2z4_26086,
      ADR5 => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3788_o,
      O => N1658
    );
  cortexm0_u_logic_P7wvx4_Zfswx4_AND_3788_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y128",
      INIT => X"FFFFFFFF5FFF3FFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Qem2z4_25938,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      O => cortexm0_u_logic_P7wvx4_Zfswx4_AND_3788_o
    );
  cortexm0_u_logic_L753z4_cortexm0_u_logic_L753z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1712,
      O => N1712_0
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y124",
      INIT => X"FFFF5455FFFFF4F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_1_27177,
      ADR5 => cortexm0_u_logic_Fij2z4_1_27256,
      ADR0 => cortexm0_u_logic_S4w2z4_25974,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o1_29126
    );
  cortexm0_u_logic_W9fwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y124",
      INIT => X"F3F3FFFFF3F3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_G9w2z4_25972,
      ADR1 => cortexm0_u_logic_R0t2z4_25971,
      ADR4 => cortexm0_u_logic_G7x2z4_25970,
      ADR5 => '1',
      O => cortexm0_u_logic_W9fwx4
    );
  cortexm0_u_logic_Lyhvx49_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y124",
      INIT => X"FF51FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Fjewx4,
      ADR2 => cortexm0_u_logic_G9w2z4_25972,
      ADR1 => cortexm0_u_logic_R0t2z4_25971,
      ADR4 => cortexm0_u_logic_G7x2z4_25970,
      O => N1712
    );
  cortexm0_u_logic_L753z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_L753z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_L753z4_IN,
      O => cortexm0_u_logic_L753z4_28201,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Eyhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y124",
      INIT => X"4505440005050000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR4 => cortexm0_u_logic_Ki8vx4_Mj8vx4_OR_653_o,
      ADR2 => cortexm0_u_logic_S87wx4,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_W9fwx4,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Eyhvx48_27537
    );
  cortexm0_u_logic_To33z4_cortexm0_u_logic_To33z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ppsvx43_4911,
      O => cortexm0_u_logic_Ppsvx43_0
    );
  cortexm0_u_logic_Vtyvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y127",
      INIT => X"0000200000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      O => N1748
    );
  cortexm0_u_logic_Twb2z4_M66wx4_AND_6655_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y127",
      INIT => X"2000000020000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Twb2z4_M66wx4_AND_6655_o
    );
  cortexm0_u_logic_Ppsvx43 : X_LUT5
    generic map(
      LOC => "SLICE_X10Y127",
      INIT => X"FFBBFF0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Ppsvx43_4911
    );
  cortexm0_u_logic_To33z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_To33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_To33z4_IN,
      O => cortexm0_u_logic_To33z4_27802,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vtyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y127",
      INIT => X"FF00FF88FF0FFF88"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Jhxvx4,
      ADR5 => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1345_o,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => N1748,
      ADR3 => cortexm0_u_logic_Twb2z4_M66wx4_AND_6655_o,
      O => cortexm0_u_logic_Vtyvx43_28138
    );
  cortexm0_u_logic_Kig3z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kig3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kig3z4_IN,
      O => cortexm0_u_logic_Kig3z4_28247,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cgyvx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y126",
      INIT => X"FFFFF3FFFFFFF7FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qzq2z4_26137,
      ADR5 => cortexm0_u_logic_Cyq2z4_27132,
      ADR3 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1282_o,
      ADR1 => cortexm0_u_logic_X77wx4,
      O => cortexm0_u_logic_Cgyvx411
    );
  cortexm0_u_logic_Exawx4_Lxawx4_AND_2035_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y126",
      INIT => X"FF00FF00FF75FF20"
    )
    port map (
      ADR2 => cortexm0_u_logic_Thm2z4_28824,
      ADR1 => cortexm0_u_logic_Zcn2z4_26211,
      ADR0 => cortexm0_u_logic_Cyq2z4_27132,
      ADR4 => cortexm0_u_logic_R1w2z4_25897,
      ADR3 => cortexm0_u_logic_Bpzvx4,
      ADR5 => cortexm0_u_logic_Cgyvx411,
      O => N180
    );
  cortexm0_u_logic_X77wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y126",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_X77wx4
    );
  cortexm0_u_logic_Ffj2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_IN,
      O => cortexm0_u_logic_Ffj2z4_25963,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Mrsvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y126",
      INIT => X"FFFEFFFFFFF4FFF5"
    )
    port map (
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o211,
      ADR4 => cortexm0_u_logic_X77wx4,
      O => cortexm0_u_logic_Mrsvx43_27765
    );
  cortexm0_u_logic_M4j2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_M4j2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M4j2z4_IN,
      O => cortexm0_u_logic_M4j2z4_27772,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vapvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y117",
      INIT => X"0080000000C00000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fcj2z4_27742,
      ADR4 => cortexm0_u_logic_Vaw2z4_27434,
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR2 => cortexm0_u_logic_Z7i2z4_27581,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Scpvx4_26473,
      O => cortexm0_u_logic_Vapvx4
    );
  cortexm0_u_logic_X6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y117",
      INIT => X"FCCCEEEEF000AAAA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR2 => cortexm0_u_logic_Jhy2z4_26474,
      ADR3 => cortexm0_u_logic_Owq2z4_27518,
      ADR0 => cortexm0_u_logic_Xly2z4_26086,
      ADR1 => ahbmi_hrdata_12_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N284
    );
  cortexm0_u_logic_Xly2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xly2z4_CLK,
      I => cortexm0_u_logic_X6nvx4_5104,
      O => cortexm0_u_logic_Xly2z4_26086,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_X6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y117",
      INIT => X"FFFFFFC0FFC0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => ahbmi_hrdata_28_IBUF_0,
      ADR5 => cortexm0_u_logic_Ckw2z4_27556,
      ADR1 => cortexm0_u_logic_Vapvx4,
      ADR4 => cortexm0_u_logic_Pfovx4,
      ADR3 => N284,
      O => cortexm0_u_logic_X6nvx4_5104
    );
  cortexm0_u_logic_Zmewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y122",
      INIT => X"0000000000000001"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tki2z4_1_27259,
      ADR5 => cortexm0_u_logic_Nsk2z4_1_27258,
      ADR3 => cortexm0_u_logic_O5t2z4_1_27387,
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Zmewx4
    );
  cortexm0_u_logic_Mrsvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y122",
      INIT => X"FFFFFFFFFF0FFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Y6t2z4_27089,
      ADR5 => cortexm0_u_logic_Zmewx4,
      O => N1744
    );
  cortexm0_u_logic_Msub_n16536_cy_4_11 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y122",
      INIT => X"FFFE0000FFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_Y7y2z4_26253,
      ADR2 => cortexm0_u_logic_I3y2z4_26842,
      ADR3 => cortexm0_u_logic_K6y2z4_26475,
      ADR1 => cortexm0_u_logic_W4y2z4_26254,
      ADR5 => cortexm0_u_logic_By4wx4_26841,
      O => cortexm0_u_logic_Msub_n16536_cy(4)
    );
  cortexm0_u_logic_Y6t2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y122",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_J5vvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y6t2z4_CLK,
      I => cortexm0_u_logic_By4wx4_26841,
      O => cortexm0_u_logic_Y6t2z4_27089,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_By4wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y122",
      INIT => X"FFFF0000FFFE0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Nbm2z4_26683,
      ADR3 => cortexm0_u_logic_K6y2z4_26475,
      ADR5 => cortexm0_u_logic_I3y2z4_26842,
      ADR1 => cortexm0_u_logic_Bdm2z4_26682,
      ADR0 => cortexm0_u_logic_Bby2z4_26684,
      ADR2 => N260,
      O => cortexm0_u_logic_By4wx4_26841
    );
  cortexm0_u_logic_Qxhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y124",
      INIT => X"0000FF0057575757"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Jhxvx4,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_N4yvx4,
      ADR3 => cortexm0_u_logic_Kzxvx4,
      ADR4 => cortexm0_u_logic_S87wx4,
      O => cortexm0_u_logic_Qxhvx413_29076
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y124",
      INIT => X"CDDD05DD00DD00DD"
    )
    port map (
      ADR0 => cortexm0_u_logic_S4w2z4_25974,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_SF16331,
      ADR1 => cortexm0_u_logic_Wpsvx4,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o26_29109
    );
  cortexm0_u_logic_SF28821 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y124",
      INIT => X"FFFF0F0F55550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_S4w2z4_25974,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Wpsvx4,
      O => cortexm0_u_logic_SF2882
    );
  cortexm0_u_logic_Wpsvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y124",
      INIT => X"F3FFF3FFF3F3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => cortexm0_u_logic_Emi2z4_2_28074,
      ADR3 => cortexm0_u_logic_Npk2z4_1_27255,
      ADR5 => cortexm0_u_logic_Ark2z4_1_27177,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Wpsvx4
    );
  cortexm0_u_logic_Qlw2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qlw2z4_CLK,
      I => cortexm0_u_logic_Hphvx4,
      O => cortexm0_u_logic_Qlw2z4_28963,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y116",
      INIT => X"20FFFFFF20000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vaw2z4_27434,
      ADR3 => hready,
      ADR0 => ahbmi_hrdata_13_IBUF_0,
      ADR5 => cortexm0_u_logic_Qlw2z4_28963,
      ADR1 => cortexm0_u_logic_Rbi3z4_27743,
      ADR2 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Hphvx4
    );
  cortexm0_u_logic_T93wx4_cortexm0_u_logic_T93wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ik4wx45_pack_4,
      O => cortexm0_u_logic_Ik4wx45_29406
    );
  cortexm0_u_logic_T93wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y119",
      INIT => X"CCCCFFFFCCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => '1',
      O => cortexm0_u_logic_T93wx4
    );
  cortexm0_u_logic_Ik4wx45 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y119",
      INIT => X"FFE0FFF0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Ik4wx4341,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Ik4wx45_pack_4
    );
  cortexm0_u_logic_Ik4wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y119",
      INIT => X"FFFCFFECFCFCFCEC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ik4wx4341,
      ADR0 => cortexm0_u_logic_T93wx4,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR1 => cortexm0_u_logic_Ik4wx42_26658,
      O => cortexm0_u_logic_Ik4wx43_29407
    );
  cortexm0_u_logic_Ik4wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y119",
      INIT => X"FFFFFFFFFFAAFF8A"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_W7hwx4,
      ADR2 => cortexm0_u_logic_Pcyvx4,
      ADR0 => cortexm0_u_logic_Ik4wx45_29406,
      ADR5 => cortexm0_u_logic_Ik4wx44_26655,
      ADR3 => cortexm0_u_logic_Ik4wx43_29407,
      O => cortexm0_u_logic_Ik4wx46_26653
    );
  cortexm0_u_logic_Rfpvx42_cortexm0_u_logic_Rfpvx42_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z5pvx43_pack_1,
      O => cortexm0_u_logic_Z5pvx43
    );
  cortexm0_u_logic_Rfpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y121",
      INIT => X"0004000400040004"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => '1',
      O => cortexm0_u_logic_Rfpvx42_29408
    );
  cortexm0_u_logic_Z5pvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y121",
      INIT => X"BFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Z5pvx43_pack_1
    );
  cortexm0_u_logic_Ik4wx48_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y121",
      INIT => X"F030FABAFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_S4w2z4_25974,
      ADR3 => cortexm0_u_logic_Yvb2z4_Fwb2z4_AND_6650_o,
      ADR1 => cortexm0_u_logic_Wpsvx4,
      ADR0 => cortexm0_u_logic_Pcyvx4,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Z5pvx43,
      O => N888
    );
  cortexm0_u_logic_Rfpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y121",
      INIT => X"FCFCFCFCFCFEFCFC"
    )
    port map (
      ADR2 => cortexm0_u_logic_He6wx4_C9yvx4_AND_1655_o,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Xhxvx4,
      ADR3 => cortexm0_u_logic_Qdj2z4_25940,
      ADR1 => cortexm0_u_logic_Rfpvx42_29408,
      O => cortexm0_u_logic_Rfpvx43_27635
    );
  cortexm0_u_logic_Wnu2z4_cortexm0_u_logic_Wnu2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_5056,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_0
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7 : X_MUX2
    generic map(
      LOC => "SLICE_X10Y132"
    )
    port map (
      IA => N1774,
      IB => N1775,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_5056,
      SEL => cortexm0_u_logic_Hp2wx4
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_F : X_LUT6
    generic map(
      LOC => "SLICE_X10Y132",
      INIT => X"F3C0D1C0F3F0F1F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      O => N1774
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o7_G : X_LUT6
    generic map(
      LOC => "SLICE_X10Y132",
      INIT => X"FFFFA2AFA2A2A2A2"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      O => N1775
    );
  cortexm0_u_logic_Wnu2z4 : X_FF
    generic map(
      LOC => "SLICE_X10Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wnu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wnu2z4_IN,
      O => cortexm0_u_logic_Wnu2z4_29178,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X10Y132",
      INIT => X"F0FEF0FFF010F000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Eyhvx418_28318,
      ADR5 => N848,
      ADR0 => cortexm0_u_logic_Bsy2z4_25996,
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR4 => cortexm0_u_logic_Gakwx4,
      ADR2 => N849,
      O => N992
    );
  cortexm0_u_logic_Ik4wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => X"FF00FE00FF00FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Ik4wx411,
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => cortexm0_u_logic_Pcyvx4,
      ADR4 => cortexm0_u_logic_W7hwx4,
      O => cortexm0_u_logic_Ik4wx44_26655
    );
  cortexm0_u_logic_W7hwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => X"030300000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Xly2z4_26086,
      ADR1 => cortexm0_u_logic_Lny2z4_26686,
      ADR4 => cortexm0_u_logic_Zoy2z4_25998,
      ADR2 => cortexm0_u_logic_Nqy2z4_25981,
      O => cortexm0_u_logic_W7hwx4
    );
  cortexm0_u_logic_C6nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => X"FFB3B3B3ECA0A0A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Scpvx4_26473,
      ADR3 => cortexm0_u_logic_Jhy2z4_26474,
      ADR4 => cortexm0_u_logic_W4y2z4_26254,
      ADR5 => cortexm0_u_logic_Nqy2z4_25981,
      ADR2 => ahbmi_hrdata_15_IBUF_0,
      ADR0 => cortexm0_u_logic_Qbpvx4_0,
      O => N278
    );
  cortexm0_u_logic_Nqy2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nqy2z4_CLK,
      I => cortexm0_u_logic_C6nvx4_5143,
      O => cortexm0_u_logic_Nqy2z4_25981,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C6nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y118",
      INIT => X"FFFFFCCCFFFFF000"
    )
    port map (
      ADR0 => '1',
      ADR5 => ahbmi_hrdata_31_IBUF_0,
      ADR3 => cortexm0_u_logic_Sow2z4_27028,
      ADR1 => cortexm0_u_logic_Vapvx4,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR4 => N278,
      O => cortexm0_u_logic_C6nvx4_5143
    );
  GND_12_o_hrdata_31_equal_1_o_31_3 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y113",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => ahbmi_hrdata_28_IBUF_0,
      ADR2 => ahbmi_hrdata_25_IBUF_0,
      ADR4 => ahbmi_hrdata_29_IBUF_0,
      ADR3 => ahbmi_hrdata_30_IBUF_0,
      ADR5 => ahbmi_hrdata_31_IBUF_0,
      ADR1 => ahbmi_hrdata_17_IBUF_0,
      O => GND_12_o_hrdata_31_equal_1_o_31_2_27233
    );
  cortexm0_u_logic_Mfw2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mfw2z4_CLK,
      I => cortexm0_u_logic_Jqhvx4,
      O => cortexm0_u_logic_Mfw2z4_28953,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => X"4FFF0FFF40000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vaw2z4_27434,
      ADR2 => hready,
      ADR1 => ahbmi_hrdata_9_IBUF_0,
      ADR5 => cortexm0_u_logic_Mfw2z4_28953,
      ADR0 => cortexm0_u_logic_Rbi3z4_27743,
      ADR4 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Jqhvx4
    );
  cortexm0_u_logic_Ckw2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ckw2z4_CLK,
      I => cortexm0_u_logic_Ophvx4,
      O => cortexm0_u_logic_Ckw2z4_27556,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ophvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y115",
      INIT => X"55D5FFFF00800000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vaw2z4_27434,
      ADR0 => hready,
      ADR1 => ahbmi_hrdata_12_IBUF_0,
      ADR5 => cortexm0_u_logic_Ckw2z4_27556,
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR2 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Ophvx4
    );
  cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1295_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y125",
      INIT => X"F0F0F0F0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_B1ovx4_Vdgvx4_OR_1295_o
    );
  cortexm0_u_logic_S4w2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y125",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_J5vvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_S4w2z4_CLK,
      I => cortexm0_u_logic_Ye4wx4,
      O => cortexm0_u_logic_S4w2z4_25974,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Ye4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y125",
      INIT => X"0000010000000100"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Uaj2z4_25893,
      ADR2 => cortexm0_u_logic_Cam2z4_25896,
      ADR1 => cortexm0_u_logic_Trq2z4_25895,
      ADR3 => cortexm0_u_logic_G0w2z4_25894,
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      O => cortexm0_u_logic_Ye4wx4
    );
  GND_12_o_hrdata_31_equal_1_o_31_4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"0000000000000001"
    )
    port map (
      ADR1 => ahbmi_hrdata_21_IBUF_0,
      ADR0 => ahbmi_hrdata_20_IBUF_0,
      ADR2 => ahbmi_hrdata_22_IBUF_0,
      ADR3 => ahbmi_hrdata_23_IBUF_0,
      ADR4 => ahbmi_hrdata_9_IBUF_0,
      ADR5 => ahbmi_hrdata_12_IBUF_0,
      O => GND_12_o_hrdata_31_equal_1_o_31_3_27237
    );
  cortexm0_u_logic_Ahw2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ahw2z4_CLK,
      I => cortexm0_u_logic_Cqhvx4,
      O => cortexm0_u_logic_Ahw2z4_28935,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cqhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"4FFF40000FFF0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vaw2z4_27434,
      ADR2 => hready,
      ADR1 => ahbmi_hrdata_10_IBUF_0,
      ADR4 => cortexm0_u_logic_Ahw2z4_28935,
      ADR0 => cortexm0_u_logic_Rbi3z4_27743,
      ADR5 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Cqhvx4
    );
  cortexm0_u_logic_Itw2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Itw2z4_CLK,
      I => cortexm0_u_logic_Ynhvx4,
      O => cortexm0_u_logic_Itw2z4_28240,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ynhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y115",
      INIT => X"0FFF8FFF00008000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vaw2z4_27434,
      ADR2 => hready,
      ADR0 => ahbmi_hrdata_2_IBUF_0,
      ADR5 => cortexm0_u_logic_Itw2z4_28240,
      ADR4 => cortexm0_u_logic_Rbi3z4_27743,
      ADR1 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Ynhvx4
    );
  cortexm0_u_logic_N4yvx4_cortexm0_u_logic_N4yvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N403,
      O => N403_0
    );
  cortexm0_u_logic_N4yvx4_cortexm0_u_logic_N4yvx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_SF230,
      O => cortexm0_u_logic_SF230_0
    );
  cortexm0_u_logic_N4yvx4_cortexm0_u_logic_N4yvx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ilpvx4,
      O => cortexm0_u_logic_Ilpvx4_0
    );
  cortexm0_u_logic_N4yvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"FFFF0F0FFFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => '1',
      O => cortexm0_u_logic_N4yvx4
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"FFFF3BFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Pri3z4_1_0,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      O => N403
    );
  cortexm0_u_logic_Su6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"0000000002000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kngwx4,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR4 => cortexm0_u_logic_W7hwx4,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_N4yvx4,
      O => cortexm0_u_logic_Su6wx4
    );
  cortexm0_u_logic_Kngwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"00AA00AA00AA00AA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => '1',
      O => cortexm0_u_logic_Kngwx4
    );
  cortexm0_u_logic_SF2302 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"55DF55DD"
    )
    port map (
      ADR1 => cortexm0_u_logic_SF2301_28630,
      ADR4 => cortexm0_u_logic_Bnfwx4,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_SF230
    );
  cortexm0_u_logic_Bnfwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"0010001000100010"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Bnfwx4
    );
  cortexm0_u_logic_Ilpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y117",
      INIT => X"00110011"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Ilpvx4
    );
  cortexm0_u_logic_I1c2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y130",
      INIT => X"FFFFFFFFFFFFFFFB"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Fjewx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_I1c2z4
    );
  cortexm0_u_logic_Gq43z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gq43z4_CLK,
      I => cortexm0_u_logic_M41wx4_29042,
      O => cortexm0_u_logic_Gq43z4_29119,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_M41wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y130",
      INIT => X"FFFBFFFAFFFFFFFF"
    )
    port map (
      ADR3 => N521_0,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => N343,
      ADR4 => cortexm0_u_logic_Pri3z4_15_0,
      ADR5 => cortexm0_u_logic_X61wx43_28961,
      ADR2 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_M41wx4_29042
    );
  cortexm0_u_logic_Mrsvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y128",
      INIT => X"0000F0F00000C000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6854_o,
      ADR1 => cortexm0_u_logic_Mrsvx43_27765,
      ADR3 => cortexm0_u_logic_Mrsvx44_27766,
      ADR2 => cortexm0_u_logic_Ol6wx4,
      ADR5 => cortexm0_u_logic_Mrsvx42_29410,
      O => cortexm0_u_logic_Mrsvx45_27764
    );
  cortexm0_u_logic_Mrsvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y128",
      INIT => X"0000FF000000FFFB"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_B73wx4,
      ADR4 => N1744,
      O => cortexm0_u_logic_Mrsvx42_29410
    );
  cortexm0_u_logic_Fjewx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y128",
      INIT => X"00440F4F00440044"
    )
    port map (
      ADR2 => cortexm0_u_logic_I6z2z4_27130,
      ADR4 => cortexm0_u_logic_I2t2z4_26960,
      ADR0 => cortexm0_u_logic_Auk2z4_26334,
      ADR3 => cortexm0_u_logic_C3z2z4_27135,
      ADR1 => cortexm0_u_logic_Fjewx41_27128,
      ADR5 => cortexm0_u_logic_Fjewx42_27134,
      O => cortexm0_u_logic_Fjewx4
    );
  cortexm0_u_logic_Y873z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y873z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y873z4_IN,
      O => cortexm0_u_logic_Y873z4_26483,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ol6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y128",
      INIT => X"3F2A3F2A3F2A3F3F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Sznvx4,
      ADR0 => cortexm0_u_logic_S87wx4,
      ADR4 => cortexm0_u_logic_Fjewx4,
      O => cortexm0_u_logic_Ol6wx4
    );
  cortexm0_u_logic_C3w2z4_cortexm0_u_logic_C3w2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N82,
      O => N82_0
    );
  cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y129",
      INIT => X"FDFDFDFDFDA8FDFD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Wxp2z4_26401,
      ADR4 => cortexm0_u_logic_C3w2z4_26400,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      O => N96
    );
  cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y129",
      INIT => X"CCCCCD05CC05CD05"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Wxp2z4_26401,
      ADR2 => cortexm0_u_logic_C3w2z4_26400,
      O => N114
    );
  cortexm0_u_logic_Lbiwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y129",
      INIT => X"55FF55FF55FF55FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => '1',
      O => cortexm0_u_logic_Lbiwx4
    );
  cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y129",
      INIT => X"00400040"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_C3w2z4_26400,
      ADR2 => cortexm0_u_logic_Wxp2z4_26401,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      O => N82
    );
  cortexm0_u_logic_C3w2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y129",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U5qvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_C3w2z4_CLK,
      I => cortexm0_u_logic_N5qvx4,
      O => cortexm0_u_logic_C3w2z4_26400,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_N5qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y129",
      INIT => X"BB33BB33AA00AA00"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_1_0,
      ADR3 => cortexm0_u_logic_K1wvx4,
      O => cortexm0_u_logic_N5qvx4
    );
  cortexm0_u_logic_Pz53z4_cortexm0_u_logic_Pz53z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1775_o_pack_12,
      O => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1775_o
    );
  cortexm0_u_logic_P37wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y133",
      INIT => X"F2F3F0F0FFFFF0F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_P37wx42_0,
      ADR1 => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1775_o,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_P37wx41_29413,
      O => cortexm0_u_logic_P37wx4
    );
  cortexm0_u_logic_Sxpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y133",
      INIT => X"FFFFAA2A00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_P37wx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Sxpvx41_28297,
      O => cortexm0_u_logic_Sxpvx4
    );
  cortexm0_u_logic_Qxhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y133",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => '1',
      O => cortexm0_u_logic_Qxhvx48_28345
    );
  cortexm0_u_logic_C68wx4_Z6gvx4_AND_1775_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y133",
      INIT => X"08CCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1775_o_pack_12
    );
  cortexm0_u_logic_Pz53z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pz53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pz53z4_IN,
      O => cortexm0_u_logic_Pz53z4_29151,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P37wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y133",
      INIT => X"2A2A3F2A2A2A3F3F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1775_o,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_P37wx41_29413
    );
  cortexm0_u_logic_Oiw2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Oiw2z4_CLK,
      I => cortexm0_u_logic_Vphvx4,
      O => cortexm0_u_logic_Oiw2z4_27871,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vphvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y114",
      INIT => X"3F3FBF3F00008000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vaw2z4_27434,
      ADR2 => hready,
      ADR3 => ahbmi_hrdata_11_IBUF_0,
      ADR5 => cortexm0_u_logic_Oiw2z4_27871,
      ADR4 => cortexm0_u_logic_Rbi3z4_27743,
      ADR0 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Vphvx4
    );
  cortexm0_u_logic_Rxl2z4_cortexm0_u_logic_Rxl2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_174_o,
      O => cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_174_o_0
    );
  cortexm0_u_logic_Mxor_Zwxvx4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"C33CC33CC33CC33C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Rxl2z4_26085,
      ADR2 => cortexm0_u_logic_Viy2z4_27004,
      ADR3 => cortexm0_u_logic_Yzi2z4_25978,
      ADR5 => '1',
      O => cortexm0_u_logic_Zwxvx4
    );
  cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_174_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"FCC0FCC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Rxl2z4_26085,
      ADR2 => cortexm0_u_logic_Viy2z4_27004,
      ADR3 => cortexm0_u_logic_Yzi2z4_25978,
      O => cortexm0_u_logic_Ewxvx4_Lwxvx4_OR_174_o
    );
  cortexm0_u_logic_Mxor_Brxvx4_Y5svx4_XOR_14_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"9669699669969669"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jky2z4_26077,
      ADR1 => cortexm0_u_logic_Lny2z4_26686,
      ADR5 => cortexm0_u_logic_Nqy2z4_25981,
      ADR3 => cortexm0_u_logic_Xly2z4_26086,
      ADR4 => cortexm0_u_logic_Zwxvx4,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      O => cortexm0_u_logic_Brxvx4_Y5svx4_XOR_14_o
    );
  cortexm0_u_logic_S7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"FFACFF0CACAC0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Scpvx4_26473,
      ADR4 => cortexm0_u_logic_Jhy2z4_26474,
      ADR0 => cortexm0_u_logic_Dwl2z4_26505,
      ADR1 => cortexm0_u_logic_Rxl2z4_26085,
      ADR3 => ahbmi_hrdata_9_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N290
    );
  cortexm0_u_logic_Rxl2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rxl2z4_CLK,
      I => cortexm0_u_logic_S7nvx4_5526,
      O => cortexm0_u_logic_Rxl2z4_26085,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y116",
      INIT => X"FFFFF888FFFFF888"
    )
    port map (
      ADR5 => '1',
      ADR1 => ahbmi_hrdata_25_IBUF_0,
      ADR2 => cortexm0_u_logic_Mfw2z4_28953,
      ADR0 => cortexm0_u_logic_Vapvx4,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR4 => N290,
      O => cortexm0_u_logic_S7nvx4_5526
    );
  cortexm0_u_logic_Hue3z4_cortexm0_u_logic_Hue3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx419_pack_6,
      O => cortexm0_u_logic_Yuhvx419_29411
    );
  cortexm0_u_logic_Hue3z4_cortexm0_u_logic_Hue3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U5q2z4_5393,
      O => cortexm0_u_logic_U5q2z4_0
    );
  cortexm0_u_logic_Yuhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y131",
      INIT => X"222A000A000A000A"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_G9w2z4_25972,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Yuhvx418_29412
    );
  cortexm0_u_logic_Yuhvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y131",
      INIT => X"5555050555550004"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Yuhvx419_29411,
      ADR1 => cortexm0_u_logic_Yuhvx420_0,
      ADR3 => cortexm0_u_logic_Fjewx4,
      ADR4 => cortexm0_u_logic_Yuhvx418_29412,
      O => cortexm0_u_logic_Yuhvx421_26275
    );
  cortexm0_u_logic_Yuhvx424 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y131",
      INIT => X"0033000000330000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => '1',
      O => cortexm0_u_logic_Yuhvx424_26283
    );
  cortexm0_u_logic_Yuhvx419 : X_LUT5
    generic map(
      LOC => "SLICE_X11Y131",
      INIT => X"88F00000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y6t2z4_27089,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Yuhvx419_pack_6
    );
  cortexm0_u_logic_Hue3z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hue3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hue3z4_IN,
      O => cortexm0_u_logic_Hue3z4_28400,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y131",
      INIT => X"5511FF335511FF33"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Rpe3z4_29019,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR4 => cortexm0_u_logic_Hue3z4_28400,
      ADR0 => cortexm0_u_logic_Ue9wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o4_29065
    );
  cortexm0_u_logic_M41wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X11Y131",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_M41wx4_29042,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_M41wx4_rt_5392
    );
  cortexm0_u_logic_U5q2z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_U5q2z4_CLK,
      I => cortexm0_u_logic_M41wx4_rt_5392,
      O => cortexm0_u_logic_U5q2z4_5393,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Na63z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Na63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Na63z4_IN,
      O => cortexm0_u_logic_Na63z4_29017,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y132",
      INIT => X"00000000F3B3F000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o1_29074
    );
  cortexm0_u_logic_Tse3z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tse3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tse3z4_IN,
      O => cortexm0_u_logic_Tse3z4_27812,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o7_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y132",
      INIT => X"F3FFFFFFF5FFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hue3z4_28400,
      ADR5 => cortexm0_u_logic_M1j2z4_26600,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR0 => cortexm0_u_logic_Tse3z4_27812,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      O => N1441
    );
  cortexm0_u_logic_Ul9wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y127",
      INIT => X"FFFFF0FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Nsk2z4_2_27178,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => N1117
    );
  cortexm0_u_logic_Hq33z4 : X_FF
    generic map(
      LOC => "SLICE_X11Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hq33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hq33z4_IN,
      O => cortexm0_u_logic_Hq33z4_29121,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ul9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X11Y127",
      INIT => X"CCDCCCCCCCCCCCCC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_1_27258,
      ADR0 => cortexm0_u_logic_Tki2z4_1_27259,
      ADR4 => cortexm0_u_logic_Npk2z4_1_27255,
      ADR1 => cortexm0_u_logic_O5t2z4_1_27387,
      ADR2 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR5 => cortexm0_u_logic_Aok2z4_1_26969,
      O => cortexm0_u_logic_Ul9wx41_27386
    );
  cortexm0_u_logic_Viy2z4_cortexm0_u_logic_Viy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_593_o,
      O => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_593_o_0
    );
  cortexm0_u_logic_P6xvx4_W6xvx4_AND_890_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"0000080C0000080C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Viy2z4_27004,
      ADR5 => '1',
      O => cortexm0_u_logic_P6xvx4_W6xvx4_AND_890_o
    );
  cortexm0_u_logic_Pxyvx4_M3ovx4_OR_593_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"F3FFF3FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => '1',
      O => cortexm0_u_logic_Pxyvx4_M3ovx4_OR_593_o
    );
  cortexm0_u_logic_Kfpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"FFFFFFFFFCFCFDFC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_B73wx4,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Kfpvx43_0,
      ADR1 => cortexm0_u_logic_Ohpvx4_0,
      ADR5 => cortexm0_u_logic_P6xvx4_W6xvx4_AND_890_o,
      O => cortexm0_u_logic_Kfpvx41_27396
    );
  cortexm0_u_logic_L7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"FAF0FCFCAA00CCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR0 => cortexm0_u_logic_Jhy2z4_26474,
      ADR3 => cortexm0_u_logic_Lbn2z4_27013,
      ADR1 => cortexm0_u_logic_Viy2z4_27004,
      ADR2 => ahbmi_hrdata_10_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N288
    );
  cortexm0_u_logic_Viy2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Viy2z4_CLK,
      I => cortexm0_u_logic_L7nvx4_5581,
      O => cortexm0_u_logic_Viy2z4_27004,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_L7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y118",
      INIT => X"FFFCFCFCFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => ahbmi_hrdata_26_IBUF_0,
      ADR1 => cortexm0_u_logic_Ahw2z4_28935,
      ADR4 => cortexm0_u_logic_Vapvx4,
      ADR5 => cortexm0_u_logic_Pfovx4,
      ADR2 => N288,
      O => cortexm0_u_logic_L7nvx4_5581
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y120",
      INIT => X"00D0008000D20082"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qdj2z4_25940,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o8_29130
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o24121 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y120",
      INIT => X"0505000005050000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o2412
    );
  cortexm0_u_logic_T4nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y120",
      INIT => X"FAF0FCFCAA00CCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR0 => cortexm0_u_logic_Jhy2z4_26474,
      ADR3 => cortexm0_u_logic_Qcy2z4_26251,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => ahbmi_hrdata_4_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N268
    );
  cortexm0_u_logic_Hyy2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hyy2z4_CLK,
      I => cortexm0_u_logic_T4nvx4_5665,
      O => cortexm0_u_logic_Hyy2z4_25937,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_T4nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y120",
      INIT => X"FFFFEEAAFFFFCC00"
    )
    port map (
      ADR2 => '1',
      ADR5 => ahbmi_hrdata_20_IBUF_0,
      ADR1 => cortexm0_u_logic_Mww2z4_28966,
      ADR0 => cortexm0_u_logic_Vapvx4,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR4 => N268,
      O => cortexm0_u_logic_T4nvx4_5665
    );
  cortexm0_u_logic_Xhqvx4_cortexm0_u_logic_Xhqvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mrsvx412_5702,
      O => cortexm0_u_logic_Mrsvx412_0
    );
  cortexm0_u_logic_Xhqvx4_cortexm0_u_logic_Xhqvx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kfpvx43_5713,
      O => cortexm0_u_logic_Kfpvx43_0
    );
  cortexm0_u_logic_Mrsvx412 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y122"
    )
    port map (
      IA => N1780,
      IB => N1781,
      O => cortexm0_u_logic_Mrsvx412_5702,
      SEL => cortexm0_u_logic_Nsk2z4_25962
    );
  cortexm0_u_logic_Mrsvx412_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y122",
      INIT => X"D0FFD0DDDCDCD0D0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Xhqvx4,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      O => N1780
    );
  cortexm0_u_logic_Mrsvx412_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y122",
      INIT => X"FFFFFFFF00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      O => N1781
    );
  cortexm0_u_logic_Xhqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y122",
      INIT => X"00000000000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Xhqvx4
    );
  cortexm0_u_logic_Xxhvx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y122",
      INIT => X"0000000500000005"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_Xxhvx411_28602
    );
  cortexm0_u_logic_Kfpvx431 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y122",
      INIT => X"00000004"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Kfpvx43_5713
    );
  cortexm0_u_logic_Zj3wx4_M93wx4_OR_1345_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y125",
      INIT => X"FFFF0FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1345_o
    );
  cortexm0_u_logic_Mrsvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y125",
      INIT => X"55555555D5DFDFDF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kzxvx4,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Zmewx4,
      ADR1 => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1345_o,
      O => cortexm0_u_logic_Mrsvx44_27766
    );
  cortexm0_u_logic_Kzxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y125",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_O5t2z4_1_27387,
      ADR4 => cortexm0_u_logic_Ffj2z4_1_27253,
      O => cortexm0_u_logic_Kzxvx4
    );
  cortexm0_u_logic_Ppsvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y125",
      INIT => X"C0F0F0F040505050"
    )
    port map (
      ADR5 => cortexm0_u_logic_T93wx4,
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Kzxvx4,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Ppsvx49_27856
    );
  cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y124",
      INIT => X"FFFF0200FFFF0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ohwvx4,
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => cortexm0_u_logic_Xhxvx4,
      O => N1674
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o21_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y124",
      INIT => X"CCCC000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      O => N784
    );
  cortexm0_u_logic_Mvhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y124",
      INIT => X"00300000A0B00000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      ADR1 => cortexm0_u_logic_Qdj2z4_25940,
      O => cortexm0_u_logic_Mvhvx416_29182
    );
  cortexm0_u_logic_O5t2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y127",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_O5t2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O5t2z4_1_IN,
      O => cortexm0_u_logic_O5t2z4_1_27387,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y127",
      INIT => X"0C3F0C0F0F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o4_29425
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y127",
      INIT => X"FFFFFFFFFCD0FCC0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o4_29425,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o5_28555
    );
  cortexm0_u_logic_Ushvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y127",
      INIT => X"FFFFF0A0FFBFF0A0"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Ushvx41_27956,
      ADR1 => cortexm0_u_logic_O58wx4,
      ADR2 => hready,
      ADR0 => cortexm0_u_logic_Ushvx43_27962,
      ADR3 => cortexm0_u_logic_Ushvx44_29424,
      O => cortexm0_u_logic_Ushvx4
    );
  cortexm0_u_logic_Ushvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y127",
      INIT => X"1100000013030000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jhxvx4,
      ADR4 => cortexm0_u_logic_Msyvx4,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Tv2wx4,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Ushvx44_29424
    );
  cortexm0_u_logic_Npk2z4_cortexm0_u_logic_Npk2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ruhvx4,
      O => cortexm0_u_logic_Ruhvx4_0
    );
  cortexm0_u_logic_Ruhvx420 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y126"
    )
    port map (
      IA => N1800,
      IB => N1801,
      O => cortexm0_u_logic_Ruhvx4,
      SEL => cortexm0_u_logic_Nsk2z4_25962
    );
  cortexm0_u_logic_Npk2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Npk2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Npk2z4_IN,
      O => cortexm0_u_logic_Npk2z4_26050,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Ruhvx420_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y126",
      INIT => X"A0A0A0A0A0B0A0A0"
    )
    port map (
      ADR2 => hready,
      ADR5 => cortexm0_u_logic_Y6t2z4_27089,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ju5wx4,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Ruhvx417_29423,
      O => N1800
    );
  cortexm0_u_logic_Ruhvx420_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y126",
      INIT => X"FF10FF10FF00FFF0"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Ruhvx417_29423,
      O => N1801
    );
  cortexm0_u_logic_Ruhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y126",
      INIT => X"FFFFFFFFFFFFFFEF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ruhvx411_28847,
      ADR1 => cortexm0_u_logic_Ruhvx48_28557,
      ADR3 => cortexm0_u_logic_Ruhvx414_28848,
      ADR0 => cortexm0_u_logic_Ruhvx416_28849,
      ADR5 => cortexm0_u_logic_Ruhvx46_27932,
      ADR2 => cortexm0_u_logic_Unewx43,
      O => cortexm0_u_logic_Ruhvx417_29423
    );
  cortexm0_u_logic_Kuc2z42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y126",
      INIT => X"0088000055DD4404"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffj2z4_1_27253,
      ADR1 => cortexm0_u_logic_Aok2z4_1_26969,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ark2z4_1_27177,
      O => cortexm0_u_logic_Kuc2z42_27252
    );
  cortexm0_u_logic_U2x2z4_cortexm0_u_logic_U2x2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1714_pack_5,
      O => N1714
    );
  cortexm0_u_logic_Ik4wx43411 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => X"0B080B080B080B08"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Qdj2z4_25940,
      ADR5 => '1',
      O => cortexm0_u_logic_Ik4wx4341
    );
  cortexm0_u_logic_Ik4wx42_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => X"FFFFFB88"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Hyy2z4_25937,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Qdj2z4_25940,
      O => N1714_pack_5
    );
  cortexm0_u_logic_Ik4wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => X"CCCCCC44CCCC4C44"
    )
    port map (
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => N1714,
      O => cortexm0_u_logic_Ik4wx42_26658
    );
  cortexm0_u_logic_Hjnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => X"FFA0FFCCA0A0CCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR0 => cortexm0_u_logic_Jhy2z4_26474,
      ADR2 => cortexm0_u_logic_Ufy2z4_27792,
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => ahbmi_hrdata_7_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N296
    );
  cortexm0_u_logic_U2x2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U2x2z4_CLK,
      I => cortexm0_u_logic_Hjnvx4_5618,
      O => cortexm0_u_logic_U2x2z4_25986,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hjnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y119",
      INIT => X"FFFFECA0FFFFECA0"
    )
    port map (
      ADR5 => '1',
      ADR1 => ahbmi_hrdata_23_IBUF_0,
      ADR0 => cortexm0_u_logic_F1x2z4_28914,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR4 => N296,
      O => cortexm0_u_logic_Hjnvx4_5618
    );
  cortexm0_u_logic_Mww2z4_cortexm0_u_logic_Mww2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx47_5689,
      O => cortexm0_u_logic_Hwhvx47_0
    );
  cortexm0_u_logic_Mww2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mww2z4_CLK,
      I => cortexm0_u_logic_Knhvx4,
      O => cortexm0_u_logic_Mww2z4_28966,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Knhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y121",
      INIT => X"5FDF5F5F00800000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vaw2z4_27434,
      ADR0 => hready,
      ADR4 => ahbmi_hrdata_4_IBUF_0,
      ADR5 => cortexm0_u_logic_Mww2z4_28966,
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR1 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Knhvx4
    );
  cortexm0_u_logic_Vwhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y121",
      INIT => X"FF00FF22FF0FFF2F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_S4w2z4_25974,
      ADR4 => cortexm0_u_logic_C34wx4_25975,
      ADR5 => cortexm0_u_logic_B8gwx4,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Vwhvx432_25973
    );
  cortexm0_u_logic_B8gwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y121",
      INIT => X"FF00FFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR5 => '1',
      O => cortexm0_u_logic_B8gwx4
    );
  cortexm0_u_logic_Hwhvx47 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y121",
      INIT => X"FF55FF45"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Nqy2z4_25981,
      ADR3 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      O => cortexm0_u_logic_Hwhvx47_5689
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o13_cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o13_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o12_pack_8,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o12_29422
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o12 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y123"
    )
    port map (
      IA => N1834,
      IB => N1835,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o12_pack_8,
      SEL => cortexm0_u_logic_W7hwx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o12_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y123",
      INIT => X"440F440F550F550F"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_2_27176,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR2 => cortexm0_u_logic_S4w2z4_25974,
      O => N1834
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o12_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y123",
      INIT => X"0F000FFF0F220FFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_U2x2z4_25986,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR4 => cortexm0_u_logic_S4w2z4_25974,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      O => N1835
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y123",
      INIT => X"5555450544004400"
    )
    port map (
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_F57wx4,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o23_29421,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o12_29422,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o13_29106
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o231 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y123",
      INIT => X"FBFBFFFFFBFBFFFF"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o23_29421
    );
  cortexm0_u_logic_Wqjwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y129",
      INIT => X"FFFF00FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_1_27256,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Wqjwx4
    );
  cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y129",
      INIT => X"FFFFFFFFFFFF55F7"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Mvgwx4,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Wqjwx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o3_28041
    );
  cortexm0_u_logic_Emi2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y129",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Emi2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Emi2z4_2_IN,
      O => cortexm0_u_logic_Emi2z4_2_28074,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Ushvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y129",
      INIT => X"C0EAFFFF00AAFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_S87wx4,
      ADR4 => cortexm0_u_logic_Bswvx4,
      ADR5 => cortexm0_u_logic_Ushvx42_29427,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR2 => cortexm0_u_logic_Qdj2z4_25940,
      O => cortexm0_u_logic_Ushvx43_27962
    );
  cortexm0_u_logic_Ark2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y129",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_IN,
      O => cortexm0_u_logic_Ark2z4_1_27177,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Ushvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y129",
      INIT => X"0000AAAA0300ABAA"
    )
    port map (
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Fscwx4_0,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Ushvx42_29427
    );
  cortexm0_u_logic_Ucqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y128",
      INIT => X"00000000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_2_27176,
      ADR5 => cortexm0_u_logic_Nsk2z4_2_27178,
      O => cortexm0_u_logic_Ucqvx4
    );
  cortexm0_u_logic_Vwhvx433 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y128",
      INIT => X"3300730000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Vwhvx432_25973,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_P9fwx4,
      ADR4 => cortexm0_u_logic_S87wx4,
      ADR0 => cortexm0_u_logic_W9fwx4,
      O => cortexm0_u_logic_Vwhvx433_29426
    );
  cortexm0_u_logic_Aok2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X12Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aok2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aok2z4_2_IN,
      O => cortexm0_u_logic_Aok2z4_2_27181,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Vwhvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y128",
      INIT => X"FC00FCFCFC00FCA8"
    )
    port map (
      ADR2 => hready,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Vwhvx414_25931,
      ADR0 => cortexm0_u_logic_Vwhvx431_0,
      ADR5 => cortexm0_u_logic_Vwhvx433_29426,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      O => cortexm0_u_logic_Vwhvx4
    );
  cortexm0_u_logic_Aok2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X12Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aok2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aok2z4_1_IN,
      O => cortexm0_u_logic_Aok2z4_1_26969,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Xwawx42 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y128",
      INIT => X"BBAAFFFA00000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffj2z4_2_27176,
      ADR3 => cortexm0_u_logic_Emi2z4_2_28074,
      ADR2 => cortexm0_u_logic_O5t2z4_1_27387,
      ADR1 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR5 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Xwawx42_28076
    );
  cortexm0_u_logic_Sog3z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sog3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sog3z4_IN,
      O => cortexm0_u_logic_Sog3z4_28991,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qzw2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qzw2z4_CLK,
      I => cortexm0_u_logic_Wmhvx4,
      O => cortexm0_u_logic_Qzw2z4_28971,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wmhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y113",
      INIT => X"0F8FFFFF00800000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vaw2z4_27434,
      ADR2 => hready,
      ADR0 => ahbmi_hrdata_6_IBUF_0,
      ADR5 => cortexm0_u_logic_Qzw2z4_28971,
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR1 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Wmhvx4
    );
  cortexm0_u_logic_P82wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y133",
      INIT => X"CC0CFF0F44045505"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mi23z4_28516,
      ADR0 => cortexm0_u_logic_Arh3z4_29140,
      ADR2 => cortexm0_u_logic_Lph3z4_29154,
      ADR5 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR1 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_P82wx43_28977
    );
  cortexm0_u_logic_Facvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y133",
      INIT => X"0000000073737377"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_P82wx4,
      O => cortexm0_u_logic_Facvx4
    );
  cortexm0_u_logic_Mi23z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mi23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mi23z4_IN,
      O => cortexm0_u_logic_Mi23z4_28516,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vtyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y133",
      INIT => X"00AA000330BA3033"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      O => cortexm0_u_logic_Vtyvx41_28134
    );
  GND_12_o_hrdata_31_equal_1_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y115",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => ahbmi_hrdata_10_IBUF_0,
      ADR3 => ahbmi_hrdata_8_IBUF_0,
      ADR4 => ahbmi_hrdata_0_IBUF_0,
      ADR2 => ahbmi_hrdata_11_IBUF_0,
      ADR5 => ahbmi_hrdata_3_IBUF_0,
      ADR1 => ahbmi_hrdata_2_IBUF_0,
      O => GND_12_o_hrdata_31_equal_1_o_31_Q
    );
  cortexm0_u_logic_Xuw2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xuw2z4_CLK,
      I => cortexm0_u_logic_Rnhvx4,
      O => cortexm0_u_logic_Xuw2z4_28972,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rnhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y115",
      INIT => X"3F00BF803F003F00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vaw2z4_27434,
      ADR2 => hready,
      ADR0 => ahbmi_hrdata_3_IBUF_0,
      ADR3 => cortexm0_u_logic_Xuw2z4_28972,
      ADR4 => cortexm0_u_logic_Rbi3z4_27743,
      ADR5 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Rnhvx4
    );
  GND_12_o_hrdata_31_equal_1_o_31_2 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y112",
      INIT => X"8000000000000000"
    )
    port map (
      ADR1 => ahbmi_hrdata_26_IBUF_0,
      ADR5 => ahbmi_hrdata_24_IBUF_0,
      ADR2 => ahbmi_hrdata_16_IBUF_0,
      ADR0 => ahbmi_hrdata_27_IBUF_0,
      ADR4 => ahbmi_hrdata_19_IBUF_0,
      ADR3 => ahbmi_hrdata_18_IBUF_0,
      O => GND_12_o_hrdata_31_equal_1_o_31_1_27228
    );
  cortexm0_u_logic_Dvy2z4_cortexm0_u_logic_Dvy2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx45_6116,
      O => cortexm0_u_logic_Hwhvx45_0
    );
  cortexm0_u_logic_K79vx4_Y99vx4_OR_725_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => X"FCFCFCFCFCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR5 => '1',
      O => cortexm0_u_logic_K79vx4_Y99vx4_OR_725_o
    );
  cortexm0_u_logic_Hwhvx45 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => X"FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Hwhvx44_29431,
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      O => cortexm0_u_logic_Hwhvx45_6116
    );
  cortexm0_u_logic_Hwhvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => X"F3FF51FFFFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_Nqy2z4_25981,
      O => cortexm0_u_logic_Hwhvx44_29431
    );
  cortexm0_u_logic_H5nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => X"FCFACCAAF0FA00AA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Scpvx4_26473,
      ADR5 => cortexm0_u_logic_Jhy2z4_26474,
      ADR1 => cortexm0_u_logic_M9y2z4_26252,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => ahbmi_hrdata_2_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4_0,
      O => N272
    );
  cortexm0_u_logic_Dvy2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dvy2z4_CLK,
      I => cortexm0_u_logic_H5nvx4_6102,
      O => cortexm0_u_logic_Dvy2z4_25994,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_H5nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y116",
      INIT => X"FFFFFF88FFFF8888"
    )
    port map (
      ADR2 => '1',
      ADR0 => ahbmi_hrdata_18_IBUF_0,
      ADR5 => cortexm0_u_logic_Itw2z4_28240,
      ADR1 => cortexm0_u_logic_Vapvx4,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR4 => N272,
      O => cortexm0_u_logic_H5nvx4_6102
    );
  cortexm0_u_logic_Wzawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y130",
      INIT => X"8800303030300000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Emi2z4_2_28074,
      ADR2 => cortexm0_u_logic_Nsk2z4_2_27178,
      ADR0 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR4 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Wzawx41_28093
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y130",
      INIT => X"FFEFFFCFFFCCFFCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Bdqvx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Mrsvx431,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o14_29002,
      ADR1 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o11_29000,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_29428
    );
  cortexm0_u_logic_D603z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_D603z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D603z4_IN,
      O => cortexm0_u_logic_D603z4_26870,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o25 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y130",
      INIT => X"F000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o9_0,
      ADR3 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o15_29428,
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o20_29004,
      ADR2 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o24_29001,
      O => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o
    );
  cortexm0_u_logic_Arh3z4_cortexm0_u_logic_Arh3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N849_pack_4,
      O => N849
    );
  cortexm0_u_logic_Arh3z4_cortexm0_u_logic_Arh3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gakwx4_pack_3,
      O => cortexm0_u_logic_Gakwx4
    );
  cortexm0_u_logic_Eyhvx419_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y131"
    )
    port map (
      IA => N1544,
      IB => N1545,
      O => N849_pack_4,
      SEL => cortexm0_u_logic_Eyhvx413_28894
    );
  cortexm0_u_logic_Eyhvx419_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y131",
      INIT => X"0E0F0E0F0E0F0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bdqvx4,
      ADR5 => cortexm0_u_logic_Eyhvx415_28895,
      ADR1 => ahblite_bridge_dmao_ready,
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => cortexm0_u_logic_U2x2z4_25986,
      O => N1544
    );
  cortexm0_u_logic_Eyhvx419_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y131",
      INIT => X"FF5DFF55FF5DFF55"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Pdi2z4_26491,
      ADR1 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR2 => ahbmi_hresp_1_IBUF_0,
      ADR4 => ahbmi_hready_IBUF_0,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      O => N1545
    );
  cortexm0_u_logic_X07wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y131",
      INIT => X"1111777711117777"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => '1',
      O => N108
    );
  cortexm0_u_logic_Gakwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X12Y131",
      INIT => X"7777FFFF"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR4 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      O => cortexm0_u_logic_Gakwx4_pack_3
    );
  cortexm0_u_logic_Arh3z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Arh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Arh3z4_IN,
      O => cortexm0_u_logic_Arh3z4_29140,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mxor_Vz6wx4_xo_0_1_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y131",
      INIT => X"FFFF0000DCCC8CCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Eyhvx418_28318,
      ADR1 => N848,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR2 => cortexm0_u_logic_Gakwx4,
      ADR3 => cortexm0_u_logic_Bsy2z4_25996,
      ADR4 => N849,
      O => N991
    );
  cortexm0_u_logic_Jky2z4_cortexm0_u_logic_Jky2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Owhvx4118_pack_5,
      O => cortexm0_u_logic_Owhvx4118
    );
  cortexm0_u_logic_Epxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      ADR5 => '1',
      O => cortexm0_u_logic_Epxvx4
    );
  cortexm0_u_logic_Owhvx41181 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"00000004"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jky2z4_26077,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_Hyy2z4_25937,
      O => cortexm0_u_logic_Owhvx4118_pack_5
    );
  cortexm0_u_logic_Owhvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"0000FFFFAE0CFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Owhvx4118,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Owhvx46_27843
    );
  cortexm0_u_logic_E7nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"FAFCAACCF0FC00CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Scpvx4_26473,
      ADR0 => cortexm0_u_logic_Jhy2z4_26474,
      ADR5 => cortexm0_u_logic_Gtp2z4_27707,
      ADR1 => cortexm0_u_logic_Jky2z4_26077,
      ADR2 => ahbmi_hrdata_11_IBUF_0,
      ADR4 => cortexm0_u_logic_Qbpvx4_0,
      O => N286
    );
  cortexm0_u_logic_Jky2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jky2z4_CLK,
      I => cortexm0_u_logic_E7nvx4_6060,
      O => cortexm0_u_logic_Jky2z4_26077,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_E7nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y114",
      INIT => X"FEFAFCF0FEFAFCF0"
    )
    port map (
      ADR5 => '1',
      ADR1 => ahbmi_hrdata_27_IBUF_0,
      ADR0 => cortexm0_u_logic_Oiw2z4_27871,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR4 => cortexm0_u_logic_Pfovx4,
      ADR2 => N286,
      O => cortexm0_u_logic_E7nvx4_6060
    );
  cortexm0_u_logic_Arv2z4_cortexm0_u_logic_Arv2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o7_5968,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o7_0
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o7 : X_MUX2
    generic map(
      LOC => "SLICE_X12Y132"
    )
    port map (
      IA => N1844,
      IB => N1845,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o7_5968,
      SEL => cortexm0_u_logic_Yaz2z4_26220
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o7_F : X_LUT6
    generic map(
      LOC => "SLICE_X12Y132",
      INIT => X"FFFFCCFFCFCFDDDD"
    )
    port map (
      ADR4 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR5 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR2 => cortexm0_u_logic_An83z4_28464,
      ADR0 => cortexm0_u_logic_Gt93z4_28867,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_K7s2z4_28465,
      O => N1844
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o7_G : X_LUT6
    generic map(
      LOC => "SLICE_X12Y132",
      INIT => X"FFFFFFFFF0FFF5F5"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_H903z4_28821,
      ADR0 => cortexm0_u_logic_Arv2z4_28466,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      O => N1845
    );
  cortexm0_u_logic_Arv2z4 : X_FF
    generic map(
      LOC => "SLICE_X12Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Arv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Arv2z4_IN,
      O => cortexm0_u_logic_Arv2z4_28466,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Herwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X12Y132",
      INIT => X"0300000000000200"
    )
    port map (
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => cortexm0_u_logic_U2x2z4_25986,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      O => N90
    );
  cortexm0_u_logic_Cdnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y121",
      INIT => X"0500CD00AF00EF00"
    )
    port map (
      ADR3 => hready,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR1 => cortexm0_u_logic_Mtqvx43_26817,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      O => N62
    );
  cortexm0_u_logic_Wlz2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wlz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wlz2z4_IN,
      O => cortexm0_u_logic_Wlz2z4_28200,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y121",
      INIT => X"8040CCCC80F0CCFC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o3_28242
    );
  cortexm0_u_logic_Rpe3z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rpe3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rpe3z4_IN,
      O => cortexm0_u_logic_Rpe3z4_29019,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jrnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y126",
      INIT => X"FF0FFF0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Jrnvx4
    );
  cortexm0_u_logic_Fvhvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y126",
      INIT => X"00000A0A0C0F0E0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bqcwx4,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Msyvx4,
      ADR0 => cortexm0_u_logic_Qmkwx4,
      ADR4 => cortexm0_u_logic_S87wx4,
      O => cortexm0_u_logic_Fvhvx413_28818
    );
  cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o2111 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y126",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o211
    );
  cortexm0_u_logic_Ul9wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y127",
      INIT => X"FFFFFFFF0000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Nsk2z4_2_27178,
      ADR5 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      O => N1118
    );
  cortexm0_u_logic_Ul9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y127",
      INIT => X"F0F00000F0F00020"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Ul9wx41_27386,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Ul9wx42_29439
    );
  cortexm0_u_logic_Kf23z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kf23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kf23z4_IN,
      O => cortexm0_u_logic_Kf23z4_27803,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ul9wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y127",
      INIT => X"F0F010B010101010"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => N1118,
      ADR1 => N1117,
      ADR4 => cortexm0_u_logic_Ul9wx42_29439,
      O => cortexm0_u_logic_Ul9wx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y123",
      INIT => X"F0F0F0F0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Fij2z4_1_27256,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o4_28988
    );
  cortexm0_u_logic_U4z2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U4z2z4_CLK,
      I => cortexm0_u_logic_Vllvx4,
      O => cortexm0_u_logic_U4z2z4_27889,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vllvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y123",
      INIT => X"FCFCFFFC3030FF30"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Loyvx4_26794,
      ADR3 => cortexm0_u_logic_Vllvx42_0,
      ADR2 => cortexm0_u_logic_U4z2z4_27889,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Vllvx41_29435,
      O => cortexm0_u_logic_Vllvx4
    );
  cortexm0_u_logic_Vllvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y123",
      INIT => X"88A800A000A000A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_G0w2z4_25894,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Fcj2z4_27742,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Vllvx41_29435
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y122",
      INIT => X"FF00AA00F000F000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o3_29127
    );
  cortexm0_u_logic_Owhvx436_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y122",
      INIT => X"FFFFFFFF7F5F5F5F"
    )
    port map (
      ADR0 => cortexm0_u_logic_W7hwx4,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_U2x2z4_25986,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      O => N1463
    );
  cortexm0_u_logic_Owhvx438 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y122",
      INIT => X"F000F00050001000"
    )
    port map (
      ADR3 => cortexm0_u_logic_C2yvx4,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_S4w2z4_25974,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_C34wx4_25975,
      ADR5 => cortexm0_u_logic_Owhvx437_29433,
      O => cortexm0_u_logic_Owhvx438_29200
    );
  cortexm0_u_logic_Owhvx437 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y122",
      INIT => X"2323002322220000"
    )
    port map (
      ADR1 => N1463,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_C34wx4_25975,
      ADR0 => cortexm0_u_logic_Xhqvx4,
      O => cortexm0_u_logic_Owhvx437_29433
    );
  cortexm0_u_logic_Otr2z4_cortexm0_u_logic_Otr2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Agbwx4_pack_6,
      O => cortexm0_u_logic_Agbwx4
    );
  cortexm0_u_logic_Otr2z4_cortexm0_u_logic_Otr2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_6264,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_0
    );
  cortexm0_u_logic_Jhxvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y124",
      INIT => X"FCFCFCFCFCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => '1',
      O => cortexm0_u_logic_Jhxvx4
    );
  cortexm0_u_logic_Agbwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y124",
      INIT => X"CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Agbwx4_pack_6
    );
  cortexm0_u_logic_Jr1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y124",
      INIT => X"00CCCCCC00444444"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Uaj2z4_25893,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Zz8wx4,
      ADR1 => cortexm0_u_logic_Jr1wx41_29436,
      ADR5 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o,
      O => cortexm0_u_logic_Jr1wx42_26859
    );
  cortexm0_u_logic_Bpzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y124",
      INIT => X"00000C0000000C00"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => '1',
      O => cortexm0_u_logic_Bpzvx4
    );
  cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y124",
      INIT => X"3E3E0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o4_6264
    );
  cortexm0_u_logic_Otr2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Otr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Otr2z4_IN,
      O => cortexm0_u_logic_Otr2z4_28148,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jr1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y124",
      INIT => X"13335FFF3333FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_G6d3z4_28468,
      ADR3 => cortexm0_u_logic_Agbwx4,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      ADR1 => cortexm0_u_logic_Nen2z4_27334,
      O => cortexm0_u_logic_Jr1wx41_29436
    );
  cortexm0_u_logic_M4nvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y120",
      INIT => X"FFC0FFAAC0C0AAAA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR2 => cortexm0_u_logic_Fey2z4_27796,
      ADR1 => cortexm0_u_logic_Jhy2z4_26474,
      ADR0 => cortexm0_u_logic_H9i2z4_26015,
      ADR3 => ahbmi_hrdata_6_IBUF_0,
      ADR5 => cortexm0_u_logic_Qbpvx4_0,
      O => N266
    );
  cortexm0_u_logic_H9i2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_H9i2z4_CLK,
      I => cortexm0_u_logic_M4nvx4_6174,
      O => cortexm0_u_logic_H9i2z4_26015,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_M4nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y120",
      INIT => X"FFFFEAC0FFFFEAC0"
    )
    port map (
      ADR5 => '1',
      ADR2 => ahbmi_hrdata_22_IBUF_0,
      ADR0 => cortexm0_u_logic_Qzw2z4_28971,
      ADR1 => cortexm0_u_logic_Vapvx4,
      ADR3 => cortexm0_u_logic_Pfovx4,
      ADR4 => N266,
      O => cortexm0_u_logic_M4nvx4_6174
    );
  cortexm0_u_logic_F1x2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_F1x2z4_CLK,
      I => cortexm0_u_logic_Pmhvx4,
      O => cortexm0_u_logic_F1x2z4_28914,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pmhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y118",
      INIT => X"0F8FFFFF00800000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vaw2z4_27434,
      ADR4 => hready,
      ADR1 => ahbmi_hrdata_7_IBUF_0,
      ADR5 => cortexm0_u_logic_F1x2z4_28914,
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR0 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Pmhvx4
    );
  cortexm0_u_logic_Tki2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tki2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tki2z4_1_IN,
      O => cortexm0_u_logic_Tki2z4_1_27259,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y128",
      INIT => X"00000000FFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o3_28554,
      ADR4 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o5_28555,
      ADR5 => cortexm0_u_logic_Ul9wx4,
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o
    );
  cortexm0_u_logic_Xwawx47 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y128",
      INIT => X"00000000FFFFFF32"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Xwawx42_28076,
      ADR5 => cortexm0_u_logic_H1cwx4,
      ADR3 => cortexm0_u_logic_Xwawx43_28077,
      ADR2 => cortexm0_u_logic_Xwawx41_29440,
      ADR4 => cortexm0_u_logic_Xwawx46_0,
      O => cortexm0_u_logic_Xwawx4
    );
  cortexm0_u_logic_Ffj2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X13Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_IN,
      O => cortexm0_u_logic_Ffj2z4_1_27253,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Xwawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y128",
      INIT => X"80A0F0F0FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ffj2z4_2_27176,
      ADR0 => cortexm0_u_logic_Emi2z4_2_28074,
      ADR2 => cortexm0_u_logic_O5t2z4_1_27387,
      ADR4 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Xwawx41_29440
    );
  cortexm0_u_logic_Wzawx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y129",
      INIT => X"00000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR3 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Wzawx42_28094
    );
  cortexm0_u_logic_W19wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y129",
      INIT => X"000000000A005050"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_1_27177,
      ADR4 => cortexm0_u_logic_Npk2z4_1_27255,
      ADR0 => cortexm0_u_logic_Ffj2z4_1_27253,
      ADR5 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR2 => cortexm0_u_logic_Aok2z4_1_26969,
      O => cortexm0_u_logic_W19wx41_29441
    );
  cortexm0_u_logic_B1q2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_B1q2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B1q2z4_IN,
      O => cortexm0_u_logic_B1q2z4_26489,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_W19wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y129",
      INIT => X"FFFF5F0FFFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Nsk2z4_2_27178,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_W19wx41_29441,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_W19wx43_26492
    );
  cortexm0_u_logic_Jhy2z4_cortexm0_u_logic_Jhy2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qbpvx4,
      O => cortexm0_u_logic_Qbpvx4_0
    );
  cortexm0_u_logic_Jhy2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jhy2z4_CLK,
      I => cortexm0_u_logic_Z7nvx4,
      O => cortexm0_u_logic_Jhy2z4_26474,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Z7nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"00F0000000200000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nbm2z4_26683,
      ADR2 => cortexm0_u_logic_Hlsvx4,
      ADR5 => N898,
      ADR0 => cortexm0_u_logic_Jhy2z4_26474,
      ADR1 => cortexm0_u_logic_Scpvx4_26473,
      ADR4 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Z7nvx4
    );
  cortexm0_u_logic_Ueovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"5050505050505050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Rbi3z4_27743,
      ADR2 => cortexm0_u_logic_Z7i2z4_27581,
      ADR5 => '1',
      O => cortexm0_u_logic_Ueovx4
    );
  cortexm0_u_logic_Qbpvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"00004000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fcj2z4_27742,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Scpvx4_26473,
      ADR0 => cortexm0_u_logic_Rbi3z4_27743,
      ADR2 => cortexm0_u_logic_Z7i2z4_27581,
      O => cortexm0_u_logic_Qbpvx4
    );
  cortexm0_u_logic_Scpvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"8800800000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wpsvx4,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => cortexm0_u_logic_Ppsvx4,
      ADR3 => N76,
      ADR5 => cortexm0_u_logic_Z5pvx4,
      O => cortexm0_u_logic_Scpvx4_26473
    );
  cortexm0_u_logic_Abovx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y117",
      INIT => X"FFBFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sorvx4,
      ADR0 => N655,
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR5 => cortexm0_u_logic_Hlsvx4,
      ADR2 => cortexm0_u_logic_Rqywx4,
      ADR1 => cortexm0_u_logic_Ueovx4,
      O => N1007
    );
  cortexm0_u_logic_Fzl2z4_cortexm0_u_logic_Fzl2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1113_pack_4,
      O => N1113
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y125",
      INIT => X"F0FFF0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => '1',
      O => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o2_28068
    );
  cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o5_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y125",
      INIT => X"F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o5_28555,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => '1',
      O => N1113_pack_4
    );
  cortexm0_u_logic_Mxor_Sfh2z4_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y125",
      INIT => X"050555550F0DFFDD"
    )
    port map (
      ADR2 => cortexm0_u_logic_Viy2z4_27004,
      ADR0 => cortexm0_u_logic_Fzl2z4_26138,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o3_28554,
      ADR5 => cortexm0_u_logic_Ul9wx4,
      ADR3 => N1113,
      O => N824
    );
  cortexm0_u_logic_Fzl2z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fzl2z4_CLK,
      I => cortexm0_u_logic_Fmqvx4,
      O => cortexm0_u_logic_Fzl2z4_26138,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fmqvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y125",
      INIT => X"FFFF0330FFFFABBA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      ADR3 => cortexm0_u_logic_Qzq2z4_26137,
      ADR4 => cortexm0_u_logic_Fmqvx43_27360,
      ADR2 => cortexm0_u_logic_Fzl2z4_26138,
      ADR0 => cortexm0_u_logic_Rxl2z4_26085,
      ADR5 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o,
      O => cortexm0_u_logic_Fmqvx4
    );
  cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y125",
      INIT => X"F5F5313100F50031"
    )
    port map (
      ADR5 => cortexm0_u_logic_Oohwx4,
      ADR3 => cortexm0_u_logic_C2yvx4,
      ADR2 => cortexm0_u_logic_N4yvx4,
      ADR0 => cortexm0_u_logic_Rngwx4,
      ADR4 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o1_0,
      ADR1 => N1674,
      O => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o
    );
  cortexm0_u_logic_X213z4_cortexm0_u_logic_X213z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tfxvx4,
      O => cortexm0_u_logic_Tfxvx4_0
    );
  cortexm0_u_logic_Gzvvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y130",
      INIT => X"000010C0300030C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Gzvvx41_29443
    );
  cortexm0_u_logic_Gzvvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y130",
      INIT => X"FFFFFFFFFF00FF33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Gzvvx42_29442,
      ADR3 => cortexm0_u_logic_Gzvvx41_29443,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Zj3wx4_M93wx4_OR_1345_o,
      O => cortexm0_u_logic_Gzvvx43_27661
    );
  cortexm0_u_logic_X213z4 : X_FF
    generic map(
      LOC => "SLICE_X13Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X213z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X213z4_IN,
      O => cortexm0_u_logic_X213z4_29090,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gzvvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X13Y130",
      INIT => X"0C110C000C110C00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Gzvvx42_29442
    );
  cortexm0_u_logic_Tfxvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X13Y130",
      INIT => X"C000C000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => '1',
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Tfxvx4
    );
  cortexm0_u_logic_M6ywx41_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"FFFF77FFFFF377F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fzl2z4_26138,
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_V7ywx4,
      O => cortexm0_u_logic_M6ywx41_28079
    );
  cortexm0_u_logic_Unm2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Unm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Unm2z4_IN,
      O => cortexm0_u_logic_Unm2z4_26629,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q8ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"555533330F0F00FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Rr73z4_26617,
      ADR1 => cortexm0_u_logic_Imt2z4_26618,
      ADR0 => cortexm0_u_logic_Skm2z4_26619,
      ADR2 => cortexm0_u_logic_Ii63z4_26620,
      ADR4 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR5 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Q8ywx41_26616
    );
  cortexm0_u_logic_Rr93z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rr93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rr93z4_IN,
      O => cortexm0_u_logic_Rr93z4_27369,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_H2wwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y121",
      INIT => X"333300FF0F0F5555"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ll83z4_0,
      ADR1 => cortexm0_u_logic_Cc73z4_0,
      ADR2 => cortexm0_u_logic_Gcr2z4_27579,
      ADR0 => cortexm0_u_logic_Rr93z4_27369,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1456
    );
  cortexm0_u_logic_Yx63z4_cortexm0_u_logic_Yx63z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cc73z4_8994,
      O => cortexm0_u_logic_Cc73z4_0
    );
  cortexm0_u_logic_Owhvx434 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y119",
      INIT => X"C400CC00F400FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Owhvx433_0,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_C34wx4_25975,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Owhvx434_27987
    );
  cortexm0_u_logic_Yx63z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yx63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yx63z4_IN,
      O => cortexm0_u_logic_Yx63z4_27642,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qd1wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X19Y119",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Qd1wx4_29063,
      O => cortexm0_u_logic_Qd1wx4_rt_9004
    );
  cortexm0_u_logic_Cc73z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cc73z4_CLK,
      I => cortexm0_u_logic_Qd1wx4_rt_9004,
      O => cortexm0_u_logic_Cc73z4_8994,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q273z4_cortexm0_u_logic_Q273z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N800,
      O => N800_0
    );
  cortexm0_u_logic_Bh0wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y135"
    )
    port map (
      IA => N1538,
      IB => N1539,
      O => N800,
      SEL => cortexm0_u_logic_Fuawx4_26061
    );
  cortexm0_u_logic_Bh0wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y135",
      INIT => X"D0D0D0D000D000D0"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Fj0wx4,
      ADR1 => cortexm0_u_logic_Hk0wx4,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR5 => cortexm0_u_logic_M9awx4_B19wx4_XOR_38_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      O => N1538
    );
  cortexm0_u_logic_Bh0wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y135",
      INIT => X"C2C200C2FEFE00FE"
    )
    port map (
      ADR1 => cortexm0_u_logic_M9awx4_B19wx4_XOR_38_o,
      ADR2 => cortexm0_u_logic_Fj0wx4,
      ADR3 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Hk0wx4,
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      O => N1539
    );
  cortexm0_u_logic_Q273z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q273z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q273z4_IN,
      O => cortexm0_u_logic_Q273z4_26950,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y135",
      INIT => X"AA00000050500000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Olg3z4_26261,
      ADR2 => cortexm0_u_logic_Vgg3z4_26260,
      ADR0 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR4 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR5 => cortexm0_u_logic_H3d3z4_4_26225,
      O => N1333
    );
  cortexm0_u_logic_N3v2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_N3v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_N3v2z4_IN,
      O => cortexm0_u_logic_N3v2z4_27703,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Y5ywx41_2 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y122",
      INIT => X"F0F0F0D0F0E0F0C0"
    )
    port map (
      ADR0 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Bxxwx4,
      ADR5 => cortexm0_u_logic_Q8ywx42_26628,
      ADR4 => cortexm0_u_logic_Q8ywx41_26616,
      ADR2 => N1120,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Y5ywx411
    );
  cortexm0_u_logic_Ukt2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ukt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ukt2z4_IN,
      O => cortexm0_u_logic_Ukt2z4_26893,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ylbwx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y122",
      INIT => X"30303F3F05F505F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vu93z4_26326,
      ADR3 => cortexm0_u_logic_Po83z4_26320,
      ADR1 => cortexm0_u_logic_Gf73z4_26323,
      ADR4 => cortexm0_u_logic_Yfn2z4_26329,
      ADR5 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR2 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1330
    );
  cortexm0_u_logic_Dq73z4_cortexm0_u_logic_Dq73z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ll83z4_9079,
      O => cortexm0_u_logic_Ll83z4_0
    );
  cortexm0_u_logic_Q8ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => X"550F0033550FFF33"
    )
    port map (
      ADR1 => cortexm0_u_logic_Unm2z4_26629,
      ADR5 => cortexm0_u_logic_Rvu2z4_26630,
      ADR0 => cortexm0_u_logic_Ejm2z4_26631,
      ADR2 => cortexm0_u_logic_Gmm2z4_26632,
      ADR4 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR3 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Q8ywx42_26628
    );
  cortexm0_u_logic_V7ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => X"000FFF0F33553355"
    )
    port map (
      ADR0 => cortexm0_u_logic_Dq73z4_26892,
      ADR2 => cortexm0_u_logic_Ukt2z4_26893,
      ADR4 => cortexm0_u_logic_Ruj2z4_26894,
      ADR1 => cortexm0_u_logic_Ug63z4_26895,
      ADR3 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR5 => cortexm0_u_logic_Yaz2z4_2_26325,
      O => cortexm0_u_logic_V7ywx41_29513
    );
  cortexm0_u_logic_Dq73z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dq73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dq73z4_IN,
      O => cortexm0_u_logic_Dq73z4_26892,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_V7ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => X"FFFCF3F0FFFCF3F0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR1 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR3 => cortexm0_u_logic_V7ywx42_26891,
      ADR4 => cortexm0_u_logic_V7ywx41_29513,
      ADR5 => '1',
      O => cortexm0_u_logic_V7ywx4
    );
  cortexm0_u_logic_Dq73z4_cortexm0_u_logic_Qd1wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => X"AAAAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qd1wx4_29063,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Dq73z4_cortexm0_u_logic_Qd1wx4_rt_9076
    );
  cortexm0_u_logic_Ll83z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ll83z4_CLK,
      I => cortexm0_u_logic_Dq73z4_cortexm0_u_logic_Qd1wx4_rt_9076,
      O => cortexm0_u_logic_Ll83z4_9079,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_J5i3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y142",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J5i3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J5i3z4_IN,
      O => cortexm0_u_logic_J5i3z4_26377,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mhn2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mhn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mhn2z4_IN,
      O => cortexm0_u_logic_Mhn2z4_26328,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rvu2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rvu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rvu2z4_IN,
      O => cortexm0_u_logic_Rvu2z4_26630,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y118",
      INIT => X"F7F5FFFFFFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Vssvx4,
      ADR4 => cortexm0_u_logic_Wai2z4_26011,
      ADR2 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => ahbmi_hrdata_10_IBUF_0,
      ADR3 => cortexm0_u_logic_Lstwx42_26294,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o1_27096
    );
  cortexm0_u_logic_Nn0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y137",
      INIT => X"FFFFFFFFFFFFFF5F"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Zfv2z4_26948,
      ADR5 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Nn0wx43_29512
    );
  cortexm0_u_logic_G123z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_G123z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_G123z4_IN,
      O => cortexm0_u_logic_G123z4_26945,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx49_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y137",
      INIT => X"D0D000D0D0D0D0D0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Yj43z4_26946,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_SF1101,
      ADR5 => cortexm0_u_logic_G123z4_26945,
      ADR1 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR2 => cortexm0_u_logic_Nn0wx43_29512,
      O => N1473
    );
  cortexm0_u_logic_Q1ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => X"00FF0F0F33335555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vu93z4_26326,
      ADR2 => cortexm0_u_logic_Psv2z4_26327,
      ADR3 => cortexm0_u_logic_Mhn2z4_26328,
      ADR1 => cortexm0_u_logic_Yfn2z4_26329,
      ADR4 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR5 => cortexm0_u_logic_Yaz2z4_2_26325,
      O => cortexm0_u_logic_Q1ywx42_26319
    );
  cortexm0_u_logic_Vu93z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vu93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vu93z4_IN,
      O => cortexm0_u_logic_Vu93z4_26326,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_V3m2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_V3m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V3m2z4_IN,
      O => cortexm0_u_logic_V3m2z4_27641,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vg53z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vg53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vg53z4_IN,
      O => cortexm0_u_logic_Vg53z4_27708,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vr32z4_Cs32z4_AND_5569_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y124",
      INIT => X"CFFFCF5F8FAF8F0F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kqzvx4,
      ADR0 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o,
      ADR3 => cortexm0_u_logic_Oq42z4,
      ADR4 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      O => cortexm0_u_logic_Vr32z4_Cs32z4_AND_5569_o
    );
  cortexm0_u_logic_N142z4_U142z4_AND_5606_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y124",
      INIT => X"FF33F53100000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cy33z4_28206,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR5 => cortexm0_u_logic_V7ywx4,
      ADR4 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o3_28203,
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o2_28199,
      O => cortexm0_u_logic_N142z4_U142z4_AND_5606_o
    );
  cortexm0_u_logic_Tj0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y124",
      INIT => X"5050101000F00030"
    )
    port map (
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR3 => N854,
      ADR0 => N855,
      ADR2 => N6,
      ADR5 => cortexm0_u_logic_Kkrvx4,
      O => cortexm0_u_logic_Tj0wx4_28909
    );
  cortexm0_u_logic_G6d3z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ro1wx4_28577,
      CLK => NlwBufferSignal_cortexm0_u_logic_G6d3z4_CLK,
      I => cortexm0_u_logic_Ko1wx4,
      O => cortexm0_u_logic_G6d3z4_28468,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Ko1wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y124",
      INIT => X"CCC4FFF5FFF7FFF5"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR4 => cortexm0_u_logic_Mtqvx43_26817,
      ADR5 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR2 => N435,
      ADR0 => N16,
      ADR3 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Ko1wx4
    );
  cortexm0_u_logic_O7zvx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y138",
      INIT => X"CCCCEFEC0000AFA0"
    )
    port map (
      ADR5 => cortexm0_u_logic_N8i3z4_26639,
      ADR3 => cortexm0_u_logic_E143z4_26637,
      ADR0 => cortexm0_u_logic_Mi13z4_0,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_SF1101,
      ADR1 => cortexm0_u_logic_C51xx4,
      O => N545
    );
  cortexm0_u_logic_E143z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_E143z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E143z4_IN,
      O => cortexm0_u_logic_E143z4_26637,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yj43z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yj43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yj43z4_IN,
      O => cortexm0_u_logic_Yj43z4_26946,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Skm2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Skm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Skm2z4_IN,
      O => cortexm0_u_logic_Skm2z4_26619,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_A9p2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_A9p2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_A9p2z4_IN,
      O => cortexm0_u_logic_A9p2z4_26957,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rro2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rro2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rro2z4_IN,
      O => cortexm0_u_logic_Rro2z4_26376,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y136",
      INIT => X"FFFFFFF3FFFFFF5F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zb83z4_26954,
      ADR0 => cortexm0_u_logic_Ht53z4_26955,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Nn0wx47_26953
    );
  cortexm0_u_logic_Z863z4_cortexm0_u_logic_Z863z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fvhvx4,
      O => cortexm0_u_logic_Fvhvx4_0
    );
  cortexm0_u_logic_Fvhvx423 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y126"
    )
    port map (
      IA => N1794,
      IB => N1795,
      O => cortexm0_u_logic_Fvhvx4,
      SEL => cortexm0_u_logic_Npk2z4_26050
    );
  cortexm0_u_logic_Fvhvx423_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y126",
      INIT => X"88AAC8FA88AA88AA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jhxvx4,
      ADR2 => cortexm0_u_logic_Fvhvx422_0,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => ahblite_bridge_dmao_ready,
      ADR0 => cortexm0_u_logic_Fvhvx419_29452,
      O => N1794
    );
  cortexm0_u_logic_Fvhvx423_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y126",
      INIT => X"FF2FFF22FF2FFF22"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Pcyvx4,
      ADR2 => cortexm0_u_logic_Zj3wx4,
      ADR0 => cortexm0_u_logic_Fvhvx420_29451,
      ADR1 => cortexm0_u_logic_Fjewx4,
      ADR3 => cortexm0_u_logic_Fvhvx419_29452,
      O => N1795
    );
  cortexm0_u_logic_Fvhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y126",
      INIT => X"FFFFFFFFFFFFFFBB"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Fvhvx412_28816,
      ADR4 => cortexm0_u_logic_Fvhvx414_28817,
      ADR0 => cortexm0_u_logic_Fvhvx418_28037,
      ADR5 => cortexm0_u_logic_Fvhvx413_28818,
      ADR1 => cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_26145,
      O => cortexm0_u_logic_Fvhvx419_29452
    );
  cortexm0_u_logic_Z863z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z863z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z863z4_IN,
      O => cortexm0_u_logic_Z863z4_29110,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fvhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y126",
      INIT => X"0000030100000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Zj3wx4,
      O => cortexm0_u_logic_Fvhvx420_29451
    );
  cortexm0_u_logic_Emi2z4_1_cortexm0_u_logic_Emi2z4_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_T3ovx4_pack_2,
      O => cortexm0_u_logic_T3ovx4
    );
  cortexm0_u_logic_Emi2z4_1_cortexm0_u_logic_Emi2z4_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xzavx43_6749,
      O => cortexm0_u_logic_Xzavx43_0
    );
  cortexm0_u_logic_T3ovx41 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y127"
    )
    port map (
      IA => N1880,
      IB => N1881,
      O => cortexm0_u_logic_T3ovx4_pack_2,
      SEL => cortexm0_u_logic_Npk2z4_2_27180
    );
  cortexm0_u_logic_T3ovx41_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y127",
      INIT => X"5F00FF005F5FFFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Nsk2z4_2_27178,
      ADR0 => cortexm0_u_logic_O5t2z4_1_27387,
      ADR2 => cortexm0_u_logic_Ffj2z4_1_27253,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      O => N1880
    );
  cortexm0_u_logic_T3ovx41_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y127",
      INIT => X"FFFFFFFF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR2 => cortexm0_u_logic_Aok2z4_1_26969,
      O => N1881
    );
  cortexm0_u_logic_Emi2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y127",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Emi2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Emi2z4_1_IN,
      O => cortexm0_u_logic_Emi2z4_1_27469,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Sgj2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y127",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_1_IN,
      O => cortexm0_u_logic_Sgj2z4_1_27470,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Oedwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y127",
      INIT => X"AAFFAAFFAAFFAAFF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => cortexm0_u_logic_Oedwx4
    );
  cortexm0_u_logic_Xzavx43 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y127",
      INIT => X"37333333"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_T3ovx4,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Xzavx43_6749
    );
  cortexm0_u_logic_E0d3z4_cortexm0_u_logic_E0d3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N622,
      O => N622_0
    );
  cortexm0_u_logic_E0d3z4_cortexm0_u_logic_E0d3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fscwx4,
      O => cortexm0_u_logic_Fscwx4_0
    );
  cortexm0_u_logic_Mc0wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y134"
    )
    port map (
      IA => N1518,
      IB => N1519,
      O => N622,
      SEL => cortexm0_u_logic_U6awx4_B19wx4_XOR_37_o
    );
  cortexm0_u_logic_Mc0wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y134",
      INIT => X"33AA030A33000300"
    )
    port map (
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_Lf0wx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26061,
      ADR4 => cortexm0_u_logic_Ce0wx4,
      ADR2 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      O => N1518
    );
  cortexm0_u_logic_Mc0wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y134",
      INIT => X"F050FC54F050FC54"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Fuawx4_26061,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_Ce0wx4,
      ADR2 => cortexm0_u_logic_Lf0wx4,
      O => N1519
    );
  cortexm0_u_logic_X8zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y134",
      INIT => X"0000002000000020"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pdi2z4_26491,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => '1',
      O => cortexm0_u_logic_X8zvx4
    );
  cortexm0_u_logic_Fscwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y134",
      INIT => X"FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Fscwx4
    );
  cortexm0_u_logic_E0d3z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_E0d3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E0d3z4_IN,
      O => cortexm0_u_logic_E0d3z4_28860,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mxor_Mgawx4_B19wx4_XOR_43_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y132",
      INIT => X"AAAAAA59AAAA5959"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uup2z4_27504,
      ADR4 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_W19wx451,
      ADR2 => cortexm0_u_logic_S71wx4,
      ADR0 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Mgawx4_B19wx4_XOR_43_o
    );
  cortexm0_u_logic_Mmux_Z78wx4134 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y132",
      INIT => X"CCCC0000FCFCF0F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_C61wx4,
      ADR1 => cortexm0_u_logic_Q8zvx4,
      ADR4 => cortexm0_u_logic_Dih2z4,
      ADR5 => cortexm0_u_logic_Mgawx4_B19wx4_XOR_43_o,
      O => cortexm0_u_logic_Mmux_Z78wx4133_28014
    );
  cortexm0_u_logic_S71wx45_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y132",
      INIT => X"05CD55DDFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hi83z4_26482,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR0 => cortexm0_u_logic_S71wx46_26557,
      ADR4 => cortexm0_u_logic_S71wx47_26558,
      ADR3 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR5 => cortexm0_u_logic_S71wx43_26560,
      O => N1471
    );
  cortexm0_u_logic_Hi83z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hi83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hi83z4_IN,
      O => cortexm0_u_logic_Hi83z4_26482,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S71wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y132",
      INIT => X"0000B00000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_O723z4_26553,
      ADR0 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR2 => cortexm0_u_logic_S71wx41_26554,
      ADR5 => cortexm0_u_logic_S71wx42_26555,
      ADR3 => cortexm0_u_logic_S71wx44_26556,
      ADR4 => N1471,
      O => cortexm0_u_logic_S71wx4
    );
  cortexm0_u_logic_Wj73z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wj73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wj73z4_IN,
      O => cortexm0_u_logic_Wj73z4_28859,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ey9wx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y133",
      INIT => X"333300FF0F0F5555"
    )
    port map (
      ADR0 => cortexm0_u_logic_E0d3z4_28860,
      ADR3 => cortexm0_u_logic_Ft83z4_29124,
      ADR2 => cortexm0_u_logic_Naq2z4_28861,
      ADR1 => cortexm0_u_logic_Wj73z4_28859,
      ADR4 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => N1395
    );
  cortexm0_u_logic_Dmvwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y133",
      INIT => X"0F550F550033FF33"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ccg3z4_29123,
      ADR1 => cortexm0_u_logic_Nag3z4_26442,
      ADR4 => cortexm0_u_logic_Rdg3z4_28992,
      ADR2 => cortexm0_u_logic_Gfg3z4_28994,
      ADR5 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR3 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => N1357
    );
  cortexm0_u_logic_Nsk2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_2_IN,
      O => cortexm0_u_logic_Nsk2z4_2_27178,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Ark2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ark2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ark2z4_IN,
      O => cortexm0_u_logic_Ark2z4_26081,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Ffj2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_2_IN,
      O => cortexm0_u_logic_Ffj2z4_2_27176,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_S71wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y128",
      INIT => X"0F33FFFF0F55FFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y873z4_26483,
      ADR0 => cortexm0_u_logic_Mzp2z4_26484,
      ADR4 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR5 => cortexm0_u_logic_H3d3z4_5_0,
      ADR2 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR3 => cortexm0_u_logic_T1d3z4_3_26224,
      O => cortexm0_u_logic_S71wx46_26557
    );
  cortexm0_u_logic_Nsk2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_1_IN,
      O => cortexm0_u_logic_Nsk2z4_1_27258,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Kuc2z45 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y128",
      INIT => X"C0F0F0F000F000F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Ffj2z4_1_27253,
      ADR4 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR5 => cortexm0_u_logic_Nsk2z4_1_27258,
      ADR2 => cortexm0_u_logic_Aok2z4_1_26969,
      ADR1 => cortexm0_u_logic_Tki2z4_1_27259,
      O => cortexm0_u_logic_Kuc2z45_27257
    );
  cortexm0_u_logic_Ycu2z4_cortexm0_u_logic_Ycu2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1716,
      O => N1716_0
    );
  cortexm0_u_logic_Ycu2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ycu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ycu2z4_IN,
      O => cortexm0_u_logic_Ycu2z4_26487,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S71wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y130",
      INIT => X"DDDD0D0D00DD000D"
    )
    port map (
      ADR0 => cortexm0_u_logic_D603z4_26870,
      ADR2 => cortexm0_u_logic_B1q2z4_26489,
      ADR5 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR3 => cortexm0_u_logic_Ycu2z4_26487,
      ADR4 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR1 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_S71wx44_26556
    );
  cortexm0_u_logic_Otyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y130",
      INIT => X"F0FFF0F0F0FFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Otyvx43_29453,
      ADR5 => '1',
      O => cortexm0_u_logic_Otyvx44_27916
    );
  cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y130",
      INIT => X"FF33EE22"
    )
    port map (
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => '1',
      O => N1716
    );
  cortexm0_u_logic_Otyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y130",
      INIT => X"737073707F7CFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Jky2z4_26077,
      ADR0 => cortexm0_u_logic_Yzi2z4_25978,
      O => cortexm0_u_logic_Otyvx43_29453
    );
  cortexm0_u_logic_Eyr2z4_cortexm0_u_logic_Eyr2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_P12wx47_6836,
      O => cortexm0_u_logic_P12wx47_0
    );
  cortexm0_u_logic_Eyr2z4_cortexm0_u_logic_Eyr2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N405,
      O => N405_0
    );
  cortexm0_u_logic_P12wx47 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y131"
    )
    port map (
      IA => N1600,
      IB => N1601,
      O => cortexm0_u_logic_P12wx47_6836,
      SEL => cortexm0_u_logic_H3d3z4_26335
    );
  cortexm0_u_logic_P12wx47_F : X_LUT6
    generic map(
      LOC => "SLICE_X14Y131",
      INIT => X"AAAAAFFFAAFFAFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Otr2z4_28148,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_Qz43z4_28843,
      ADR0 => cortexm0_u_logic_P12wx45_29454,
      O => N1600
    );
  cortexm0_u_logic_P12wx47_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y131",
      INIT => X"55550A0AFFFF0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Cvr2z4_28147,
      ADR5 => cortexm0_u_logic_Szr2z4_26934,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      O => N1601
    );
  cortexm0_u_logic_P12wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y131",
      INIT => X"33000F0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Eyr2z4_28071,
      ADR2 => cortexm0_u_logic_Qwr2z4_28841,
      ADR4 => cortexm0_u_logic_M1j2z4_26600,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_P12wx45_29454
    );
  cortexm0_u_logic_Eyr2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eyr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eyr2z4_IN,
      O => cortexm0_u_logic_Eyr2z4_28071,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_W5yvx4_Mcgvx4_OR_647_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y131",
      INIT => X"F0FFF0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => '1',
      O => cortexm0_u_logic_W5yvx4_Mcgvx4_OR_647_o
    );
  cortexm0_u_logic_Bspvx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X14Y131",
      INIT => X"00030003"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Mtqvx43_26817,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      O => N405
    );
  cortexm0_u_logic_Nsk2z4_cortexm0_u_logic_Nsk2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kuc2z44_6802,
      O => cortexm0_u_logic_Kuc2z44_0
    );
  cortexm0_u_logic_Kuc2z44 : X_MUX2
    generic map(
      LOC => "SLICE_X14Y129"
    )
    port map (
      IA => '0',
      IB => N1855,
      O => cortexm0_u_logic_Kuc2z44_6802,
      SEL => cortexm0_u_logic_Kuc2z43_27254
    );
  cortexm0_u_logic_Nsk2z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_IN,
      O => cortexm0_u_logic_Nsk2z4_25962,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  ahbmo_htrans_0_OBUF_1_398_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_398_D6LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Kuc2z44_G : X_LUT6
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => X"FCFFF0F0DCFF50F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_1_26969,
      ADR0 => cortexm0_u_logic_Ffj2z4_1_27253,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Tki2z4_1_27259,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      O => N1855
    );
  cortexm0_u_logic_Npk2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Npk2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Npk2z4_1_IN,
      O => cortexm0_u_logic_Npk2z4_1_27255,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Xwawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => X"0F0FFFFF0F03FFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Pdi2z4_26491,
      ADR1 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR3 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Xwawx43_28077
    );
  cortexm0_u_logic_Npk2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Npk2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Npk2z4_2_IN,
      O => cortexm0_u_logic_Npk2z4_2_27180,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_H1cwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y129",
      INIT => X"000000C000000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR1 => cortexm0_u_logic_Nsk2z4_1_27258,
      ADR2 => cortexm0_u_logic_Aok2z4_1_26969,
      ADR3 => cortexm0_u_logic_Tki2z4_1_27259,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_H1cwx4
    );
  cortexm0_u_logic_Hk0wx416_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y137",
      INIT => X"0AF00A0000C000C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rdg3z4_28992,
      ADR0 => cortexm0_u_logic_Kig3z4_28247,
      ADR4 => cortexm0_u_logic_Zjg3z4_26259,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      O => N1443
    );
  cortexm0_u_logic_Hk0wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y137",
      INIT => X"FFCFFFFFDDFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kig3z4_28247,
      ADR2 => cortexm0_u_logic_Zjg3z4_26259,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Hk0wx411_28246
    );
  cortexm0_u_logic_Pa33z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pa33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pa33z4_IN,
      O => cortexm0_u_logic_Pa33z4_26951,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx416_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y137",
      INIT => X"000000000000FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      O => N1444
    );
  cortexm0_u_logic_Zjg3z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zjg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zjg3z4_IN,
      O => cortexm0_u_logic_Zjg3z4_26259,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx416 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y137",
      INIT => X"47CF000047CF47CF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sog3z4_28991,
      ADR5 => cortexm0_u_logic_Tzg3z4_26241,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR2 => N1443,
      ADR3 => N1444,
      O => cortexm0_u_logic_Hk0wx418
    );
  cortexm0_u_logic_Ccg3z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ccg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ccg3z4_IN,
      O => cortexm0_u_logic_Ccg3z4_29123,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X14Y135",
      INIT => X"00FF000FFFFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Uuf3z4_27775,
      ADR2 => cortexm0_u_logic_Qrf3z4_26222,
      ADR4 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o4_27572
    );
  cortexm0_u_logic_Nag3z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nag3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nag3z4_IN,
      O => cortexm0_u_logic_Nag3z4_26442,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gfg3z4 : X_FF
    generic map(
      LOC => "SLICE_X14Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gfg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gfg3z4_IN,
      O => cortexm0_u_logic_Gfg3z4_28994,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qdj2z4_cortexm0_u_logic_Qdj2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N156_pack_3,
      O => N156
    );
  cortexm0_u_logic_Pfovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"03000B0003000B00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fcj2z4_27742,
      ADR4 => cortexm0_u_logic_Jhy2z4_26474,
      ADR2 => cortexm0_u_logic_Vaw2z4_27434,
      ADR1 => cortexm0_u_logic_Hlsvx4,
      ADR3 => cortexm0_u_logic_Scpvx4_26473,
      ADR5 => '1',
      O => cortexm0_u_logic_Pfovx4
    );
  cortexm0_u_logic_Loyvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"99999999"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fcj2z4_27742,
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Hlsvx4,
      ADR4 => '1',
      O => N156_pack_3
    );
  cortexm0_u_logic_Loyvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"51005151F300F3F3"
    )
    port map (
      ADR2 => cortexm0_u_logic_C192z4_J192z4_AND_6302_o,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_2_0,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR3 => N156,
      O => cortexm0_u_logic_Loyvx4_26794
    );
  cortexm0_u_logic_Qdj2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qdj2z4_CLK,
      I => cortexm0_u_logic_Llnvx4_7056,
      O => cortexm0_u_logic_Qdj2z4_25940,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Llnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y120",
      INIT => X"EEAAEEAAFFFFCC00"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Scpvx4_26473,
      ADR0 => N228,
      ADR4 => cortexm0_u_logic_Qdj2z4_25940,
      ADR3 => cortexm0_u_logic_Jcw2z4_0,
      ADR1 => cortexm0_u_logic_Pfovx4,
      O => cortexm0_u_logic_Llnvx4_7056
    );
  cortexm0_u_logic_Wxp2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y119",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U5qvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wxp2z4_CLK,
      I => cortexm0_u_logic_T50wx4,
      O => cortexm0_u_logic_Wxp2z4_26401,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_T50wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y119",
      INIT => X"FFFF22F222F222F2"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pri3z4_2_0,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => N156,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_C192z4_J192z4_AND_6302_o,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      O => cortexm0_u_logic_T50wx4
    );
  cortexm0_u_logic_Vwhvx441211 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y123",
      INIT => X"0000000055555555"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR0 => cortexm0_u_logic_Fij2z4_1_27256,
      O => cortexm0_u_logic_Vwhvx44121
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y123",
      INIT => X"EEAAEEAECC00CC0C"
    )
    port map (
      ADR4 => cortexm0_u_logic_S4w2z4_25974,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o8_29130,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o7_29128,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o9_29459,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o10_29107
    );
  cortexm0_u_logic_Ruj2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ruj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ruj2z4_IN,
      O => cortexm0_u_logic_Ruj2z4_26894,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y123",
      INIT => X"54FC55FFDCFCDDFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Vwhvx44121,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o9_29459
    );
  cortexm0_u_logic_E1r2z4_cortexm0_u_logic_E1r2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ppsvx45_pack_2,
      O => cortexm0_u_logic_Ppsvx45_29460
    );
  cortexm0_u_logic_Us2wx4_Nggvx4_OR_1282_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => X"FF0FFF0FFF0FFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1282_o
    );
  cortexm0_u_logic_Ppsvx45 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => X"FFFD0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => N1740,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Ppsvx45_pack_2
    );
  cortexm0_u_logic_Zz8wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => X"0000000000000080"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_X77wx4,
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      ADR1 => cortexm0_u_logic_Qzq2z4_26137,
      ADR4 => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1282_o,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Zz8wx4
    );
  cortexm0_u_logic_E1r2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_E1r2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E1r2z4_IN,
      O => cortexm0_u_logic_E1r2z4_27282,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ppsvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y124",
      INIT => X"22A220A022222020"
    )
    port map (
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_W9fwx4,
      ADR3 => cortexm0_u_logic_N0c2z4_Ju5wx4_AND_6666_o,
      ADR2 => cortexm0_u_logic_I1c2z4,
      ADR0 => cortexm0_u_logic_Ppsvx410_27854,
      ADR5 => cortexm0_u_logic_Ppsvx45_29460,
      O => cortexm0_u_logic_Ppsvx4
    );
  cortexm0_u_logic_Yzi2z4_cortexm0_u_logic_Yzi2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jvxvx4,
      O => cortexm0_u_logic_Jvxvx4_0
    );
  cortexm0_u_logic_Hyewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"0000001100000011"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Yzi2z4_25978,
      ADR3 => cortexm0_u_logic_Rxl2z4_26085,
      ADR1 => cortexm0_u_logic_Viy2z4_27004,
      ADR4 => cortexm0_u_logic_Jky2z4_26077,
      ADR5 => '1',
      O => cortexm0_u_logic_Hyewx4
    );
  cortexm0_u_logic_Mxor_Jvxvx4_xo_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"177E7EE8"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xly2z4_26086,
      ADR0 => cortexm0_u_logic_Yzi2z4_25978,
      ADR3 => cortexm0_u_logic_Rxl2z4_26085,
      ADR1 => cortexm0_u_logic_Viy2z4_27004,
      ADR4 => cortexm0_u_logic_Jky2z4_26077,
      O => cortexm0_u_logic_Jvxvx4
    );
  cortexm0_u_logic_U09wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"0000800000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Yzi2z4_25978,
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => N531
    );
  cortexm0_u_logic_Qdnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"FCCCFAAAF000FAAA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Scpvx4_26473,
      ADR1 => cortexm0_u_logic_Jhy2z4_26474,
      ADR5 => cortexm0_u_logic_Kyi2z4_27517,
      ADR0 => cortexm0_u_logic_Yzi2z4_25978,
      ADR2 => ahbmi_hrdata_8_IBUF_0,
      ADR3 => cortexm0_u_logic_Qbpvx4_0,
      O => N292
    );
  cortexm0_u_logic_Yzi2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yzi2z4_CLK,
      I => cortexm0_u_logic_Qdnvx4_7079,
      O => cortexm0_u_logic_Yzi2z4_25978,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qdnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y121",
      INIT => X"FFFFFCF0FFFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => ahbmi_hrdata_24_IBUF_0,
      ADR5 => cortexm0_u_logic_Ydw2z4_28968,
      ADR3 => cortexm0_u_logic_Vapvx4,
      ADR2 => cortexm0_u_logic_Pfovx4,
      ADR4 => N292,
      O => cortexm0_u_logic_Qdnvx4_7079
    );
  cortexm0_u_logic_E913z4_cortexm0_u_logic_E913z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1068_o_pack_2,
      O => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1068_o
    );
  cortexm0_u_logic_Mmux_Z78wx4143 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y126",
      INIT => X"FFFCFFF0FFCCFF00"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Bpzvx4,
      ADR2 => cortexm0_u_logic_Igi2z4_26010,
      ADR5 => cortexm0_u_logic_Ymawx4,
      ADR4 => cortexm0_u_logic_Cam2z4_25896,
      ADR1 => cortexm0_u_logic_Zz8wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4144_27036
    );
  cortexm0_u_logic_Fvhvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y126",
      INIT => X"00C000C000C050D0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fjewx4,
      ADR1 => cortexm0_u_logic_Qp3wx4,
      ADR3 => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1068_o,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Jf6wx4,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_Fvhvx414_28817
    );
  cortexm0_u_logic_E913z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_E913z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E913z4_IN,
      O => cortexm0_u_logic_E913z4_29049,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y126",
      INIT => X"F0FFB0BFF0FFB0BF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => N610
    );
  cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1068_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y126",
      INIT => X"EEFFEEFF"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Mv2wx4_Nggvx4_OR_1068_o_pack_2
    );
  cortexm0_u_logic_J43wx4_cortexm0_u_logic_J43wx4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4711_o_pack_6,
      O => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4711_o
    );
  cortexm0_u_logic_J43wx4_cortexm0_u_logic_J43wx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1465_o_pack_5,
      O => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1465_o
    );
  cortexm0_u_logic_J43wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y118",
      INIT => X"FFFFFFFFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_J43wx4
    );
  cortexm0_u_logic_Mmux_H3ivx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y118",
      INIT => X"CCCCCCCCCCCCCCCD"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1465_o,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_J43wx4,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Mmux_H3ivx411_28438
    );
  cortexm0_u_logic_Xx2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y118",
      INIT => X"4444444444444444"
    )
    port map (
      ADR3 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => cortexm0_u_logic_Xx2wx4
    );
  cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4711_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y118",
      INIT => X"00000080"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4711_o_pack_6
    );
  cortexm0_u_logic_Db7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y118",
      INIT => X"FF55FF55FF55FF55"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => '1',
      O => cortexm0_u_logic_Db7wx4
    );
  cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1465_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y118",
      INIT => X"00001000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4711_o,
      ADR4 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1465_o_pack_5
    );
  cortexm0_u_logic_L5owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"F000F030A000B030"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wai2z4_26011,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_S87wx4,
      O => cortexm0_u_logic_L5owx4
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"070F080F000F0F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_K7g3z4_27964,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Tzxwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR3 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o10_29227
    );
  cortexm0_u_logic_S87wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"FFFFFFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_S87wx4
    );
  cortexm0_u_logic_Dtj2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dtj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dtj2z4_IN,
      O => cortexm0_u_logic_Dtj2z4_26898,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Eyhvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y122",
      INIT => X"00A088A800000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR1 => cortexm0_u_logic_Y6t2z4_27089,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_S87wx4,
      O => cortexm0_u_logic_Eyhvx49_27536
    );
  cortexm0_u_logic_F57wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y125",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_F57wx4
    );
  cortexm0_u_logic_Mmux_H3ivx4119 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y117",
      INIT => X"FFFFEFFFFFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Db7wx4,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Xx2wx4,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Mmux_H3ivx4118_26544
    );
  cortexm0_u_logic_M41wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y130",
      INIT => X"DECCDFCDDFCFDFCF"
    )
    port map (
      ADR2 => cortexm0_u_logic_C61wx4,
      ADR0 => cortexm0_u_logic_Mgawx4_B19wx4_XOR_43_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26061,
      ADR1 => cortexm0_u_logic_Bpzvx4,
      O => N343
    );
  cortexm0_u_logic_S71wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y130",
      INIT => X"33373F37F3F7FFF7"
    )
    port map (
      ADR4 => cortexm0_u_logic_U5q2z4_0,
      ADR0 => cortexm0_u_logic_F4q2z4_26871,
      ADR5 => cortexm0_u_logic_J7q2z4_28976,
      ADR1 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR2 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR3 => cortexm0_u_logic_M1j2z4_26600,
      O => cortexm0_u_logic_S71wx47_26558
    );
  cortexm0_u_logic_Q2q2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q2q2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q2q2z4_IN,
      O => cortexm0_u_logic_Q2q2z4_26488,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S71wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y130",
      INIT => X"FF330F0355110501"
    )
    port map (
      ADR1 => cortexm0_u_logic_No93z4_26481,
      ADR2 => cortexm0_u_logic_X213z4_29090,
      ADR3 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR0 => cortexm0_u_logic_Q2q2z4_26488,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => cortexm0_u_logic_S71wx42_26555
    );
  cortexm0_u_logic_Vwhvx412_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y133",
      INIT => X"FFFFEFFFEFFFEFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR3 => cortexm0_u_logic_Jrnvx4,
      ADR0 => cortexm0_u_logic_Howvx4_B73wx4_AND_2719_o,
      ADR2 => hready,
      ADR5 => cortexm0_u_logic_Ucqvx4,
      ADR4 => cortexm0_u_logic_Bnfwx4,
      O => N1732
    );
  cortexm0_u_logic_Vwhvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y133",
      INIT => X"FFFFFFFF7555FDDD"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Tv2wx4,
      ADR5 => N1732,
      ADR3 => cortexm0_u_logic_Msyvx4,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_H2xvx4,
      O => cortexm0_u_logic_Vwhvx412_25935
    );
  cortexm0_u_logic_P82wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y133",
      INIT => X"A0FFFFFFFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Euh3z4_28978,
      ADR3 => cortexm0_u_logic_P82wx42_28979,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      ADR4 => cortexm0_u_logic_Ey9wx4,
      ADR5 => cortexm0_u_logic_P82wx41_28980,
      O => N1091
    );
  cortexm0_u_logic_Naq2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Naq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Naq2z4_IN,
      O => cortexm0_u_logic_Naq2z4_28861,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P82wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y133",
      INIT => X"1111BB111B1B1B1B"
    )
    port map (
      ADR1 => cortexm0_u_logic_J7q2z4_28976,
      ADR2 => cortexm0_u_logic_Y8q2z4_28857,
      ADR3 => cortexm0_u_logic_P82wx43_28977,
      ADR4 => N1091,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_P82wx4
    );
  cortexm0_u_logic_Rdq2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rdq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rdq2z4_IN,
      O => cortexm0_u_logic_Rdq2z4_29166,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wrg3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wrg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wrg3z4_IN,
      O => cortexm0_u_logic_Wrg3z4_28185,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kuc2z43 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y129",
      INIT => X"00000000FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Npk2z4_1_27255,
      ADR5 => cortexm0_u_logic_Fij2z4_1_27256,
      O => cortexm0_u_logic_Kuc2z43_27254
    );
  cortexm0_u_logic_Hyz2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hyz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hyz2z4_IN,
      O => cortexm0_u_logic_Hyz2z4_28985,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y129",
      INIT => X"0000FF0FFF0FFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_X6m2z4_28270,
      ADR2 => cortexm0_u_logic_Hyz2z4_28985,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o1_27412
    );
  cortexm0_u_logic_Edovx41_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => X"DC8C8C8CCCCCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ufy2z4_27792,
      ADR5 => cortexm0_u_logic_Vaw2z4_27434,
      ADR2 => hready,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => ahbmi_hrdata_23_IBUF_0,
      ADR4 => cortexm0_u_logic_Ueovx4,
      O => N900
    );
  cortexm0_u_logic_Ufy2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ufy2z4_CLK,
      I => cortexm0_u_logic_G8nvx4,
      O => cortexm0_u_logic_Ufy2z4_27792,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_G8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y115",
      INIT => X"FFE2FFAAFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hlsvx4,
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR3 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_Ufy2z4_27792,
      ADR2 => N900,
      ADR5 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_G8nvx4
    );
  cortexm0_u_logic_Sgj2z4_2_cortexm0_u_logic_Sgj2z4_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fij2z4_1_pack_7,
      O => cortexm0_u_logic_Fij2z4_1_27256
    );
  cortexm0_u_logic_W19wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y128",
      INIT => X"3033000000330000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Emi2z4_2_28074,
      ADR1 => cortexm0_u_logic_Npk2z4_1_27255,
      ADR2 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR4 => cortexm0_u_logic_Ffj2z4_1_27253,
      ADR3 => cortexm0_u_logic_Aok2z4_1_26969,
      O => cortexm0_u_logic_W19wx44_29464
    );
  cortexm0_u_logic_W19wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y128",
      INIT => X"BFBF00008C8F0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_1_27177,
      ADR0 => cortexm0_u_logic_Nsk2z4_2_27178,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_W19wx44_29464,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_W19wx45_26493
    );
  cortexm0_u_logic_Sgj2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X15Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_2_IN,
      O => cortexm0_u_logic_Sgj2z4_2_26968,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Kuc2z47 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y128",
      INIT => X"CDCDEFEFCDCDEFEF"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ffj2z4_1_27253,
      ADR0 => cortexm0_u_logic_Npk2z4_1_27255,
      ADR4 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR1 => cortexm0_u_logic_Fij2z4_1_27256,
      ADR5 => '1',
      O => cortexm0_u_logic_Kuc2z47_29463
    );
  cortexm0_u_logic_Hwhvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X15Y128",
      INIT => X"FF00FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hwhvx4,
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Hwhvx4_rt_7246
    );
  cortexm0_u_logic_Fij2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X15Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fij2z4_1_CLK,
      I => cortexm0_u_logic_Hwhvx4_rt_7246,
      O => cortexm0_u_logic_Fij2z4_1_pack_7,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Kuc2z48 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y128",
      INIT => X"0F0F0F070F0F0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nsk2z4_1_27258,
      ADR0 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR1 => cortexm0_u_logic_Ffj2z4_1_27253,
      ADR4 => cortexm0_u_logic_Kuc2z47_29463,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Kuc2z48_27261
    );
  cortexm0_u_logic_Pwg3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pwg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pwg3z4_IN,
      O => cortexm0_u_logic_Pwg3z4_26264,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Olg3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Olg3z4_CLK,
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => cortexm0_u_logic_Olg3z4_26261,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bh0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y135",
      INIT => X"3FFF3F3FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => N800_0,
      ADR4 => cortexm0_u_logic_Pri3z4_21_0,
      ADR1 => cortexm0_u_logic_Tj0wx4_28909,
      ADR5 => cortexm0_u_logic_Ia0wx4,
      O => cortexm0_u_logic_Bh0wx4_29117
    );
  cortexm0_u_logic_Rdg3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rdg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rdg3z4_IN,
      O => cortexm0_u_logic_Rdg3z4_28992,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Edovx41_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"353F333333333333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fey2z4_27796,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => hready,
      ADR4 => cortexm0_u_logic_Vaw2z4_27434,
      ADR0 => ahbmi_hrdata_22_IBUF_0,
      ADR3 => cortexm0_u_logic_Ueovx4,
      O => N904
    );
  cortexm0_u_logic_Fey2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fey2z4_CLK,
      I => cortexm0_u_logic_N8nvx4,
      O => cortexm0_u_logic_Fey2z4_27796,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_N8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y113",
      INIT => X"1504550000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nbm2z4_26683,
      ADR2 => N904,
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR3 => cortexm0_u_logic_Fey2z4_27796,
      ADR1 => cortexm0_u_logic_Hlsvx4,
      ADR5 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_N8nvx4
    );
  cortexm0_u_logic_Hmv2z4_cortexm0_u_logic_Hmv2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N807,
      O => N807_0
    );
  cortexm0_u_logic_Hmv2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hmv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hmv2z4_IN,
      O => cortexm0_u_logic_Hmv2z4_26486,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S71wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y131",
      INIT => X"FF3355110F030501"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xg33z4_29146,
      ADR2 => cortexm0_u_logic_Pz53z4_29151,
      ADR4 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR1 => cortexm0_u_logic_Hmv2z4_26486,
      ADR3 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR5 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      O => cortexm0_u_logic_S71wx41_26554
    );
  cortexm0_u_logic_Hp2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y131",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => '1',
      O => cortexm0_u_logic_Hp2wx4
    );
  cortexm0_u_logic_htrans_o_1_21_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y131",
      INIT => X"FF7FFF77"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Ppsvx4,
      ADR1 => cortexm0_u_logic_U5qvx4,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      O => N807
    );
  cortexm0_u_logic_Vwhvx417 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y131",
      INIT => X"CCFF04FF04FF04FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_A8yvx4,
      ADR2 => cortexm0_u_logic_G9w2z4_25972,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Pcyvx4,
      ADR3 => cortexm0_u_logic_Hp2wx4,
      O => cortexm0_u_logic_Vwhvx417_25969
    );
  cortexm0_u_logic_U5qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y131",
      INIT => X"005500F500550055"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => ahbmi_hresp_1_IBUF_0,
      ADR5 => ahbmi_hready_IBUF_0,
      ADR2 => ahblite_bridge_ahbmst_1_r_active(0),
      O => cortexm0_u_logic_U5qvx4
    );
  cortexm0_u_logic_Q52wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y132",
      INIT => X"F0F0FFF0FFF5F7F7"
    )
    port map (
      ADR5 => cortexm0_u_logic_P82wx4,
      ADR4 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_Fuawx4_26061,
      ADR2 => cortexm0_u_logic_Bpzvx4,
      O => N335
    );
  cortexm0_u_logic_U72wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y132",
      INIT => X"11FF1111F1FFF1F1"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xd8wx4,
      ADR5 => cortexm0_u_logic_Z62wx4,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR1 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR4 => cortexm0_u_logic_Pri3z4_16_0,
      ADR0 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => N666
    );
  cortexm0_u_logic_Z62wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y132",
      INIT => X"FFFF1FDFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_E153z4_28515,
      ADR3 => cortexm0_u_logic_Mi23z4_28516,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      O => N788
    );
  cortexm0_u_logic_E153z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_E153z4_CLK,
      I => cortexm0_u_logic_Q52wx4_29039,
      O => cortexm0_u_logic_E153z4_28515,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q52wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y132",
      INIT => X"FFFFFFFFFCFDFFFF"
    )
    port map (
      ADR4 => N20,
      ADR2 => N335,
      ADR1 => N666,
      ADR3 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR0 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Q52wx4_29039
    );
  cortexm0_u_logic_Ltg3z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ltg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ltg3z4_IN,
      O => cortexm0_u_logic_Ltg3z4_28993,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Sgj2z4_cortexm0_u_logic_Sgj2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N772,
      O => N772_0
    );
  GND_12_o_hrdata_31_equal_1_o_31_6 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y127",
      INIT => X"0303030303030303"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => ahbmi_hrdata_7_IBUF_0,
      ADR1 => ahbmi_hrdata_6_IBUF_0,
      ADR5 => '1',
      O => GND_12_o_hrdata_31_equal_1_o_31_5_29462
    );
  cortexm0_u_logic_Tuawx42_SW0_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X15Y127",
      INIT => X"00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_K9z2z4_27129,
      ADR3 => cortexm0_u_logic_Xwawx4,
      ADR2 => '1',
      ADR1 => '1',
      O => N772
    );
  GND_12_o_hrdata_31_equal_1_o_31_7 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y127",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => GND_12_o_hrdata_31_equal_1_o_31_Q,
      ADR1 => GND_12_o_hrdata_31_equal_1_o_31_1_27228,
      ADR3 => GND_12_o_hrdata_31_equal_1_o_31_2_27233,
      ADR4 => GND_12_o_hrdata_31_equal_1_o_31_3_27237,
      ADR2 => GND_12_o_hrdata_31_equal_1_o_31_4_27247,
      ADR5 => GND_12_o_hrdata_31_equal_1_o_31_5_29462,
      O => GND_12_o_hrdata_31_equal_1_o
    );
  cortexm0_u_logic_Owhvx439 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y127",
      INIT => X"F5FFF4FCF0FFF0FC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Owhvx432_29198,
      ADR1 => cortexm0_u_logic_Owhvx435_27986,
      ADR4 => cortexm0_u_logic_Owhvx438_29200,
      ADR5 => cortexm0_u_logic_Xhqvx4,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Owhvx439_29461
    );
  cortexm0_u_logic_Sgj2z4 : X_FF
    generic map(
      LOC => "SLICE_X15Y127",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_CLK,
      I => cortexm0_u_logic_Owhvx4,
      O => cortexm0_u_logic_Sgj2z4_25959,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Owhvx440 : X_LUT6
    generic map(
      LOC => "SLICE_X15Y127",
      INIT => X"FCFCCCCCFC54CC44"
    )
    port map (
      ADR5 => ahblite_bridge_dmao_ready,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => cortexm0_u_logic_Owhvx431_28566,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Pcyvx4,
      ADR4 => cortexm0_u_logic_Owhvx439_29461,
      O => cortexm0_u_logic_Owhvx4
    );
  cortexm0_u_logic_Zz1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => X"FFFFFFFFFAFEFAFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_K22wx42_28948,
      ADR1 => cortexm0_u_logic_Imnwx4_27734,
      ADR4 => cortexm0_u_logic_K22wx43_28947,
      ADR0 => N337,
      ADR2 => N614,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Zz1wx4_29050
    );
  cortexm0_u_logic_Cgyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => X"DD000000D0000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR3 => cortexm0_u_logic_Cgyvx411,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_26861,
      ADR4 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Cgyvx41_29476
    );
  cortexm0_u_logic_Cgyvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => X"A008AAA8A000AA00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_C192z4_J192z4_AND_6302_o,
      ADR2 => cortexm0_u_logic_U09wx4_B19wx4_XOR_31_o,
      ADR0 => cortexm0_u_logic_Cgyvx41_29476,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Cgyvx42_27155
    );
  cortexm0_u_logic_U2s2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_U2s2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U2s2z4_IN,
      O => cortexm0_u_logic_U2s2z4_26972,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cgyvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y126",
      INIT => X"FFFFF000FFFFF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Cgyvx42_27155,
      ADR2 => cortexm0_u_logic_Cgyvx43_27075,
      ADR3 => cortexm0_u_logic_Cgyvx45_27156,
      O => cortexm0_u_logic_Cgyvx4
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o17 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y127",
      INIT => X"FFF2FFA2FFF3FFF3"
    )
    port map (
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o17_29478
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o16 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y127",
      INIT => X"AAAAA2A2AAFFAAFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o16_29477
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o15 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y127",
      INIT => X"FFFFF3F355550000"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o15_29479
    );
  cortexm0_u_logic_Rhu2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rhu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rhu2z4_IN,
      O => cortexm0_u_logic_Rhu2z4_27194,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y127",
      INIT => X"FFFFFFFFEEAAFCFC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o16_29477,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o17_29478,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o15_29479,
      O => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o18_29103
    );
  cortexm0_u_logic_Iufwx4_Qfsvx4_OR_600_o_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_600_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_H3wvx4_pack_8,
      O => cortexm0_u_logic_H3wvx4_25946
    );
  cortexm0_u_logic_Iufwx4_Qfsvx4_OR_600_o_cortexm0_u_logic_Iufwx4_Qfsvx4_OR_600_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vllvx42_7739,
      O => cortexm0_u_logic_Vllvx42_0
    );
  cortexm0_u_logic_H3wvx4 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y128"
    )
    port map (
      IA => N1784,
      IB => N1785,
      O => cortexm0_u_logic_H3wvx4_pack_8,
      SEL => cortexm0_u_logic_O5t2z4_25961
    );
  cortexm0_u_logic_H3wvx4_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y128",
      INIT => X"8AAA8AAA8AAA0000"
    )
    port map (
      ADR0 => hready,
      ADR5 => cortexm0_u_logic_Df3wx46_26047,
      ADR1 => cortexm0_u_logic_U2x2z4_25986,
      ADR3 => cortexm0_u_logic_Hh3wx4,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Df3wx44_26046,
      O => N1784
    );
  cortexm0_u_logic_H3wvx4_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y128",
      INIT => X"5500000050000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => hready,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Df3wx46_26047,
      ADR2 => cortexm0_u_logic_Df3wx44_26046,
      O => N1785
    );
  cortexm0_u_logic_Iufwx4_Qfsvx4_OR_600_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y128",
      INIT => X"AAFFFFFFAAFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => '1',
      O => cortexm0_u_logic_Iufwx4_Qfsvx4_OR_600_o
    );
  cortexm0_u_logic_Vllvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y128",
      INIT => X"80CCC0CC"
    )
    port map (
      ADR1 => cortexm0_u_logic_H3wvx4_25946,
      ADR2 => cortexm0_u_logic_H9i2z4_26015,
      ADR0 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      O => cortexm0_u_logic_Vllvx42_7739
    );
  cortexm0_u_logic_Vwhvx423 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y128",
      INIT => X"BBBF333FAAAF000F"
    )
    port map (
      ADR5 => cortexm0_u_logic_L5wvx4_0,
      ADR1 => cortexm0_u_logic_Ct6wx4,
      ADR0 => cortexm0_u_logic_Hh3wx4,
      ADR4 => cortexm0_u_logic_Pyxvx4,
      ADR2 => cortexm0_u_logic_Iufwx4_Qfsvx4_OR_600_o,
      ADR3 => cortexm0_u_logic_U2x2z4_25986,
      O => cortexm0_u_logic_Vwhvx423_25983
    );
  cortexm0_u_logic_Cawwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y120",
      INIT => X"00FF0F0F33335555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Unm2z4_26629,
      ADR1 => cortexm0_u_logic_Rr73z4_26617,
      ADR3 => cortexm0_u_logic_Ii63z4_26620,
      ADR2 => cortexm0_u_logic_Gmm2z4_26632,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR5 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1404
    );
  cortexm0_u_logic_Ejm2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ejm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ejm2z4_IN,
      O => cortexm0_u_logic_Ejm2z4_26631,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y120",
      INIT => X"0F007F77FFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o4_29201
    );
  cortexm0_u_logic_Qz33z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qz33z4_CLK,
      I => cortexm0_u_logic_G5qvx4,
      O => cortexm0_u_logic_Qz33z4_28799,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_G5qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y116",
      INIT => X"FFFF7F5FFFFFFFFF"
    )
    port map (
      ADR0 => N431_0,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => cortexm0_u_logic_Pri3z4_1_0,
      ADR2 => cortexm0_u_logic_Exawx4_Lxawx4_AND_2035_o_27030,
      ADR5 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3_27584,
      ADR4 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_G5qvx4
    );
  cortexm0_u_logic_Ek03z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ek03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ek03z4_IN,
      O => cortexm0_u_logic_Ek03z4_28795,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C2rvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      O => N470
    );
  cortexm0_u_logic_Duuwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => X"33330F0F555500FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Txj2z4_26896,
      ADR0 => cortexm0_u_logic_Dq73z4_26892,
      ADR1 => cortexm0_u_logic_Ug63z4_26895,
      ADR2 => cortexm0_u_logic_Fwj2z4_26899,
      ADR5 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR4 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1363
    );
  cortexm0_u_logic_Ug63z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ug63z4_CLK,
      I => cortexm0_u_logic_Qppvx4,
      O => cortexm0_u_logic_Ug63z4_26895,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qppvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y123",
      INIT => X"DDFFFFFFDFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Cgyvx4,
      ADR3 => N28,
      ADR0 => N470,
      ADR5 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR2 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o_27861,
      ADR1 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Qppvx4
    );
  cortexm0_u_logic_Ii63z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ii63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ii63z4_IN,
      O => cortexm0_u_logic_Ii63z4_26620,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fwj2z4_cortexm0_u_logic_Fwj2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jp3wx4_pack_6,
      O => cortexm0_u_logic_Jp3wx4
    );
  cortexm0_u_logic_Fwj2z4_cortexm0_u_logic_Fwj2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_R9nwx4_pack_4,
      O => cortexm0_u_logic_R9nwx4
    );
  cortexm0_u_logic_Fwj2z4_cortexm0_u_logic_Fwj2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ky5wx4,
      O => cortexm0_u_logic_Ky5wx4_0
    );
  cortexm0_u_logic_Fwj2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fwj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fwj2z4_IN,
      O => cortexm0_u_logic_Fwj2z4_26899,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"80B080BC80B080BC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Wxp2z4_26401,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => N112
    );
  cortexm0_u_logic_Jp3wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"04040404"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => '1',
      O => cortexm0_u_logic_Jp3wx4_pack_6
    );
  cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"AA20FF75AAAAFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR5 => cortexm0_u_logic_Vy7wx4,
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ok7wx4,
      ADR4 => cortexm0_u_logic_Jp3wx4,
      O => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o
    );
  cortexm0_u_logic_O76wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"0000000500000005"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => '1',
      O => cortexm0_u_logic_O76wx4
    );
  cortexm0_u_logic_R9nwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"00BB00FB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_R9nwx4_pack_4
    );
  cortexm0_u_logic_Gcr2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gcr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gcr2z4_IN,
      O => cortexm0_u_logic_Gcr2z4_27579,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xxhvx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"4000400040004000"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => '1',
      O => N1690
    );
  cortexm0_u_logic_Ky5wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X16Y121",
      INIT => X"01010000"
    )
    port map (
      ADR4 => cortexm0_u_logic_O76wx4,
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Ky5wx4
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => X"FF7F2222FF7F2F2F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o1_29471
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => X"00F050F040F050F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o2_29473
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => X"FF04FF44FF04FF04"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o2_29473,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o3_29472
    );
  cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y119",
      INIT => X"0000FBF30000FAF0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o1_29471,
      ADR5 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o4_29201,
      ADR4 => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4711_o,
      ADR2 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o3_29472,
      O => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o
    );
  cortexm0_u_logic_Rvv2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rvv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rvv2z4_IN,
      O => cortexm0_u_logic_Rvv2z4_28145,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tkdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y125",
      INIT => X"CCFFCC00AAF0AAF0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lr9wx4,
      ADR4 => cortexm0_u_logic_Bywwx4,
      ADR2 => cortexm0_u_logic_Pybwx4,
      ADR1 => cortexm0_u_logic_Svqwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Tkdwx4
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y125",
      INIT => X"FF3355110F030501"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fre3z4_27811,
      ADR1 => cortexm0_u_logic_Rpe3z4_29019,
      ADR2 => cortexm0_u_logic_Duv2z4_29475,
      ADR5 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR3 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o8_29018
    );
  cortexm0_u_logic_Pybwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y125",
      INIT => X"030503F5F305F3F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Duv2z4_29475,
      ADR1 => cortexm0_u_logic_Uku2z4_26973,
      ADR5 => cortexm0_u_logic_W5s2z4_26974,
      ADR4 => cortexm0_u_logic_I4s2z4_26975,
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR2 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1166
    );
  cortexm0_u_logic_Duv2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Duv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Duv2z4_IN,
      O => cortexm0_u_logic_Duv2z4_29475,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pybwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y125",
      INIT => X"FFFFF0FFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1165,
      ADR4 => N1166,
      O => cortexm0_u_logic_Pybwx4
    );
  cortexm0_u_logic_Yg13z4_cortexm0_u_logic_Yg13z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o3_7580,
      O => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o3_0
    );
  cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y122"
    )
    port map (
      IA => N1838,
      IB => N1839,
      O => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o3_7580,
      SEL => cortexm0_u_logic_Fgm2z4_26040
    );
  cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"BBFFBBFF05FFAFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      ADR1 => cortexm0_u_logic_Knz2z4_28798,
      ADR0 => cortexm0_u_logic_Sjj2z4_26041,
      ADR4 => cortexm0_u_logic_Qz33z4_28799,
      ADR2 => cortexm0_u_logic_Z853z4_28800,
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      O => N1838
    );
  cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => X"DDDDFFFF0C3FFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Yg13z4_28794,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      ADR0 => cortexm0_u_logic_Ek03z4_28795,
      ADR3 => cortexm0_u_logic_Hq23z4_28796,
      ADR4 => cortexm0_u_logic_Rni2z4_26029,
      O => N1839
    );
  cortexm0_u_logic_Yg13z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yg13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yg13z4_IN,
      O => cortexm0_u_logic_Yg13z4_28794,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Imu2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Imu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Imu2z4_IN,
      O => cortexm0_u_logic_Imu2z4_28146,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P12wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y124",
      INIT => X"F0F0FFFF03F303F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Rvv2z4_28145,
      ADR4 => cortexm0_u_logic_Kc03z4_29115,
      ADR3 => cortexm0_u_logic_Imu2z4_28146,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_P12wx44_29196
    );
  cortexm0_u_logic_Csz2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Csz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Csz2z4_IN,
      O => cortexm0_u_logic_Csz2z4_28831,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Owq2z4_cortexm0_u_logic_Owq2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N655_pack_2,
      O => N655
    );
  cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2814_o : X_LUT6
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"CCC0444000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_V2xvx4,
      ADR1 => N1682,
      ADR4 => ahblite_bridge_dmao_ready,
      ADR3 => cortexm0_u_logic_Bswvx4,
      ADR2 => cortexm0_u_logic_Msyvx4,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      O => cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_26145
    );
  cortexm0_u_logic_Owq2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Owq2z4_CLK,
      I => cortexm0_u_logic_Fbnvx4,
      O => cortexm0_u_logic_Owq2z4_27518,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"CEFF0AFFCE0A0A0A"
    )
    port map (
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR1 => N908,
      ADR5 => cortexm0_u_logic_W5rvx4,
      ADR0 => cortexm0_u_logic_Owq2z4_27518,
      ADR2 => cortexm0_u_logic_F7rvx4_M7rvx4_AND_266_o,
      ADR3 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Fbnvx4
    );
  cortexm0_u_logic_V2xvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"33FF33FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Qdj2z4_25940,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => cortexm0_u_logic_V2xvx4
    );
  cortexm0_u_logic_Edovx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Nbm2z4_26683,
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      O => N655_pack_2
    );
  cortexm0_u_logic_Jvqvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y113",
      INIT => X"0100000000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hlsvx4,
      ADR5 => ahbmi_hrdata_28_IBUF_0,
      ADR0 => cortexm0_u_logic_Rbi3z4_27743,
      ADR3 => cortexm0_u_logic_Z7i2z4_27581,
      ADR1 => cortexm0_u_logic_Sorvx4,
      ADR2 => N655,
      O => N908
    );
  cortexm0_u_logic_C6mwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y111",
      INIT => X"000000F3000000F2"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tuvwx4,
      ADR4 => cortexm0_u_logic_Ye4wx4,
      ADR1 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR5 => cortexm0_u_logic_C6mwx43_27656,
      ADR0 => cortexm0_u_logic_C6mwx42_27655,
      ADR2 => cortexm0_u_logic_C6mwx41_27654,
      O => cortexm0_u_logic_C6mwx4
    );
  cortexm0_u_logic_G9w2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_G9w2z4_CLK,
      I => cortexm0_u_logic_Lrhvx4,
      O => cortexm0_u_logic_G9w2z4_25972,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lrhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y111",
      INIT => X"FFFF50FFAFAF00AF"
    )
    port map (
      ADR1 => '1',
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR0 => ahblite_bridge_dmao_ready,
      ADR5 => cortexm0_u_logic_G9w2z4_25972,
      ADR3 => cortexm0_u_logic_Rqywx4,
      ADR4 => cortexm0_u_logic_C6mwx4,
      O => cortexm0_u_logic_Lrhvx4
    );
  cortexm0_u_logic_U8cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y132",
      INIT => X"000050510000FFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR4 => cortexm0_u_logic_C61wx4,
      O => cortexm0_u_logic_U8cvx4
    );
  cortexm0_u_logic_C61wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y132",
      INIT => X"0F00333355553333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Slr2z4_26349,
      ADR0 => cortexm0_u_logic_J7q2z4_28976,
      ADR2 => N1089,
      ADR3 => cortexm0_u_logic_C61wx44_29174,
      ADR4 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_C61wx4
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y132",
      INIT => X"3333333333333300"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o
    );
  cortexm0_u_logic_Fa2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y132",
      INIT => X"0F0FFF0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26178,
      ADR2 => cortexm0_u_logic_Va3wx4_26812,
      ADR5 => cortexm0_u_logic_Oa3wx44_26677,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o,
      O => cortexm0_u_logic_Fa2wx4
    );
  cortexm0_u_logic_Pdi2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y129",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pdi2z4_CLK,
      I => cortexm0_u_logic_Eyhvx4,
      O => cortexm0_u_logic_Pdi2z4_26491,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Eyhvx420 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y129",
      INIT => X"F0F0F0F0F0F0E2B8"
    )
    port map (
      ADR0 => N992,
      ADR2 => N991,
      ADR3 => cortexm0_u_logic_X07wx4_27587,
      ADR1 => cortexm0_u_logic_Q07wx4,
      ADR4 => cortexm0_u_logic_Xt6wx44_27589,
      ADR5 => cortexm0_u_logic_Xt6wx43_27590,
      O => cortexm0_u_logic_Eyhvx4
    );
  cortexm0_u_logic_Y5cvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y130",
      INIT => X"FCF0F4F4F0F0F0F0"
    )
    port map (
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o2,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => N610,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      O => N1208
    );
  cortexm0_u_logic_Ktbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y130",
      INIT => X"00003F3F00003337"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR4 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o,
      O => cortexm0_u_logic_Ktbvx4
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y130",
      INIT => X"FFFFFFFFFFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_O5t2z4_1_27387,
      ADR4 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => N1446
    );
  cortexm0_u_logic_Fpi2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fpi2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fpi2z4_IN,
      O => cortexm0_u_logic_Fpi2z4_28448,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y130",
      INIT => X"0000898D00008D8D"
    )
    port map (
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Ucqvx4,
      ADR4 => N1446,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y131",
      INIT => X"7777777775777737"
    )
    port map (
      ADR1 => cortexm0_u_logic_Orj2z4_26221,
      ADR0 => cortexm0_u_logic_Qrf3z4_26222,
      ADR2 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR4 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR5 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o4_29482
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o31 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y131",
      INIT => X"FFFFFFAFFFFF77FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Orj2z4_26221,
      ADR1 => cortexm0_u_logic_Qrf3z4_26222,
      ADR5 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR3 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR4 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o3_29483
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y131",
      INIT => X"3302FF0202020F02"
    )
    port map (
      ADR4 => cortexm0_u_logic_M4j2z4_27772,
      ADR2 => cortexm0_u_logic_Aff3z4_28432,
      ADR5 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR1 => cortexm0_u_logic_C51xx4,
      ADR0 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o4_29482,
      ADR3 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o3_29483,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o5
    );
  cortexm0_u_logic_Orj2z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Orj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Orj2z4_IN,
      O => cortexm0_u_logic_Orj2z4_26221,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y131",
      INIT => X"FCCCFFFFF000F000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Pgf3z4_27774,
      ADR1 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR3 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o6_28437,
      ADR5 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o2_28430,
      ADR2 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o5,
      O => N1190
    );
  cortexm0_u_logic_Wo0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y136",
      INIT => X"808000FFB3B300FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_W5p2z4_27432,
      ADR5 => cortexm0_u_logic_L7p2z4_26240,
      ADR4 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_Wo0wx42_27172,
      ADR0 => N1184,
      ADR1 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Wo0wx4
    );
  cortexm0_u_logic_Xfcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y136",
      INIT => X"0000000055F555F7"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Wo0wx4,
      O => cortexm0_u_logic_Xfcvx4
    );
  cortexm0_u_logic_Wo0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y136",
      INIT => X"00000000F0305010"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ht53z4_26955,
      ADR0 => cortexm0_u_logic_Yj43z4_26946,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR2 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Wo0wx43_29489
    );
  cortexm0_u_logic_Eyg3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eyg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eyg3z4_IN,
      O => cortexm0_u_logic_Eyg3z4_26263,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wo0wx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y136",
      INIT => X"FFFF3707FFFF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wo0wx44_27423,
      ADR2 => cortexm0_u_logic_Tvh3z4_26952,
      ADR0 => cortexm0_u_logic_Ue9wx4,
      ADR1 => cortexm0_u_logic_M0i3z4_26941,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR4 => cortexm0_u_logic_Wo0wx43_29489,
      O => N1184
    );
  cortexm0_u_logic_Tjf3z4_cortexm0_u_logic_Tjf3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U052z4_B152z4_AND_5742_o1_7891,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o1_0
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o13 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y134"
    )
    port map (
      IA => N1602,
      IB => N1603,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o1_7891,
      SEL => cortexm0_u_logic_T1d3z4_26219
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o13_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y134",
      INIT => X"F5FDFFFFFFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bqf3z4_28864,
      ADR3 => cortexm0_u_logic_Ftf3z4_27770,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1602
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o13_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y134",
      INIT => X"7F3B7F3B7733FFBB"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ilf3z4_27773,
      ADR2 => cortexm0_u_logic_B6j2z4_28412,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o11_29485,
      O => N1603
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y134",
      INIT => X"5303530353035303"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Tjf3z4_27769,
      ADR0 => cortexm0_u_logic_Ftf3z4_27770,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o11_29485
    );
  cortexm0_u_logic_Tjf3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tjf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tjf3z4_IN,
      O => cortexm0_u_logic_Tjf3z4_27769,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ilf3z4_cortexm0_u_logic_Ilf3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z62wx46_7873,
      O => cortexm0_u_logic_Z62wx46_0
    );
  cortexm0_u_logic_Z62wx46 : X_MUX2
    generic map(
      LOC => "SLICE_X16Y133"
    )
    port map (
      IA => N1836,
      IB => N1837,
      O => cortexm0_u_logic_Z62wx46_7873,
      SEL => cortexm0_u_logic_Yaz2z4_26220
    );
  cortexm0_u_logic_Z62wx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X16Y133",
      INIT => X"0F3F0F3F5050505F"
    )
    port map (
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Wj73z4_28859,
      ADR4 => cortexm0_u_logic_E0d3z4_28860,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_Naq2z4_28861,
      O => N1836
    );
  cortexm0_u_logic_Z62wx46_G : X_LUT6
    generic map(
      LOC => "SLICE_X16Y133",
      INIT => X"0B0A0B0FAB0AAB0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_Fxv2z4_28855,
      ADR0 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Ccq2z4_28856,
      ADR5 => cortexm0_u_logic_Y8q2z4_28857,
      O => N1837
    );
  cortexm0_u_logic_C61wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y133",
      INIT => X"F531F5310000F531"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gq43z4_29119,
      ADR4 => cortexm0_u_logic_Xg33z4_29146,
      ADR0 => cortexm0_u_logic_Pz53z4_29151,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_C61wx42_29484
    );
  cortexm0_u_logic_Ilf3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ilf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ilf3z4_IN,
      O => cortexm0_u_logic_Ilf3z4_27773,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C61wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y133",
      INIT => X"8CBF0000FFFF0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_X213z4_29090,
      ADR1 => cortexm0_u_logic_Fgm2z4_26040,
      ADR0 => cortexm0_u_logic_Sjj2z4_26041,
      ADR5 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      ADR3 => N612,
      ADR4 => cortexm0_u_logic_C61wx42_29484,
      O => cortexm0_u_logic_C61wx44_29174
    );
  cortexm0_u_logic_Vgg3z4_cortexm0_u_logic_Vgg3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N931,
      O => N931_0
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y139",
      INIT => X"CFFFDFDFCFFFDFDF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qb3wx4,
      ADR3 => cortexm0_u_logic_Igi2z4_26010,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => cortexm0_u_logic_Wai2z4_26011,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR5 => '1',
      O => N930
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW3 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y139",
      INIT => X"CFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qb3wx4,
      ADR3 => cortexm0_u_logic_Igi2z4_26010,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      O => N931
    );
  cortexm0_u_logic_Qb3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y139",
      INIT => X"DDDDDDDCDDDDDDDD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Qb3wx43_29486,
      O => cortexm0_u_logic_Qb3wx4
    );
  cortexm0_u_logic_Qb3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y139",
      INIT => X"D3DFDFDFF3FFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Qb3wx41_29487
    );
  cortexm0_u_logic_Vgg3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vgg3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vgg3z4_IN,
      O => cortexm0_u_logic_Vgg3z4_26260,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qb3wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y139",
      INIT => X"0F0404040F000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_C68wx4_Z6gvx4_AND_1775_o,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Qb3wx42_26822,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Qb3wx41_29487,
      O => cortexm0_u_logic_Qb3wx43_29486
    );
  cortexm0_u_logic_Nn0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y137",
      INIT => X"FFFF000000FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Tvh3z4_26952,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Nn0wx44_29490
    );
  cortexm0_u_logic_Xyh3z4 : X_FF
    generic map(
      LOC => "SLICE_X16Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xyh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xyh3z4_IN,
      O => cortexm0_u_logic_Xyh3z4_26942,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X16Y137",
      INIT => X"FFFFF3C7FFFFF3F7"
    )
    port map (
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_Q273z4_26950,
      ADR0 => cortexm0_u_logic_Pa33z4_26951,
      ADR4 => cortexm0_u_logic_Nn0wx44_29490,
      O => cortexm0_u_logic_Nn0wx45_26949
    );
  cortexm0_u_logic_Hhd2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y131",
      INIT => X"F7B3E6A2D591C480"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qzq2z4_26137,
      ADR1 => cortexm0_u_logic_Fzl2z4_26138,
      ADR4 => cortexm0_u_logic_Dmvwx4,
      ADR5 => cortexm0_u_logic_Bjxwx4,
      ADR3 => cortexm0_u_logic_H1qwx4,
      ADR2 => cortexm0_u_logic_Xcuwx4,
      O => cortexm0_u_logic_Hhd2z4
    );
  cortexm0_u_logic_Ccq2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ccq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ccq2z4_IN,
      O => cortexm0_u_logic_Ccq2z4_28856,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_X07wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y131",
      INIT => X"03020F0E01030D0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Idk2z4_27659,
      ADR2 => N108,
      ADR1 => cortexm0_u_logic_Sxpvx4,
      ADR3 => cortexm0_u_logic_Zwcvx4,
      ADR0 => cortexm0_u_logic_Phh2z4,
      ADR5 => cortexm0_u_logic_Pri3z4_32_0,
      O => cortexm0_u_logic_X07wx4_27587
    );
  cortexm0_u_logic_Pg1wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y126",
      INIT => X"F0FA00AAFCFECCEE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kt43z4_27371,
      ADR0 => cortexm0_u_logic_Bk33z4_27372,
      ADR2 => N1212,
      ADR5 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR4 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      O => N741
    );
  cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y126",
      INIT => X"1DDD0C0C11DD0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fcj2z4_27742,
      ADR2 => cortexm0_u_logic_Vaw2z4_27434,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o1_29190,
      ADR3 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR0 => cortexm0_u_logic_Hlsvx4,
      O => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o2_29191
    );
  cortexm0_u_logic_Oas2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Oas2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Oas2z4_IN,
      O => cortexm0_u_logic_Oas2z4_27197,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y126",
      INIT => X"FF00270000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Hp2wx4,
      ADR5 => cortexm0_u_logic_Ppsvx4,
      ADR3 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o2_29191,
      O => N816
    );
  cortexm0_u_logic_Hmqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => X"0F550F55330033FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hmv2z4_26486,
      ADR0 => cortexm0_u_logic_Ycu2z4_26487,
      ADR2 => cortexm0_u_logic_Q2q2z4_26488,
      ADR1 => cortexm0_u_logic_B1q2z4_26489,
      ADR3 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR5 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1337
    );
  cortexm0_u_logic_Hmqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => X"1B1B00551B1BAAFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_No93z4_26481,
      ADR1 => cortexm0_u_logic_Hi83z4_26482,
      ADR2 => cortexm0_u_logic_Y873z4_26483,
      ADR5 => cortexm0_u_logic_Mzp2z4_26484,
      ADR0 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR4 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1336
    );
  cortexm0_u_logic_C61wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => X"FF0A0A0AFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ue9wx4,
      ADR3 => cortexm0_u_logic_U5q2z4_0,
      ADR0 => cortexm0_u_logic_O723z4_26553,
      ADR2 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR5 => cortexm0_u_logic_Hmqwx4,
      O => N1089
    );
  cortexm0_u_logic_No93z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_No93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_No93z4_IN,
      O => cortexm0_u_logic_No93z4_26481,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hmqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y129",
      INIT => X"FFF0FFFFFFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1336,
      ADR2 => N1337,
      O => cortexm0_u_logic_Hmqwx4
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uku2z4_26973,
      ADR0 => cortexm0_u_logic_W5s2z4_26974,
      ADR2 => cortexm0_u_logic_G1s2z4_28913,
      ADR5 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR3 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR4 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o1_29497
    );
  cortexm0_u_logic_W19wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => X"FF00FF00FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Pdi2z4_26491,
      ADR5 => cortexm0_u_logic_W19wx43_26492,
      ADR4 => cortexm0_u_logic_W19wx45_26493,
      O => cortexm0_u_logic_W19wx4
    );
  cortexm0_u_logic_Kzbwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => X"FCFCF0F0FFFCFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_K9z2z4_27129,
      ADR2 => cortexm0_u_logic_Kzbwx42_0,
      ADR4 => cortexm0_u_logic_Ul9wx4,
      ADR3 => cortexm0_u_logic_W19wx4,
      ADR5 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o,
      O => cortexm0_u_logic_Kzbwx4
    );
  cortexm0_u_logic_Uku2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uku2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uku2z4_IN,
      O => cortexm0_u_logic_Uku2z4_26973,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y127",
      INIT => X"00000000A0200000"
    )
    port map (
      ADR1 => cortexm0_u_logic_To33z4_27802,
      ADR3 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR2 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o1_29497,
      ADR0 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o8_29018,
      ADR5 => N1475,
      ADR4 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o7_28398,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o
    );
  cortexm0_u_logic_Xwawx4_Qobwx4_AND_2119_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y128",
      INIT => X"F7FFFFFF00000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Ffqvx4,
      ADR5 => cortexm0_u_logic_Xwawx4,
      O => cortexm0_u_logic_Xwawx4_Qobwx4_AND_2119_o
    );
  cortexm0_u_logic_Tki2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y128",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tki2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tki2z4_IN,
      O => cortexm0_u_logic_Tki2z4_25936,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Fuawx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y128",
      INIT => X"AA000AA0228802A8"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qzq2z4_26137,
      ADR5 => cortexm0_u_logic_Zhyvx4,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_W19wx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_Xwawx4_Qobwx4_AND_2119_o,
      O => N1067
    );
  cortexm0_u_logic_Kf13z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kf13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kf13z4_IN,
      O => cortexm0_u_logic_Kf13z4_28202,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_H3ivx411 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => X"FFAAFFEAFF00FFC0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fsyvx4,
      ADR0 => cortexm0_u_logic_Vwhvx44121,
      ADR5 => cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o,
      ADR4 => cortexm0_u_logic_Db7wx4,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Nt0xx4_O9qvx4_AND_4711_o,
      O => cortexm0_u_logic_Mmux_H3ivx41
    );
  cortexm0_u_logic_Knz2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Knz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Knz2z4_IN,
      O => cortexm0_u_logic_Knz2z4_28798,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zhyvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y120",
      INIT => X"FF00FFFF550F550F"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Z853z4_28800,
      ADR4 => cortexm0_u_logic_Qz33z4_28799,
      ADR0 => cortexm0_u_logic_Knz2z4_28798,
      ADR5 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1384
    );
  cortexm0_u_logic_Z853z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z853z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z853z4_IN,
      O => cortexm0_u_logic_Z853z4_28800,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_V7ywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y123",
      INIT => X"00FF555533330F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Txj2z4_26896,
      ADR0 => cortexm0_u_logic_Duu2z4_26897,
      ADR3 => cortexm0_u_logic_Dtj2z4_26898,
      ADR1 => cortexm0_u_logic_Fwj2z4_26899,
      ADR4 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR5 => cortexm0_u_logic_Yaz2z4_2_26325,
      O => cortexm0_u_logic_V7ywx42_26891
    );
  cortexm0_u_logic_Txj2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Txj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Txj2z4_IN,
      O => cortexm0_u_logic_Txj2z4_26896,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yfn2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yfn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yfn2z4_IN,
      O => cortexm0_u_logic_Yfn2z4_26329,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rr73z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rr73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rr73z4_IN,
      O => cortexm0_u_logic_Rr73z4_26617,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y122",
      INIT => X"0000000000A000C0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fn33z4_28490,
      ADR1 => cortexm0_u_logic_X563z4_28488,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => N1448
    );
  cortexm0_u_logic_Fn33z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fn33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fn33z4_IN,
      O => cortexm0_u_logic_Fn33z4_28490,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y122",
      INIT => X"FFFFA0ECFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wd23z4_28998,
      ADR0 => cortexm0_u_logic_Cmn2z4_27667,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      ADR5 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o2_29179,
      ADR4 => N1448,
      O => N1083
    );
  cortexm0_u_logic_Cawwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => X"5555333300FF0F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Rvu2z4_26630,
      ADR1 => cortexm0_u_logic_Imt2z4_26618,
      ADR0 => cortexm0_u_logic_Skm2z4_26619,
      ADR3 => cortexm0_u_logic_Ejm2z4_26631,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1405
    );
  cortexm0_u_logic_Imt2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Imt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Imt2z4_IN,
      O => cortexm0_u_logic_Imt2z4_26618,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cawwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y121",
      INIT => X"FFFFF0F0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      ADR3 => N1404,
      ADR4 => N1405,
      O => cortexm0_u_logic_Cawwx4
    );
  cortexm0_u_logic_Ok7wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y124",
      INIT => X"FFFFFFFFFFFEFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uup2z4_27504,
      ADR5 => cortexm0_u_logic_Zcn2z4_26211,
      ADR2 => cortexm0_u_logic_Cyq2z4_27132,
      ADR3 => cortexm0_u_logic_Fzl2z4_26138,
      ADR0 => cortexm0_u_logic_Qzq2z4_26137,
      ADR4 => cortexm0_u_logic_Hnwwx4,
      O => cortexm0_u_logic_Ok7wx45_27043
    );
  cortexm0_u_logic_Hnwwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y124",
      INIT => X"00000000F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR5 => cortexm0_u_logic_Aok2z4_1_26969,
      ADR2 => cortexm0_u_logic_Wai2z4_26011,
      O => cortexm0_u_logic_Hnwwx4
    );
  cortexm0_u_logic_Lyhvx410 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y124",
      INIT => X"FFFFFFFFCCDC0050"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kfpvx43_0,
      ADR2 => cortexm0_u_logic_Clewx4,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Lyhvx49_28576,
      O => cortexm0_u_logic_Lyhvx410_29496
    );
  cortexm0_u_logic_Wai2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wai2z4_CLK,
      I => cortexm0_u_logic_Lyhvx4,
      O => cortexm0_u_logic_Wai2z4_26011,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lyhvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y124",
      INIT => X"FFBFFFBBCC8CCC88"
    )
    port map (
      ADR1 => hready,
      ADR3 => cortexm0_u_logic_Lyhvx43_27744,
      ADR0 => cortexm0_u_logic_Lyhvx46_27756,
      ADR5 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_Lyhvx410_29496,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_Lyhvx4
    );
  cortexm0_u_logic_Gmm2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gmm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gmm2z4_IN,
      O => cortexm0_u_logic_Gmm2z4_26632,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qrf3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qrf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qrf3z4_IN,
      O => cortexm0_u_logic_Qrf3z4_26222,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y130",
      INIT => X"F3FF33FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_J5m2z4_27411,
      ADR4 => cortexm0_u_logic_Bf9wx4,
      ADR3 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o1_27412,
      ADR1 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o3_27413,
      ADR5 => cortexm0_u_logic_Ebbwx4,
      O => N1097
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y130",
      INIT => X"03530353F3530353"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jw93z4_27409,
      ADR0 => cortexm0_u_logic_Xx93z4_27271,
      ADR4 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o2_27410,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => N1097,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o
    );
  cortexm0_u_logic_Kuc2z49 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y130",
      INIT => X"FD00FD00FD00FC00"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Kuc2z41_27243,
      ADR5 => cortexm0_u_logic_Kuc2z48_27261,
      ADR1 => cortexm0_u_logic_Kuc2z42_27252,
      ADR4 => cortexm0_u_logic_Kuc2z46_27260,
      ADR2 => cortexm0_u_logic_Kuc2z44_0,
      O => cortexm0_u_logic_Kuc2z4
    );
  cortexm0_u_logic_Kuc2z46 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y130",
      INIT => X"FFFFFFFFF0FCC0CC"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Kuc2z45_27257,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Kuc2z46_27260
    );
  cortexm0_u_logic_Yb93z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yb93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yb93z4_IN,
      O => cortexm0_u_logic_Yb93z4_27644,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fzxwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y116",
      INIT => X"000FFF0F33553355"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hbv2z4_27645,
      ADR4 => cortexm0_u_logic_H2m2z4_27646,
      ADR1 => cortexm0_u_logic_T0m2z4_27647,
      ADR0 => cortexm0_u_logic_Yb93z4_27644,
      ADR3 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR5 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Fzxwx42_27643
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y132",
      INIT => X"3F3F3F3F003F003F"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Hc23z4_27196,
      ADR2 => cortexm0_u_logic_Rds2z4_27202,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o4_29501
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y132",
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Rds2z4_27202,
      ADR5 => cortexm0_u_logic_M1j2z4_26600,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o8_27201
    );
  cortexm0_u_logic_C3cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y132",
      INIT => X"0000000033FF3337"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o,
      O => cortexm0_u_logic_C3cvx4
    );
  cortexm0_u_logic_Rds2z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rds2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rds2z4_IN,
      O => cortexm0_u_logic_Rds2z4_27202,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y132",
      INIT => X"F033553300335533"
    )
    port map (
      ADR1 => cortexm0_u_logic_G1s2z4_28913,
      ADR0 => cortexm0_u_logic_Rkd3z4_27070,
      ADR2 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o4_29501,
      ADR5 => N598,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y135",
      INIT => X"CF00CF0CCF11CF1D"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wbf3z4_28443,
      ADR4 => cortexm0_u_logic_Ldf3z4_28444,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o9_29503
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y135",
      INIT => X"7F5F33007F7F3333"
    )
    port map (
      ADR5 => cortexm0_u_logic_Xmf3z4_28439,
      ADR2 => cortexm0_u_logic_Uuf3z4_27775,
      ADR0 => cortexm0_u_logic_M1j2z4_26600,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o8_29504
    );
  cortexm0_u_logic_Mxor_T7cwx4_B19wx4_XOR_52_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y135",
      INIT => X"EE11FE01AA55FA05"
    )
    port map (
      ADR5 => N582_0,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR1 => cortexm0_u_logic_Y29wx4,
      ADR2 => cortexm0_u_logic_W19wx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o,
      O => cortexm0_u_logic_T7cwx4_B19wx4_XOR_52_o
    );
  cortexm0_u_logic_Uuf3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uuf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uuf3z4_IN,
      O => cortexm0_u_logic_Uuf3z4_27775,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y135",
      INIT => X"FF00F80000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o10,
      ADR2 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o9_29503,
      ADR1 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o8_29504,
      ADR3 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o1_0,
      ADR5 => N1190,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o
    );
  cortexm0_u_logic_T0m2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T0m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T0m2z4_IN,
      O => cortexm0_u_logic_T0m2z4_27647,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kfr2z4_cortexm0_u_logic_Kfr2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N798,
      O => N798_0
    );
  cortexm0_u_logic_Qz0wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y120"
    )
    port map (
      IA => N1536,
      IB => N1537,
      O => N798,
      SEL => cortexm0_u_logic_Fuawx4_26061
    );
  cortexm0_u_logic_Qz0wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y120",
      INIT => X"88088808CC0CCC0C"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_U11wx4,
      ADR3 => cortexm0_u_logic_W21wx4,
      ADR2 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_42_o,
      ADR5 => cortexm0_u_logic_X8zvx4,
      O => N1536
    );
  cortexm0_u_logic_Qz0wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y120",
      INIT => X"F5F531313131F500"
    )
    port map (
      ADR5 => cortexm0_u_logic_U11wx4,
      ADR4 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_42_o,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_W21wx4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      O => N1537
    );
  cortexm0_u_logic_Muawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y120",
      INIT => X"FFFFFFFFFF335713"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_Muawx4
    );
  cortexm0_u_logic_Kfr2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kfr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kfr2z4_IN,
      O => cortexm0_u_logic_Kfr2z4_27580,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B91wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y120",
      INIT => X"F6F0F7F1F7F5F7F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ra1wx4,
      ADR1 => cortexm0_u_logic_Ciawx4_B19wx4_XOR_44_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26061,
      ADR2 => cortexm0_u_logic_Bpzvx4,
      O => N341
    );
  cortexm0_u_logic_Cai3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cai3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cai3z4_IN,
      O => cortexm0_u_logic_Cai3z4_27863,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hq23z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hq23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hq23z4_IN,
      O => cortexm0_u_logic_Hq23z4_28796,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y117",
      INIT => X"080000000A000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vssvx4,
      ADR3 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => ahbmi_hrdata_5_IBUF_0,
      ADR2 => cortexm0_u_logic_Ffs2z4_26452,
      ADR5 => cortexm0_u_logic_Lstwx42_26294,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => N168
    );
  cortexm0_u_logic_Tkzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y134",
      INIT => X"20A0202030F03030"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jucwx4,
      ADR3 => N164,
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Tkzvx4
    );
  cortexm0_u_logic_Jucwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y134",
      INIT => X"FFFF00FFFFFF00EF"
    )
    port map (
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Jucwx4
    );
  cortexm0_u_logic_Tvh3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tvh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tvh3z4_IN,
      O => cortexm0_u_logic_Tvh3z4_26952,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hbv2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hbv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hbv2z4_IN,
      O => cortexm0_u_logic_Hbv2z4_27645,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wjjwx4_Dkjwx4_AND_2814_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y113",
      INIT => X"FFFFFF3F5F5F5F1F"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_A4t2z4_26016,
      O => N1682
    );
  cortexm0_u_logic_Qb3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y136",
      INIT => X"8822555580AA5055"
    )
    port map (
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Qb3wx42_26822
    );
  cortexm0_u_logic_M0i3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_M0i3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M0i3z4_IN,
      O => cortexm0_u_logic_M0i3z4_26941,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wo0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y136",
      INIT => X"FFFFFFFF7F5F7FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pa33z4_26951,
      ADR1 => cortexm0_u_logic_G123z4_26945,
      ADR0 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Wo0wx41_27174
    );
  cortexm0_u_logic_S2r2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_S2r2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_S2r2z4_IN,
      O => cortexm0_u_logic_S2r2z4_27283,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Owhvx41211 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y119",
      INIT => X"FFFF0FFFFFFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_C34wx4_25975,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Owhvx4121
    );
  cortexm0_u_logic_Owhvx435 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y119",
      INIT => X"CCCECCCCCCCCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Owhvx434_27987,
      ADR2 => cortexm0_u_logic_S4w2z4_25974,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Owhvx4121,
      O => cortexm0_u_logic_Owhvx435_27986
    );
  hsize_1_hsize_1_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hsize(0),
      O => hsize_0_0
    );
  cortexm0_u_logic_hsize_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y143",
      INIT => X"FF00FF33FF00FF33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Qr42z4_26784,
      ADR3 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR5 => '1',
      O => hsize(1)
    );
  cortexm0_u_logic_hsize_o_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X17Y143",
      INIT => X"00220022"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Oq42z4,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      O => hsize(0)
    );
  cortexm0_u_logic_Ht53z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ht53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ht53z4_IN,
      O => cortexm0_u_logic_Ht53z4_26955,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wo0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y137",
      INIT => X"FFFFFFFFAFBFFFBF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yj43z4_26946,
      ADR0 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR1 => cortexm0_u_logic_Ht53z4_26955,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Wo0wx44_27423
    );
  cortexm0_u_logic_Dmvwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y133",
      INIT => X"05F505F50303F3F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dng3z4_26443,
      ADR0 => cortexm0_u_logic_Hqg3z4_26461,
      ADR3 => cortexm0_u_logic_Wrg3z4_28185,
      ADR4 => cortexm0_u_logic_Sog3z4_28991,
      ADR2 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1358
    );
  cortexm0_u_logic_Dng3z4 : X_FF
    generic map(
      LOC => "SLICE_X17Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dng3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dng3z4_IN,
      O => cortexm0_u_logic_Dng3z4_26443,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dmvwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X17Y133",
      INIT => X"FFFFF0FFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1357,
      ADR4 => N1358,
      O => cortexm0_u_logic_Dmvwx4
    );
  cortexm0_u_logic_Imnwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"FFFFF0FFFFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Lstwx41
    );
  cortexm0_u_logic_Intwx4_Pntwx4_AND_3952_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"0000000000000020"
    )
    port map (
      ADR5 => cortexm0_u_logic_Lz93z4_26581,
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Kop2z4_26582,
      ADR2 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => cortexm0_u_logic_Intwx4_Pntwx4_AND_3952_o
    );
  cortexm0_u_logic_Lstwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"00FFFFFF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Lstwx42_26294,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4
    );
  cortexm0_u_logic_Gf43z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gf43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gf43z4_IN,
      O => cortexm0_u_logic_Gf43z4_28267,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lstwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y121",
      INIT => X"F0CCF0FFE0EEE0EE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR2 => cortexm0_u_logic_Lstwx41,
      O => cortexm0_u_logic_Lstwx42_26294
    );
  cortexm0_u_logic_To23z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_To23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_To23z4_IN,
      O => cortexm0_u_logic_To23z4_28205,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bxxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => X"FFF0FFF0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Emi2z4_1_27469,
      ADR2 => cortexm0_u_logic_Sgj2z4_1_27470,
      ADR5 => cortexm0_u_logic_Wai2z4_1_27471,
      O => cortexm0_u_logic_Bxxwx4
    );
  cortexm0_u_logic_N142z4_U142z4_AND_5606_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => X"0000FFFF00FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Kf13z4_28202,
      ADR4 => cortexm0_u_logic_U4z2z4_27889,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_N142z4_U142z4_AND_5606_o1_29507
    );
  cortexm0_u_logic_N142z4_U142z4_AND_5606_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y124",
      INIT => X"FFFF0F0F010D010D"
    )
    port map (
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_Wlz2z4_28200,
      ADR5 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_L753z4_28201,
      ADR4 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o1_29507,
      O => cortexm0_u_logic_N142z4_U142z4_AND_5606_o2_28199
    );
  cortexm0_u_logic_Rblwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => X"000C000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Jky2z4_26077,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Yzi2z4_25978,
      ADR3 => cortexm0_u_logic_Rxl2z4_26085,
      O => cortexm0_u_logic_Rblwx45_27566
    );
  cortexm0_u_logic_Cy33z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cy33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cy33z4_IN,
      O => cortexm0_u_logic_Cy33z4_28206,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K22wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y125",
      INIT => X"0C0C0C0CFF0CFF0C"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_P12wx4,
      ADR3 => cortexm0_u_logic_Pri3z4_9_0,
      ADR5 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      O => N614
    );
  cortexm0_u_logic_W19wx45_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => X"FFF0FFF000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_W19wx43_26492,
      ADR3 => cortexm0_u_logic_W19wx45_26493,
      O => cortexm0_u_logic_W19wx451
    );
  cortexm0_u_logic_Z62wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => X"FF330F0355110501"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wnu2z4_29178,
      ADR0 => cortexm0_u_logic_Rdq2z4_29166,
      ADR1 => cortexm0_u_logic_Lph3z4_29154,
      ADR4 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      ADR3 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_Z62wx42_29510
    );
  cortexm0_u_logic_Xmf3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xmf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xmf3z4_IN,
      O => cortexm0_u_logic_Xmf3z4_28439,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Z62wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y130",
      INIT => X"A0008000A0000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR0 => N788,
      ADR2 => cortexm0_u_logic_Z62wx41_29230,
      ADR5 => cortexm0_u_logic_Z62wx48_29232,
      ADR4 => cortexm0_u_logic_Z62wx46_0,
      ADR3 => cortexm0_u_logic_Z62wx42_29510,
      O => cortexm0_u_logic_Z62wx4
    );
  cortexm0_u_logic_Ql33z4_cortexm0_u_logic_Ql33z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1103,
      O => N1103_0
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o3_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y126"
    )
    port map (
      IA => N1848,
      IB => N1849,
      O => N1103,
      SEL => cortexm0_u_logic_Fgm2z4_26040
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o3_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => X"4F4A000045400000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rni2z4_26029,
      ADR0 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR1 => cortexm0_u_logic_H903z4_28821,
      ADR3 => cortexm0_u_logic_I463z4_27204,
      ADR5 => cortexm0_u_logic_Zu43z4_27205,
      O => N1848
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o3_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => X"000000F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Ql33z4_29508,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      O => N1849
    );
  cortexm0_u_logic_Mrsvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => X"FFFFA0A0FFAFFFAE"
    )
    port map (
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Mrsvx413_29186
    );
  cortexm0_u_logic_Ql33z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ql33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ql33z4_IN,
      O => cortexm0_u_logic_Ql33z4_29508,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y126",
      INIT => X"333FFF3F77FF77FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_B613z4_27193,
      ADR2 => cortexm0_u_logic_Rhu2z4_27194,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR0 => cortexm0_u_logic_Ql33z4_29508,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o1_27192
    );
  cortexm0_u_logic_Vtyvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => X"AAAAAAAAA8AAA8A0"
    )
    port map (
      ADR0 => hready,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Vtyvx41_28134,
      ADR2 => cortexm0_u_logic_Vtyvx43_28138,
      ADR4 => cortexm0_u_logic_Vtyvx44_28135,
      ADR5 => cortexm0_u_logic_Mkrwx4,
      O => cortexm0_u_logic_Vtyvx4
    );
  cortexm0_u_logic_Pjqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => X"10D01CDC13D31FDF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rhu2z4_27194,
      ADR3 => cortexm0_u_logic_Oas2z4_27197,
      ADR0 => cortexm0_u_logic_Z8s2z4_28307,
      ADR5 => cortexm0_u_logic_Arv2z4_28466,
      ADR1 => cortexm0_u_logic_Fgm2z4_1_26490,
      ADR2 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1322
    );
  cortexm0_u_logic_Dq83z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dq83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dq83z4_IN,
      O => cortexm0_u_logic_Dq83z4_26970,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pjqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y127",
      INIT => X"FFFFFFFFFF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR4 => N1321,
      ADR3 => N1322,
      O => cortexm0_u_logic_Pjqwx4
    );
  cortexm0_u_logic_Mxor_Ns9wx4_B19wx4_XOR_34_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y131",
      INIT => X"F0A5A5A5F0E1E1E1"
    )
    port map (
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR5 => cortexm0_u_logic_Z62wx4,
      ADR1 => cortexm0_u_logic_W19wx451,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_34_o
    );
  cortexm0_u_logic_Wzawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y131",
      INIT => X"CCCCCC0CCCCCCC4C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Wzawx41_28093,
      ADR3 => cortexm0_u_logic_Wzawx42_28094,
      ADR5 => cortexm0_u_logic_Jrnvx4,
      ADR2 => cortexm0_u_logic_T3ovx4,
      O => cortexm0_u_logic_Wzawx4
    );
  cortexm0_u_logic_Mmux_Z78wx4132 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y131",
      INIT => X"77335500F7F3F5F0"
    )
    port map (
      ADR5 => cortexm0_u_logic_J4awx4_O3awx4_AND_1954_o,
      ADR4 => cortexm0_u_logic_Hy0wx4,
      ADR2 => cortexm0_u_logic_Nozvx4,
      ADR3 => cortexm0_u_logic_N90wx4,
      ADR1 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR0 => cortexm0_u_logic_E5awx4_B19wx4_XOR_36_o,
      O => cortexm0_u_logic_Mmux_Z78wx4131_29511
    );
  cortexm0_u_logic_Bqf3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bqf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bqf3z4_IN,
      O => cortexm0_u_logic_Bqf3z4_28864,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4135 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y131",
      INIT => X"FFFFFFFFFFFFFFAE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fj0wx4,
      ADR2 => cortexm0_u_logic_M9awx4_B19wx4_XOR_38_o,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4132_27407,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4130_28013,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4133_28014,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4131_29511,
      O => cortexm0_u_logic_Mmux_Z78wx4134_28011
    );
  cortexm0_u_logic_E5awx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => X"FFC3FF00FFEBFFAA"
    )
    port map (
      ADR1 => cortexm0_u_logic_C3z2z4_27135,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR0 => cortexm0_u_logic_W19wx451,
      ADR5 => cortexm0_u_logic_Wa0wx4,
      O => cortexm0_u_logic_E5awx4
    );
  cortexm0_u_logic_Mxor_E5awx4_B19wx4_XOR_36_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_E5awx4,
      O => cortexm0_u_logic_E5awx4_B19wx4_XOR_36_o
    );
  cortexm0_u_logic_Mxor_Ejawx4_B19wx4_XOR_45_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => X"CCCC9933CCCCC9C3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fzl2z4_26138,
      ADR4 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR2 => cortexm0_u_logic_W19wx4,
      ADR5 => cortexm0_u_logic_Ze1wx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Ejawx4_B19wx4_XOR_45_o
    );
  cortexm0_u_logic_Wbf3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wbf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wbf3z4_IN,
      O => cortexm0_u_logic_Wbf3z4_28443,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4131 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y132",
      INIT => X"7530FFFF75307530"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qs0wx4,
      ADR3 => cortexm0_u_logic_P82wx4,
      ADR2 => cortexm0_u_logic_Pg1wx4,
      ADR4 => cortexm0_u_logic_Ecawx4_B19wx4_XOR_40_o,
      ADR0 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR1 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_45_o,
      O => cortexm0_u_logic_Mmux_Z78wx4130_28013
    );
  cortexm0_u_logic_Po53z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Po53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Po53z4_IN,
      O => cortexm0_u_logic_Po53z4_28266,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lpv2z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lpv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lpv2z4_IN,
      O => cortexm0_u_logic_Lpv2z4_27374,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ze1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"FFFF0303000000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR5 => cortexm0_u_logic_H3d3z4_5_0,
      ADR3 => cortexm0_u_logic_Lpv2z4_27374,
      ADR1 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR2 => cortexm0_u_logic_T1d3z4_3_26224,
      O => cortexm0_u_logic_Ze1wx46_27373
    );
  cortexm0_u_logic_Zhyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"FBEA7362D9C85140"
    )
    port map (
      ADR3 => cortexm0_u_logic_Q8ywx42_26628,
      ADR2 => cortexm0_u_logic_Q8ywx41_26616,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => N1384,
      ADR4 => N1385,
      O => cortexm0_u_logic_Zhyvx4
    );
  cortexm0_u_logic_Zhyvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y122",
      INIT => X"440C770C443F773F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hq23z4_28796,
      ADR2 => cortexm0_u_logic_Ek03z4_28795,
      ADR4 => cortexm0_u_logic_Yg13z4_28794,
      ADR0 => cortexm0_u_logic_Iwp2z4_27981,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1385
    );
  cortexm0_u_logic_Lph3z4_cortexm0_u_logic_Lph3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Duc2z4,
      O => cortexm0_u_logic_Duc2z4_0
    );
  cortexm0_u_logic_Duc2z41 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y129"
    )
    port map (
      IA => N1868,
      IB => N1869,
      O => cortexm0_u_logic_Duc2z4,
      SEL => cortexm0_u_logic_Tki2z4_25936
    );
  cortexm0_u_logic_Duc2z41_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y129",
      INIT => X"FFFFEFFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_E78wx4,
      ADR3 => cortexm0_u_logic_Fij2z4_1_27256,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      O => N1868
    );
  cortexm0_u_logic_Duc2z41_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y129",
      INIT => X"FFFFFFFFF3F3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      O => N1869
    );
  cortexm0_u_logic_E78wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y129",
      INIT => X"FF00FF00FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Npk2z4_1_27255,
      ADR5 => cortexm0_u_logic_Ffj2z4_1_27253,
      O => cortexm0_u_logic_E78wx4
    );
  cortexm0_u_logic_Lph3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lph3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lph3z4_IN,
      O => cortexm0_u_logic_Lph3z4_29154,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_V6swx4_Pcyvx4_AND_6854_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y129",
      INIT => X"0000100000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_1_27256,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_E78wx4,
      O => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6854_o
    );
  cortexm0_u_logic_E1bvx4_cortexm0_u_logic_E1bvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1138,
      O => N1138_0
    );
  cortexm0_u_logic_Mmux_D5ywx411_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X18Y128"
    )
    port map (
      IA => N1570,
      IB => N1571,
      O => N1138,
      SEL => cortexm0_u_logic_Zkuwx4
    );
  cortexm0_u_logic_Mmux_D5ywx411_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X18Y128",
      INIT => X"99559A5AFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fzl2z4_26138,
      ADR4 => cortexm0_u_logic_Bxxwx4,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Hnwwx4,
      ADR2 => cortexm0_u_logic_V7ywx4,
      ADR5 => cortexm0_u_logic_Ey9wx4,
      O => N1570
    );
  cortexm0_u_logic_Mmux_D5ywx411_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X18Y128",
      INIT => X"000066CC000063C3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fzl2z4_26138,
      ADR2 => cortexm0_u_logic_Bxxwx4,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Hnwwx4,
      ADR5 => cortexm0_u_logic_V7ywx4,
      ADR4 => cortexm0_u_logic_Ey9wx4,
      O => N1571
    );
  cortexm0_u_logic_Mxor_E1bvx4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y128",
      INIT => X"F0F00FF03C3C0F3C"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Qzq2z4_26137,
      ADR4 => cortexm0_u_logic_Zhyvx4,
      ADR3 => cortexm0_u_logic_W19wx451,
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Xwawx4_Qobwx4_AND_2119_o,
      O => cortexm0_u_logic_E1bvx4
    );
  cortexm0_u_logic_Fuawx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y128",
      INIT => X"DDDDFFCC5D5DFF0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Jucwx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR5 => N164,
      ADR4 => cortexm0_u_logic_E1bvx4,
      O => N1066
    );
  cortexm0_u_logic_Fre3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fre3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fre3z4_IN,
      O => cortexm0_u_logic_Fre3z4_27811,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o6_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y134",
      INIT => X"FFFFF0FF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Tse3z4_27812,
      ADR2 => cortexm0_u_logic_M1j2z4_26600,
      ADR1 => cortexm0_u_logic_Fre3z4_27811,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR5 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1372
    );
  cortexm0_u_logic_Pg1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y133",
      INIT => X"0000FF55FF55FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Zgr2z4_26901,
      ADR0 => cortexm0_u_logic_T263z4_26902,
      ADR4 => cortexm0_u_logic_Bf9wx4,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_Pg1wx44_26900
    );
  cortexm0_u_logic_Eif3z4 : X_FF
    generic map(
      LOC => "SLICE_X18Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eif3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eif3z4_IN,
      O => cortexm0_u_logic_Eif3z4_27771,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X18Y133",
      INIT => X"50F0303050F07070"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fpi2z4_28448,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_Eif3z4_27771,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o10
    );
  cortexm0_u_logic_Cgyvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y129",
      INIT => X"F5F5FC0CF5F5F000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_C192z4_J192z4_AND_6302_o,
      ADR2 => cortexm0_u_logic_U09wx4_B19wx4_XOR_31_o,
      ADR3 => cortexm0_u_logic_Olzvx4,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Cgyvx43_27075
    );
  cortexm0_u_logic_Mxor_U09wx4_B19wx4_XOR_31_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y129",
      INIT => X"F00FF0A5F0C3F0E1"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fzl2z4_26138,
      ADR3 => N531,
      ADR0 => cortexm0_u_logic_W19wx451,
      ADR4 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Xwawx4_Qobwx4_AND_2119_o,
      O => cortexm0_u_logic_U09wx4_B19wx4_XOR_31_o
    );
  cortexm0_u_logic_Xt6wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y129",
      INIT => X"5054515550555055"
    )
    port map (
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4163,
      ADR2 => cortexm0_u_logic_Xt6wx41_27591,
      ADR5 => N479,
      ADR4 => N928_0,
      ADR3 => N927,
      O => cortexm0_u_logic_Xt6wx43_27590
    );
  cortexm0_u_logic_Z8s2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z8s2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z8s2z4_IN,
      O => cortexm0_u_logic_Z8s2z4_28307,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xxhvx418 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y129",
      INIT => X"FFFFFFF900000060"
    )
    port map (
      ADR2 => N989,
      ADR5 => N988,
      ADR0 => cortexm0_u_logic_X07wx4_27587,
      ADR1 => cortexm0_u_logic_Q07wx4,
      ADR3 => cortexm0_u_logic_Xt6wx44_27589,
      ADR4 => cortexm0_u_logic_Xt6wx43_27590,
      O => cortexm0_u_logic_Xxhvx4
    );
  cortexm0_u_logic_Bjxwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => X"550F550F330033FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qg93z4_27820,
      ADR2 => cortexm0_u_logic_Zb83z4_26954,
      ADR0 => cortexm0_u_logic_Q273z4_26950,
      ADR1 => cortexm0_u_logic_A9p2z4_26957,
      ADR3 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1342
    );
  cortexm0_u_logic_Fj0wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => X"A0AA000000000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Avg3z4_26245,
      ADR2 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR0 => cortexm0_u_logic_Dmvwx4,
      ADR5 => cortexm0_u_logic_Fj0wx43_26248,
      ADR4 => cortexm0_u_logic_Fj0wx41_26249,
      O => N766
    );
  cortexm0_u_logic_Yaz2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_IN,
      O => cortexm0_u_logic_Yaz2z4_26220,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fj0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y134",
      INIT => X"8B8B030303CF03CF"
    )
    port map (
      ADR2 => cortexm0_u_logic_L7p2z4_26240,
      ADR3 => cortexm0_u_logic_Tzg3z4_26241,
      ADR0 => cortexm0_u_logic_Fj0wx42_26242,
      ADR1 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => N766,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Fj0wx4
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y131",
      INIT => X"FFFFB3A0FFFFBB00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_1_27255,
      ADR5 => cortexm0_u_logic_Fij2z4_1_27256,
      ADR2 => cortexm0_u_logic_Ffqvx4,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => N578
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y131",
      INIT => X"0088000040C80000"
    )
    port map (
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o2,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Wqjwx4,
      ADR3 => N577,
      ADR5 => N578,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y131",
      INIT => X"F0FFF4C430FF7444"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_2_27180,
      ADR4 => cortexm0_u_logic_Aok2z4_2_27181,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Ffqvx4,
      O => N577
    );
  cortexm0_u_logic_Fxv2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fxv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fxv2z4_IN,
      O => cortexm0_u_logic_Fxv2z4_28855,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ffqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y131",
      INIT => X"000000000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ffj2z4_2_27176,
      ADR5 => cortexm0_u_logic_Ark2z4_1_27177,
      ADR2 => cortexm0_u_logic_Nsk2z4_2_27178,
      O => cortexm0_u_logic_Ffqvx4
    );
  cortexm0_u_logic_Uz9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"0080000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Lny2z4_26686,
      ADR2 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Uz9wx41_27612
    );
  cortexm0_u_logic_Y29wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"00C0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Pdi2z4_26491,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Y29wx4
    );
  cortexm0_u_logic_Mvhvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"FAFAFFFFFAFAFEFA"
    )
    port map (
      ADR4 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_Mvhvx47_27709,
      ADR1 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR2 => cortexm0_u_logic_Mvhvx46_27725,
      ADR0 => cortexm0_u_logic_Mvhvx42_0,
      O => cortexm0_u_logic_Mvhvx48_29515
    );
  cortexm0_u_logic_Aok2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aok2z4_CLK,
      I => cortexm0_u_logic_Mvhvx4,
      O => cortexm0_u_logic_Aok2z4_25957,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Mvhvx419 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y126",
      INIT => X"FFF0DFC0FFF0CFC0"
    )
    port map (
      ADR2 => hready,
      ADR1 => cortexm0_u_logic_Mvhvx418_27723,
      ADR4 => cortexm0_u_logic_Mvhvx48_29515,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Mvhvx4
    );
  cortexm0_u_logic_F32wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y133",
      INIT => X"FFF7FFFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qwr2z4_28841,
      ADR3 => cortexm0_u_logic_M1j2z4_26600,
      ADR2 => cortexm0_u_logic_Fgm2z4_26040,
      ADR0 => cortexm0_u_logic_Sjj2z4_26041,
      ADR4 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_F32wx42_29520
    );
  cortexm0_u_logic_I0cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y133",
      INIT => X"1010101133333333"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR1 => cortexm0_u_logic_F32wx4,
      O => cortexm0_u_logic_I0cvx4
    );
  cortexm0_u_logic_F32wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y133",
      INIT => X"F3FF33FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Lr9wx4,
      ADR1 => cortexm0_u_logic_F32wx42_29520,
      ADR2 => cortexm0_u_logic_Eyr2z4_28071,
      ADR4 => cortexm0_u_logic_Ue9wx4,
      ADR3 => cortexm0_u_logic_F32wx41_28072,
      O => N1186
    );
  cortexm0_u_logic_Qwr2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qwr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qwr2z4_IN,
      O => cortexm0_u_logic_Qwr2z4_28841,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_F32wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y133",
      INIT => X"0033A0335533F533"
    )
    port map (
      ADR5 => cortexm0_u_logic_Szr2z4_26934,
      ADR1 => cortexm0_u_logic_I793z4_26413,
      ADR2 => cortexm0_u_logic_F32wx43_28070,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => N1186,
      ADR0 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_F32wx4
    );
  cortexm0_u_logic_Mxor_M9awx4_B19wx4_XOR_38_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y135",
      INIT => X"F0A5F0E1F00FF0C3"
    )
    port map (
      ADR5 => cortexm0_u_logic_Auk2z4_26334,
      ADR3 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_W19wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_Hk0wx4,
      O => cortexm0_u_logic_M9awx4_B19wx4_XOR_38_o
    );
  cortexm0_u_logic_Hk0wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y135",
      INIT => X"DCDCCCCC00000000"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Gfg3z4_28994,
      ADR2 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR4 => cortexm0_u_logic_Hk0wx418,
      ADR1 => cortexm0_u_logic_Hk0wx415,
      ADR5 => cortexm0_u_logic_Hk0wx413_26456,
      O => cortexm0_u_logic_Hk0wx4
    );
  cortexm0_u_logic_Hk0wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y135",
      INIT => X"F0FF505510111011"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ltg3z4_28993,
      ADR1 => cortexm0_u_logic_Gfg3z4_28994,
      ADR3 => cortexm0_u_logic_Tzg3z4_26241,
      ADR5 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR2 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR4 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_Hk0wx414
    );
  cortexm0_u_logic_Q6u2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q6u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q6u2z4_IN,
      O => cortexm0_u_logic_Q6u2z4_27821,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y135",
      INIT => X"A0200000AA220000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sog3z4_28991,
      ADR5 => cortexm0_u_logic_Rdg3z4_28992,
      ADR3 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR0 => cortexm0_u_logic_Hk0wx411_28246,
      ADR2 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR4 => cortexm0_u_logic_Hk0wx414,
      O => cortexm0_u_logic_Hk0wx415
    );
  cortexm0_u_logic_Ey9wx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y130",
      INIT => X"001DCC1D331DFF1D"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fxv2z4_28855,
      ADR5 => cortexm0_u_logic_Wnu2z4_29178,
      ADR4 => cortexm0_u_logic_Rdq2z4_29166,
      ADR2 => cortexm0_u_logic_Ccq2z4_28856,
      ADR1 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1396
    );
  cortexm0_u_logic_Ey9wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y130",
      INIT => X"FFCCFFFFFFCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1395,
      ADR3 => N1396,
      O => cortexm0_u_logic_Ey9wx4
    );
  cortexm0_u_logic_Ra1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y130",
      INIT => X"05330533F5330533"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dkr2z4_27308,
      ADR0 => cortexm0_u_logic_Slr2z4_26349,
      ADR4 => cortexm0_u_logic_Ra1wx41_26820,
      ADR5 => N1087,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_Ra1wx4
    );
  cortexm0_u_logic_Gt93z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gt93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gt93z4_IN,
      O => cortexm0_u_logic_Gt93z4_28867,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kuc2z49_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y130",
      INIT => X"AAAAAAAAAA22AA20"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Kuc2z41_27243,
      ADR2 => cortexm0_u_logic_Kuc2z48_27261,
      ADR5 => cortexm0_u_logic_Kuc2z42_27252,
      ADR4 => cortexm0_u_logic_Kuc2z46_27260,
      ADR3 => cortexm0_u_logic_Kuc2z44_0,
      O => cortexm0_u_logic_Kuc2z49_27056
    );
  cortexm0_u_logic_Hnbwx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => X"CCCC0000FECCFA00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rxl2z4_26085,
      ADR3 => cortexm0_u_logic_Pdi2z4_26491,
      ADR1 => cortexm0_u_logic_Y29wx4,
      ADR0 => cortexm0_u_logic_W19wx45_26493,
      ADR2 => cortexm0_u_logic_W19wx43_26492,
      ADR5 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o,
      O => N586
    );
  cortexm0_u_logic_Mxor_Hnbwx4_B19wx4_XOR_49_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => X"FFFF000022F2DD0D"
    )
    port map (
      ADR2 => cortexm0_u_logic_Zcn2z4_26211,
      ADR0 => cortexm0_u_logic_Qzq2z4_26137,
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR1 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o,
      ADR3 => cortexm0_u_logic_Xwawx4_Qobwx4_AND_2119_o,
      ADR5 => N586,
      O => cortexm0_u_logic_Hnbwx4_B19wx4_XOR_49_o
    );
  cortexm0_u_logic_Duuwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => X"11DD11DD0303CFCF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Duu2z4_26897,
      ADR0 => cortexm0_u_logic_Ukt2z4_26893,
      ADR3 => cortexm0_u_logic_Ruj2z4_26894,
      ADR4 => cortexm0_u_logic_Dtj2z4_26898,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1364
    );
  cortexm0_u_logic_Oir2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Oir2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Oir2z4_IN,
      O => cortexm0_u_logic_Oir2z4_26885,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Duuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y125",
      INIT => X"FFFFFF0FFFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1363,
      ADR4 => N1364,
      O => cortexm0_u_logic_Duuwx4
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6015_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => X"0F0F0303FFFF3333"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Twz2z4_28056,
      ADR2 => cortexm0_u_logic_I7r2z4_28060,
      ADR4 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6015_o1_29517
    );
  cortexm0_u_logic_Uubvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => X"1111333300013333"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pdi2z4_26491,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR1 => cortexm0_u_logic_A272z4_H272z4_AND_6015_o,
      O => cortexm0_u_logic_Uubvx4
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6015_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => X"F3FF33FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_U5r2z4_28059,
      ADR3 => cortexm0_u_logic_A272z4_H272z4_AND_6015_o2_28163,
      ADR2 => cortexm0_u_logic_Bf9wx4,
      ADR1 => cortexm0_u_logic_A272z4_H272z4_AND_6015_o1_29517,
      ADR5 => cortexm0_u_logic_A272z4_H272z4_AND_6015_o3_28164,
      O => N1259
    );
  cortexm0_u_logic_Twz2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Twz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Twz2z4_IN,
      O => cortexm0_u_logic_Twz2z4_28056,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6015_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y127",
      INIT => X"0527AF2705270527"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xx93z4_27271,
      ADR1 => cortexm0_u_logic_Ovc3z4_27377,
      ADR5 => cortexm0_u_logic_Bdwwx4,
      ADR4 => N1259,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR3 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6015_o
    );
  cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y128",
      INIT => X"F0FF00FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Iwp2z4_27981,
      ADR2 => cortexm0_u_logic_Cawwx4,
      ADR4 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o3_0,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o
    );
  cortexm0_u_logic_Gpbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y128",
      INIT => X"0000000077773337"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o,
      O => cortexm0_u_logic_Gpbvx4
    );
  cortexm0_u_logic_B613z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_B613z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B613z4_IN,
      O => cortexm0_u_logic_B613z4_27193,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C192z4_J192z4_AND_6302_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y128",
      INIT => X"AF05050527272727"
    )
    port map (
      ADR2 => cortexm0_u_logic_Iwp2z4_27981,
      ADR1 => cortexm0_u_logic_U4z2z4_27889,
      ADR4 => cortexm0_u_logic_C192z4_J192z4_AND_6302_o3_0,
      ADR3 => cortexm0_u_logic_Duuwx4,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_C192z4_J192z4_AND_6302_o
    );
  cortexm0_u_logic_Qqbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y128",
      INIT => X"000055550000DDDF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR4 => cortexm0_u_logic_C192z4_J192z4_AND_6302_o,
      O => cortexm0_u_logic_Qqbvx4
    );
  cortexm0_u_logic_Us2wx4_B1ovx4_OR_1407_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y132",
      INIT => X"0F0F0F0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Sgj2z4_2_26968,
      ADR5 => cortexm0_u_logic_Aok2z4_1_26969,
      O => cortexm0_u_logic_Us2wx4_B1ovx4_OR_1407_o
    );
  cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y132",
      INIT => X"0000000020000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_C3z2z4_27135,
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o
    );
  cortexm0_u_logic_Kqzvx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y132",
      INIT => X"FFFF0000FFFF0080"
    )
    port map (
      ADR0 => cortexm0_u_logic_C3z2z4_27135,
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Us2wx4_B1ovx4_OR_1407_o,
      ADR4 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      O => N860
    );
  cortexm0_u_logic_Kt43z4_cortexm0_u_logic_Kt43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N998,
      O => N998_0
    );
  cortexm0_u_logic_Tuvwx41_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y121"
    )
    port map (
      IA => N1552,
      IB => N1553,
      O => N998,
      SEL => cortexm0_u_logic_Jk0xx4_26330
    );
  cortexm0_u_logic_Tuvwx41_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => X"FFFFFFF1F1FFF1F1"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ye4wx4,
      ADR0 => cortexm0_u_logic_E5owx43_26758,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR3 => cortexm0_u_logic_Qk0xx4,
      ADR4 => cortexm0_u_logic_Thm2z4_28824,
      ADR5 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      O => N1552
    );
  cortexm0_u_logic_Tuvwx41_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => X"FFFFFFFFF0F0F0F3"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      ADR1 => cortexm0_u_logic_S4pwx4,
      ADR4 => cortexm0_u_logic_Wbk2z4_26381,
      ADR3 => cortexm0_u_logic_Hzj2z4_26979,
      ADR2 => cortexm0_u_logic_Ye4wx4,
      O => N1553
    );
  cortexm0_u_logic_Jk0xx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => X"FFFF55DDFFFF00CC"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Auk2z4_26334,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_Xr0xx4_I7pvx4_OR_1135_o,
      ADR0 => cortexm0_u_logic_Rv0xx4_Yv0xx4_AND_4720_o_0,
      ADR3 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      O => N50
    );
  cortexm0_u_logic_Kt43z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kt43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kt43z4_IN,
      O => cortexm0_u_logic_Kt43z4_27371,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jk0xx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y121",
      INIT => X"0C0C040000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Us2wx4_Whgvx4_OR_1286_o,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_B73wx4,
      ADR0 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => N50,
      O => cortexm0_u_logic_Jk0xx4_26330
    );
  cortexm0_u_logic_Q8zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y138",
      INIT => X"CCFF0C0F44550405"
    )
    port map (
      ADR0 => cortexm0_u_logic_E143z4_26637,
      ADR2 => cortexm0_u_logic_Vr23z4_26363,
      ADR3 => cortexm0_u_logic_Na53z4_26370,
      ADR5 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR1 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_Q8zvx41_26636
    );
  cortexm0_u_logic_Ixh3z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ixh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ixh3z4_IN,
      O => cortexm0_u_logic_Ixh3z4_27173,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_O7zvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y138",
      INIT => X"FFFFFFFFF4FFF7FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fxu2z4_26373,
      ADR0 => cortexm0_u_logic_Gto2z4_26374,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_O7zvx44_26372
    );
  cortexm0_u_logic_Ovcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y137",
      INIT => X"000022230000FFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR4 => cortexm0_u_logic_Q8zvx4,
      O => cortexm0_u_logic_Ovcvx4
    );
  cortexm0_u_logic_Qg93z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qg93z4_CLK,
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => cortexm0_u_logic_Qg93z4_27820,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xl0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y137",
      INIT => X"0FAFCFEFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Nn0wx4,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => cortexm0_u_logic_Pri3z4_20_0,
      ADR2 => N236,
      ADR5 => cortexm0_u_logic_Ia0wx4,
      O => cortexm0_u_logic_Xl0wx4_29045
    );
  cortexm0_u_logic_Ecp2z4_cortexm0_u_logic_Ecp2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vuo2z4_9517,
      O => cortexm0_u_logic_Vuo2z4_0
    );
  cortexm0_u_logic_Ecp2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ecp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ecp2z4_IN,
      O => cortexm0_u_logic_Ecp2z4_26956,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tel2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tel2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tel2z4_IN,
      O => cortexm0_u_logic_Tel2z4_27705,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_F6zvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X19Y139",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_F6zvx4,
      O => cortexm0_u_logic_F6zvx4_rt_9514
    );
  cortexm0_u_logic_Vuo2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vuo2z4_CLK,
      I => cortexm0_u_logic_F6zvx4_rt_9514,
      O => cortexm0_u_logic_Vuo2z4_9517,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ik4wx48_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => X"AEAAAAAAAAAAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_S4w2z4_25974,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR4 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => N890
    );
  cortexm0_u_logic_Cmn2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cmn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cmn2z4_IN,
      O => cortexm0_u_logic_Cmn2z4_27667,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dmivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y118",
      INIT => X"80F000F080800000"
    )
    port map (
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_G6d3z4_28468,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_V4d3z4_28256,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => N130
    );
  cortexm0_u_logic_Gf73z4_cortexm0_u_logic_Gf73z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N437,
      O => N437_0
    );
  cortexm0_u_logic_Vq1wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => X"00F0CCFC00F0CCFC"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Imnwx4_27734,
      ADR4 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502,
      ADR2 => cortexm0_u_logic_Pmnwx4,
      ADR3 => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR5 => '1',
      O => N435
    );
  cortexm0_u_logic_Vq1wx4_SW2 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => X"AAFAEEFE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bpzvx4,
      ADR1 => cortexm0_u_logic_Imnwx4_27734,
      ADR4 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502,
      ADR2 => cortexm0_u_logic_Pmnwx4,
      ADR3 => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o,
      O => N437
    );
  cortexm0_u_logic_Gf73z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gf73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gf73z4_IN,
      O => cortexm0_u_logic_Gf73z4_26323,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qd1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => X"FFF0FFFAFFF3FFFB"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR0 => cortexm0_u_logic_Pmnwx4,
      ADR1 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR2 => N670,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR3 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Qd1wx4_29063
    );
  cortexm0_u_logic_Uf1wx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => X"CFCCEFEEFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_Ze1wx4,
      ADR1 => N333,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => cortexm0_u_logic_Pri3z4_13_0,
      ADR5 => N18,
      O => N670
    );
  cortexm0_u_logic_Uf1wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y122",
      INIT => X"FFFFA3A300FF00A3"
    )
    port map (
      ADR1 => cortexm0_u_logic_X77wx4,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4181_o_28522,
      ADR0 => cortexm0_u_logic_Cbvwx4,
      ADR3 => cortexm0_u_logic_Imnwx4_27734,
      ADR5 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o_28523,
      O => N18
    );
  cortexm0_u_logic_Kqzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y140",
      INIT => X"0005050500000404"
    )
    port map (
      ADR2 => cortexm0_u_logic_C193z4_29034,
      ADR3 => cortexm0_u_logic_Pbl2z4_27706,
      ADR1 => cortexm0_u_logic_Kqzvx451,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => N1654,
      O => cortexm0_u_logic_Kqzvx45_27684
    );
  cortexm0_u_logic_Vr23z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vr23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vr23z4_IN,
      O => cortexm0_u_logic_Vr23z4_26363,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kqzvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y140",
      INIT => X"0000000033113333"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Vg53z4_27708,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1654
    );
  cortexm0_u_logic_W9nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"CCFFC9FFCC00CC00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y7y2z4_26253,
      ADR3 => cortexm0_u_logic_Nbm2z4_26683,
      ADR5 => cortexm0_u_logic_By4wx4_26841,
      ADR4 => cortexm0_u_logic_I3y2z4_26842,
      ADR0 => cortexm0_u_logic_K6y2z4_26475,
      ADR2 => cortexm0_u_logic_W4y2z4_26254,
      O => cortexm0_u_logic_W9nvx41_29526
    );
  cortexm0_u_logic_Y7y2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y7y2z4_CLK,
      I => cortexm0_u_logic_W9nvx4,
      O => cortexm0_u_logic_Y7y2z4_26253,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_W9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y112",
      INIT => X"FFEAEAEAFFC0C0C0"
    )
    port map (
      ADR1 => ahbmi_hrdata_17_IBUF_0,
      ADR3 => cortexm0_u_logic_W9nvx41_29526,
      ADR2 => cortexm0_u_logic_Jvqvx4,
      ADR5 => cortexm0_u_logic_Y7y2z4_26253,
      ADR0 => cortexm0_u_logic_Edovx4,
      ADR4 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_W9nvx4
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y117",
      INIT => X"00000000337F7F7F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wfuwx4,
      ADR4 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o21,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_28280,
      ADR1 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_28892,
      ADR5 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      O => N855
    );
  cortexm0_u_logic_T9v2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_T9v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T9v2z4_IN,
      O => cortexm0_u_logic_T9v2z4_26992,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o211 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y117",
      INIT => X"FFFF5FFFFFFFDFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vssvx4,
      ADR2 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => ahbmi_hrdata_20_IBUF_0,
      ADR1 => cortexm0_u_logic_Lstwx42_26294,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o21
    );
  cortexm0_u_logic_Kqzvx4511 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y141",
      INIT => X"0000003300000033"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_N3v2z4_27703,
      ADR3 => cortexm0_u_logic_M743z4_27702,
      ADR1 => cortexm0_u_logic_Nz73z4_27701,
      O => cortexm0_u_logic_Kqzvx451
    );
  cortexm0_u_logic_Xhl2z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y141",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xhl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xhl2z4_IN,
      O => cortexm0_u_logic_Xhl2z4_27245,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q713z4_cortexm0_u_logic_Q713z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M413z4_9610,
      O => cortexm0_u_logic_M413z4_0
    );
  cortexm0_u_logic_Q713z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q713z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q713z4_IN,
      O => cortexm0_u_logic_Q713z4_26962,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q713z4_cortexm0_u_logic_Qd1wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Qd1wx4_29063,
      O => cortexm0_u_logic_Q713z4_cortexm0_u_logic_Qd1wx4_rt_9608
    );
  cortexm0_u_logic_M413z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_M413z4_CLK,
      I => cortexm0_u_logic_Q713z4_cortexm0_u_logic_Qd1wx4_rt_9608,
      O => cortexm0_u_logic_M413z4_9610,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4339_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"EEFC22FCEE302230"
    )
    port map (
      ADR5 => cortexm0_u_logic_Zkuwx4,
      ADR2 => cortexm0_u_logic_Hmqwx4,
      ADR0 => cortexm0_u_logic_H2wwx4,
      ADR4 => cortexm0_u_logic_Ai9wx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4339_o
    );
  cortexm0_u_logic_Mmux_Z78wx415 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"5CFF5CFF0CFFFCFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR5 => N1139,
      ADR0 => cortexm0_u_logic_Hmqwx4,
      ADR4 => cortexm0_u_logic_H2wwx4,
      ADR1 => N1138_0,
      ADR3 => cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4339_o,
      O => cortexm0_u_logic_Mmux_Z78wx416_26623
    );
  cortexm0_u_logic_H2wwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"0F0F333300FF5555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lpv2z4_27374,
      ADR3 => cortexm0_u_logic_Cgu2z4_27368,
      ADR2 => cortexm0_u_logic_Kfr2z4_27580,
      ADR1 => cortexm0_u_logic_Vdr2z4_27370,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR5 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1457
    );
  cortexm0_u_logic_Vdr2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vdr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vdr2z4_IN,
      O => cortexm0_u_logic_Vdr2z4_27370,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_H2wwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y120",
      INIT => X"FFFFFF0FFFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1456,
      ADR4 => N1457,
      O => cortexm0_u_logic_H2wwx4
    );
  cortexm0_u_logic_Kqzvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y136",
      INIT => X"51F351F3000051F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xhl2z4_27245,
      ADR4 => cortexm0_u_logic_Vg53z4_27708,
      ADR1 => cortexm0_u_logic_Pbl2z4_27706,
      ADR5 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR2 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR3 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_Kqzvx42_27683
    );
  cortexm0_u_logic_Ihcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y136",
      INIT => X"0000000077775557"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Fj0wx4,
      O => cortexm0_u_logic_Ihcvx4
    );
  cortexm0_u_logic_B3mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y136",
      INIT => X"C8400000C0400000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ohwvx4,
      ADR1 => cortexm0_u_logic_Hyy2z4_25937,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_Swy2z4_25939,
      ADR2 => cortexm0_u_logic_Jky2z4_26077,
      O => cortexm0_u_logic_B3mvx41_29524
    );
  cortexm0_u_logic_Zb83z4 : X_FF
    generic map(
      LOC => "SLICE_X19Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zb83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zb83z4_IN,
      O => cortexm0_u_logic_Zb83z4_26954,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B3mvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X19Y136",
      INIT => X"FFFFFFFF00D80000"
    )
    port map (
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Qdj2z4_25940,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_B3mvx41_29524,
      O => cortexm0_u_logic_B3mvx42_29204
    );
  cortexm0_u_logic_I7r2z4_cortexm0_u_logic_I7r2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kxkwx42_9757,
      O => cortexm0_u_logic_Kxkwx42_0
    );
  cortexm0_u_logic_Kxkwx42 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y124"
    )
    port map (
      IA => N1792,
      IB => N1793,
      O => cortexm0_u_logic_Kxkwx42_9757,
      SEL => cortexm0_u_logic_Tki2z4_25936
    );
  cortexm0_u_logic_Kxkwx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_I2t2z4_26960,
      O => N1792
    );
  cortexm0_u_logic_Kxkwx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => X"EE002200FFFF2200"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Jky2z4_26077,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Qem2z4_25938,
      ADR0 => cortexm0_u_logic_Yzi2z4_25978,
      O => N1793
    );
  cortexm0_u_logic_I7r2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_I7r2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I7r2z4_IN,
      O => cortexm0_u_logic_I7r2z4_28060,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Fq7wx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y124",
      INIT => X"FCFCF3F33030C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Pjqwx4,
      ADR5 => cortexm0_u_logic_Hmqwx4,
      ADR4 => cortexm0_u_logic_Tzxwx4,
      O => N893
    );
  cortexm0_u_logic_Qd1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y125",
      INIT => X"FF67FF77FF01FF33"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pg1wx4,
      ADR0 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_45_o,
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26061,
      ADR3 => cortexm0_u_logic_Bpzvx4,
      O => N333
    );
  cortexm0_u_logic_Lr9wx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y125",
      INIT => X"0F0F00FF55553333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qyc3z4_28141,
      ADR3 => cortexm0_u_logic_Rr83z4_28142,
      ADR2 => cortexm0_u_logic_Ii73z4_28143,
      ADR0 => cortexm0_u_logic_Asr2z4_28144,
      ADR4 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => N1318
    );
  cortexm0_u_logic_Lr9wx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y125",
      INIT => X"330F0055330FFF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rvv2z4_28145,
      ADR2 => cortexm0_u_logic_Imu2z4_28146,
      ADR1 => cortexm0_u_logic_Cvr2z4_28147,
      ADR5 => cortexm0_u_logic_Otr2z4_28148,
      ADR3 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR4 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1319
    );
  cortexm0_u_logic_Qyc3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qyc3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qyc3z4_IN,
      O => cortexm0_u_logic_Qyc3z4_28141,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lr9wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y125",
      INIT => X"FFFFFFFFFF00AAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR0 => N1318,
      ADR3 => N1319,
      O => cortexm0_u_logic_Lr9wx4
    );
  cortexm0_u_logic_Pybwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y127",
      INIT => X"00334747CCFF4747"
    )
    port map (
      ADR2 => cortexm0_u_logic_Cxc3z4_29535,
      ADR0 => cortexm0_u_logic_Dq83z4_26970,
      ADR5 => cortexm0_u_logic_Ug73z4_26971,
      ADR3 => cortexm0_u_logic_U2s2z4_26972,
      ADR4 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR1 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1165
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o7_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y127",
      INIT => X"55FF55FFAA1BFF1B"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cxc3z4_29535,
      ADR4 => cortexm0_u_logic_U2s2z4_26972,
      ADR2 => cortexm0_u_logic_L763z4_27801,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      O => N1440
    );
  cortexm0_u_logic_Cxc3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cxc3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cxc3z4_IN,
      O => cortexm0_u_logic_Cxc3z4_29535,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y127",
      INIT => X"FFF0FFFC00F0CCFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Kf23z4_27803,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => N1441,
      ADR2 => N1440,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o7_28398
    );
  cortexm0_u_logic_F6zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => X"FFFFFFFFF444F444"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_O7zvx4,
      ADR2 => cortexm0_u_logic_Ymawx4,
      ADR3 => cortexm0_u_logic_Igi2z4_26010,
      ADR5 => cortexm0_u_logic_Bpzvx4,
      O => cortexm0_u_logic_F6zvx41_29222
    );
  cortexm0_u_logic_Y5zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => X"000055FF0000050F"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Gci2z4_26998,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      ADR2 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Ymawx4,
      ADR5 => cortexm0_u_logic_Nd3wx4,
      O => cortexm0_u_logic_Y5zvx41_26997
    );
  cortexm0_u_logic_Mdzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => X"0033000333330303"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Zei2z4_27530,
      ADR1 => cortexm0_u_logic_Bpzvx4,
      ADR2 => cortexm0_u_logic_Xd8wx4,
      ADR5 => cortexm0_u_logic_Ymawx4,
      ADR4 => cortexm0_u_logic_Rtpvx4,
      O => cortexm0_u_logic_Mdzvx41_27348
    );
  cortexm0_u_logic_Ldf3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ldf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ldf3z4_IN,
      O => cortexm0_u_logic_Ldf3z4_28444,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ymawx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y132",
      INIT => X"0000000000000400"
    )
    port map (
      ADR2 => cortexm0_u_logic_Zcn2z4_26211,
      ADR1 => cortexm0_u_logic_X77wx4,
      ADR0 => cortexm0_u_logic_Cyq2z4_27132,
      ADR3 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Us2wx4_Nggvx4_OR_1282_o,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Ymawx4
    );
  cortexm0_u_logic_Plcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => X"0000BAFA0000FAFA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Icxwx4,
      ADR1 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o3_27571,
      ADR5 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o4_27572,
      ADR0 => N584,
      ADR2 => cortexm0_u_logic_Vb9wx4,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => cortexm0_u_logic_Plcvx4
    );
  cortexm0_u_logic_Vb9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => X"FF000000FF000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Duc2z4_0,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Vb9wx4
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => X"0F0FAFAF0000A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Zfh3z4_27108,
      ADR0 => cortexm0_u_logic_B6j2z4_28412,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_Kuc2z49_27056,
      O => N584
    );
  cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y133",
      INIT => X"0000B3FF000033FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Icxwx4,
      ADR2 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o3_27571,
      ADR0 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o4_27572,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR1 => cortexm0_u_logic_Kuc2z4,
      ADR4 => N584,
      O => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o
    );
  cortexm0_u_logic_Vq1wx4_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y128",
      INIT => X"BFBFFFFFBBBBFFFF"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Pri3z4_10_0,
      O => N1450
    );
  cortexm0_u_logic_W5s2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_W5s2z4_CLK,
      I => cortexm0_u_logic_Iu1wx4,
      O => cortexm0_u_logic_W5s2z4_26974,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Iu1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y128",
      INIT => X"FFFFF7F7FFFFFFF7"
    )
    port map (
      ADR5 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => cortexm0_u_logic_Pri3z4_10_0,
      ADR1 => cortexm0_u_logic_Ox1wx431,
      ADR2 => N437_0,
      ADR0 => N16,
      ADR4 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Iu1wx4
    );
  cortexm0_u_logic_Vq1wx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y128",
      INIT => X"5C5C0CFC5C5CFCFC"
    )
    port map (
      ADR1 => cortexm0_u_logic_V4d3z4_28256,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR0 => N1450,
      ADR3 => N1451,
      ADR5 => N16,
      O => N626
    );
  cortexm0_u_logic_Vq1wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y128",
      INIT => X"FCFCA8FCA8A8A8FC"
    )
    port map (
      ADR3 => cortexm0_u_logic_X77wx4,
      ADR4 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o_27861,
      ADR5 => cortexm0_u_logic_Cbvwx4,
      ADR1 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR2 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      O => N16
    );
  cortexm0_u_logic_V4d3z4_cortexm0_u_logic_V4d3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N932,
      O => N932_0
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X20Y129"
    )
    port map (
      IA => N1548,
      IB => N1549,
      O => N932,
      SEL => cortexm0_u_logic_Y5zvx4
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => X"BAFFBAFFBFFFBFFF"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Qb3wx4,
      ADR1 => cortexm0_u_logic_Igi2z4_26010,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR5 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      O => N1548
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => X"F0FFFAFFF1FFFBFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Igi2z4_26010,
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR2 => cortexm0_u_logic_Pty2z4_25995,
      ADR3 => cortexm0_u_logic_Swy2z4_25939,
      ADR0 => cortexm0_u_logic_Qb3wx4,
      ADR5 => cortexm0_u_logic_K5zvx46,
      O => N1549
    );
  cortexm0_u_logic_V4d3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_V4d3z4_CLK,
      I => cortexm0_u_logic_Bfhvx4_9888,
      O => cortexm0_u_logic_V4d3z4_28256,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bfhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y129",
      INIT => X"FFFFFFAEFF5DFF0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Roh2z4_8_0,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR5 => N373,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR4 => N626,
      ADR0 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Bfhvx4_9888
    );
  cortexm0_u_logic_Mmux_Z78wx4151_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"B000B0B0BB00BBBB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hy0wx4,
      ADR3 => cortexm0_u_logic_Hlzvx4,
      ADR2 => cortexm0_u_logic_Pg1wx4,
      ADR4 => cortexm0_u_logic_H3awx4_O3awx4_AND_1952_o,
      ADR1 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR5 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_45_o,
      O => N936
    );
  cortexm0_u_logic_Y5cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"1111000155555555"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR0 => cortexm0_u_logic_Pg1wx4,
      O => cortexm0_u_logic_Y5cvx4
    );
  cortexm0_u_logic_Pg1wx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"FFFF0FCFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_S703z4_29080,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR2 => cortexm0_u_logic_Pg1wx44_26900,
      ADR5 => cortexm0_u_logic_Pg1wx41_26884,
      ADR4 => N741,
      O => N1257
    );
  cortexm0_u_logic_S703z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_S703z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_S703z4_IN,
      O => cortexm0_u_logic_S703z4_29080,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pg1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y131",
      INIT => X"003080B00F3F8FBF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Dkr2z4_27308,
      ADR5 => cortexm0_u_logic_Wce3z4_26467,
      ADR0 => cortexm0_u_logic_H2wwx4,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => N1257,
      ADR1 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Pg1wx4
    );
  cortexm0_u_logic_Q8ywx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => X"FFFFFFFF0FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Wai2z4_1_27471,
      ADR3 => cortexm0_u_logic_Sgj2z4_1_27470,
      ADR5 => cortexm0_u_logic_Aok2z4_1_26969,
      ADR4 => cortexm0_u_logic_Qzq2z4_26137,
      O => N1120
    );
  cortexm0_u_logic_Y5ywx41_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => X"FFFFFEF400000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR0 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR4 => cortexm0_u_logic_Bxxwx4,
      ADR1 => cortexm0_u_logic_Q8ywx42_26628,
      ADR3 => cortexm0_u_logic_Q8ywx41_26616,
      ADR5 => N1120,
      O => cortexm0_u_logic_Y5ywx41_28198
    );
  cortexm0_u_logic_Kfpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => X"FFFFABFFFFFFAAFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Jrnvx4,
      ADR0 => cortexm0_u_logic_Kfpvx41_27396,
      ADR1 => cortexm0_u_logic_Dziwx4,
      ADR5 => cortexm0_u_logic_Ukpvx4_0,
      ADR2 => cortexm0_u_logic_Qem2z4_25938,
      ADR4 => cortexm0_u_logic_Kfpvx42_27399,
      O => cortexm0_u_logic_Kfpvx44_29530
    );
  cortexm0_u_logic_Qzq2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rfpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qzq2z4_CLK,
      I => cortexm0_u_logic_Kfpvx4,
      O => cortexm0_u_logic_Qzq2z4_26137,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kfpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y123",
      INIT => X"FFFFAFBFFFFFAABB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wolwx4_Dplwx4_AND_3043_o,
      ADR4 => cortexm0_u_logic_Kfpvx44_29530,
      ADR0 => cortexm0_u_logic_Kfpvx45_27394,
      ADR3 => cortexm0_u_logic_Qzq2z4_26137,
      ADR5 => cortexm0_u_logic_Yzi2z4_25978,
      ADR2 => cortexm0_u_logic_J2yvx4_Q2yvx4_AND_958_o,
      O => cortexm0_u_logic_Kfpvx4
    );
  cortexm0_u_logic_R40wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"FF002200FF002000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR1 => cortexm0_u_logic_C51xx4,
      ADR3 => cortexm0_u_logic_Fzxwx4,
      ADR2 => cortexm0_u_logic_R40wx46,
      ADR4 => cortexm0_u_logic_R40wx45_28263,
      ADR5 => cortexm0_u_logic_R40wx412,
      O => cortexm0_u_logic_R40wx4
    );
  cortexm0_u_logic_Q3bwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"AAFFAAFF22332A3F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Uup2z4_27504,
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_W19wx45_26493,
      ADR2 => cortexm0_u_logic_W19wx43_26492,
      ADR0 => cortexm0_u_logic_Xwawx4,
      ADR5 => cortexm0_u_logic_R40wx4,
      O => N318
    );
  cortexm0_u_logic_R40wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"3F1500003F153F15"
    )
    port map (
      ADR1 => cortexm0_u_logic_X6m2z4_28270,
      ADR0 => cortexm0_u_logic_X533z4_27050,
      ADR5 => cortexm0_u_logic_Ow13z4_27051,
      ADR3 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR4 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR2 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_R40wx42_28269
    );
  cortexm0_u_logic_X6m2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_X6m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X6m2z4_IN,
      O => cortexm0_u_logic_X6m2z4_28270,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_R40wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y126",
      INIT => X"F350000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Po53z4_28266,
      ADR0 => cortexm0_u_logic_Gf43z4_28267,
      ADR5 => cortexm0_u_logic_R40wx43_28268,
      ADR2 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR3 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR4 => cortexm0_u_logic_R40wx42_28269,
      O => cortexm0_u_logic_R40wx46
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o6_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"F3BBF388C0BBC088"
    )
    port map (
      ADR4 => cortexm0_u_logic_L763z4_27801,
      ADR5 => cortexm0_u_logic_To33z4_27802,
      ADR2 => cortexm0_u_logic_Kf23z4_27803,
      ADR0 => cortexm0_u_logic_Cy43z4_27804,
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1371
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"CF0AC00ACFFAC0FA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1371,
      ADR1 => N1372,
      ADR0 => N1165,
      ADR4 => N1166,
      O => N596
    );
  cortexm0_u_logic_S1cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"0000000077775557"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o,
      O => cortexm0_u_logic_S1cvx4
    );
  cortexm0_u_logic_L763z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_L763z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_L763z4_IN,
      O => cortexm0_u_logic_L763z4_27801,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y130",
      INIT => X"A300A3FF030003FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Szr2z4_26934,
      ADR1 => cortexm0_u_logic_G1s2z4_28913,
      ADR0 => N596,
      ADR5 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o4_29065,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o
    );
  cortexm0_u_logic_Plx2z4_cortexm0_u_logic_Plx2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Jjhvx42_pack_3,
      O => cortexm0_u_logic_Jjhvx42_29542
    );
  cortexm0_u_logic_Jjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y138",
      INIT => X"FFC0FFAAFF00FFAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Plx2z4_26388,
      ADR1 => cortexm0_u_logic_Roh2z4_16_0,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => cortexm0_u_logic_Jjhvx41_29543
    );
  cortexm0_u_logic_Plx2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y138",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Plx2z4_CLK,
      I => cortexm0_u_logic_Jjhvx4,
      O => cortexm0_u_logic_Plx2z4_26388,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y138",
      INIT => X"FFFFF030FFFFF010"
    )
    port map (
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Jjhvx42_29542,
      ADR0 => cortexm0_u_logic_Mx0wx4_28049,
      ADR4 => cortexm0_u_logic_Jjhvx41_29543,
      ADR5 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o,
      O => cortexm0_u_logic_Jjhvx4
    );
  cortexm0_u_logic_Kvfwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y138",
      INIT => X"F5FFF5FFF5FFF5FF"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => cortexm0_u_logic_Kvfwx4
    );
  cortexm0_u_logic_Jjhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y138",
      INIT => X"0B000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pri3z4_18_0,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Jjhvx42_pack_3
    );
  cortexm0_u_logic_Fvhvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y138",
      INIT => X"CCC0DDD500005555"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Ucqvx4_P6xvx4_AND_6659_o,
      ADR2 => cortexm0_u_logic_G9w2z4_25972,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Kvfwx4,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Fvhvx47_28392
    );
  cortexm0_u_logic_C34wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => X"CCCCCCCCCCCCCCCE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Thm2z4_28824,
      ADR4 => cortexm0_u_logic_Uaj2z4_25893,
      ADR5 => cortexm0_u_logic_Cam2z4_25896,
      ADR3 => cortexm0_u_logic_Trq2z4_25895,
      ADR0 => cortexm0_u_logic_G0w2z4_25894,
      ADR2 => cortexm0_u_logic_Tdp2z4_25892,
      O => N756
    );
  cortexm0_u_logic_Thm2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Thm2z4_CLK,
      I => cortexm0_u_logic_Xdnvx4,
      O => cortexm0_u_logic_Thm2z4_28824,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Xdnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y115",
      INIT => X"CCCCEE44CFC0EF40"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      ADR2 => cortexm0_u_logic_Qk0xx4,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => cortexm0_u_logic_Thm2z4_28824,
      ADR4 => ahblite_bridge_dmao_ready,
      ADR5 => cortexm0_u_logic_Jk0xx4_26330,
      O => cortexm0_u_logic_Xdnvx4
    );
  cortexm0_u_logic_Nn0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y137",
      INIT => X"FF330F0355110501"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ecp2z4_26956,
      ADR1 => cortexm0_u_logic_A9p2z4_26957,
      ADR2 => cortexm0_u_logic_L7p2z4_26240,
      ADR4 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR3 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => cortexm0_u_logic_Nn0wx48_29545
    );
  cortexm0_u_logic_O7zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y137",
      INIT => X"00000000FDFCFDFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Na53z4_26370,
      ADR4 => cortexm0_u_logic_Uu83z4_26371,
      ADR2 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR5 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_O7zvx43_26369
    );
  cortexm0_u_logic_Mxor_Oaawx4_B19wx4_XOR_39_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y137",
      INIT => X"E1A5E1A5F0F0E1A5"
    )
    port map (
      ADR1 => cortexm0_u_logic_I2t2z4_26960,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR5 => cortexm0_u_logic_Nn0wx4,
      ADR4 => cortexm0_u_logic_W19wx451,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Oaawx4_B19wx4_XOR_39_o
    );
  cortexm0_u_logic_Wj63z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wj63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wj63z4_IN,
      O => cortexm0_u_logic_Wj63z4_26368,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y137",
      INIT => X"8000000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nn0wx47_26953,
      ADR5 => cortexm0_u_logic_Nn0wx42_26959,
      ADR2 => cortexm0_u_logic_Nn0wx48_29545,
      ADR3 => cortexm0_u_logic_Nn0wx41_26940,
      ADR0 => cortexm0_u_logic_Nn0wx45_26949,
      ADR4 => N1473,
      O => cortexm0_u_logic_Nn0wx4
    );
  cortexm0_u_logic_Cao2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cao2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cao2z4_IN,
      O => cortexm0_u_logic_Cao2z4_29129,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U11wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => X"FFFFFFFFFF2FFF7F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ay53z4_29118,
      ADR1 => cortexm0_u_logic_Ro43z4_29143,
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR0 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_U11wx42_29212
    );
  cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y119",
      INIT => X"3000000010000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vssvx4,
      ADR4 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => ahbmi_hrdata_1_IBUF_0,
      ADR1 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => cortexm0_u_logic_Lstwx42_26294,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      O => N166
    );
  cortexm0_u_logic_Fj0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y136",
      INIT => X"000F0F0F00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Eyg3z4_26263,
      ADR2 => cortexm0_u_logic_Pwg3z4_26264,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR4 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Fj0wx43_26248
    );
  cortexm0_u_logic_Mmux_Dih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y136",
      INIT => X"00FF51AE51AE51AE"
    )
    port map (
      ADR4 => cortexm0_u_logic_C3z2z4_27135,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR5 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_W19wx451,
      ADR2 => cortexm0_u_logic_O7zvx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Dih2z4
    );
  cortexm0_u_logic_Mmux_Z78wx4151_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y136",
      INIT => X"7755575533000300"
    )
    port map (
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Lf0wx4,
      ADR2 => cortexm0_u_logic_U6awx4_B19wx4_XOR_37_o,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4151,
      ADR3 => N936,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => N575
    );
  cortexm0_u_logic_Wnt2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wnt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wnt2z4_IN,
      O => cortexm0_u_logic_Wnt2z4_26362,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4149 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y136",
      INIT => X"5D0C5D0CFFFF5D0C"
    )
    port map (
      ADR0 => cortexm0_u_logic_P82wx4,
      ADR5 => cortexm0_u_logic_F32wx4,
      ADR2 => cortexm0_u_logic_Wo0wx4,
      ADR4 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      ADR3 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR1 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_39_o,
      O => cortexm0_u_logic_Mmux_Z78wx4151
    );
  cortexm0_u_logic_Q8zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y141",
      INIT => X"C4F5C4F50000C4F5"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y6i3z4_26366,
      ADR3 => cortexm0_u_logic_Mi13z4_0,
      ADR0 => cortexm0_u_logic_J5i3z4_26377,
      ADR5 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR2 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR1 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_Q8zvx43_26640
    );
  cortexm0_u_logic_Igl2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y141",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Igl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Igl2z4_IN,
      O => cortexm0_u_logic_Igl2z4_27246,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q8zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y141",
      INIT => X"FFFFF7FFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_N8i3z4_26639,
      ADR4 => cortexm0_u_logic_M1j2z4_26600,
      ADR2 => cortexm0_u_logic_Fgm2z4_26040,
      ADR0 => cortexm0_u_logic_Sjj2z4_26041,
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Q8zvx42_26638
    );
  cortexm0_u_logic_Ppsvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"FFFF030203020302"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Jhxvx4,
      ADR2 => cortexm0_u_logic_C9yvx4,
      ADR4 => cortexm0_u_logic_Ppsvx41_29548,
      ADR5 => cortexm0_u_logic_Ppsvx44_0,
      O => N1740
    );
  cortexm0_u_logic_Ppsvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"FFF3FFFFFAF2FFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Jhxvx4,
      ADR5 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Ppsvx41_29548
    );
  cortexm0_u_logic_Mmux_Fq7wx411_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"FF00F0F0F3C0FC30"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Zkuwx4,
      ADR3 => cortexm0_u_logic_Pybwx4,
      ADR4 => cortexm0_u_logic_Tzxwx4,
      ADR5 => cortexm0_u_logic_M6ywx4,
      O => N894
    );
  cortexm0_u_logic_Sa23z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sa23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sa23z4_IN,
      O => cortexm0_u_logic_Sa23z4_26886,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_M6ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y121",
      INIT => X"FFFF77FFFBFB73FB"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fzl2z4_26138,
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_V7ywx4,
      O => cortexm0_u_logic_M6ywx4
    );
  cortexm0_u_logic_Wa03z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wa03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wa03z4_IN,
      O => cortexm0_u_logic_Wa03z4_27670,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y117",
      INIT => X"FFFFDFDFFFFF3FFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ow43z4_28489,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      ADR0 => cortexm0_u_logic_Wa03z4_27670,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o2_29179
    );
  cortexm0_u_logic_Ay53z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ay53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ay53z4_IN,
      O => cortexm0_u_logic_Ay53z4_29118,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Z5pvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"0404F7F70405F7F5"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Ik4wx47_0,
      ADR0 => N890,
      ADR2 => cortexm0_u_logic_Ik4wx46_26653,
      ADR4 => N891,
      ADR5 => cortexm0_u_logic_C34wx4_25975,
      O => cortexm0_u_logic_Z5pvx45_26908
    );
  cortexm0_u_logic_C34wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"0A0A0A0B0A0F0B0F"
    )
    port map (
      ADR4 => cortexm0_u_logic_B1a3z4_26385,
      ADR3 => cortexm0_u_logic_P2a3z4_26382,
      ADR2 => N756,
      ADR0 => cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6540_o,
      ADR1 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR5 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      O => cortexm0_u_logic_C34wx4_25975
    );
  cortexm0_u_logic_Z5pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y118",
      INIT => X"05AF05AF00FF01EF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Ik4wx47_0,
      ADR2 => N887,
      ADR3 => N888,
      ADR0 => cortexm0_u_logic_Ik4wx46_26653,
      ADR4 => cortexm0_u_logic_C34wx4_25975,
      O => cortexm0_u_logic_Z5pvx41_26912
    );
  cortexm0_u_logic_Psv2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Psv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Psv2z4_IN,
      O => cortexm0_u_logic_Psv2z4_26327,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hxx2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => '1'
    )
    port map (
      CE => hready,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hxx2z4_CLK,
      I => cortexm0_u_logic_Ibrwx4,
      O => cortexm0_u_logic_Hxx2z4_27437,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ibrwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y120",
      INIT => X"AB88AB88FFCCFFCC"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => cortexm0_u_logic_Tyx2z4_28249,
      ADR5 => cortexm0_u_logic_Hxx2z4_27437,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => cortexm0_u_logic_Ibrwx4
    );
  cortexm0_u_logic_Gto2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gto2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gto2z4_IN,
      O => cortexm0_u_logic_Gto2z4_26374,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_O7zvx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y138",
      INIT => X"0000000FCCCCCCCF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ft73z4_27865,
      ADR4 => cortexm0_u_logic_O7zvx43_26369,
      ADR3 => cortexm0_u_logic_O7zvx42_26365,
      ADR2 => cortexm0_u_logic_O7zvx41_26361,
      ADR5 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      O => N792
    );
  cortexm0_u_logic_O7zvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y138",
      INIT => X"00000000002A0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cai3z4_27863,
      ADR2 => cortexm0_u_logic_Y21xx4,
      ADR4 => cortexm0_u_logic_O7zvx44_26372,
      ADR5 => N545,
      ADR0 => cortexm0_u_logic_O7zvx46_26375,
      ADR3 => N792,
      O => cortexm0_u_logic_O7zvx4
    );
  cortexm0_u_logic_Y6i3z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y6i3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y6i3z4_IN,
      O => cortexm0_u_logic_Y6i3z4_26366,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kqzvx411_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y140",
      INIT => X"FAFBFBFBAABBBBBB"
    )
    port map (
      ADR5 => cortexm0_u_logic_C3z2z4_27135,
      ADR4 => cortexm0_u_logic_Kqzvx411_0,
      ADR3 => cortexm0_u_logic_Kqzvx42_27683,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR2 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_Kqzvx48,
      O => N861
    );
  cortexm0_u_logic_J4awx4_O3awx4_AND_1954_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y140",
      INIT => X"D2F0D25AC3C3C3C3"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kqzvx45_27684,
      ADR1 => N860,
      ADR0 => cortexm0_u_logic_Kqzvx43,
      ADR4 => N861,
      ADR5 => cortexm0_u_logic_W19wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_J4awx4_O3awx4_AND_1954_o
    );
  cortexm0_u_logic_Ofyvx4_cortexm0_u_logic_Ofyvx4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Feyvx4,
      O => cortexm0_u_logic_Feyvx4_0
    );
  cortexm0_u_logic_Ofyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y134",
      INIT => X"1000100010001000"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Ob2wx4_28227,
      ADR1 => cortexm0_u_logic_Vb2wx4_28228,
      ADR3 => cortexm0_u_logic_Xc2wx4_28226,
      ADR0 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR5 => '1',
      O => cortexm0_u_logic_Ofyvx4
    );
  cortexm0_u_logic_Feyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X20Y134",
      INIT => X"00040004"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Ob2wx4_28227,
      ADR1 => cortexm0_u_logic_Vb2wx4_28228,
      ADR3 => cortexm0_u_logic_Xc2wx4_28226,
      ADR0 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      O => cortexm0_u_logic_Feyvx4
    );
  cortexm0_u_logic_Na53z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Na53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Na53z4_IN,
      O => cortexm0_u_logic_Na53z4_26370,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_O7zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y139",
      INIT => X"FF50FF5030003F00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y6i3z4_26366,
      ADR1 => cortexm0_u_logic_Vuo2z4_0,
      ADR4 => cortexm0_u_logic_Wj63z4_26368,
      ADR3 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_O7zvx42_26365
    );
  cortexm0_u_logic_Mmux_Fq7wx411_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => X"FF55FFAAAA005500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Lr9wx4,
      ADR3 => cortexm0_u_logic_H2wwx4,
      ADR4 => cortexm0_u_logic_Tzxwx4,
      O => N895
    );
  cortexm0_u_logic_Ixxwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => X"00FF33330F0F5555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ka93z4_26988,
      ADR1 => cortexm0_u_logic_T9v2z4_26992,
      ADR3 => cortexm0_u_logic_S2r2z4_27283,
      ADR2 => cortexm0_u_logic_E1r2z4_27282,
      ADR4 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR5 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Ixxwx42_29549
    );
  cortexm0_u_logic_Ixxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => X"FFFFFFFFFFAA5500"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR0 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR4 => cortexm0_u_logic_Ixxwx41_27777,
      ADR3 => cortexm0_u_logic_Ixxwx42_29549,
      O => cortexm0_u_logic_Ixxwx4
    );
  cortexm0_u_logic_Ka93z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ka93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ka93z4_IN,
      O => cortexm0_u_logic_Ka93z4_26988,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Svxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y122",
      INIT => X"BFFFBFFFBFFFB3F3"
    )
    port map (
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR5 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Ixxwx4,
      O => cortexm0_u_logic_Svxwx4
    );
  cortexm0_u_logic_R40wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y127",
      INIT => X"FFFFFFFFFFF5FFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Po53z4_28266,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_R40wx44_29552
    );
  cortexm0_u_logic_R40wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y127",
      INIT => X"0F0F5F5F05055555"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_J5m2z4_27411,
      ADR0 => cortexm0_u_logic_Hyz2z4_28985,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_R40wx41_29553
    );
  cortexm0_u_logic_Cvr2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cvr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cvr2z4_IN,
      O => cortexm0_u_logic_Cvr2z4_28147,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_R40wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y127",
      INIT => X"C040000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Gf43z4_28267,
      ADR4 => cortexm0_u_logic_R40wx43_28268,
      ADR1 => cortexm0_u_logic_R40wx44_29552,
      ADR3 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR5 => cortexm0_u_logic_R40wx42_28269,
      ADR2 => cortexm0_u_logic_R40wx41_29553,
      O => cortexm0_u_logic_R40wx45_28263
    );
  cortexm0_u_logic_Nbm2z4_cortexm0_u_logic_Nbm2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kanvx41_10360,
      O => cortexm0_u_logic_Kanvx41_0
    );
  cortexm0_u_logic_Nbm2z4_cortexm0_u_logic_Nbm2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gehvx42_10373,
      O => cortexm0_u_logic_Gehvx42_0
    );
  cortexm0_u_logic_Danvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"F5D7A0A0F5D7A0A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_K6y2z4_26475,
      ADR0 => cortexm0_u_logic_Nbm2z4_26683,
      ADR4 => cortexm0_u_logic_By4wx4_26841,
      ADR1 => cortexm0_u_logic_I3y2z4_26842,
      ADR3 => cortexm0_u_logic_W4y2z4_26254,
      ADR5 => '1',
      O => cortexm0_u_logic_Danvx41_28368
    );
  cortexm0_u_logic_Kanvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"DD77AA00"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Nbm2z4_26683,
      ADR4 => cortexm0_u_logic_By4wx4_26841,
      ADR1 => cortexm0_u_logic_I3y2z4_26842,
      ADR3 => cortexm0_u_logic_W4y2z4_26254,
      O => cortexm0_u_logic_Kanvx41_10360
    );
  cortexm0_u_logic_Nbm2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nbm2z4_CLK,
      I => cortexm0_u_logic_Zlnvx4,
      O => cortexm0_u_logic_Nbm2z4_26683,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Zlnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"55FF00FFDDFF00FF"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR5 => ahblite_bridge_dmao_ready,
      ADR4 => cortexm0_u_logic_Nbm2z4_26683,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Zlnvx4
    );
  cortexm0_u_logic_Gcqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"FFCCFFCCFFCCFFCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => '1',
      O => cortexm0_u_logic_Gcqvx4
    );
  cortexm0_u_logic_Gehvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"40500000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Pri3z4_22_0,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Gehvx42_10373
    );
  cortexm0_u_logic_Wai2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wai2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wai2z4_1_IN,
      O => cortexm0_u_logic_Wai2z4_1_27471,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kfpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y124",
      INIT => X"8800080008000800"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kyi2z4_27517,
      ADR3 => cortexm0_u_logic_Nbm2z4_26683,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR4 => cortexm0_u_logic_Gcqvx4,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Kfpvx42_27399
    );
  cortexm0_u_logic_Cy43z4_cortexm0_u_logic_Cy43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xppvx4,
      O => cortexm0_u_logic_Xppvx4_0
    );
  cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"0000707700000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dcs2z4_28310,
      ADR3 => cortexm0_u_logic_B613z4_27193,
      ADR4 => N1103_0,
      ADR2 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR0 => cortexm0_u_logic_Bf9wx4,
      ADR5 => cortexm0_u_logic_Pjqwx4,
      O => N598
    );
  cortexm0_u_logic_Kdyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"2020000020200000"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Vb2wx4_28228,
      ADR0 => cortexm0_u_logic_Xc2wx4_28226,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR1 => cortexm0_u_logic_Ob2wx4_28227,
      ADR5 => '1',
      O => cortexm0_u_logic_Kdyvx4
    );
  cortexm0_u_logic_Xppvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"80800000"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Vb2wx4_28228,
      ADR0 => cortexm0_u_logic_Xc2wx4_28226,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR1 => cortexm0_u_logic_Ob2wx4_28227,
      O => cortexm0_u_logic_Xppvx4
    );
  cortexm0_u_logic_Vb2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"1100010011110101"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o,
      ADR1 => N68,
      ADR3 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR2 => cortexm0_u_logic_K1z2z4_26157,
      ADR4 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Vb2wx4_28228
    );
  cortexm0_u_logic_Cy43z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cy43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cy43z4_IN,
      O => cortexm0_u_logic_Cy43z4_27804,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ob2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y131",
      INIT => X"000000000000BB0B"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o,
      ADR4 => N70,
      ADR3 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR1 => cortexm0_u_logic_C3z2z4_27135,
      ADR0 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      O => cortexm0_u_logic_Ob2wx4_28227
    );
  cortexm0_u_logic_Xt6wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => X"1101BBAB1151BBFB"
    )
    port map (
      ADR4 => N931_0,
      ADR1 => N930,
      ADR5 => N932_0,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4163,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4126_26013,
      ADR2 => N479,
      O => cortexm0_u_logic_Xt6wx44_27589
    );
  cortexm0_u_logic_Rd73z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rd73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rd73z4_IN,
      O => cortexm0_u_logic_Rd73z4_28306,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pjqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => X"0F0F555500FF3333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gt93z4_28867,
      ADR0 => cortexm0_u_logic_An83z4_28464,
      ADR3 => cortexm0_u_logic_K7s2z4_28465,
      ADR2 => cortexm0_u_logic_Rd73z4_28306,
      ADR4 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1321
    );
  cortexm0_u_logic_Aff3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aff3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aff3z4_IN,
      O => cortexm0_u_logic_Aff3z4_28432,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Icxwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y130",
      INIT => X"5030503F5F305F3F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wbf3z4_28443,
      ADR1 => cortexm0_u_logic_Ldf3z4_28444,
      ADR5 => cortexm0_u_logic_Orj2z4_26221,
      ADR0 => cortexm0_u_logic_Aff3z4_28432,
      ADR3 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR2 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1351
    );
  cortexm0_u_logic_htrans_o_1_21 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y126",
      INIT => X"000000000000F030"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_A4t2z4_26016,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Ppsvx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_W6qvx4,
      O => cortexm0_u_logic_htrans_o_1_2
    );
  cortexm0_u_logic_W6qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y126",
      INIT => X"00EAC0EA00FFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qr42z4_26784,
      ADR0 => cortexm0_u_logic_Oq42z4,
      ADR2 => N816,
      ADR1 => cortexm0_u_logic_Z5pvx4,
      ADR3 => cortexm0_u_logic_V3wvx4,
      ADR4 => cortexm0_u_logic_Loyvx4_26794,
      O => cortexm0_u_logic_W6qvx4
    );
  cortexm0_u_logic_P12wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y126",
      INIT => X"000FFFFF550F550F"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ii73z4_28143,
      ADR2 => cortexm0_u_logic_Qyc3z4_28141,
      ADR0 => cortexm0_u_logic_Rr83z4_28142,
      ADR3 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR5 => cortexm0_u_logic_Svk2z4_26218,
      O => cortexm0_u_logic_P12wx42_29551
    );
  cortexm0_u_logic_Rr83z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rr83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rr83z4_IN,
      O => cortexm0_u_logic_Rr83z4_28142,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P12wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y126",
      INIT => X"77774444333F000C"
    )
    port map (
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Z863z4_29110,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_Hq33z4_29121,
      ADR4 => cortexm0_u_logic_P12wx42_29551,
      O => cortexm0_u_logic_P12wx43_29197
    );
  cortexm0_u_logic_J00wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => X"000051510000F3F3"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Trq2z4_25895,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Zz8wx4,
      ADR2 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o,
      O => cortexm0_u_logic_J00wx41_29556
    );
  cortexm0_u_logic_J00wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => X"A040F0E0A000F000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_A272z4_H272z4_AND_6015_o,
      ADR2 => cortexm0_u_logic_J00wx41_29556,
      ADR0 => cortexm0_u_logic_Xucwx4_B19wx4_XOR_54_o,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_J00wx42_28018
    );
  cortexm0_u_logic_An83z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_An83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_An83z4_IN,
      O => cortexm0_u_logic_An83z4_28464,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mxor_Xucwx4_B19wx4_XOR_54_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y129",
      INIT => X"B4A53C0FF0F0F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR0 => cortexm0_u_logic_Jky2z4_26077,
      ADR3 => cortexm0_u_logic_Zcn2z4_26211,
      ADR1 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o,
      ADR5 => N320,
      O => cortexm0_u_logic_Xucwx4_B19wx4_XOR_54_o
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => X"F555FFFFF000FFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Bf9wx4,
      ADR2 => cortexm0_u_logic_Okn2z4_26961,
      ADR5 => cortexm0_u_logic_Q713z4_26962,
      ADR0 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => cortexm0_u_logic_Ylbwx4,
      O => N1192
    );
  cortexm0_u_logic_Asbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => X"000000000000FFF5"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Jrnvx4,
      ADR4 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => cortexm0_u_logic_Asbvx4
    );
  cortexm0_u_logic_Okn2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Okn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Okn2z4_IN,
      O => cortexm0_u_logic_Okn2z4_26961,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y125",
      INIT => X"111111BB1B111BBB"
    )
    port map (
      ADR1 => cortexm0_u_logic_U4z2z4_27889,
      ADR4 => cortexm0_u_logic_Jw93z4_27409,
      ADR2 => N1083,
      ADR5 => N1192,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR3 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o
    );
  cortexm0_u_logic_Yhnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => X"C000C88800008888"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Zei2z4_27530,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Vvx2z4_27317,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => N134
    );
  cortexm0_u_logic_Mxor_Lk9wx4_B19wx4_XOR_33_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => X"F0F0F02DF0F02D2D"
    )
    port map (
      ADR5 => cortexm0_u_logic_W7z2z4_27131,
      ADR4 => cortexm0_u_logic_Lk9wx42_0,
      ADR3 => cortexm0_u_logic_Ul9wx4,
      ADR1 => cortexm0_u_logic_P12wx4,
      ADR0 => cortexm0_u_logic_W19wx451,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_33_o
    );
  cortexm0_u_logic_P12wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => X"F5F5313100F50031"
    )
    port map (
      ADR1 => cortexm0_u_logic_E913z4_29049,
      ADR0 => cortexm0_u_logic_Asr2z4_28144,
      ADR3 => cortexm0_u_logic_Yg23z4_29149,
      ADR5 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR2 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => cortexm0_u_logic_P12wx41_29554
    );
  cortexm0_u_logic_Asr2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Asr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Asr2z4_IN,
      O => cortexm0_u_logic_Asr2z4_28144,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P12wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y128",
      INIT => X"A8A80808AAA0AA00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR1 => cortexm0_u_logic_P12wx44_29196,
      ADR0 => cortexm0_u_logic_P12wx41_29554,
      ADR3 => cortexm0_u_logic_P12wx43_29197,
      ADR4 => cortexm0_u_logic_P12wx47_0,
      O => cortexm0_u_logic_P12wx4
    );
  cortexm0_u_logic_H783z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H783z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H783z4_IN,
      O => cortexm0_u_logic_H783z4_27639,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fzxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y123",
      INIT => X"0F0F00FF55553333"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y1u2z4_27640,
      ADR2 => cortexm0_u_logic_V3m2z4_27641,
      ADR3 => cortexm0_u_logic_Yx63z4_27642,
      ADR1 => cortexm0_u_logic_H783z4_27639,
      ADR5 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR4 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Fzxwx41_27638
    );
  cortexm0_u_logic_Pgf3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pgf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pgf3z4_IN,
      O => cortexm0_u_logic_Pgf3z4_27774,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => X"FBEFFBFFFFEFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Mof3z4_28431,
      ADR0 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_Pgf3z4_27774,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o6_28437
    );
  cortexm0_u_logic_Nozvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => X"000F0F0F00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Xhl2z4_27245,
      ADR2 => cortexm0_u_logic_Igl2z4_27246,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR3 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Nozvx42_27244
    );
  cortexm0_u_logic_Ue9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y132",
      INIT => X"00000000A0000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_M1j2z4_1_25906,
      ADR2 => cortexm0_u_logic_Wzy2z4_2_26019,
      ADR3 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR4 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Ue9wx4
    );
  cortexm0_u_logic_Kqzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y141",
      INIT => X"57FF57FF0A0A0E0E"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tel2z4_27705,
      ADR4 => cortexm0_u_logic_Pbl2z4_27706,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Kqzvx46_29563
    );
  cortexm0_u_logic_M743z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y141",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_M743z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M743z4_IN,
      O => cortexm0_u_logic_M743z4_27702,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kqzvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y141",
      INIT => X"0101010101000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nz73z4_27701,
      ADR2 => cortexm0_u_logic_N3v2z4_27703,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_M743z4_27702,
      ADR4 => cortexm0_u_logic_Kqzvx47_27704,
      ADR5 => cortexm0_u_logic_Kqzvx46_29563,
      O => cortexm0_u_logic_Kqzvx48
    );
  cortexm0_u_logic_O7zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y136",
      INIT => X"0101000011550000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wnt2z4_26362,
      ADR3 => cortexm0_u_logic_Vr23z4_26363,
      ADR4 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_O7zvx41_26361
    );
  cortexm0_u_logic_Nn0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y136",
      INIT => X"113355FF0103050F"
    )
    port map (
      ADR1 => cortexm0_u_logic_M0i3z4_26941,
      ADR3 => cortexm0_u_logic_Xyh3z4_26942,
      ADR2 => cortexm0_u_logic_Pap2z4_26943,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR4 => cortexm0_u_logic_Y21xx4,
      ADR0 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Nn0wx41_26940
    );
  cortexm0_u_logic_Uu83z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uu83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uu83z4_IN,
      O => cortexm0_u_logic_Uu83z4_26371,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bjxwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y136",
      INIT => X"0F0F555500FF3333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zfv2z4_26948,
      ADR3 => cortexm0_u_logic_Q6u2z4_27821,
      ADR2 => cortexm0_u_logic_Ecp2z4_26956,
      ADR0 => cortexm0_u_logic_Pap2z4_26943,
      ADR5 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR4 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1343
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => X"0001000500000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rds2z4_27202,
      ADR0 => cortexm0_u_logic_An83z4_28464,
      ADR2 => cortexm0_u_logic_K7s2z4_28465,
      ADR3 => cortexm0_u_logic_Arv2z4_28466,
      ADR4 => cortexm0_u_logic_Y21xx4,
      ADR5 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o11_0,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o12_29557
    );
  cortexm0_u_logic_S3cwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => X"FFF2F2F2FF222222"
    )
    port map (
      ADR5 => cortexm0_u_logic_K1z2z4_26157,
      ADR4 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_H1cwx4,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR0 => cortexm0_u_logic_W19wx4,
      ADR1 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o,
      O => cortexm0_u_logic_S3cwx4
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => X"F351000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_I463z4_27204,
      ADR1 => cortexm0_u_logic_Zu43z4_27205,
      ADR2 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o8_27201,
      ADR3 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR5 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o7_0,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o9_29558
    );
  cortexm0_u_logic_I463z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_I463z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I463z4_IN,
      O => cortexm0_u_logic_I463z4_27204,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y134",
      INIT => X"FFFFF0F0EE44E040"
    )
    port map (
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o1_27192,
      ADR3 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o4_27195,
      ADR5 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o3_27203,
      ADR2 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o12_29557,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o9_29558,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o
    );
  cortexm0_u_logic_Mmux_O2bwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y137",
      INIT => X"0FFFC0CF0FFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o,
      ADR2 => cortexm0_u_logic_Sfh2z4,
      ADR5 => cortexm0_u_logic_Fuawx4_26061,
      O => cortexm0_u_logic_O2bwx4
    );
  cortexm0_u_logic_Mxor_Sfh2z4_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y137",
      INIT => X"2DA50F0F3CF00F0F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Viy2z4_27004,
      ADR5 => cortexm0_u_logic_Fzl2z4_26138,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o,
      ADR4 => N318,
      O => cortexm0_u_logic_Sfh2z4
    );
  cortexm0_u_logic_Fuawx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y137",
      INIT => X"44C455F544C455F5"
    )
    port map (
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Jucwx4,
      ADR3 => N164,
      ADR1 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Fuawx4_26061
    );
  cortexm0_u_logic_Pap2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pap2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pap2z4_IN,
      O => cortexm0_u_logic_Pap2z4_26943,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_L9zvx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y137",
      INIT => X"FFCFFF00FF03FF00"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Q8zvx4,
      ADR1 => cortexm0_u_logic_Dih2z4,
      ADR4 => cortexm0_u_logic_Fuawx4_26061,
      O => cortexm0_u_logic_L9zvx431
    );
  cortexm0_u_logic_Q8zvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y139",
      INIT => X"F555FFFFFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Cai3z4_27863,
      ADR4 => cortexm0_u_logic_Q8zvx42_26638,
      ADR3 => cortexm0_u_logic_Ue9wx4,
      ADR0 => cortexm0_u_logic_Saqwx4,
      ADR5 => cortexm0_u_logic_Q8zvx41_26636,
      O => N1188
    );
  cortexm0_u_logic_N8i3z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_N8i3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_N8i3z4_IN,
      O => cortexm0_u_logic_N8i3z4_26639,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q8zvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y139",
      INIT => X"0505AF0527272727"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rhi2z4_26378,
      ADR2 => cortexm0_u_logic_Cqo2z4_27304,
      ADR3 => cortexm0_u_logic_Q8zvx43_26640,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => N1188,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Q8zvx4
    );
  cortexm0_u_logic_Mmux_Cd8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y133",
      INIT => X"F0FF000FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_M9awx4_B19wx4_XOR_38_o,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Cd8wx4
    );
  cortexm0_u_logic_Wo0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y133",
      INIT => X"31F5000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xyh3z4_26942,
      ADR0 => cortexm0_u_logic_Ixh3z4_27173,
      ADR5 => cortexm0_u_logic_Wo0wx41_27174,
      ADR2 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR3 => cortexm0_u_logic_Bf9wx4,
      ADR4 => cortexm0_u_logic_Bjxwx4,
      O => cortexm0_u_logic_Wo0wx42_27172
    );
  cortexm0_u_logic_Bjxwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y133",
      INIT => X"FFFFFFF0FF00FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR2 => N1342,
      ADR5 => N1343,
      O => cortexm0_u_logic_Bjxwx4
    );
  cortexm0_u_logic_Uo13z4_cortexm0_u_logic_Uo13z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mi13z4_10816,
      O => cortexm0_u_logic_Mi13z4_0
    );
  cortexm0_u_logic_Uo13z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y142",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uo13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uo13z4_IN,
      O => cortexm0_u_logic_Uo13z4_28844,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Uo13z4_cortexm0_u_logic_F6zvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X21Y142",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_F6zvx4,
      O => cortexm0_u_logic_Uo13z4_cortexm0_u_logic_F6zvx4_rt_10814
    );
  cortexm0_u_logic_Mi13z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y142",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mi13z4_CLK,
      I => cortexm0_u_logic_Uo13z4_cortexm0_u_logic_F6zvx4_rt_10814,
      O => cortexm0_u_logic_Mi13z4_10816,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_SF21431 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y110",
      INIT => X"CFFFEFFFCFFFCFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_A4t2z4_26016,
      ADR5 => cortexm0_u_logic_Ye4wx4,
      ADR4 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR0 => cortexm0_u_logic_Mtqvx43_26817,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      O => cortexm0_u_logic_SF2143
    );
  cortexm0_u_logic_Dwl2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dwl2z4_CLK,
      I => cortexm0_u_logic_Hcnvx4,
      O => cortexm0_u_logic_Dwl2z4_26505,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hcnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"CF5F0F5FCC550055"
    )
    port map (
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR1 => N914,
      ADR0 => cortexm0_u_logic_Kzqvx4,
      ADR5 => cortexm0_u_logic_Dwl2z4_26505,
      ADR2 => cortexm0_u_logic_F7rvx4_M7rvx4_AND_266_o,
      ADR3 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Hcnvx4
    );
  cortexm0_u_logic_Lbn2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lbn2z4_CLK,
      I => cortexm0_u_logic_Tbnvx4,
      O => cortexm0_u_logic_Lbn2z4_27013,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"DCDC505050FF50FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR1 => N912,
      ADR3 => cortexm0_u_logic_E4pwx4_L4pwx4_OR_793_o_27738,
      ADR2 => cortexm0_u_logic_Lbn2z4_27013,
      ADR0 => cortexm0_u_logic_F7rvx4_M7rvx4_AND_266_o,
      ADR5 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Tbnvx4
    );
  cortexm0_u_logic_C6mwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"FFFFFFFFFFF1FEF0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Thm2z4_28824,
      ADR5 => cortexm0_u_logic_Ye4wx4,
      ADR0 => cortexm0_u_logic_Qk0xx4,
      ADR3 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      ADR1 => cortexm0_u_logic_Jk0xx4_26330,
      ADR2 => cortexm0_u_logic_Tuvwx4,
      O => N944
    );
  cortexm0_u_logic_F7rvx4_M7rvx4_AND_266_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y111",
      INIT => X"0F0FDFDF0F0FDFCF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR2 => N580,
      ADR1 => cortexm0_u_logic_C6mwx41_27654,
      ADR5 => cortexm0_u_logic_C6mwx43_27656,
      ADR3 => cortexm0_u_logic_C6mwx42_27655,
      ADR4 => N944,
      O => cortexm0_u_logic_F7rvx4_M7rvx4_AND_266_o
    );
  cortexm0_u_logic_Zfv2z4 : X_FF
    generic map(
      LOC => "SLICE_X20Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zfv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zfv2z4_IN,
      O => cortexm0_u_logic_Zfv2z4_26948,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_F6zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X20Y135",
      INIT => X"FFFFFFFFCEFFCECE"
    )
    port map (
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR2 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR1 => N475,
      ADR4 => cortexm0_u_logic_Pri3z4_31_0,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_F6zvx4
    );
  cortexm0_u_logic_Kqzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y140",
      INIT => X"FF0CFFDDFFCCFFDD"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xhl2z4_27245,
      ADR0 => cortexm0_u_logic_Vg53z4_27708,
      ADR5 => cortexm0_u_logic_M1j2z4_26600,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Kqzvx47_27704
    );
  cortexm0_u_logic_Nz73z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nz73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nz73z4_IN,
      O => cortexm0_u_logic_Nz73z4_27701,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ft73z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ft73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ft73z4_IN,
      O => cortexm0_u_logic_Ft73z4_27865,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xmzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y140",
      INIT => X"FFFFFFFFDDCCDFCF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR2 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502,
      ADR1 => N693,
      ADR3 => cortexm0_u_logic_Pri3z4_26_0,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Xmzvx4_29035
    );
  cortexm0_u_logic_Dy23z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y143",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dy23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dy23z4_IN,
      O => cortexm0_u_logic_Dy23z4_27823,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Saqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y135",
      INIT => X"0F000FFF33553355"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uu83z4_26371,
      ADR4 => cortexm0_u_logic_Ft73z4_27865,
      ADR2 => cortexm0_u_logic_Wj63z4_26368,
      ADR1 => cortexm0_u_logic_Rro2z4_26376,
      ADR3 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      O => N1345
    );
  cortexm0_u_logic_Saqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y135",
      INIT => X"0F0F333300FF5555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fxu2z4_26373,
      ADR3 => cortexm0_u_logic_Wnt2z4_26362,
      ADR2 => cortexm0_u_logic_Vuo2z4_0,
      ADR1 => cortexm0_u_logic_Gto2z4_26374,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR5 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1346
    );
  cortexm0_u_logic_Fxu2z4 : X_FF
    generic map(
      LOC => "SLICE_X21Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fxu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fxu2z4_IN,
      O => cortexm0_u_logic_Fxu2z4_26373,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Saqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X21Y135",
      INIT => X"FFFFCCCCFCFCFCFC"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      ADR2 => N1345,
      ADR4 => N1346,
      O => cortexm0_u_logic_Saqwx4
    );
  cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"002D00DD00AD00DD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Dp7wx4,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Dw7wx4,
      ADR1 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o1_28214
    );
  cortexm0_u_logic_Mmux_Z78wx4121_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"0C0CC0C0000C00C0"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Ok7wx4,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_Vy7wx4,
      ADR4 => cortexm0_u_logic_Pkwwx4,
      O => N858
    );
  cortexm0_u_logic_Wd23z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wd23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wd23z4_IN,
      O => cortexm0_u_logic_Wd23z4_28998,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dp7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y117",
      INIT => X"FF00FF00FFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Dp7wx4
    );
  cortexm0_u_logic_U7w2z4_cortexm0_u_logic_U7w2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1011,
      O => N1011_0
    );
  cortexm0_u_logic_U7w2z4_cortexm0_u_logic_U7w2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N232_pack_4,
      O => N232
    );
  cortexm0_u_logic_Abovx41_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"DDFFFFFFDDFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Rbi3z4_27743,
      ADR0 => cortexm0_u_logic_Rqywx4,
      ADR3 => cortexm0_u_logic_Z7i2z4_27581,
      ADR4 => ahbmi_hrdata_18_IBUF_0,
      ADR5 => '1',
      O => N1009
    );
  cortexm0_u_logic_Abovx41_SW3 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"DFFFDFFF"
    )
    port map (
      ADR2 => ahbmi_hrdata_30_IBUF_0,
      ADR1 => cortexm0_u_logic_Rbi3z4_27743,
      ADR0 => cortexm0_u_logic_Rqywx4,
      ADR3 => cortexm0_u_logic_Z7i2z4_27581,
      ADR4 => '1',
      O => N1011
    );
  cortexm0_u_logic_Q5vvx436 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"FCFCFCFCF4F4F4F0"
    )
    port map (
      ADR1 => N1622,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_C34wx4_25975,
      ADR4 => cortexm0_u_logic_Ik4wx47_0,
      ADR5 => cortexm0_u_logic_Ik4wx46_26653,
      ADR2 => cortexm0_u_logic_S4w2z4_25974,
      O => cortexm0_u_logic_Q5vvx43
    );
  cortexm0_u_logic_Rqywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"00BBAABB00BBAABB"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Ywi2z4_26112,
      ADR0 => cortexm0_u_logic_Ye4wx4,
      ADR1 => cortexm0_u_logic_U7w2z4_26111,
      ADR4 => cortexm0_u_logic_R1w2z4_25897,
      ADR5 => '1',
      O => cortexm0_u_logic_Rqywx4
    );
  cortexm0_u_logic_Q7mvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"A0A00000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fsyvx4,
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ye4wx4,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_R1w2z4_25897,
      O => N232_pack_4
    );
  cortexm0_u_logic_U7w2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U7w2z4_CLK,
      I => cortexm0_u_logic_Q7mvx4_10878,
      O => cortexm0_u_logic_U7w2z4_26111,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Q7mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y112",
      INIT => X"7F7FFF7F7777FF77"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1465_o,
      ADR4 => cortexm0_u_logic_C34wx4_25975,
      ADR1 => cortexm0_u_logic_SF2143,
      ADR5 => cortexm0_u_logic_U7w2z4_26111,
      ADR0 => cortexm0_u_logic_Q5vvx43,
      ADR2 => N232,
      O => cortexm0_u_logic_Q7mvx4_10878
    );
  cortexm0_u_logic_O403z4_cortexm0_u_logic_O403z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J7ewx4,
      O => cortexm0_u_logic_J7ewx4_0
    );
  cortexm0_u_logic_O403z4_cortexm0_u_logic_O403z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_11012,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_0
    );
  cortexm0_u_logic_Mmux_J7ewx414 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y118"
    )
    port map (
      IA => N1864,
      IB => N1865,
      O => cortexm0_u_logic_J7ewx4,
      SEL => cortexm0_u_logic_Oldwx4
    );
  cortexm0_u_logic_Mmux_J7ewx414_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"2000FDFF2020FDFD"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      ADR5 => cortexm0_u_logic_Xuxwx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_U2ewx4,
      O => N1864
    );
  cortexm0_u_logic_Mmux_J7ewx414_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"F8F87070F4F4B0B0"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Kepwx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      ADR5 => cortexm0_u_logic_Xuxwx4,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_U2ewx4,
      O => N1865
    );
  cortexm0_u_logic_O403z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_O403z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O403z4_IN,
      O => cortexm0_u_logic_O403z4_27846,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"3300330033003300"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wxp2z4_26401,
      ADR3 => cortexm0_u_logic_C3w2z4_26400,
      ADR5 => '1',
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_26407
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o5 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y118",
      INIT => X"0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Wxp2z4_26401,
      ADR4 => '1',
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_11012
    );
  cortexm0_u_logic_F7rvx4_M7rvx4_AND_266_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y115",
      INIT => X"FF00FF00FF00DF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Rqywx4,
      ADR0 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR1 => cortexm0_u_logic_Nbm2z4_26683,
      ADR5 => cortexm0_u_logic_Sorvx4,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Hlsvx4,
      O => N580
    );
  cortexm0_u_logic_Gtp2z4_cortexm0_u_logic_Gtp2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bpsvx4,
      O => cortexm0_u_logic_Bpsvx4_0
    );
  cortexm0_u_logic_Jvqvx41_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"0000100000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hlsvx4,
      ADR2 => ahbmi_hrdata_26_IBUF_0,
      ADR0 => cortexm0_u_logic_Rbi3z4_27743,
      ADR3 => cortexm0_u_logic_Z7i2z4_27581,
      ADR4 => cortexm0_u_logic_Sorvx4,
      ADR1 => N655,
      O => N912
    );
  cortexm0_u_logic_Sorvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"D5DDDDDDD5DDDDDD"
    )
    port map (
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => ahbmi_hresp_1_IBUF_0,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR3 => ahbmi_hready_IBUF_0,
      ADR0 => cortexm0_u_logic_Vaw2z4_27434,
      ADR5 => '1',
      O => cortexm0_u_logic_Sorvx4
    );
  cortexm0_u_logic_Bpsvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"2A222222"
    )
    port map (
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => ahbmi_hresp_1_IBUF_0,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR3 => ahbmi_hready_IBUF_0,
      ADR0 => cortexm0_u_logic_Vaw2z4_27434,
      O => cortexm0_u_logic_Bpsvx4
    );
  cortexm0_u_logic_Jvqvx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"0000004000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hlsvx4,
      ADR2 => ahbmi_hrdata_27_IBUF_0,
      ADR4 => cortexm0_u_logic_Rbi3z4_27743,
      ADR1 => cortexm0_u_logic_Z7i2z4_27581,
      ADR3 => cortexm0_u_logic_Sorvx4,
      ADR0 => N655,
      O => N910
    );
  cortexm0_u_logic_Gtp2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gtp2z4_CLK,
      I => cortexm0_u_logic_Mbnvx4,
      O => cortexm0_u_logic_Gtp2z4_27707,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mbnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y114",
      INIT => X"E2E22222FFE2FF22"
    )
    port map (
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR2 => N910,
      ADR0 => cortexm0_u_logic_N4rvx4,
      ADR3 => cortexm0_u_logic_Gtp2z4_27707,
      ADR5 => cortexm0_u_logic_F7rvx4_M7rvx4_AND_266_o,
      ADR1 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Mbnvx4
    );
  cortexm0_u_logic_Wd13z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wd13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wd13z4_IN,
      O => cortexm0_u_logic_Wd13z4_26064,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K952z4_R952z4_AND_5775_o4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y116",
      INIT => X"0000CA0000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fn23z4_26063,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_Wd13z4_26064,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1200
    );
  cortexm0_u_logic_Mmux_Vy7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => X"B34C33CC33CC33CC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Y5ywx411,
      ADR3 => cortexm0_u_logic_Svxwx4,
      ADR2 => cortexm0_u_logic_Wxxwx4,
      ADR5 => cortexm0_u_logic_M6ywx41_28079,
      ADR4 => cortexm0_u_logic_Tzxwx4,
      O => cortexm0_u_logic_Vy7wx4
    );
  cortexm0_u_logic_Tzxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => X"CFFFFFFFCFFFAFAF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Zcn2z4_26211,
      ADR2 => cortexm0_u_logic_Wai2z4_26011,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Q1ywx4,
      O => cortexm0_u_logic_Tzxwx4
    );
  cortexm0_u_logic_Fzxwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => X"FFFFF0F0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR5 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR4 => cortexm0_u_logic_Fzxwx41_27638,
      ADR3 => cortexm0_u_logic_Fzxwx42_27643,
      O => cortexm0_u_logic_Fzxwx4
    );
  cortexm0_u_logic_Ajn2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ajn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ajn2z4_IN,
      O => cortexm0_u_logic_Ajn2z4_26322,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wxxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y122",
      INIT => X"F5FFF5CCFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uup2z4_27504,
      ADR5 => cortexm0_u_logic_Wai2z4_26011,
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Fzxwx4,
      O => cortexm0_u_logic_Wxxwx4
    );
  cortexm0_u_logic_Nrvwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"33330F0F555500FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Skv2z4_26430,
      ADR2 => cortexm0_u_logic_Jbu2z4_26431,
      ADR1 => cortexm0_u_logic_N8o2z4_26432,
      ADR0 => cortexm0_u_logic_Y6o2z4_26433,
      ADR4 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1399
    );
  cortexm0_u_logic_Nrvwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"333300FF55550F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Jl93z4_26426,
      ADR3 => cortexm0_u_logic_Sg83z4_26427,
      ADR1 => cortexm0_u_logic_J773z4_26428,
      ADR0 => cortexm0_u_logic_J5o2z4_26429,
      ADR4 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => N1398
    );
  cortexm0_u_logic_U11wx45_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"0F000300FF003300"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_O403z4_27846,
      ADR2 => cortexm0_u_logic_Rbo2z4_27847,
      ADR4 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      ADR3 => cortexm0_u_logic_Nrvwx4,
      O => N1093
    );
  cortexm0_u_logic_Jl93z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jl93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jl93z4_IN,
      O => cortexm0_u_logic_Jl93z4_26426,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nrvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y120",
      INIT => X"FFFFFFFFF0F0AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR0 => N1398,
      ADR2 => N1399,
      O => cortexm0_u_logic_Nrvwx4
    );
  cortexm0_u_logic_Zluvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"FCF8FC00A8A8A800"
    )
    port map (
      ADR1 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR5 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR3 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR0 => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3532_o_28105,
      ADR2 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR4 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => cortexm0_u_logic_Zluvx43_26341
    );
  cortexm0_u_logic_Ow43z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ow43z4_CLK,
      I => cortexm0_u_logic_Cr1wx4,
      O => cortexm0_u_logic_Ow43z4_28489,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cr1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"FFFFFFFF0555FFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Zluvx42_26340,
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR3 => cortexm0_u_logic_Zluvx43_26341,
      ADR4 => cortexm0_u_logic_Jr1wx4,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Cr1wx4
    );
  cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => X"FFFF0000FF4F0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tyx2z4_28249,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o
    );
  cortexm0_u_logic_Ro43z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ro43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ro43z4_IN,
      O => cortexm0_u_logic_Ro43z4_29143,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_T1y2z4_cortexm0_u_logic_T1y2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I9nvx41_10909,
      O => cortexm0_u_logic_I9nvx41_0
    );
  cortexm0_u_logic_U8nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"AAAAAAA900FF00FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bdm2z4_26682,
      ADR5 => cortexm0_u_logic_Nbm2z4_26683,
      ADR1 => cortexm0_u_logic_Bby2z4_26684,
      ADR2 => cortexm0_u_logic_M9y2z4_26252,
      ADR4 => cortexm0_u_logic_Qcy2z4_26251,
      ADR3 => cortexm0_u_logic_Msub_n16536_cy(4),
      O => cortexm0_u_logic_U8nvx41_26681
    );
  cortexm0_u_logic_Jvqvx41_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"0000002000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hlsvx4,
      ADR0 => ahbmi_hrdata_25_IBUF_0,
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR2 => cortexm0_u_logic_Z7i2z4_27581,
      ADR4 => cortexm0_u_logic_Sorvx4,
      ADR1 => N655,
      O => N914
    );
  cortexm0_u_logic_B9nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"A0A0AF9FA0A0AF9F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_Qcy2z4_26251,
      ADR1 => cortexm0_u_logic_Bby2z4_26684,
      ADR3 => cortexm0_u_logic_M9y2z4_26252,
      ADR4 => cortexm0_u_logic_Msub_n16536_cy(4),
      ADR5 => '1',
      O => cortexm0_u_logic_B9nvx41_28559
    );
  cortexm0_u_logic_I9nvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"C0C0CF3F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Bby2z4_26684,
      ADR3 => cortexm0_u_logic_M9y2z4_26252,
      ADR4 => cortexm0_u_logic_Msub_n16536_cy(4),
      O => cortexm0_u_logic_I9nvx41_10909
    );
  cortexm0_u_logic_T1y2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1y2z4_CLK,
      I => cortexm0_u_logic_Slnvx4,
      O => cortexm0_u_logic_T1y2z4_28441,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Slnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y113",
      INIT => X"FFFFFF7FFFB3FF33"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hlsvx4,
      ADR0 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR3 => cortexm0_u_logic_Nbm2z4_26683,
      ADR5 => cortexm0_u_logic_T1y2z4_28441,
      ADR4 => N906,
      ADR1 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Slnvx4
    );
  cortexm0_u_logic_Q7ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"3FFF15D52AEA00C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR5 => cortexm0_u_logic_D7wwx4_K7wwx4_AND_4249_o,
      ADR4 => cortexm0_u_logic_Dfowx4,
      ADR2 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Q7ewx4
    );
  cortexm0_u_logic_Xuxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"7FFF0000FFFF0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dp7wx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_Tzxwx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR5 => cortexm0_u_logic_Vy7wx4,
      O => cortexm0_u_logic_Xuxwx4
    );
  cortexm0_u_logic_Mmux_Pkwwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"F33333330CCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Y5ywx411,
      ADR5 => cortexm0_u_logic_Wxxwx4,
      ADR2 => cortexm0_u_logic_M6ywx41_28079,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      O => cortexm0_u_logic_Pkwwx4
    );
  cortexm0_u_logic_Gju2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gju2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gju2z4_IN,
      O => cortexm0_u_logic_Gju2z4_26321,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4113_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y121",
      INIT => X"00008A8A8A8A0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ok7wx4,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Dp7wx4,
      ADR5 => cortexm0_u_logic_Vy7wx4,
      ADR4 => cortexm0_u_logic_Pkwwx4,
      O => N820
    );
  cortexm0_u_logic_Fgm2z4_cortexm0_u_logic_Fgm2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rblwx44_pack_2,
      O => cortexm0_u_logic_Rblwx44_29573
    );
  cortexm0_u_logic_Ebbwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y126",
      INIT => X"1D001D331DCC1DFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yb93z4_27644,
      ADR0 => cortexm0_u_logic_H783z4_27639,
      ADR2 => cortexm0_u_logic_Yx63z4_27642,
      ADR5 => cortexm0_u_logic_T0m2z4_27647,
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1407
    );
  cortexm0_u_logic_Rngwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y126",
      INIT => X"000F000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => '1',
      O => cortexm0_u_logic_Rngwx4
    );
  cortexm0_u_logic_Rblwx43 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y126",
      INIT => X"000F0008"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rblwx42_27564,
      ADR0 => cortexm0_u_logic_Qem2z4_25938,
      ADR1 => cortexm0_u_logic_Rblwx43_27565,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Rblwx44_pack_2
    );
  cortexm0_u_logic_Fgm2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_CLK,
      I => cortexm0_u_logic_Rblwx4,
      O => cortexm0_u_logic_Fgm2z4_26040,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rblwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y126",
      INIT => X"FFFFFFFFFFDFDFDF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Rblwx44_29573,
      ADR2 => cortexm0_u_logic_Jmrwx4_Epxvx4_OR_849_o,
      ADR1 => cortexm0_u_logic_Rblwx45_27566,
      ADR0 => cortexm0_u_logic_Frrwx4,
      ADR3 => cortexm0_u_logic_Rblwx41_27047,
      ADR4 => cortexm0_u_logic_Rxl2z4_26085,
      O => cortexm0_u_logic_Rblwx4
    );
  cortexm0_u_logic_Hwhvx425 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y126",
      INIT => X"FFFCFFFCFFFCFEFC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ljhwx4_Dmgvx4_AND_2647_o,
      ADR0 => cortexm0_u_logic_Rngwx4,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Y6t2z4_27089,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Hwhvx425_28336
    );
  cortexm0_u_logic_Mmux_D5ywx411_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => X"3000000030500050"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fzl2z4_26138,
      ADR2 => cortexm0_u_logic_Wai2z4_26011,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_V7ywx4,
      O => N1139
    );
  cortexm0_u_logic_W21wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => X"F0FF505530331011"
    )
    port map (
      ADR0 => cortexm0_u_logic_I113z4_29047,
      ADR3 => cortexm0_u_logic_J5o2z4_26429,
      ADR1 => cortexm0_u_logic_Jl93z4_26426,
      ADR5 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR2 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => cortexm0_u_logic_W21wx44_29217
    );
  cortexm0_u_logic_Y5ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => X"F0F0F0E0F0B0F0A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Bxxwx4,
      ADR4 => cortexm0_u_logic_Q8ywx42_26628,
      ADR5 => cortexm0_u_logic_Q8ywx41_26616,
      ADR2 => N1120,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Y5ywx4
    );
  cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4224_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y123",
      INIT => X"CFC00000CFC0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Hmqwx4,
      ADR3 => cortexm0_u_logic_H2wwx4,
      ADR2 => N1139,
      ADR5 => N1138_0,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      O => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4224_o
    );
  cortexm0_u_logic_Hlzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y137",
      INIT => X"000F0F0F00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_D7k2z4_27324,
      ADR3 => cortexm0_u_logic_O5k2z4_27323,
      ADR4 => cortexm0_u_logic_Bf9wx4,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Hlzvx42_29575
    );
  cortexm0_u_logic_Hlzvx45_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y137",
      INIT => X"AA000A0000000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Fn13z4_27057,
      ADR4 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR3 => cortexm0_u_logic_Hlzvx41_27058,
      ADR0 => cortexm0_u_logic_Hlzvx42_29575,
      ADR5 => cortexm0_u_logic_Hlzvx43_27059,
      O => N1283
    );
  cortexm0_u_logic_Hlzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y137",
      INIT => X"F033003355335533"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lgi3z4_27054,
      ADR0 => cortexm0_u_logic_S8k2z4_27055,
      ADR2 => cortexm0_u_logic_Feqwx4,
      ADR4 => N1283,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_Hlzvx4
    );
  cortexm0_u_logic_I4s2z4_cortexm0_u_logic_I4s2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(4),
      O => cortexm0_u_logic_n16585_4_0
    );
  cortexm0_u_logic_I4s2z4_cortexm0_u_logic_I4s2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(3),
      O => cortexm0_u_logic_n16585_3_0
    );
  cortexm0_u_logic_I4s2z4_cortexm0_u_logic_I4s2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(2),
      O => cortexm0_u_logic_n16585_2_0
    );
  cortexm0_u_logic_I4s2z4_cortexm0_u_logic_I4s2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(1),
      O => cortexm0_u_logic_n16585_1_0
    );
  cortexm0_u_logic_Madd_n16585_lut_4_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y128",
      INIT => X"F00F00FFA55A55AA"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR2 => N824,
      ADR5 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => N318,
      O => cortexm0_u_logic_Madd_n16585_lut(4)
    );
  ProtoComp1998_CYINITGND : X_ZERO
    generic map(
      LOC => "SLICE_X22Y128"
    )
    port map (
      O => ProtoComp1998_CYINITGND_0
    );
  cortexm0_u_logic_Madd_n16585_cy_4_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y128"
    )
    port map (
      CI => '0',
      CYINIT => ProtoComp1998_CYINITGND_0,
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_4_Q_28713,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_4_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_1_Q,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(4),
      O(2) => cortexm0_u_logic_n16585(3),
      O(1) => cortexm0_u_logic_n16585(2),
      O(0) => cortexm0_u_logic_n16585(1),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(4),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(3),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(2),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(1)
    );
  cortexm0_u_logic_Madd_n16585_lut_3_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y128",
      INIT => X"0302FCFD0303FCFC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Jrnvx4,
      ADR1 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => cortexm0_u_logic_Hnbwx4_B19wx4_XOR_49_o,
      O => cortexm0_u_logic_Madd_n16585_lut(3)
    );
  cortexm0_u_logic_I4s2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_I4s2z4_CLK,
      I => cortexm0_u_logic_Iu1wx4_rt_11298,
      O => cortexm0_u_logic_I4s2z4_26975,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_n16585_lut_2_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y128",
      INIT => X"0F0F3C3C0F0F3C3C"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_C192z4_J192z4_AND_6302_o,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => cortexm0_u_logic_U09wx4_B19wx4_XOR_31_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(2)
    );
  cortexm0_u_logic_Iu1wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X22Y128",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Iu1wx4,
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Iu1wx4_rt_11298
    );
  cortexm0_u_logic_Madd_n16585_lut_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y128",
      INIT => X"FFFFFF00000000FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR5 => cortexm0_u_logic_E1bvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(1)
    );
  ahblite_bridge_state_machine_1_current_state_ahblite_bridge_state_machine_1_current_state_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hready_pack_1,
      O => hready
    );
  cortexm0_u_logic_Wpcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y136",
      INIT => X"0000000033FF3337"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Hlzvx4,
      O => cortexm0_u_logic_Wpcvx4
    );
  ahblite_bridge_state_machine_1_current_state : X_SFF
    generic map(
      LOC => "SLICE_X22Y136",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ahblite_bridge_state_machine_1_current_state_CLK,
      I => ahblite_bridge_state_machine_1_next_state,
      O => ahblite_bridge_state_machine_1_current_state_26045,
      SRST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND,
      RST => GND,
      SSET => GND
    );
  ahblite_bridge_state_machine_1_next_state1 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y136",
      INIT => X"BFFFBF00BFFFBF00"
    )
    port map (
      ADR2 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR1 => ahbmi_hready_IBUF_0,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => htrans(1),
      ADR5 => '1',
      O => ahblite_bridge_state_machine_1_next_state
    );
  ahblite_bridge_state_machine_1_Mmux_hready11 : X_LUT5
    generic map(
      LOC => "SLICE_X22Y136",
      INIT => X"40FF40FF"
    )
    port map (
      ADR2 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR1 => ahbmi_hready_IBUF_0,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => '1',
      O => hready_pack_1
    );
  cortexm0_u_logic_Edovx41_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y136",
      INIT => X"F0F0F0F0BBF0F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_T1y2z4_28441,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => hready,
      ADR3 => cortexm0_u_logic_Vaw2z4_27434,
      ADR0 => cortexm0_u_logic_Rbi3z4_27743,
      ADR1 => cortexm0_u_logic_Z7i2z4_27581,
      O => N906
    );
  cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4181_o : X_LUT6
    generic map(
      LOC => "SLICE_X22Y124",
      INIT => X"0F0A000A0F0F0F0F"
    )
    port map (
      ADR1 => '1',
      ADR2 => N152,
      ADR0 => cortexm0_u_logic_Dfowx4,
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR4 => cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4186_o,
      ADR5 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4181_o_28522
    );
  cortexm0_u_logic_U5r2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_U5r2z4_CLK,
      I => cortexm0_u_logic_C00wx4,
      O => cortexm0_u_logic_U5r2z4_28059,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C00wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y124",
      INIT => X"FFFF55DDFFFF5FDF"
    )
    port map (
      ADR0 => N411,
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR1 => cortexm0_u_logic_Pri3z4_5_0,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR4 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_C00wx4
    );
  cortexm0_u_logic_Leuvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y124",
      INIT => X"FFAAF0A0FFAAF0A0"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4181_o_28522,
      ADR2 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR4 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o_28523,
      ADR3 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      O => N26
    );
  cortexm0_u_logic_C00wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y124",
      INIT => X"A0A0A0A0A000A000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR0 => cortexm0_u_logic_J00wx42_28018,
      ADR2 => N26,
      ADR3 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => N411
    );
  cortexm0_u_logic_D6yvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y127",
      INIT => X"B8B8AAAAFC30EEAA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qem2z4_25938,
      ADR5 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Rxl2z4_26085,
      ADR0 => cortexm0_u_logic_Xly2z4_26086,
      ADR4 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Nqy2z4_25981,
      O => N1760
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y127",
      INIT => X"0E0F0F0F0F0F0F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_J433z4_28063,
      ADR0 => cortexm0_u_logic_M1j2z4_1_25906,
      ADR1 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR4 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR3 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR5 => cortexm0_u_logic_Yaz2z4_4_26354,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o10_28065
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y127",
      INIT => X"F0F5FFFFFAFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_U5r2z4_28059,
      ADR5 => cortexm0_u_logic_I7r2z4_28060,
      ADR0 => cortexm0_u_logic_M1j2z4_1_25906,
      ADR2 => cortexm0_u_logic_H3d3z4_5_0,
      ADR4 => cortexm0_u_logic_Yaz2z4_4_26354,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o5_28058
    );
  cortexm0_u_logic_Otyvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y127",
      INIT => X"FFFFFFFFCC80CC80"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Otyvx44_27916,
      ADR0 => cortexm0_u_logic_J4x2z4_27919,
      ADR2 => cortexm0_u_logic_Msyvx4,
      ADR3 => cortexm0_u_logic_Nen2z4_27334,
      ADR5 => cortexm0_u_logic_Otyvx42_0,
      O => cortexm0_u_logic_Otyvx4
    );
  cortexm0_u_logic_Svk2z4_cortexm0_u_logic_Svk2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(28),
      O => cortexm0_u_logic_n16585_28_0
    );
  cortexm0_u_logic_Svk2z4_cortexm0_u_logic_Svk2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(27),
      O => cortexm0_u_logic_n16585_27_0
    );
  cortexm0_u_logic_Svk2z4_cortexm0_u_logic_Svk2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(26),
      O => cortexm0_u_logic_n16585_26_0
    );
  cortexm0_u_logic_Svk2z4_cortexm0_u_logic_Svk2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(25),
      O => cortexm0_u_logic_n16585_25_0
    );
  cortexm0_u_logic_Svk2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svk2z4_CLK,
      I => cortexm0_u_logic_Kxkwx4_rt_11373,
      O => cortexm0_u_logic_Svk2z4_26218,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_n16585_lut_28_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => X"F0A5F0A5F0A5F0A5"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => cortexm0_u_logic_Yih2z4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(28)
    );
  cortexm0_u_logic_Kxkwx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => X"FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Kxkwx4,
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => '1',
      O => cortexm0_u_logic_Kxkwx4_rt_11373
    );
  cortexm0_u_logic_Madd_n16585_cy_28_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y134"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_24_Q_28730,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_28_Q_28733,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_28_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(28),
      O(2) => cortexm0_u_logic_n16585(27),
      O(1) => cortexm0_u_logic_n16585(26),
      O(0) => cortexm0_u_logic_n16585(25),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(28),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(27),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(26),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(25)
    );
  cortexm0_u_logic_Madd_n16585_lut_27_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => X"FFFF00000000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_H3awx4_O3awx4_AND_1952_o,
      ADR5 => cortexm0_u_logic_Wpcvx4,
      O => cortexm0_u_logic_Madd_n16585_lut(27)
    );
  cortexm0_u_logic_Madd_n16585_lut_26_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => X"000000FFFFFFFF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR3 => cortexm0_u_logic_Nozvx4,
      ADR5 => cortexm0_u_logic_J4awx4_O3awx4_AND_1954_o,
      O => cortexm0_u_logic_Madd_n16585_lut(26)
    );
  cortexm0_u_logic_Madd_n16585_lut_25_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y134",
      INIT => X"FFFF0000F0F00F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_N482z4_U482z4_AND_6171_o,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => cortexm0_u_logic_Rih2z4,
      O => cortexm0_u_logic_Madd_n16585_lut(25)
    );
  cortexm0_u_logic_Ze1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"CC33DF00FF33DF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kt43z4_27371,
      ADR0 => cortexm0_u_logic_Bk33z4_27372,
      ADR4 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR3 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR1 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR2 => cortexm0_u_logic_H3d3z4_4_26225,
      O => cortexm0_u_logic_Ze1wx45_29571
    );
  cortexm0_u_logic_Ze1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"0FAF00AA3FBF33BB"
    )
    port map (
      ADR3 => cortexm0_u_logic_Cgu2z4_27368,
      ADR1 => cortexm0_u_logic_Rr93z4_27369,
      ADR2 => cortexm0_u_logic_Vdr2z4_27370,
      ADR0 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Ze1wx43_29572
    );
  cortexm0_u_logic_Ze1wx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"00510051FFFF0051"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ll83z4_0,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_Ze1wx46_27373,
      ADR0 => cortexm0_u_logic_Ze1wx45_29571,
      ADR5 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR1 => cortexm0_u_logic_Ze1wx43_29572,
      O => N549
    );
  cortexm0_u_logic_Cgu2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cgu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cgu2z4_IN,
      O => cortexm0_u_logic_Cgu2z4_27368,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ze1wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y125",
      INIT => X"0000B00000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sa23z4_26886,
      ADR0 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR5 => cortexm0_u_logic_Ze1wx41_29175,
      ADR2 => cortexm0_u_logic_Ze1wx48_28511,
      ADR3 => cortexm0_u_logic_Ze1wx42_27367,
      ADR4 => N549,
      O => cortexm0_u_logic_Ze1wx4
    );
  cortexm0_u_logic_M1j2z4_1_cortexm0_u_logic_M1j2z4_1_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(8),
      O => cortexm0_u_logic_n16585_8_0
    );
  cortexm0_u_logic_M1j2z4_1_cortexm0_u_logic_M1j2z4_1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(7),
      O => cortexm0_u_logic_n16585_7_0
    );
  cortexm0_u_logic_M1j2z4_1_cortexm0_u_logic_M1j2z4_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(6),
      O => cortexm0_u_logic_n16585_6_0
    );
  cortexm0_u_logic_M1j2z4_1_cortexm0_u_logic_M1j2z4_1_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585(5),
      O => cortexm0_u_logic_n16585_5_0
    );
  cortexm0_u_logic_M1j2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vtyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_M1j2z4_1_CLK,
      I => cortexm0_u_logic_Otyvx4_rt_11349,
      O => cortexm0_u_logic_M1j2z4_1_25906,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_n16585_lut_8_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"11EEEE1111EEEE11"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR4 => cortexm0_u_logic_Tuawx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Madd_n16585_lut(8)
    );
  cortexm0_u_logic_Otyvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Otyvx4,
      ADR1 => '1',
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Otyvx4_rt_11349
    );
  cortexm0_u_logic_Madd_n16585_cy_8_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X22Y129"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16585_cy_4_Q_28713,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16585_cy_8_Q_28717,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16585_cy_8_CO_0_UNCONNECTED,
      DI(3) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q,
      DI(2) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q,
      DI(1) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q,
      DI(0) => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_0_Q,
      O(3) => cortexm0_u_logic_n16585(8),
      O(2) => cortexm0_u_logic_n16585(7),
      O(1) => cortexm0_u_logic_n16585(6),
      O(0) => cortexm0_u_logic_n16585(5),
      S(3) => cortexm0_u_logic_Madd_n16585_lut(8),
      S(2) => cortexm0_u_logic_Madd_n16585_lut(7),
      S(1) => cortexm0_u_logic_Madd_n16585_lut(6),
      S(0) => cortexm0_u_logic_Madd_n16585_lut(5)
    );
  cortexm0_u_logic_Madd_n16585_lut_7_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"0F0F0F0F0F0FF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Euzvx4,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_35_o,
      O => cortexm0_u_logic_Madd_n16585_lut(7)
    );
  cortexm0_u_logic_Madd_n16585_lut_6_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"00000F0FFFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o,
      ADR5 => cortexm0_u_logic_Ydcwx4_B19wx4_XOR_53_o,
      O => cortexm0_u_logic_Madd_n16585_lut(6)
    );
  cortexm0_u_logic_Madd_n16585_lut_5_Q : X_LUT6
    generic map(
      LOC => "SLICE_X22Y129",
      INIT => X"5A5569665A5A6969"
    )
    port map (
      ADR5 => cortexm0_u_logic_Zcn2z4_26211,
      ADR0 => cortexm0_u_logic_Wzawx4,
      ADR3 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o,
      ADR1 => cortexm0_u_logic_A272z4_H272z4_AND_6015_o,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      ADR2 => N1111,
      O => cortexm0_u_logic_Madd_n16585_lut(5)
    );
  cortexm0_u_logic_Edl2z4_cortexm0_u_logic_Edl2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kqzvx41_pack_9,
      O => cortexm0_u_logic_Kqzvx41_29577
    );
  cortexm0_u_logic_Kqzvx41 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y140"
    )
    port map (
      IA => N1840,
      IB => N1841,
      O => cortexm0_u_logic_Kqzvx41_pack_9,
      SEL => cortexm0_u_logic_T1d3z4_26219
    );
  cortexm0_u_logic_Kqzvx41_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y140",
      INIT => X"F05FF35FFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Eq63z4_27688,
      ADR4 => cortexm0_u_logic_Igl2z4_27246,
      ADR0 => cortexm0_u_logic_Edl2z4_27687,
      ADR5 => cortexm0_u_logic_Svk2z4_26218,
      O => N1840
    );
  cortexm0_u_logic_Kqzvx41_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y140",
      INIT => X"FFFFFFFFFFFF3FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_Igl2z4_27246,
      ADR4 => cortexm0_u_logic_M1j2z4_26600,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      O => N1841
    );
  cortexm0_u_logic_Kqzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y140",
      INIT => X"F0F00050F0F00010"
    )
    port map (
      ADR1 => cortexm0_u_logic_Edl2z4_27687,
      ADR0 => cortexm0_u_logic_Eq63z4_27688,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR3 => cortexm0_u_logic_C51xx4,
      ADR4 => cortexm0_u_logic_Kqzvx41_29577,
      ADR2 => cortexm0_u_logic_SF2821_0,
      O => cortexm0_u_logic_Kqzvx43
    );
  cortexm0_u_logic_Edl2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Edl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Edl2z4_IN,
      O => cortexm0_u_logic_Edl2z4_27687,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kqzvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y140",
      INIT => X"FFFAFFF000000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Kqzvx411_0,
      ADR4 => cortexm0_u_logic_Kqzvx42_27683,
      ADR3 => cortexm0_u_logic_Kqzvx45_27684,
      ADR2 => cortexm0_u_logic_Kqzvx48,
      ADR5 => cortexm0_u_logic_Kqzvx43,
      O => cortexm0_u_logic_Kqzvx4
    );
  cortexm0_u_logic_By4wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"FFFEFFFEFFFEFFFE"
    )
    port map (
      ADR4 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Qcy2z4_26251,
      ADR1 => cortexm0_u_logic_M9y2z4_26252,
      ADR2 => cortexm0_u_logic_Y7y2z4_26253,
      ADR3 => cortexm0_u_logic_W4y2z4_26254,
      O => N260
    );
  cortexm0_u_logic_Qcy2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qcy2z4_CLK,
      I => cortexm0_u_logic_B9nvx4,
      O => cortexm0_u_logic_Qcy2z4_26251,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"FFFFF888F888F888"
    )
    port map (
      ADR1 => ahbmi_hrdata_20_IBUF_0,
      ADR5 => cortexm0_u_logic_B9nvx41_28559,
      ADR0 => cortexm0_u_logic_Jvqvx4,
      ADR3 => cortexm0_u_logic_Qcy2z4_26251,
      ADR2 => cortexm0_u_logic_Edovx4,
      ADR4 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_B9nvx4
    );
  cortexm0_u_logic_C9rvx46_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"CCCCC5C5FCFF353F"
    )
    port map (
      ADR1 => cortexm0_u_logic_M9y2z4_26252,
      ADR2 => cortexm0_u_logic_Nbm2z4_26683,
      ADR5 => cortexm0_u_logic_Msub_n16536_cy(4),
      ADR0 => N515,
      ADR4 => cortexm0_u_logic_Edovx4,
      ADR3 => cortexm0_u_logic_Abovx4,
      O => N1490
    );
  cortexm0_u_logic_M9y2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_M9y2z4_CLK,
      I => cortexm0_u_logic_P9nvx4_11568,
      O => cortexm0_u_logic_M9y2z4_26252,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P9nvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y110",
      INIT => X"FD20FD20FFAA5500"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kzqvx4,
      ADR1 => N481,
      ADR0 => cortexm0_u_logic_C9rvx41_29032,
      ADR3 => N1488,
      ADR2 => N1490,
      ADR4 => N1489_0,
      O => cortexm0_u_logic_P9nvx4_11568
    );
  cortexm0_u_logic_N8o2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_N8o2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_N8o2z4_IN,
      O => cortexm0_u_logic_N8o2z4_26432,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Z523z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z523z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z523z4_IN,
      O => cortexm0_u_logic_Z523z4_29098,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6674_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uaj2z4_25893,
      ADR5 => cortexm0_u_logic_Tdp2z4_25892,
      ADR2 => cortexm0_u_logic_G0w2z4_25894,
      ADR1 => cortexm0_u_logic_Trq2z4_25895,
      ADR4 => cortexm0_u_logic_Cam2z4_25896,
      ADR3 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6674_o
    );
  cortexm0_u_logic_Rbo2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rbo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rbo2z4_IN,
      O => cortexm0_u_logic_Rbo2z4_27847,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Msyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y117",
      INIT => X"0000800000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pet2z4_28949,
      ADR3 => cortexm0_u_logic_Vvx2z4_27317,
      ADR2 => cortexm0_u_logic_J0l2z4_28086,
      ADR1 => cortexm0_u_logic_Omk2z4_27994,
      ADR5 => cortexm0_u_logic_Jux2z4_27776,
      ADR4 => cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6674_o,
      O => cortexm0_u_logic_Msyvx4
    );
  cortexm0_u_logic_Eq63z4_cortexm0_u_logic_Eq63z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kqzvx411_11542,
      O => cortexm0_u_logic_Kqzvx411_0
    );
  cortexm0_u_logic_Kqzvx410 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y141"
    )
    port map (
      IA => N1850,
      IB => N1851,
      O => cortexm0_u_logic_Kqzvx411_11542,
      SEL => cortexm0_u_logic_Yaz2z4_26220
    );
  cortexm0_u_logic_Kqzvx410_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y141",
      INIT => X"FFAAFFFF5FAA5FAA"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_M743z4_27702,
      ADR4 => cortexm0_u_logic_Nz73z4_27701,
      O => N1850
    );
  cortexm0_u_logic_Kqzvx410_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y141",
      INIT => X"FFFF55FFFF0FFF33"
    )
    port map (
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Csz2z4_28831,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_Tel2z4_27705,
      ADR1 => cortexm0_u_logic_N3v2z4_27703,
      O => N1851
    );
  cortexm0_u_logic_Eq63z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y141",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eq63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eq63z4_IN,
      O => cortexm0_u_logic_Eq63z4_27688,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_J773z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_J773z4_CLK,
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => cortexm0_u_logic_J773z4_26428,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qz0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y119",
      INIT => X"0FFFFFFFAFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR4 => N798_0,
      ADR0 => cortexm0_u_logic_Pri3z4_17_0,
      ADR2 => cortexm0_u_logic_I21wx4_28942,
      ADR3 => cortexm0_u_logic_Ia0wx4,
      O => cortexm0_u_logic_Qz0wx4_29048
    );
  cortexm0_u_logic_C9rvx46_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"F488F000F488FF0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_I3y2z4_26842,
      ADR4 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_By4wx4_26841,
      ADR5 => N517,
      ADR2 => cortexm0_u_logic_Edovx4,
      ADR1 => cortexm0_u_logic_Abovx4,
      O => N1492
    );
  cortexm0_u_logic_C9rvx46_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"AA88DD888B8B8B8B"
    )
    port map (
      ADR0 => cortexm0_u_logic_M9y2z4_26252,
      ADR5 => cortexm0_u_logic_Nbm2z4_26683,
      ADR4 => cortexm0_u_logic_Msub_n16536_cy(4),
      ADR2 => N515,
      ADR1 => cortexm0_u_logic_Edovx4,
      ADR3 => cortexm0_u_logic_Abovx4,
      O => N1488
    );
  cortexm0_u_logic_Abovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"F0F00000F0F0F010"
    )
    port map (
      ADR2 => cortexm0_u_logic_Rqywx4,
      ADR3 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR4 => N809,
      ADR5 => cortexm0_u_logic_C6mwx41_27654,
      ADR1 => cortexm0_u_logic_C6mwx42_27655,
      ADR0 => cortexm0_u_logic_C6mwx43_27656,
      O => cortexm0_u_logic_Abovx4
    );
  cortexm0_u_logic_C6mwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y111",
      INIT => X"11110055303000F0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aqp2z4_27112,
      ADR1 => N1155,
      ADR3 => N1154,
      ADR2 => cortexm0_u_logic_Vzywx4,
      ADR5 => cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_27915,
      ADR4 => cortexm0_u_logic_E5owx42_26762,
      O => cortexm0_u_logic_C6mwx43_27656
    );
  cortexm0_u_logic_Ixn2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ixn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ixn2z4_IN,
      O => cortexm0_u_logic_Ixn2z4_27296,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qs0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y138",
      INIT => X"3333233333333333"
    )
    port map (
      ADR3 => cortexm0_u_logic_K103z4_27297,
      ADR0 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      ADR1 => cortexm0_u_logic_Ixn2z4_27296,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Qs0wx45_27295
    );
  cortexm0_u_logic_E9zvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y138",
      INIT => X"AAFFBBFFAAFFBBFF"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR4 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR3 => N32,
      ADR0 => cortexm0_u_logic_F6zvx42_29576,
      O => N475
    );
  cortexm0_u_logic_F6zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y138",
      INIT => X"FFB1FFF5FF50FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_Q8zvx4,
      ADR5 => cortexm0_u_logic_Dih2z4,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26061,
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_F6zvx41_29222,
      O => cortexm0_u_logic_F6zvx42_29576
    );
  cortexm0_u_logic_Jvqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"5555000055554445"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR0 => N1007,
      ADR4 => N809,
      ADR5 => cortexm0_u_logic_C6mwx41_27654,
      ADR3 => cortexm0_u_logic_C6mwx42_27655,
      ADR2 => cortexm0_u_logic_C6mwx43_27656,
      O => cortexm0_u_logic_Jvqvx4
    );
  cortexm0_u_logic_Bby2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bby2z4_CLK,
      I => cortexm0_u_logic_I9nvx4,
      O => cortexm0_u_logic_Bby2z4_26684,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_I9nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"FEEEFAAAFCCCF000"
    )
    port map (
      ADR0 => ahbmi_hrdata_19_IBUF_0,
      ADR1 => cortexm0_u_logic_I9nvx41_0,
      ADR5 => cortexm0_u_logic_Jvqvx4,
      ADR3 => cortexm0_u_logic_Bby2z4_26684,
      ADR2 => cortexm0_u_logic_Edovx4,
      ADR4 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_I9nvx4
    );
  cortexm0_u_logic_W4y2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_W4y2z4_CLK,
      I => cortexm0_u_logic_Kanvx4,
      O => cortexm0_u_logic_W4y2z4_26254,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kanvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      ADR5 => ahbmi_hrdata_31_IBUF_0,
      ADR2 => cortexm0_u_logic_Kanvx41_0,
      ADR1 => cortexm0_u_logic_Jvqvx4,
      ADR3 => cortexm0_u_logic_W4y2z4_26254,
      ADR0 => cortexm0_u_logic_Edovx4,
      ADR4 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_Kanvx4
    );
  cortexm0_u_logic_K6y2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K6y2z4_CLK,
      I => cortexm0_u_logic_Danvx4,
      O => cortexm0_u_logic_K6y2z4_26475,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Danvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y112",
      INIT => X"FFECECECFFA0A0A0"
    )
    port map (
      ADR0 => ahbmi_hrdata_16_IBUF_0,
      ADR4 => cortexm0_u_logic_Danvx41_28368,
      ADR2 => cortexm0_u_logic_Jvqvx4,
      ADR5 => cortexm0_u_logic_K6y2z4_26475,
      ADR1 => cortexm0_u_logic_Edovx4,
      ADR3 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_Danvx4
    );
  cortexm0_u_logic_Y6o2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y6o2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y6o2z4_IN,
      O => cortexm0_u_logic_Y6o2z4_26433,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Hr7wx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y118",
      INIT => X"FF00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      O => N38
    );
  cortexm0_u_logic_Jbu2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jbu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jbu2z4_IN,
      O => cortexm0_u_logic_Jbu2z4_26431,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_W21wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y120",
      INIT => X"0F3F000005370000"
    )
    port map (
      ADR1 => cortexm0_u_logic_O403z4_27846,
      ADR2 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR3 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR0 => cortexm0_u_logic_Jbu2z4_26431,
      ADR5 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_W21wx42_29216
    );
  cortexm0_u_logic_Bdm2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bdm2z4_CLK,
      I => cortexm0_u_logic_U8nvx4,
      O => cortexm0_u_logic_Bdm2z4_26682,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U8nvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"FFECFFA0ECECA0A0"
    )
    port map (
      ADR0 => ahbmi_hrdata_21_IBUF_0,
      ADR3 => cortexm0_u_logic_U8nvx41_26681,
      ADR2 => cortexm0_u_logic_Jvqvx4,
      ADR4 => cortexm0_u_logic_Bdm2z4_26682,
      ADR1 => cortexm0_u_logic_Edovx4,
      ADR5 => cortexm0_u_logic_C9rvx4,
      O => cortexm0_u_logic_U8nvx4
    );
  cortexm0_u_logic_C9rvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y113",
      INIT => X"F0F000CCF8F88888"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nbm2z4_26683,
      ADR5 => cortexm0_u_logic_Kzqvx4,
      ADR0 => N1255,
      ADR4 => cortexm0_u_logic_Abovx4,
      ADR3 => N481,
      ADR1 => cortexm0_u_logic_C9rvx41_29032,
      O => cortexm0_u_logic_C9rvx4
    );
  cortexm0_u_logic_Pbl2z4_cortexm0_u_logic_Pbl2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_SF2821,
      O => cortexm0_u_logic_SF2821_0
    );
  cortexm0_u_logic_SF28213 : X_MUX2
    generic map(
      LOC => "SLICE_X22Y139"
    )
    port map (
      IA => N1846,
      IB => N1847,
      O => cortexm0_u_logic_SF2821,
      SEL => cortexm0_u_logic_Svk2z4_26218
    );
  cortexm0_u_logic_SF28213_F : X_LUT6
    generic map(
      LOC => "SLICE_X22Y139",
      INIT => X"53FF0FFF53FFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR1 => cortexm0_u_logic_Dy23z4_27823,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Eut2z4_28845,
      ADR0 => cortexm0_u_logic_Wo03z4_27822,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      O => N1846
    );
  cortexm0_u_logic_SF28213_G : X_LUT6
    generic map(
      LOC => "SLICE_X22Y139",
      INIT => X"555FFFFFF5FFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_Lgi3z4_27054,
      ADR3 => cortexm0_u_logic_Uo13z4_28844,
      ADR0 => cortexm0_u_logic_H3d3z4_26335,
      O => N1847
    );
  cortexm0_u_logic_Pbl2z4 : X_FF
    generic map(
      LOC => "SLICE_X22Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pbl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pbl2z4_IN,
      O => cortexm0_u_logic_Pbl2z4_27706,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U7uwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X22Y139",
      INIT => X"00FF0F0F33335555"
    )
    port map (
      ADR0 => cortexm0_u_logic_C193z4_29034,
      ADR3 => cortexm0_u_logic_Eq63z4_27688,
      ADR2 => cortexm0_u_logic_Nz73z4_27701,
      ADR1 => cortexm0_u_logic_Pbl2z4_27706,
      ADR4 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR5 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1327
    );
  cortexm0_u_logic_Dw7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"D500002A550000AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Svxwx4,
      ADR3 => cortexm0_u_logic_Wxxwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_Tzxwx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      O => cortexm0_u_logic_Dw7wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4111 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"F3F300F3F3F3F3F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Ok7wx4,
      ADR5 => cortexm0_u_logic_Pkwwx4,
      ADR3 => cortexm0_u_logic_Vy7wx4,
      ADR4 => cortexm0_u_logic_Dw7wx4,
      O => cortexm0_u_logic_Mmux_Z78wx411_26735
    );
  cortexm0_u_logic_Nlhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => X"F3F300F353530053"
    )
    port map (
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => cortexm0_u_logic_Pri3z4_6_0,
      ADR1 => cortexm0_u_logic_Cax2z4_27814,
      ADR4 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR3 => cortexm0_u_logic_Roh2z4_4_0,
      O => N638
    );
  cortexm0_u_logic_If33z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_If33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_If33z4_IN,
      O => cortexm0_u_logic_If33z4_29116,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K5zvx461 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y135",
      INIT => X"14543CFC105030F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Idk2z4_27659,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Ymawx4,
      ADR2 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o,
      ADR1 => cortexm0_u_logic_Whh2z4,
      ADR5 => cortexm0_u_logic_Tkzvx4,
      O => cortexm0_u_logic_K5zvx461_28986
    );
  cortexm0_u_logic_Mmux_Whh2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y135",
      INIT => X"15EA15EA00FF15EA"
    )
    port map (
      ADR1 => cortexm0_u_logic_C3z2z4_27135,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR2 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Izpvx4,
      O => cortexm0_u_logic_Whh2z4
    );
  cortexm0_u_logic_Izpvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y135",
      INIT => X"F000F020F000F000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Aru2z4_27692,
      ADR1 => cortexm0_u_logic_An73z4_27691,
      ADR5 => cortexm0_u_logic_Izpvx410,
      ADR0 => cortexm0_u_logic_Izpvx41,
      ADR2 => cortexm0_u_logic_Izpvx45_27700,
      ADR3 => cortexm0_u_logic_Izpvx48_29658,
      O => cortexm0_u_logic_Izpvx4
    );
  cortexm0_u_logic_Zu33z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zu33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zu33z4_IN,
      O => cortexm0_u_logic_Zu33z4_27695,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Izpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y135",
      INIT => X"00C4000000C400C4"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vhk2z4_27696,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR2 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      ADR5 => cortexm0_u_logic_Zu33z4_27695,
      ADR1 => cortexm0_u_logic_Izpvx46,
      ADR3 => N1391,
      O => cortexm0_u_logic_Izpvx48_29658
    );
  N1349_N1349_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1144,
      O => N1144_0
    );
  cortexm0_u_logic_Mmux_D5ywx411_SW6 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y133"
    )
    port map (
      IA => N1572,
      IB => N1573,
      O => N1144,
      SEL => cortexm0_u_logic_V7ywx4
    );
  cortexm0_u_logic_Mmux_D5ywx411_SW6_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y133",
      INIT => X"27331B0F0F33330F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fzl2z4_26138,
      ADR3 => cortexm0_u_logic_Bxxwx4,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Hnwwx4,
      ADR1 => cortexm0_u_logic_F8wwx4,
      ADR2 => cortexm0_u_logic_Saqwx4,
      O => N1572
    );
  cortexm0_u_logic_Mmux_D5ywx411_SW6_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y133",
      INIT => X"550F0F550F550F55"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Fzl2z4_26138,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Hnwwx4,
      ADR0 => cortexm0_u_logic_F8wwx4,
      ADR2 => cortexm0_u_logic_Saqwx4,
      O => N1573
    );
  cortexm0_u_logic_F8wwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y133",
      INIT => X"0F0F333300FF5555"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rht2z4_28182,
      ADR3 => cortexm0_u_logic_Ggk2z4_28183,
      ADR0 => cortexm0_u_logic_Aru2z4_27692,
      ADR2 => cortexm0_u_logic_Vhk2z4_27696,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1349
    );
  cortexm0_u_logic_F8wwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y133",
      INIT => X"FFFFFF0FFFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1348,
      ADR4 => N1349,
      O => cortexm0_u_logic_F8wwx4
    );
  cortexm0_u_logic_St0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y137",
      INIT => X"F0FF303350551011"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ey03z4_27285,
      ADR0 => cortexm0_u_logic_F8u2z4_27384,
      ADR3 => cortexm0_u_logic_Arn2z4_27385,
      ADR5 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR2 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => cortexm0_u_logic_St0wx49_29660
    );
  cortexm0_u_logic_Mxor_Ecawx4_B19wx4_XOR_40_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y137",
      INIT => X"F0F0B43CF0F0A50F"
    )
    port map (
      ADR0 => cortexm0_u_logic_K9z2z4_27129,
      ADR4 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_St0wx4,
      ADR5 => cortexm0_u_logic_W19wx451,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Ecawx4_B19wx4_XOR_40_o
    );
  cortexm0_u_logic_Ow23z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ow23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ow23z4_IN,
      O => cortexm0_u_logic_Ow23z4_27322,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_St0wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y137",
      INIT => X"00D0000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wu53z4_27290,
      ADR1 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR4 => cortexm0_u_logic_St0wx49_29660,
      ADR5 => cortexm0_u_logic_St0wx41_27380,
      ADR2 => cortexm0_u_logic_St0wx48_0,
      ADR3 => N1510,
      O => cortexm0_u_logic_St0wx4
    );
  cortexm0_u_logic_Rni2z4_1_cortexm0_u_logic_Rni2z4_1_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N731,
      O => N731_0
    );
  cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => X"FFF03330FFF03330"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_26861,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_I0d2z4_0,
      ADR5 => '1',
      O => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o
    );
  cortexm0_u_logic_Mmux_Z78wx4161_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => X"AAA02220"
    )
    port map (
      ADR0 => cortexm0_u_logic_Mdzvx42_25926,
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_26861,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_I0d2z4_0,
      O => N731
    );
  cortexm0_u_logic_Rni2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rni2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rni2z4_1_IN,
      O => cortexm0_u_logic_Rni2z4_1_25909,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => X"AAFF000008CC08CC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_W5yvx4_Mcgvx4_OR_647_o,
      ADR1 => N1716_0,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_26861
    );
  cortexm0_u_logic_Mdzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => X"5F8D00005F000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Kih2z4,
      ADR4 => cortexm0_u_logic_Mdzvx41_27348,
      ADR3 => cortexm0_u_logic_L562z4_S562z4_AND_5884_o,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Mdzvx42_25926
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5884_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y131",
      INIT => X"CC0C000CFF3F333F"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Ohh3z4_26612,
      ADR2 => cortexm0_u_logic_Cqo2z4_27304,
      ADR1 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_L562z4_S562z4_AND_5884_o4_27305,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5884_o
    );
  cortexm0_u_logic_Igi2z4_cortexm0_u_logic_Igi2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N473_pack_7,
      O => N473
    );
  cortexm0_u_logic_E9zvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y136"
    )
    port map (
      IA => N1516,
      IB => N1517,
      O => N473_pack_7,
      SEL => cortexm0_u_logic_Z78wx4
    );
  cortexm0_u_logic_E9zvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y136",
      INIT => X"CCCCCCC800550050"
    )
    port map (
      ADR1 => cortexm0_u_logic_O7zvx4,
      ADR5 => cortexm0_u_logic_K0qvx4,
      ADR3 => cortexm0_u_logic_Mtqvx4,
      ADR4 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR0 => cortexm0_u_logic_Hq1wx4,
      ADR2 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      O => N1516
    );
  cortexm0_u_logic_E9zvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y136",
      INIT => X"FFFEFFFE0000FFFE"
    )
    port map (
      ADR5 => cortexm0_u_logic_O7zvx4,
      ADR3 => cortexm0_u_logic_Hq1wx4,
      ADR1 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR4 => cortexm0_u_logic_K0qvx4,
      O => N1517
    );
  cortexm0_u_logic_Zz1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y136",
      INIT => X"FFFFFFFF0AA30FAF"
    )
    port map (
      ADR2 => cortexm0_u_logic_F32wx4,
      ADR3 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26061,
      ADR5 => cortexm0_u_logic_Bpzvx4,
      O => N337
    );
  cortexm0_u_logic_Igi2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Jb3wx4_hready_i_AND_1381_o,
      CLK => NlwBufferSignal_cortexm0_u_logic_Igi2z4_CLK,
      I => cortexm0_u_logic_S9zvx4,
      O => cortexm0_u_logic_Igi2z4_26010,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S9zvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y136",
      INIT => X"03010000F3FBFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR4 => N32,
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR1 => N473,
      ADR5 => N472,
      ADR2 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_S9zvx4
    );
  cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y129",
      INIT => X"FFFFFF0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Wzy2z4_2_26019,
      ADR4 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR2 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o
    );
  cortexm0_u_logic_Hlzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y129",
      INIT => X"F351F3510000F351"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gf53z4_27321,
      ADR0 => cortexm0_u_logic_Ow23z4_27322,
      ADR4 => cortexm0_u_logic_Hn03z4_27312,
      ADR5 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      O => cortexm0_u_logic_Hlzvx43_27059
    );
  cortexm0_u_logic_Cgyvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y129",
      INIT => X"D0C0D0C0FFCCDDCC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_Cgyvx411,
      ADR4 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR1 => cortexm0_u_logic_Cgyvx44_27158,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR5 => cortexm0_u_logic_Pri3z4_2_0,
      O => cortexm0_u_logic_Cgyvx45_27156
    );
  cortexm0_u_logic_Mmux_Z78wx4154 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y129",
      INIT => X"5F5F7FFF555577FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR1 => cortexm0_u_logic_Cgyvx43_27075,
      ADR4 => cortexm0_u_logic_Cgyvx42_27155,
      ADR0 => cortexm0_u_logic_Fyzvx42_26583,
      ADR5 => cortexm0_u_logic_Pri3z4_6_0,
      ADR3 => cortexm0_u_logic_Cgyvx45_27156,
      O => cortexm0_u_logic_Mmux_Z78wx4156
    );
  cortexm0_u_logic_Fj0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y132",
      INIT => X"AF23AF230000AF23"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zjg3z4_26259,
      ADR1 => cortexm0_u_logic_Vgg3z4_26260,
      ADR2 => cortexm0_u_logic_Olg3z4_26261,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_Fj0wx41_26249
    );
  cortexm0_u_logic_Yybvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y132",
      INIT => X"000000000ACAFACA"
    )
    port map (
      ADR1 => cortexm0_u_logic_I793z4_26413,
      ADR0 => cortexm0_u_logic_U593z4_27486,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o5_27484,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => cortexm0_u_logic_Yybvx4
    );
  cortexm0_u_logic_Nozvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y132",
      INIT => X"AFAF00AF23230023"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uo13z4_28844,
      ADR3 => cortexm0_u_logic_M743z4_27702,
      ADR2 => cortexm0_u_logic_Vg53z4_27708,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_Nozvx43_29224
    );
  cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y132",
      INIT => X"F0FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR5 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR3 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o
    );
  cortexm0_u_logic_J5m2z4_cortexm0_u_logic_J5m2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ydyvx4,
      O => cortexm0_u_logic_Ydyvx4_0
    );
  cortexm0_u_logic_J5m2z4_cortexm0_u_logic_J5m2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vfyvx4,
      O => cortexm0_u_logic_Vfyvx4_0
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"FF3355110F030501"
    )
    port map (
      ADR2 => cortexm0_u_logic_Gf43z4_28267,
      ADR1 => cortexm0_u_logic_X533z4_27050,
      ADR0 => cortexm0_u_logic_Po53z4_28266,
      ADR5 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o3_27413
    );
  cortexm0_u_logic_Wcyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"00C0000000C00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Vb2wx4_28228,
      ADR1 => cortexm0_u_logic_Ob2wx4_28227,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR3 => cortexm0_u_logic_Xc2wx4_28226,
      ADR5 => '1',
      O => cortexm0_u_logic_Wcyvx4
    );
  cortexm0_u_logic_Ydyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"00300000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Vb2wx4_28228,
      ADR1 => cortexm0_u_logic_Ob2wx4_28227,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR3 => cortexm0_u_logic_Xc2wx4_28226,
      O => cortexm0_u_logic_Ydyvx4
    );
  cortexm0_u_logic_J5m2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_J5m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J5m2z4_IN,
      O => cortexm0_u_logic_J5m2z4_27411,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xc2wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"000000000F030501"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o,
      ADR2 => N52,
      ADR3 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR0 => cortexm0_u_logic_Auk2z4_26334,
      ADR4 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      ADR1 => cortexm0_u_logic_Fgm2z4_26040,
      O => cortexm0_u_logic_Xc2wx4_28226
    );
  cortexm0_u_logic_Teyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"000C0000000C0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Xc2wx4_28226,
      ADR2 => cortexm0_u_logic_Ob2wx4_28227,
      ADR1 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR3 => cortexm0_u_logic_Vb2wx4_28228,
      ADR5 => '1',
      O => cortexm0_u_logic_Teyvx4
    );
  cortexm0_u_logic_Vfyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y128",
      INIT => X"00C00000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Xc2wx4_28226,
      ADR2 => cortexm0_u_logic_Ob2wx4_28227,
      ADR1 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR3 => cortexm0_u_logic_Vb2wx4_28228,
      O => cortexm0_u_logic_Vfyvx4
    );
  cortexm0_u_logic_Kaf3z4_cortexm0_u_logic_Kaf3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N928,
      O => N928_0
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y130"
    )
    port map (
      IA => N1546,
      IB => N1547,
      O => N928,
      SEL => cortexm0_u_logic_Mmux_Z78wx4126_26013
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y130",
      INIT => X"FF0FFFFFF808FFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Igi2z4_26010,
      ADR5 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_Xt6wx42_0,
      ADR2 => cortexm0_u_logic_Qb3wx4,
      ADR1 => cortexm0_u_logic_K5zvx46,
      ADR0 => cortexm0_u_logic_Y5zvx4,
      O => N1546
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y130",
      INIT => X"FEFEFEFEFCFCFCFC"
    )
    port map (
      ADR4 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Igi2z4_26010,
      ADR5 => cortexm0_u_logic_Qb3wx4,
      ADR1 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      O => N1547
    );
  cortexm0_u_logic_Y5zvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y130",
      INIT => X"C080CCCCCC88CCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y5zvx42_27806,
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR3 => cortexm0_u_logic_I0d2z4_0,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_26861,
      ADR4 => cortexm0_u_logic_Pri3z4_32_0,
      O => cortexm0_u_logic_Y5zvx4
    );
  cortexm0_u_logic_Kaf3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y130",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kaf3z4_CLK,
      I => cortexm0_u_logic_Zdhvx4_14249,
      O => cortexm0_u_logic_Kaf3z4_27554,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zdhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y130",
      INIT => X"FFFFFFFF3A33AAAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26178,
      ADR0 => N681_0,
      ADR1 => N682,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR4 => cortexm0_u_logic_Oa3wx44_26677,
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o,
      O => cortexm0_u_logic_Zdhvx4_14249
    );
  cortexm0_u_logic_Zu43z4_cortexm0_u_logic_Zu43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o11_14357,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o11_0
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o11 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y134"
    )
    port map (
      IA => N1842,
      IB => N1843,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o11_14357,
      SEL => cortexm0_u_logic_Svk2z4_26218
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o11_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y134",
      INIT => X"CCCFFFCCCCCFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR5 => cortexm0_u_logic_Gt93z4_28867,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_I463z4_27204,
      O => N1842
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o11_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y134",
      INIT => X"FFFFFFFFCFCFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR2 => cortexm0_u_logic_Zu43z4_27205,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      O => N1843
    );
  cortexm0_u_logic_Yqzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y134",
      INIT => X"D010D313F030F333"
    )
    port map (
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_N482z4_U482z4_AND_6171_o,
      ADR2 => cortexm0_u_logic_Rih2z4,
      ADR4 => cortexm0_u_logic_Olzvx4,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => N158
    );
  cortexm0_u_logic_Zu43z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zu43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zu43z4_IN,
      O => cortexm0_u_logic_Zu43z4_27205,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yqzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y134",
      INIT => X"0000301000003311"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bpzvx4,
      ADR1 => N158,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o,
      ADR5 => cortexm0_u_logic_Pri3z4_25_0,
      O => cortexm0_u_logic_Yqzvx4_26811
    );
  cortexm0_u_logic_Kepwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => X"3F0F30003FFF30F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_N3ywx4,
      ADR1 => cortexm0_u_logic_Saqwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      ADR4 => cortexm0_u_logic_Jiowx42,
      O => cortexm0_u_logic_Kepwx4
    );
  cortexm0_u_logic_Jiowx421 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => X"00000213CCCCCEDF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rni2z4_26029,
      ADR0 => cortexm0_u_logic_Wzy2z4_26030,
      ADR3 => N1363,
      ADR2 => N1364,
      ADR5 => cortexm0_u_logic_Cawwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      O => cortexm0_u_logic_Jiowx42
    );
  cortexm0_u_logic_Pn1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => X"FFFFFFFFAFFFEFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bpzvx4,
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR3 => cortexm0_u_logic_Do1wx431,
      ADR2 => cortexm0_u_logic_Wn1wx43_28965,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Pn1wx4
    );
  cortexm0_u_logic_Bk33z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bk33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bk33z4_IN,
      O => cortexm0_u_logic_Bk33z4_27372,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o : X_LUT6
    generic map(
      LOC => "SLICE_X23Y125",
      INIT => X"3030303030303033"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR1 => N465,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181,
      O => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536
    );
  cortexm0_u_logic_X1ywx4_E2ywx4_AND_4457_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"FEF2CEC23E320E02"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ylbwx4,
      ADR4 => cortexm0_u_logic_Cawwx4,
      ADR3 => cortexm0_u_logic_Duuwx4,
      ADR5 => cortexm0_u_logic_N3ywx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_X1ywx4_E2ywx4_AND_4457_o
    );
  cortexm0_u_logic_Cuxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"002A00D5D5FF2AFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Tzxwx4,
      ADR1 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_U3ywx4_B4ywx4_AND_4463_o,
      ADR5 => cortexm0_u_logic_X1ywx4_E2ywx4_AND_4457_o,
      O => cortexm0_u_logic_Cuxwx4
    );
  cortexm0_u_logic_U3ywx4_B4ywx4_AND_4463_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"D8D8D8D8FF55AA00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ebbwx4,
      ADR3 => cortexm0_u_logic_Qxuwx4,
      ADR4 => cortexm0_u_logic_Svqwx4,
      ADR2 => cortexm0_u_logic_Bdwwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_U3ywx4_B4ywx4_AND_4463_o
    );
  cortexm0_u_logic_T263z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T263z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T263z4_IN,
      O => cortexm0_u_logic_T263z4_26902,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_D5ywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y122",
      INIT => X"55FF993350F09C3C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fzl2z4_26138,
      ADR2 => cortexm0_u_logic_Bxxwx4,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Hnwwx4,
      ADR4 => cortexm0_u_logic_Y5ywx41_28198,
      ADR5 => cortexm0_u_logic_V7ywx4,
      O => cortexm0_u_logic_D5ywx4
    );
  cortexm0_u_logic_Herwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y132",
      INIT => X"FEFAFFFFFCF0FFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Viy2z4_27004,
      ADR0 => cortexm0_u_logic_Rblwx41_27047,
      ADR2 => N90,
      ADR3 => cortexm0_u_logic_Q3iwx4,
      ADR1 => cortexm0_u_logic_Lny2z4_26686,
      ADR4 => cortexm0_u_logic_Fbfwx4_27468,
      O => cortexm0_u_logic_Herwx4_29148
    );
  cortexm0_u_logic_Fbfwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y132",
      INIT => X"0011000020310000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Frrwx4,
      ADR1 => N94,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Jky2z4_26077,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      O => cortexm0_u_logic_Fbfwx4_27468
    );
  cortexm0_u_logic_Mmux_Z78wx4136 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y132",
      INIT => X"30FF3030BAFFBABA"
    )
    port map (
      ADR4 => cortexm0_u_logic_U11wx4,
      ADR0 => cortexm0_u_logic_Ra1wx4,
      ADR2 => cortexm0_u_logic_Wo0wx4,
      ADR5 => cortexm0_u_logic_Ciawx4_B19wx4_XOR_44_o,
      ADR1 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_39_o,
      ADR3 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_42_o,
      O => cortexm0_u_logic_Mmux_Z78wx4135_29586
    );
  cortexm0_u_logic_Mmux_Z78wx4137 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y132",
      INIT => X"FFFF5500FFFFF5F0"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Lf0wx4,
      ADR5 => cortexm0_u_logic_U6awx4_B19wx4_XOR_37_o,
      ADR3 => cortexm0_u_logic_Qk1wx4,
      ADR0 => cortexm0_u_logic_R99wx4_B19wx4_XOR_32_o,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4135_29586,
      O => cortexm0_u_logic_Mmux_Z78wx4136_28020
    );
  cortexm0_u_logic_Owhvx432 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => X"0F7F003300500000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_L8t2z4_25956,
      ADR5 => cortexm0_u_logic_R13wx4,
      ADR1 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Owhvx432_29198
    );
  cortexm0_u_logic_J7cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => X"0000000055FF5557"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Ra1wx4,
      O => cortexm0_u_logic_J7cvx4
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => X"FFFFFFFFFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Emi2z4_2_28074,
      ADR4 => cortexm0_u_logic_Ark2z4_1_27177,
      ADR5 => cortexm0_u_logic_O5t2z4_1_27387,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o2
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y131",
      INIT => X"D0100000D0D00000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o2,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7
    );
  cortexm0_u_logic_Fyzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y128",
      INIT => X"0303000333330033"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Tdp2z4_25892,
      ADR1 => cortexm0_u_logic_Bpzvx4,
      ADR3 => cortexm0_u_logic_Xd8wx4,
      ADR2 => cortexm0_u_logic_Zz8wx4,
      ADR4 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      O => cortexm0_u_logic_Fyzvx41_29584
    );
  cortexm0_u_logic_Ydcwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y128",
      INIT => X"CCFFCCFF44554C5F"
    )
    port map (
      ADR3 => cortexm0_u_logic_I6z2z4_27130,
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_W19wx45_26493,
      ADR2 => cortexm0_u_logic_W19wx43_26492,
      ADR1 => cortexm0_u_logic_Xwawx4,
      ADR5 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      O => N316
    );
  cortexm0_u_logic_Fyzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y128",
      INIT => X"C008CCC8C000C0C0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Fyzvx41_29584,
      ADR2 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o,
      ADR3 => cortexm0_u_logic_Ydcwx4_B19wx4_XOR_53_o,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Fyzvx42_26583
    );
  cortexm0_u_logic_Mxor_Ydcwx4_B19wx4_XOR_53_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y128",
      INIT => X"F04B4B4BF0F0F0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uup2z4_27504,
      ADR3 => cortexm0_u_logic_Xly2z4_26086,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_D1awx4_V0dwx4_AND_2283_o,
      ADR5 => N316,
      O => cortexm0_u_logic_Ydcwx4_B19wx4_XOR_53_o
    );
  cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4082_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"FF0FF000ACACACAC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ylbwx4,
      ADR4 => cortexm0_u_logic_Ebbwx4,
      ADR3 => cortexm0_u_logic_Duuwx4,
      ADR1 => cortexm0_u_logic_Bdwwx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4082_o
    );
  cortexm0_u_logic_Mmux_Bdpwx4131 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"95AAFFFF00006A55"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Tzxwx4,
      ADR1 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_Gftwx4,
      ADR4 => cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4082_o,
      O => cortexm0_u_logic_Hpuwx4
    );
  cortexm0_u_logic_Ebbwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"0344CF440377CF77"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hbv2z4_27645,
      ADR0 => cortexm0_u_logic_Y1u2z4_27640,
      ADR4 => cortexm0_u_logic_V3m2z4_27641,
      ADR2 => cortexm0_u_logic_H2m2z4_27646,
      ADR1 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1408
    );
  cortexm0_u_logic_Y1u2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y1u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y1u2z4_IN,
      O => cortexm0_u_logic_Y1u2z4_27640,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ebbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y124",
      INIT => X"FFFFF0FFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1407,
      ADR4 => N1408,
      O => cortexm0_u_logic_Ebbwx4
    );
  cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1395_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y127",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1395_o
    );
  cortexm0_u_logic_Euzvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y127",
      INIT => X"FF3355110F030501"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qa43z4_28157,
      ADR2 => cortexm0_u_logic_Rtz2z4_28156,
      ADR0 => cortexm0_u_logic_G493z4_27881,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR4 => cortexm0_u_logic_Lrc2z4_U9h2z4_OR_1395_o,
      O => N1202
    );
  cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1394_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y127",
      INIT => X"FFFFFFFFFFF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR4 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR2 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1394_o
    );
  cortexm0_u_logic_Mmux_Z78wx4133 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"0C0CAEAEFF0CFFAE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hlzvx4,
      ADR1 => cortexm0_u_logic_Euzvx4,
      ADR0 => cortexm0_u_logic_F32wx4,
      ADR2 => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_35_o,
      ADR5 => cortexm0_u_logic_H3awx4_O3awx4_AND_1952_o,
      ADR4 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      O => cortexm0_u_logic_Mmux_Z78wx4132_27407
    );
  cortexm0_u_logic_Mxor_Uz9wx4_B19wx4_XOR_35_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"AAAAAAAAAA595959"
    )
    port map (
      ADR1 => cortexm0_u_logic_W7z2z4_27131,
      ADR3 => cortexm0_u_logic_Cyq2z4_27132,
      ADR4 => cortexm0_u_logic_Ul9wx4,
      ADR2 => cortexm0_u_logic_Xwawx4,
      ADR5 => cortexm0_u_logic_Uz9wx42_27406,
      ADR0 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_35_o
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"AAAAAAAA0000AAA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o4_29585,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o
    );
  cortexm0_u_logic_K7s2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_K7s2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_K7s2z4_IN,
      O => cortexm0_u_logic_K7s2z4_28465,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y130",
      INIT => X"4040000070400000"
    )
    port map (
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o2,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Wqjwx4,
      ADR0 => N577,
      ADR5 => N578,
      O => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o4_29585
    );
  cortexm0_u_logic_Xjhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"8808AA0ADD0DFF0F"
    )
    port map (
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Pri3z4_15_0,
      ADR5 => cortexm0_u_logic_Rix2z4_28680,
      ADR3 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => cortexm0_u_logic_Roh2z4_13_0,
      O => N635
    );
  cortexm0_u_logic_Sjj2z4_3 : X_FF
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_3_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_3_IN,
      O => cortexm0_u_logic_Sjj2z4_3_26143,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_D7wwx4_K7wwx4_AND_4249_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"CCFFCC00AAF0AAF0"
    )
    port map (
      ADR2 => cortexm0_u_logic_N3ywx4,
      ADR0 => cortexm0_u_logic_Saqwx4,
      ADR1 => cortexm0_u_logic_F8wwx4,
      ADR4 => cortexm0_u_logic_Eruwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_D7wwx4_K7wwx4_AND_4249_o
    );
  cortexm0_u_logic_Dfowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"FFACF0AC0FAC00AC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Mnvwx4,
      ADR4 => cortexm0_u_logic_U7uwx4,
      ADR1 => cortexm0_u_logic_Fexwx4,
      ADR0 => cortexm0_u_logic_Feqwx4,
      ADR2 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Dfowx4
    );
  cortexm0_u_logic_Mmux_Lt7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y129",
      INIT => X"FFFF2DA5D25A0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D7wwx4_K7wwx4_AND_4249_o,
      ADR4 => cortexm0_u_logic_Dfowx4,
      O => cortexm0_u_logic_Mmux_Lt7wx41
    );
  cortexm0_u_logic_Ox1wx4312 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y133",
      INIT => X"CC0CCC8CCC8CCC8C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pdi2z4_26491,
      ADR5 => cortexm0_u_logic_Nv6wx4_0,
      ADR4 => cortexm0_u_logic_Pcyvx4,
      ADR0 => cortexm0_u_logic_Bqcwx4,
      ADR3 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o,
      ADR1 => cortexm0_u_logic_Ox1wx4311_29587,
      O => cortexm0_u_logic_Ox1wx431
    );
  cortexm0_u_logic_Mmux_Z78wx4152 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y133",
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_L9zvx431,
      ADR0 => cortexm0_u_logic_O2bwx4,
      ADR4 => N575,
      ADR5 => N843,
      ADR3 => cortexm0_u_logic_Bsawx4_Isawx4_AND_2022_o31,
      ADR2 => cortexm0_u_logic_Ox1wx431,
      O => cortexm0_u_logic_Mmux_Z78wx4154_28031
    );
  cortexm0_u_logic_Ox1wx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y133",
      INIT => X"BB7272BBAA2222AA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_Kzbwx4,
      ADR0 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Ox1wx4311_29587
    );
  cortexm0_u_logic_Fuawx4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y133",
      INIT => X"00C000F0CCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Jucwx4,
      ADR3 => N164,
      ADR1 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Fuawx41
    );
  cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => X"00F3F3F300515151"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wa03z4_27670,
      ADR4 => cortexm0_u_logic_Okn2z4_26961,
      ADR1 => cortexm0_u_logic_Jw93z4_27409,
      ADR2 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR3 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o1_29580
    );
  cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => X"0000004C00000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Cmn2z4_27667,
      ADR3 => N739,
      ADR0 => cortexm0_u_logic_Y21xx4,
      ADR1 => cortexm0_u_logic_Q1ywx4,
      ADR4 => N1099,
      ADR5 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o1_29580,
      O => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o
    );
  cortexm0_u_logic_Q1ywx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => X"0F0F00FF33335555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Po83z4_26320,
      ADR1 => cortexm0_u_logic_Gju2z4_26321,
      ADR2 => cortexm0_u_logic_Ajn2z4_26322,
      ADR3 => cortexm0_u_logic_Gf73z4_26323,
      ADR5 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR4 => cortexm0_u_logic_Yaz2z4_2_26325,
      O => cortexm0_u_logic_Q1ywx41_29579
    );
  cortexm0_u_logic_Po83z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Po83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Po83z4_IN,
      O => cortexm0_u_logic_Po83z4_26320,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q1ywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y123",
      INIT => X"FFDDEECCFFDDEECC"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR0 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR4 => cortexm0_u_logic_Q1ywx42_26319,
      ADR3 => cortexm0_u_logic_Q1ywx41_29579,
      O => cortexm0_u_logic_Q1ywx4
    );
  cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y126",
      INIT => X"5555000000000000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_M413z4_0,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR0 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1212
    );
  cortexm0_u_logic_Sjj2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_CLK,
      I => cortexm0_u_logic_A2iwx4_29085,
      O => cortexm0_u_logic_Sjj2z4_26041,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_A2iwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y126",
      INIT => X"FFFFFFFFFFD5D5D5"
    )
    port map (
      ADR3 => cortexm0_u_logic_Yzi2z4_25978,
      ADR4 => cortexm0_u_logic_Rblwx41_27047,
      ADR5 => N92,
      ADR1 => cortexm0_u_logic_Q3iwx4,
      ADR2 => cortexm0_u_logic_Jky2z4_26077,
      ADR0 => cortexm0_u_logic_Fbfwx4_27468,
      O => cortexm0_u_logic_A2iwx4_29085
    );
  cortexm0_u_logic_Ylbwx44_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y126",
      INIT => X"0131C1F10D3DCDFD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Psv2z4_26327,
      ADR3 => cortexm0_u_logic_Gju2z4_26321,
      ADR4 => cortexm0_u_logic_Ajn2z4_26322,
      ADR5 => cortexm0_u_logic_Mhn2z4_26328,
      ADR2 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1331
    );
  cortexm0_u_logic_Ylbwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y126",
      INIT => X"FFFFFF0FFFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1330,
      ADR4 => N1331,
      O => cortexm0_u_logic_Ylbwx4
    );
  cortexm0_u_logic_Psn2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Psn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Psn2z4_IN,
      O => cortexm0_u_logic_Psn2z4_28869,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Et0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y138",
      INIT => X"FFFFFF00F0F0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR5 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR4 => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3532_o_28105,
      O => N8
    );
  cortexm0_u_logic_Et0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y138",
      INIT => X"AAFF0000A0F00000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_W6iwx4,
      ADR0 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR5 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR2 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o,
      ADR4 => N8,
      O => cortexm0_u_logic_Et0wx4_28245
    );
  cortexm0_u_logic_Izpvx441 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y134",
      INIT => X"FFFFFFFFABEFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_I453z4_29054,
      ADR3 => cortexm0_u_logic_Tiz2z4_29177,
      ADR4 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR5 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Izpvx44
    );
  cortexm0_u_logic_Izpvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y134",
      INIT => X"FFA0A0A0FFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Rek2z4_29162,
      ADR0 => cortexm0_u_logic_Aez2z4_29135,
      ADR2 => cortexm0_u_logic_Y21xx4,
      ADR3 => cortexm0_u_logic_C51xx4,
      ADR5 => cortexm0_u_logic_Izpvx44,
      O => N1391
    );
  cortexm0_u_logic_Hk0wx47_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y134",
      INIT => X"04C3040304C00400"
    )
    port map (
      ADR5 => cortexm0_u_logic_Dng3z4_26443,
      ADR4 => cortexm0_u_logic_Wrg3z4_28185,
      ADR3 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR2 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR0 => cortexm0_u_logic_M1j2z4_26600,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      O => N1334
    );
  cortexm0_u_logic_Hk0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y134",
      INIT => X"0000000200010003"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nag3z4_26442,
      ADR2 => cortexm0_u_logic_Hqg3z4_26461,
      ADR1 => cortexm0_u_logic_Avg3z4_26245,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => N1333,
      ADR4 => N1334,
      O => cortexm0_u_logic_Hk0wx48_26460
    );
  cortexm0_u_logic_Dcs2z4_cortexm0_u_logic_Dcs2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o2_pack_4,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o2_29591
    );
  cortexm0_u_logic_Pdbwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y136",
      INIT => X"00FFFFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Wnh3z4_28311,
      ADR3 => cortexm0_u_logic_M1j2z4_26600,
      ADR5 => '1',
      O => cortexm0_u_logic_Pdbwx46_29592
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o2 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y136",
      INIT => X"FF0FFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Dcs2z4_28310,
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_M1j2z4_26600,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o2_pack_4
    );
  cortexm0_u_logic_Pdbwx47 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y136",
      INIT => X"AAAA03A3000003A3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gfq2z4_28308,
      ADR3 => cortexm0_u_logic_Vgq2z4_28309,
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Pdbwx46_29592,
      O => cortexm0_u_logic_Pdbwx47_27429
    );
  cortexm0_u_logic_Dcs2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dcs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dcs2z4_IN,
      O => cortexm0_u_logic_Dcs2z4_28310,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y136",
      INIT => X"0101CFFF01010F3F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rd73z4_28306,
      ADR3 => cortexm0_u_logic_Z8s2z4_28307,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o2_29591,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o3_27203
    );
  cortexm0_u_logic_C193z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_C193z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_C193z4_IN,
      O => cortexm0_u_logic_C193z4_29034,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Locvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y137",
      INIT => X"000000000FCF0FDF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pdi2z4_26491,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Nozvx4,
      O => cortexm0_u_logic_Locvx4
    );
  cortexm0_u_logic_U7uwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y137",
      INIT => X"0F0F3333555500FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Eut2z4_28845,
      ADR2 => cortexm0_u_logic_Tel2z4_27705,
      ADR0 => cortexm0_u_logic_Edl2z4_27687,
      ADR3 => cortexm0_u_logic_N3v2z4_27703,
      ADR4 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR5 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1328
    );
  cortexm0_u_logic_F473z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_F473z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F473z4_IN,
      O => cortexm0_u_logic_F473z4_28868,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U7uwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y137",
      INIT => X"FFFFF0FFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1327,
      ADR4 => N1328,
      O => cortexm0_u_logic_U7uwx4
    );
  cortexm0_u_logic_Eut2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y141",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eut2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eut2z4_IN,
      O => cortexm0_u_logic_Eut2z4_28845,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Edovx4_cortexm0_u_logic_Edovx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1489,
      O => N1489_0
    );
  cortexm0_u_logic_C9rvx46_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y110"
    )
    port map (
      IA => N1610,
      IB => N1611,
      O => N1489,
      SEL => cortexm0_u_logic_Abovx4
    );
  cortexm0_u_logic_C9rvx46_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"CB8F8888CBDF88DD"
    )
    port map (
      ADR1 => cortexm0_u_logic_M9y2z4_26252,
      ADR3 => cortexm0_u_logic_Nbm2z4_26683,
      ADR2 => cortexm0_u_logic_Msub_n16536_cy(4),
      ADR5 => N515,
      ADR4 => N1255,
      ADR0 => cortexm0_u_logic_Edovx4,
      O => N1610
    );
  cortexm0_u_logic_C9rvx46_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"DD95DD9FDC90DC9F"
    )
    port map (
      ADR1 => cortexm0_u_logic_M9y2z4_26252,
      ADR2 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_Msub_n16536_cy(4),
      ADR4 => N515,
      ADR5 => N1255,
      ADR3 => cortexm0_u_logic_Edovx4,
      O => N1611
    );
  cortexm0_u_logic_Edovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"3333333300300031"
    )
    port map (
      ADR2 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR1 => N1005,
      ADR5 => N809,
      ADR3 => cortexm0_u_logic_C6mwx41_27654,
      ADR4 => cortexm0_u_logic_C6mwx42_27655,
      ADR0 => cortexm0_u_logic_C6mwx43_27656,
      O => cortexm0_u_logic_Edovx4
    );
  cortexm0_u_logic_C6mwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y110",
      INIT => X"FD08FF00CCCCFF00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR1 => N998_0,
      ADR3 => N997,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR2 => cortexm0_u_logic_Ozywx4,
      ADR5 => cortexm0_u_logic_E5owx42_26762,
      O => N809
    );
  N1261_N1261_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o20_12247,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o20_0
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o19 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y105"
    )
    port map (
      IA => N1872,
      IB => N1873,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o20_12247,
      SEL => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o19_27505
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o19_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"0004040400444444"
    )
    port map (
      ADR5 => cortexm0_u_logic_Vfd3z4_26702,
      ADR2 => cortexm0_u_logic_Gua2z4,
      ADR1 => cortexm0_u_logic_SF2841,
      ADR4 => cortexm0_u_logic_Kkb3z4_26846,
      ADR3 => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6610_o,
      ADR0 => N1261,
      O => N1872
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o19_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"0004040400444444"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vfd3z4_26702,
      ADR3 => cortexm0_u_logic_Gua2z4,
      ADR1 => cortexm0_u_logic_SF2841,
      ADR5 => cortexm0_u_logic_Kkb3z4_26846,
      ADR2 => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6610_o,
      ADR0 => N1262,
      O => N1873
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o19_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"FFFFFEEEFFFFFCCC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tib3z4_26733,
      ADR0 => cortexm0_u_logic_Vgs2z4_26100,
      ADR1 => cortexm0_u_logic_P2a3z4_26382,
      ADR4 => cortexm0_u_logic_Jruvx4,
      ADR2 => cortexm0_u_logic_Kwa2z4,
      ADR5 => cortexm0_u_logic_Qsa2z4,
      O => N1261
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o19_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y105",
      INIT => X"FFF0FF00F0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Tib3z4_26733,
      ADR3 => cortexm0_u_logic_Vgs2z4_26100,
      ADR2 => cortexm0_u_logic_Kwa2z4,
      ADR5 => cortexm0_u_logic_Qsa2z4,
      O => N1262
    );
  cortexm0_u_logic_Wo03z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wo03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wo03z4_IN,
      O => cortexm0_u_logic_Wo03z4_27822,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nozvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y139",
      INIT => X"FFFF00FF55550055"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Dy23z4_27823,
      ADR3 => cortexm0_u_logic_Wo03z4_27822,
      ADR4 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      O => cortexm0_u_logic_Nozvx41_29595
    );
  cortexm0_u_logic_Nozvx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y139",
      INIT => X"A0000000A0A00000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Csz2z4_28831,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR0 => cortexm0_u_logic_U7uwx4,
      ADR4 => cortexm0_u_logic_Nozvx42_27244,
      ADR2 => cortexm0_u_logic_Nozvx43_29224,
      O => N760
    );
  cortexm0_u_logic_Nozvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y139",
      INIT => X"CC0F000F550F550F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Q7j2z4_26738,
      ADR0 => cortexm0_u_logic_Lgi3z4_27054,
      ADR1 => cortexm0_u_logic_Nozvx41_29595,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => N760,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Nozvx4
    );
  cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6540_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y111",
      INIT => X"FF01FF55FF55FF55"
    )
    port map (
      ADR0 => cortexm0_u_logic_Trq2z4_25895,
      ADR4 => cortexm0_u_logic_Cam2z4_25896,
      ADR5 => cortexm0_u_logic_G0w2z4_25894,
      ADR2 => cortexm0_u_logic_R1w2z4_25897,
      ADR1 => cortexm0_u_logic_Uaj2z4_25893,
      ADR3 => cortexm0_u_logic_Tdp2z4_25892,
      O => cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6540_o
    );
  cortexm0_u_logic_I3y2z4_cortexm0_u_logic_I3y2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1493_pack_15,
      O => N1493
    );
  cortexm0_u_logic_C9rvx46_SW5 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y112"
    )
    port map (
      IA => N1612,
      IB => N1613,
      O => N1493_pack_15,
      SEL => cortexm0_u_logic_Abovx4
    );
  cortexm0_u_logic_C9rvx46_SW5_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"F848F848F888F8FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_I3y2z4_26842,
      ADR5 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_By4wx4_26841,
      ADR4 => N517,
      ADR1 => N1255,
      ADR3 => cortexm0_u_logic_Edovx4,
      O => N1612
    );
  cortexm0_u_logic_C9rvx46_SW5_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"FA6AFA7BF848F87B"
    )
    port map (
      ADR2 => cortexm0_u_logic_I3y2z4_26842,
      ADR1 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_By4wx4_26841,
      ADR4 => N517,
      ADR5 => N1255,
      ADR3 => cortexm0_u_logic_Edovx4,
      O => N1613
    );
  cortexm0_u_logic_C9rvx46_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"ECEE606AECEE6F6F"
    )
    port map (
      ADR1 => cortexm0_u_logic_I3y2z4_26842,
      ADR2 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_By4wx4_26841,
      ADR5 => N517,
      ADR4 => cortexm0_u_logic_Edovx4,
      ADR3 => cortexm0_u_logic_Abovx4,
      O => N1494
    );
  cortexm0_u_logic_I3y2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I3y2z4_CLK,
      I => cortexm0_u_logic_Ranvx4_12324,
      O => cortexm0_u_logic_I3y2z4_26842,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ranvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y112",
      INIT => X"FA50CCCCFF00FF00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kzqvx4,
      ADR0 => N481,
      ADR5 => cortexm0_u_logic_C9rvx41_29032,
      ADR3 => N1492,
      ADR2 => N1494,
      ADR1 => N1493,
      O => cortexm0_u_logic_Ranvx4_12324
    );
  cortexm0_u_logic_Cxhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y114",
      INIT => X"FF00FF002F20FFF0"
    )
    port map (
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => hready,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => cortexm0_u_logic_Pri3z4_2_0,
      ADR3 => cortexm0_u_logic_Fcj2z4_27742,
      O => N367
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"050FCDCFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_Ts5wx4,
      ADR0 => cortexm0_u_logic_N7c3z4_26499,
      ADR1 => cortexm0_u_logic_Lstwx42_26294,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Wai2z4_26011,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o3_29601
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"0B000F00BB00FF00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qxa3z4_26507,
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR3 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o3_29601,
      ADR0 => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4099_o,
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR5 => cortexm0_u_logic_I7owx4,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o4_26506
    );
  cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4099_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y116",
      INIT => X"F3F3C0C0BB88BB88"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qxuwx4,
      ADR3 => cortexm0_u_logic_Lr9wx4,
      ADR0 => cortexm0_u_logic_Bywwx4,
      ADR4 => cortexm0_u_logic_Svqwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4099_o
    );
  cortexm0_u_logic_Zjq2z4_cortexm0_u_logic_Zjq2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ithvx42_pack_5,
      O => cortexm0_u_logic_Ithvx42_29589
    );
  cortexm0_u_logic_Hwhvx416 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y135",
      INIT => X"000000001FFF0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Jhxvx4,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_J43wx4,
      ADR3 => cortexm0_u_logic_Ndhwx421,
      ADR0 => cortexm0_u_logic_Z2dwx4,
      ADR1 => cortexm0_u_logic_Msyvx4,
      O => cortexm0_u_logic_Hwhvx416_27542
    );
  cortexm0_u_logic_Z2dwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y135",
      INIT => X"FFFFF0F0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => '1',
      O => cortexm0_u_logic_Z2dwx4
    );
  cortexm0_u_logic_Ithvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X23Y135",
      INIT => X"45000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR3 => cortexm0_u_logic_Pri3z4_20_0,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_Ithvx42_pack_5
    );
  cortexm0_u_logic_Ithvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y135",
      INIT => X"FFFFE222FFFF2222"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zjq2z4_27078,
      ADR3 => cortexm0_u_logic_Roh2z4_18_0,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => cortexm0_u_logic_Ithvx41_29590
    );
  cortexm0_u_logic_Zjq2z4 : X_FF
    generic map(
      LOC => "SLICE_X23Y135",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zjq2z4_CLK,
      I => cortexm0_u_logic_Ithvx4,
      O => cortexm0_u_logic_Zjq2z4_27078,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ithvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X23Y135",
      INIT => X"FFFFF000FFFFF0D0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Ithvx42_29589,
      ADR0 => cortexm0_u_logic_Bo0wx4_28219,
      ADR4 => cortexm0_u_logic_Ithvx41_29590,
      ADR1 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o,
      O => cortexm0_u_logic_Ithvx4
    );
  cortexm0_u_logic_Qbcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"000030310000FFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR4 => cortexm0_u_logic_U11wx4,
      O => cortexm0_u_logic_Qbcvx4
    );
  cortexm0_u_logic_U11wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"F303030353535353"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y8q2z4_28857,
      ADR0 => cortexm0_u_logic_Ym93z4_27997,
      ADR4 => cortexm0_u_logic_U11wx43_29211,
      ADR3 => N1093,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_U11wx4
    );
  cortexm0_u_logic_Bdwwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"0000555F0000303F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kw63z4_26987,
      ADR3 => cortexm0_u_logic_Ka93z4_26988,
      ADR1 => cortexm0_u_logic_T583z4_26989,
      ADR4 => cortexm0_u_logic_Wzy2z4_2_26019,
      ADR5 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR2 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Bdwwx43_26986
    );
  cortexm0_u_logic_Qi03z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qi03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qi03z4_IN,
      O => cortexm0_u_logic_Qi03z4_28204,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_N142z4_U142z4_AND_5606_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y125",
      INIT => X"05050000000F0000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_To23z4_28205,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR0 => cortexm0_u_logic_Qi03z4_28204,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_N142z4_U142z4_AND_5606_o3_28203
    );
  N896_N896_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Otyvx42_12512,
      O => cortexm0_u_logic_Otyvx42_0
    );
  cortexm0_u_logic_Otyvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y122"
    )
    port map (
      IA => N1776,
      IB => N1777,
      O => cortexm0_u_logic_Otyvx42_12512,
      SEL => cortexm0_u_logic_Pxyvx4
    );
  cortexm0_u_logic_Otyvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"2200000026040404"
    )
    port map (
      ADR1 => cortexm0_u_logic_Yzi2z4_25978,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Jky2z4_26077,
      ADR4 => cortexm0_u_logic_Rxl2z4_26085,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      O => N1776
    );
  cortexm0_u_logic_Otyvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"0000000003030000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Yzi2z4_25978,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      O => N1777
    );
  cortexm0_u_logic_Mmux_Fq7wx411_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"CFFCCFCFC00CC0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Bywwx4,
      ADR5 => cortexm0_u_logic_Ai9wx4,
      ADR2 => cortexm0_u_logic_Tzxwx4,
      ADR3 => cortexm0_u_logic_M6ywx4,
      O => N896
    );
  cortexm0_u_logic_Mmux_Fq7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y122",
      INIT => X"082A193B4C6E5D7F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      ADR4 => N893,
      ADR3 => N895,
      ADR5 => N894,
      ADR2 => N896,
      O => cortexm0_u_logic_Fq7wx4
    );
  cortexm0_u_logic_Tuawx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"FFFFFFFFFFBAFF30"
    )
    port map (
      ADR0 => cortexm0_u_logic_I6z2z4_27130,
      ADR5 => cortexm0_u_logic_Tuawx41_27885,
      ADR1 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR4 => cortexm0_u_logic_Ul9wx4,
      ADR2 => cortexm0_u_logic_W19wx4,
      ADR3 => N772_0,
      O => cortexm0_u_logic_Tuawx4
    );
  cortexm0_u_logic_K952z4_R952z4_AND_5775_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"2202000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ow33z4_27480,
      ADR1 => N1200,
      ADR3 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR0 => cortexm0_u_logic_Xowwx4,
      ADR4 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o3_28304,
      ADR5 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o1_28303,
      O => cortexm0_u_logic_K952z4_R952z4_AND_5775_o
    );
  cortexm0_u_logic_Xowwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"55550F0F00FF3333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Grl2z4_27712,
      ADR3 => cortexm0_u_logic_Psu2z4_27718,
      ADR0 => cortexm0_u_logic_Qml2z4_27721,
      ADR2 => cortexm0_u_logic_Spl2z4_27714,
      ADR5 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR4 => cortexm0_u_logic_Yaz2z4_3_27042,
      O => cortexm0_u_logic_Xowwx42_27884
    );
  cortexm0_u_logic_Grl2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Grl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Grl2z4_IN,
      O => cortexm0_u_logic_Grl2z4_27712,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xowwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y120",
      INIT => X"FFF0FFF0FFFFF0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Xowwx41_27883,
      ADR4 => cortexm0_u_logic_Xowwx42_27884,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Xowwx4
    );
  cortexm0_u_logic_Ixxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => X"55550F0F00FF3333"
    )
    port map (
      ADR1 => cortexm0_u_logic_T583z4_26989,
      ADR2 => cortexm0_u_logic_K0u2z4_27280,
      ADR0 => cortexm0_u_logic_G4r2z4_26991,
      ADR3 => cortexm0_u_logic_Kw63z4_26987,
      ADR4 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR5 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Ixxwx41_27777
    );
  cortexm0_u_logic_Vff2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => X"F3F3BB88C0C0BB88"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fzl2z4_26138,
      ADR1 => cortexm0_u_logic_Qzq2z4_26137,
      ADR5 => cortexm0_u_logic_Ylbwx4,
      ADR2 => cortexm0_u_logic_Duuwx4,
      ADR0 => cortexm0_u_logic_Ebbwx4,
      ADR3 => cortexm0_u_logic_Bdwwx4,
      O => cortexm0_u_logic_Vff2z4
    );
  cortexm0_u_logic_Bdwwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => X"F3510000F351F351"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1394_o,
      ADR1 => cortexm0_u_logic_E1r2z4_27282,
      ADR3 => cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1392_o,
      ADR0 => cortexm0_u_logic_S2r2z4_27283,
      ADR4 => cortexm0_u_logic_Bdwwx44_26990,
      ADR5 => N509,
      O => cortexm0_u_logic_Bdwwx4
    );
  cortexm0_u_logic_G4r2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_G4r2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_G4r2z4_IN,
      O => cortexm0_u_logic_G4r2z4_26991,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bdwwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y123",
      INIT => X"0000223300002213"
    )
    port map (
      ADR5 => cortexm0_u_logic_K0u2z4_27280,
      ADR0 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR1 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR4 => cortexm0_u_logic_Bdwwx43_26986,
      O => N509
    );
  cortexm0_u_logic_Svk2z4_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svk2z4_4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Svk2z4_4_IN,
      O => cortexm0_u_logic_Svk2z4_4_27041,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => X"0F0501010F052301"
    )
    port map (
      ADR0 => cortexm0_u_logic_Twz2z4_28056,
      ADR1 => cortexm0_u_logic_Bn53z4_28057,
      ADR5 => N604,
      ADR2 => N603,
      ADR4 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR3 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o2_28055
    );
  cortexm0_u_logic_Yaz2z4_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_3_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_3_IN,
      O => cortexm0_u_logic_Yaz2z4_3_27042,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => X"AF000000EFCC0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sd43z4_29088,
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o11_28066,
      ADR4 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o10_28065,
      ADR1 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o3_28064,
      ADR0 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR5 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o12
    );
  cortexm0_u_logic_Yaz2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_IN,
      O => cortexm0_u_logic_Yaz2z4_2_26325,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Y21xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => X"0808000000000000"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_M1j2z4_1_25906,
      ADR2 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR0 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR4 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR1 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Y21xx4
    );
  cortexm0_u_logic_Yaz2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_IN,
      O => cortexm0_u_logic_Yaz2z4_1_26622,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y126",
      INIT => X"0A0A0F0FAAAAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Eyg3z4_26263,
      ADR4 => cortexm0_u_logic_Ccg3z4_29123,
      ADR0 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR2 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_Hk0wx41_26458
    );
  cortexm0_u_logic_Mx0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"B0B0B0B0B0B00000"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR0 => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR5 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502,
      ADR2 => N2,
      O => cortexm0_u_logic_Mx0wx4_28049
    );
  cortexm0_u_logic_Mx0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"E0EEE0EEE0E0EEEE"
    )
    port map (
      ADR4 => cortexm0_u_logic_X77wx4,
      ADR5 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR0 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o_27861,
      ADR1 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR2 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o,
      O => N2
    );
  cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"FEFAFCF0EEAACC00"
    )
    port map (
      ADR2 => ahbmi_hrdata_9_IBUF_0,
      ADR3 => cortexm0_u_logic_B2i3z4_28475,
      ADR0 => cortexm0_u_logic_S3i3z4_27972,
      ADR1 => cortexm0_u_logic_G6owx4,
      ADR4 => cortexm0_u_logic_I7owx4,
      ADR5 => cortexm0_u_logic_B7owx4,
      O => N148
    );
  cortexm0_u_logic_Skv2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Skv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Skv2z4_IN,
      O => cortexm0_u_logic_Skv2z4_26430,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o : X_LUT6
    generic map(
      LOC => "SLICE_X24Y119",
      INIT => X"0000FFF3000033F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR5 => cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4039_o,
      ADR2 => cortexm0_u_logic_B8uwx4_I8uwx4_AND_4026_o,
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR4 => N148,
      O => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o_27861
    );
  N854_N854_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1656,
      O => N1656_0
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"000000005D555F5F"
    )
    port map (
      ADR1 => ahbmi_hrdata_20_IBUF_0,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR3 => cortexm0_u_logic_B7owx4,
      ADR2 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_28280,
      ADR0 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_28892,
      ADR5 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      O => N854
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o6_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"88F8FFFF88F8FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Wfuwx4,
      ADR2 => cortexm0_u_logic_Lstwx42_26294,
      ADR0 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_28280,
      ADR5 => '1',
      O => N1413
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o6_SW2_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"AAFAFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Lstwx42_26294,
      ADR0 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_28280,
      O => N1656
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"FFECFFA0ECECA0A0"
    )
    port map (
      ADR1 => ahbmi_hrdata_20_IBUF_0,
      ADR0 => cortexm0_u_logic_Iua3z4_27966,
      ADR3 => cortexm0_u_logic_Oar2z4_26526,
      ADR2 => cortexm0_u_logic_Japwx4,
      ADR5 => cortexm0_u_logic_Ts5wx4,
      ADR4 => cortexm0_u_logic_B7owx4,
      O => N1754
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y117",
      INIT => X"0000131300005F5F"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_L7a3z4_28472,
      ADR5 => cortexm0_u_logic_Dpc3z4_26732,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR4 => N1754,
      O => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_28280
    );
  cortexm0_u_logic_G7x2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_G7x2z4_CLK,
      I => cortexm0_u_logic_Bmhvx4_12390,
      O => cortexm0_u_logic_G7x2z4_25970,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bmhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y118",
      INIT => X"FFF5FFA0FFFDFFEC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Roh2z4_2_0,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => N370,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR4 => N664_0,
      ADR0 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Bmhvx4_12390
    );
  cortexm0_u_logic_T583z4_cortexm0_u_logic_T583z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C192z4_J192z4_AND_6302_o3_12565,
      O => cortexm0_u_logic_C192z4_J192z4_AND_6302_o3_0
    );
  cortexm0_u_logic_C192z4_J192z4_AND_6302_o3 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y124"
    )
    port map (
      IA => N1770,
      IB => N1771,
      O => cortexm0_u_logic_C192z4_J192z4_AND_6302_o3_12565,
      SEL => cortexm0_u_logic_Fgm2z4_26040
    );
  cortexm0_u_logic_C192z4_J192z4_AND_6302_o3_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"DD5DDD7FFF5DFF7F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Cy33z4_28206,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => cortexm0_u_logic_Wlz2z4_28200,
      ADR4 => cortexm0_u_logic_L753z4_28201,
      ADR0 => cortexm0_u_logic_Rni2z4_26029,
      O => N1770
    );
  cortexm0_u_logic_C192z4_J192z4_AND_6302_o3_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"D0FFDCFFD3FFDFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR0 => cortexm0_u_logic_Qi03z4_28204,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      ADR4 => cortexm0_u_logic_Kf13z4_28202,
      ADR5 => cortexm0_u_logic_To23z4_28205,
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      O => N1771
    );
  cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"C0408000F0F0F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_Ye4wx4,
      ADR4 => cortexm0_u_logic_I6w2z4_26819,
      ADR0 => cortexm0_u_logic_R1w2z4_25897,
      ADR3 => cortexm0_u_logic_U5x2z4_26914,
      ADR5 => cortexm0_u_logic_Z5pvx4,
      O => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o
    );
  cortexm0_u_logic_T583z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T583z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T583z4_IN,
      O => cortexm0_u_logic_T583z4_26989,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Z5pvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y124",
      INIT => X"FFFFFFFEFF00FF00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Z5pvx41_26912,
      ADR5 => cortexm0_u_logic_Z5pvx45_26908,
      O => cortexm0_u_logic_Z5pvx4
    );
  cortexm0_u_logic_Mmux_Z78wx4119 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"FFFFFFFF3F77FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mydwx4,
      ADR1 => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4056_o,
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4288_o,
      ADR0 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4224_o,
      ADR5 => cortexm0_u_logic_Tq7wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4119_27288
    );
  cortexm0_u_logic_Qml2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qml2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qml2z4_IN,
      O => cortexm0_u_logic_Qml2z4_27721,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mydwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"FF00F0F0AAAACCCC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nrvwx4,
      ADR2 => cortexm0_u_logic_Ey9wx4,
      ADR3 => cortexm0_u_logic_Hmqwx4,
      ADR1 => cortexm0_u_logic_Xcuwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Mydwx4
    );
  cortexm0_u_logic_Mmux_D5ywx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"FFC0FFD53F002A00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fzl2z4_26138,
      ADR0 => cortexm0_u_logic_Bxxwx4,
      ADR1 => cortexm0_u_logic_Hnwwx4,
      ADR4 => cortexm0_u_logic_V7ywx4,
      ADR3 => cortexm0_u_logic_Lr9wx4,
      ADR5 => cortexm0_u_logic_Pjqwx4,
      O => N1135
    );
  cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4288_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y121",
      INIT => X"FFED3321DECC1200"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Pybwx4,
      ADR5 => cortexm0_u_logic_Ai9wx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR4 => N1135,
      ADR2 => cortexm0_u_logic_M6ywx4,
      O => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4288_o
    );
  cortexm0_u_logic_Hy0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y133",
      INIT => X"33003333FF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_S2p2z4_26921,
      ADR4 => cortexm0_u_logic_Z203z4_26922,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Hy0wx41_29613
    );
  cortexm0_u_logic_Bdcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y133",
      INIT => X"1010101155555555"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR0 => cortexm0_u_logic_Hy0wx4,
      O => cortexm0_u_logic_Bdcvx4
    );
  cortexm0_u_logic_Hy0wx46_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y133",
      INIT => X"FFFFFFFF5FDF55DD"
    )
    port map (
      ADR1 => cortexm0_u_logic_Td33z4_27620,
      ADR4 => cortexm0_u_logic_Tz03z4_28874,
      ADR2 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR0 => cortexm0_u_logic_Hy0wx41_29613,
      ADR5 => N547,
      O => N1182
    );
  cortexm0_u_logic_S2p2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_S2p2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_S2p2z4_IN,
      O => cortexm0_u_logic_S2p2z4_26921,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hy0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y133",
      INIT => X"0303A30303F3A3F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ym93z4_27997,
      ADR5 => cortexm0_u_logic_H4p2z4_26387,
      ADR0 => cortexm0_u_logic_Xcuwx4,
      ADR4 => N1182,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR3 => cortexm0_u_logic_Kuc2z49_27056,
      O => cortexm0_u_logic_Hy0wx4
    );
  cortexm0_u_logic_Zei2z4_cortexm0_u_logic_Zei2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx420_12912,
      O => cortexm0_u_logic_Yuhvx420_0
    );
  cortexm0_u_logic_Zei2z4_cortexm0_u_logic_Zei2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1013_pack_3,
      O => N1013
    );
  cortexm0_u_logic_R13wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"000F0000000F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => '1',
      O => cortexm0_u_logic_R13wx4
    );
  cortexm0_u_logic_Yuhvx420 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"0000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      O => cortexm0_u_logic_Yuhvx420_12912
    );
  cortexm0_u_logic_Zei2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Lqpvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zei2z4_CLK,
      I => cortexm0_u_logic_Eqpvx4,
      O => cortexm0_u_logic_Zei2z4_27530,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Eqpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"DDFFDDCCF0F0F0F0"
    )
    port map (
      ADR5 => N405_0,
      ADR4 => N1014,
      ADR0 => N1015_0,
      ADR2 => N1013,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      ADR1 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Eqpvx4
    );
  cortexm0_u_logic_Qk0xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"0505000005050000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR4 => cortexm0_u_logic_Cyq2z4_27132,
      ADR2 => cortexm0_u_logic_Zcn2z4_26211,
      ADR5 => '1',
      O => cortexm0_u_logic_Qk0xx4
    );
  cortexm0_u_logic_Bspvx43_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"FF00FB01"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rtpvx4,
      ADR3 => cortexm0_u_logic_Dtpvx4,
      ADR0 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR4 => cortexm0_u_logic_Cyq2z4_27132,
      ADR2 => cortexm0_u_logic_Zcn2z4_26211,
      O => N1013_pack_3
    );
  cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y135",
      INIT => X"FFFFFF0F77777707"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tv2wx4,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Zj3wx4,
      ADR2 => cortexm0_u_logic_R13wx4,
      O => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o
    );
  cortexm0_u_logic_Fj0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => X"FF0F5505FF0F5505"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ltg3z4_28993,
      ADR2 => cortexm0_u_logic_Kig3z4_28247,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      O => cortexm0_u_logic_Fj0wx42_26242
    );
  cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => X"FFFFF0FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Wzy2z4_2_26019,
      ADR2 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR3 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o
    );
  cortexm0_u_logic_Wzy2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_IN,
      O => cortexm0_u_logic_Wzy2z4_2_26019,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Va3wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => X"5022507750775077"
    )
    port map (
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_T7cwx4_B19wx4_XOR_52_o,
      ADR3 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o,
      ADR1 => cortexm0_u_logic_Olzvx4,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => N160
    );
  cortexm0_u_logic_Wzy2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_IN,
      O => cortexm0_u_logic_Wzy2z4_1_25907,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Va3wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y132",
      INIT => X"00000D0000000D0D"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bpzvx4,
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => N160,
      ADR5 => cortexm0_u_logic_Pri3z4_24_0,
      O => cortexm0_u_logic_Va3wx4_26812
    );
  cortexm0_u_logic_F32wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"8ACF00008ACF8ACF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hq33z4_29121,
      ADR2 => cortexm0_u_logic_Qz43z4_28843,
      ADR3 => cortexm0_u_logic_Z863z4_29110,
      ADR1 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_F32wx41_28072
    );
  cortexm0_u_logic_Rafwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"E0A0FFFFC000FFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nqy2z4_25981,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR5 => cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3709_o,
      ADR4 => cortexm0_u_logic_Fbfwx4_27468,
      O => cortexm0_u_logic_Rafwx4
    );
  cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"FFFFFFFFFFCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Wzy2z4_2_26019,
      ADR1 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR4 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR3 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o
    );
  cortexm0_u_logic_Sjj2z4_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_4_IN,
      O => cortexm0_u_logic_Sjj2z4_4_25908,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P82wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y131",
      INIT => X"A2F3A2F30000A2F3"
    )
    port map (
      ADR3 => cortexm0_u_logic_E153z4_28515,
      ADR4 => cortexm0_u_logic_Vr33z4_29016,
      ADR1 => cortexm0_u_logic_Na63z4_29017,
      ADR0 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_P82wx41_28980
    );
  cortexm0_u_logic_U052z4_B152z4_AND_5742_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"0000500000001000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mof3z4_28431,
      ADR4 => cortexm0_u_logic_Aff3z4_28432,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR3 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR2 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR0 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_U052z4_B152z4_AND_5742_o2_28430
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"7700030000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_U5r2z4_28059,
      ADR2 => cortexm0_u_logic_J433z4_28063,
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o3_28064,
      ADR4 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR5 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o8_28061,
      ADR0 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o9_28062
    );
  cortexm0_u_logic_C51xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"000C000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_M1j2z4_1_25906,
      ADR2 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR1 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR5 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR4 => cortexm0_u_logic_Yaz2z4_4_26354,
      O => cortexm0_u_logic_C51xx4
    );
  cortexm0_u_logic_J433z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_J433z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J433z4_IN,
      O => cortexm0_u_logic_J433z4_28063,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hk0wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y128",
      INIT => X"008A8A8A00CFCFCF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pwg3z4_26264,
      ADR5 => cortexm0_u_logic_Wrg3z4_28185,
      ADR2 => cortexm0_u_logic_Vgg3z4_26260,
      ADR1 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR0 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Hk0wx412_26459
    );
  cortexm0_u_logic_Sjj2z4_2_cortexm0_u_logic_Sjj2z4_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I0d2z4,
      O => cortexm0_u_logic_I0d2z4_0
    );
  cortexm0_u_logic_Mmux_I0d2z4_2_f7 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y129"
    )
    port map (
      IA => cortexm0_u_logic_Mmux_I0d2z4_4_12747,
      IB => cortexm0_u_logic_Mmux_I0d2z4_3_12728,
      O => cortexm0_u_logic_I0d2z4,
      SEL => cortexm0_u_logic_Xy8wx4
    );
  cortexm0_u_logic_Mmux_I0d2z4_4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y129",
      INIT => X"EFE32F23ECE02C20"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uup2z4_27504,
      ADR2 => cortexm0_u_logic_Zcn2z4_26211,
      ADR5 => cortexm0_u_logic_Aeg2z4,
      ADR3 => cortexm0_u_logic_Cgf2z4,
      ADR4 => cortexm0_u_logic_Vff2z4,
      ADR0 => cortexm0_u_logic_Tdg2z4,
      O => cortexm0_u_logic_Mmux_I0d2z4_4_12747
    );
  cortexm0_u_logic_Mmux_I0d2z4_3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y129",
      INIT => X"FECE3E0EF2C23202"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uup2z4_27504,
      ADR2 => cortexm0_u_logic_Zcn2z4_26211,
      ADR5 => cortexm0_u_logic_Ohd2z4,
      ADR4 => cortexm0_u_logic_Hhd2z4,
      ADR3 => cortexm0_u_logic_Jhe2z4,
      ADR0 => cortexm0_u_logic_Qhe2z4,
      O => cortexm0_u_logic_Mmux_I0d2z4_3_12728
    );
  cortexm0_u_logic_Sjj2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_2_IN,
      O => cortexm0_u_logic_Sjj2z4_2_26485,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tdg2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y129",
      INIT => X"AAAAF0F0CCCCFF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qzq2z4_26137,
      ADR4 => cortexm0_u_logic_Fzl2z4_26138,
      ADR1 => cortexm0_u_logic_Pjqwx4,
      ADR0 => cortexm0_u_logic_Pybwx4,
      ADR3 => cortexm0_u_logic_H2wwx4,
      ADR2 => cortexm0_u_logic_Ai9wx4,
      O => cortexm0_u_logic_Tdg2z4
    );
  cortexm0_u_logic_Sjj2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_1_IN,
      O => cortexm0_u_logic_Sjj2z4_1_26028,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qhe2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y129",
      INIT => X"FFB8CCB833B800B8"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qzq2z4_26137,
      ADR3 => cortexm0_u_logic_Fzl2z4_26138,
      ADR0 => cortexm0_u_logic_N3ywx4,
      ADR4 => cortexm0_u_logic_Saqwx4,
      ADR2 => cortexm0_u_logic_Cawwx4,
      ADR5 => cortexm0_u_logic_Eruwx4,
      O => cortexm0_u_logic_Qhe2z4
    );
  ahblite_bridge_ahbmst_1_r_active_2_ahblite_bridge_ahbmst_1_r_active_2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ahblite_bridge_dmao_ready_pack_2,
      O => ahblite_bridge_dmao_ready
    );
  ahblite_bridge_ahbmst_1_r_active_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ahblite_bridge_ahbmst_1_r_active_2_CLK,
      I => ahblite_bridge_ahbmst_1_comb_v_retry,
      O => ahblite_bridge_ahbmst_1_r_active(2),
      RST => GND,
      SET => GND
    );
  ahblite_bridge_ahbmst_1_Mmux_comb_v_retry11 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => X"1100303011003030"
    )
    port map (
      ADR1 => ahblite_bridge_state_machine_1_rstn_inv,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahbmi_hready_IBUF_0,
      ADR2 => ahblite_bridge_ahbmst_1_r_active(2),
      ADR3 => ahbmi_hresp_1_IBUF_0,
      ADR5 => '1',
      O => ahblite_bridge_ahbmst_1_comb_v_retry
    );
  ahblite_bridge_ahbmst_1_Mmux_comb_mexc111 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => X"00AA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahbmi_hready_IBUF_0,
      ADR1 => '1',
      ADR3 => ahbmi_hresp_1_IBUF_0,
      O => ahblite_bridge_dmao_ready_pack_2
    );
  cortexm0_u_logic_Edovx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => X"3300000011000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR3 => cortexm0_u_logic_Vaw2z4_27434,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => ahblite_bridge_dmao_ready,
      O => N898
    );
  cortexm0_u_logic_H1qwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => X"333300FF55550F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ohv2z4_27383,
      ADR3 => cortexm0_u_logic_F8u2z4_27384,
      ADR1 => cortexm0_u_logic_Eun2z4_27381,
      ADR0 => cortexm0_u_logic_Psn2z4_28869,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1355
    );
  cortexm0_u_logic_H1qwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y136",
      INIT => X"FFFFF0FFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1354,
      ADR4 => N1355,
      O => cortexm0_u_logic_H1qwx4
    );
  cortexm0_u_logic_Fgm2z4_3_cortexm0_u_logic_Fgm2z4_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xcuwx43_pack_6,
      O => cortexm0_u_logic_Xcuwx43_29610
    );
  cortexm0_u_logic_Xcuwx43 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y130"
    )
    port map (
      IA => N1828,
      IB => N1829,
      O => cortexm0_u_logic_Xcuwx43_pack_6,
      SEL => cortexm0_u_logic_Fgm2z4_26040
    );
  cortexm0_u_logic_Fgm2z4_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_IN,
      O => cortexm0_u_logic_Fgm2z4_3_25910,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xcuwx43_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"CECECCDDDFDFCCDD"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR0 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR2 => cortexm0_u_logic_Zxo2z4_28876,
      ADR5 => cortexm0_u_logic_Kwo2z4_28880,
      ADR3 => cortexm0_u_logic_Uj93z4_28881,
      ADR1 => cortexm0_u_logic_Rni2z4_26029,
      O => N1828
    );
  cortexm0_u_logic_Xcuwx43_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"FFCCFFCCFFFCFFFC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR1 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR2 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR5 => cortexm0_u_logic_U9u2z4_27622,
      O => N1829
    );
  cortexm0_u_logic_Xcuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"CFCF4545CF004500"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ozo2z4_27623,
      ADR2 => cortexm0_u_logic_U573z4_28875,
      ADR3 => cortexm0_u_logic_Xcuwx44_27887,
      ADR4 => cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1398_o,
      ADR1 => cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1396_o,
      ADR5 => cortexm0_u_logic_Xcuwx43_29610,
      O => cortexm0_u_logic_Xcuwx4
    );
  cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1396_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y130",
      INIT => X"FFFFCCFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR3 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR4 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR5 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1396_o
    );
  cortexm0_u_logic_Aj1wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => X"FFFF3303FFFFDF13"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qk1wx4,
      ADR5 => cortexm0_u_logic_R99wx4_B19wx4_XOR_32_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR2 => cortexm0_u_logic_Fuawx4_26061,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N339
    );
  cortexm0_u_logic_Y5zvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => X"7F7A000075700000"
    )
    port map (
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o,
      ADR4 => cortexm0_u_logic_Y5zvx41_26997,
      ADR0 => cortexm0_u_logic_Phh2z4,
      ADR5 => cortexm0_u_logic_Tkzvx4,
      ADR3 => cortexm0_u_logic_Olzvx4,
      O => cortexm0_u_logic_Y5zvx42_27806
    );
  cortexm0_u_logic_Olzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y134",
      INIT => X"0070005000770055"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Jucwx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR1 => N164,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_I0d2z4_0,
      O => cortexm0_u_logic_Olzvx4
    );
  cortexm0_u_logic_T1d3z4_3_cortexm0_u_logic_T1d3z4_3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fjswx4_pack_6,
      O => cortexm0_u_logic_Fjswx4
    );
  cortexm0_u_logic_Fjswx44 : X_MUX2
    generic map(
      LOC => "SLICE_X24Y127"
    )
    port map (
      IA => N1796,
      IB => N1797,
      O => cortexm0_u_logic_Fjswx4_pack_6,
      SEL => cortexm0_u_logic_Tki2z4_25936
    );
  cortexm0_u_logic_T1d3z4_3 : X_FF
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1d3z4_3_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T1d3z4_3_IN,
      O => cortexm0_u_logic_T1d3z4_3_26224,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fjswx44_F : X_LUT6
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => X"CCCCFFFF00AFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Fjswx43_27330,
      ADR2 => cortexm0_u_logic_Qmkwx4,
      ADR1 => cortexm0_u_logic_C3z2z4_27135,
      ADR4 => cortexm0_u_logic_G2lwx4,
      O => N1796
    );
  cortexm0_u_logic_T1d3z4_4 : X_FF
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1d3z4_4_CLK,
      I => cortexm0_u_logic_Fjswx4_pack_6,
      O => cortexm0_u_logic_T1d3z4_4_26444,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fjswx44_G : X_LUT6
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => X"F5DD5555F5DDF555"
    )
    port map (
      ADR0 => cortexm0_u_logic_G2lwx4,
      ADR1 => cortexm0_u_logic_Jky2z4_26077,
      ADR3 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => cortexm0_u_logic_Qem2z4_25938,
      ADR5 => cortexm0_u_logic_Hyy2z4_25937,
      ADR2 => cortexm0_u_logic_Zoy2z4_25998,
      O => N1797
    );
  cortexm0_u_logic_T1d3z4_2 : X_FF
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_IN,
      O => cortexm0_u_logic_T1d3z4_2_26831,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => X"000000CC0000CCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_V233z4_27904,
      ADR4 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR1 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR3 => cortexm0_u_logic_H3d3z4_5_0,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o1_27903
    );
  cortexm0_u_logic_T1d3z4_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_IN,
      O => cortexm0_u_logic_T1d3z4_1_26317,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y127",
      INIT => X"00000000BFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nt03z4_28067,
      ADR5 => cortexm0_u_logic_I7r2z4_28060,
      ADR2 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR3 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR0 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR4 => cortexm0_u_logic_Yaz2z4_4_26354,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o11_28066
    );
  cortexm0_u_logic_Abovx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y110",
      INIT => X"AAAAAEAAFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nbm2z4_26683,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Sorvx4,
      ADR5 => cortexm0_u_logic_Rqywx4,
      ADR3 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR1 => cortexm0_u_logic_Hlsvx4,
      O => N1005
    );
  cortexm0_u_logic_Bywwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"0503F50305F3F5F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Grl2z4_27712,
      ADR5 => cortexm0_u_logic_Po73z4_29625,
      ADR4 => cortexm0_u_logic_Gf63z4_27713,
      ADR0 => cortexm0_u_logic_Spl2z4_27714,
      ADR3 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR2 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1315
    );
  cortexm0_u_logic_Xowwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"0F0F00FF33335555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Po73z4_29625,
      ADR3 => cortexm0_u_logic_Gjt2z4_27719,
      ADR2 => cortexm0_u_logic_Eol2z4_27720,
      ADR1 => cortexm0_u_logic_Gf63z4_27713,
      ADR4 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR5 => cortexm0_u_logic_Yaz2z4_3_27042,
      O => cortexm0_u_logic_Xowwx41_27883
    );
  cortexm0_u_logic_Bywwx45_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"5555333300FF0F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Psu2z4_27718,
      ADR3 => cortexm0_u_logic_Gjt2z4_27719,
      ADR0 => cortexm0_u_logic_Eol2z4_27720,
      ADR1 => cortexm0_u_logic_Qml2z4_27721,
      ADR5 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR4 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1316
    );
  cortexm0_u_logic_Po73z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Po73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Po73z4_IN,
      O => cortexm0_u_logic_Po73z4_29625,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bywwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y120",
      INIT => X"FFFFFFFFFFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR2 => N1315,
      ADR4 => N1316,
      O => cortexm0_u_logic_Bywwx4
    );
  cortexm0_u_logic_K22wx43_cortexm0_u_logic_K22wx43_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o2_13205,
      O => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o2_0
    );
  cortexm0_u_logic_K22wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"F0C0FFCCA080AA80"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR1 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR2 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR3 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR4 => cortexm0_u_logic_Pmnwx4,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o,
      O => cortexm0_u_logic_K22wx43_28947
    );
  cortexm0_u_logic_Mmux_Z78wx414431_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"0F0FFFFF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR5 => '1',
      O => N822
    );
  cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o2 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"08C48844"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR1 => cortexm0_u_logic_X1ywx4_E2ywx4_AND_4457_o,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      O => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o2_13205
    );
  cortexm0_u_logic_X61wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y121",
      INIT => X"AAAAAFA0AAAABF80"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wfuwx4,
      ADR2 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o5_27727,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR3 => N967,
      ADR0 => N968,
      ADR5 => cortexm0_u_logic_E4pwx4_L4pwx4_OR_793_o_27738,
      O => cortexm0_u_logic_X61wx43_28961
    );
  cortexm0_u_logic_Mmux_In8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => X"FF000F0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_J4awx4_O3awx4_AND_1954_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_In8wx4
    );
  cortexm0_u_logic_Mmux_Hc8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => X"FF005555FFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ecawx4_B19wx4_XOR_40_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Hc8wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4129 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => X"2F2FFF2F2222FF22"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qs0wx4,
      ADR1 => cortexm0_u_logic_Nozvx4,
      ADR2 => cortexm0_u_logic_N90wx4,
      ADR3 => cortexm0_u_logic_Hc8wx4,
      ADR0 => cortexm0_u_logic_In8wx4,
      ADR5 => cortexm0_u_logic_Jd8wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4128_28029
    );
  cortexm0_u_logic_F8u2z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_F8u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F8u2z4_IN,
      O => cortexm0_u_logic_F8u2z4_27384,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Jd8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y137",
      INIT => X"F3FF3FFF03FF30FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR2 => cortexm0_u_logic_E5awx4,
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Jd8wx4
    );
  cortexm0_u_logic_Jw93z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jw93z4_CLK,
      I => cortexm0_u_logic_K4mvx4_13115,
      O => cortexm0_u_logic_Jw93z4_27409,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K4mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y116",
      INIT => X"FA50FFFFFA50FA50"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Fvovx4_26788,
      ADR5 => cortexm0_u_logic_H3wvx4_25946,
      ADR2 => cortexm0_u_logic_Jw93z4_27409,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR3 => N128,
      O => cortexm0_u_logic_K4mvx4_13115
    );
  cortexm0_u_logic_K4mvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y116",
      INIT => X"CC08080808080808"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Uaj2z4_25893,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_J4x2z4_27919,
      ADR2 => cortexm0_u_logic_Ark2z4_26081,
      O => N128
    );
  cortexm0_u_logic_F0y2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_F0y2z4_CLK,
      I => cortexm0_u_logic_Yanvx4,
      O => cortexm0_u_logic_F0y2z4_26634,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yanvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y117",
      INIT => X"FF00F78000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Sorvx4,
      ADR2 => N902,
      ADR0 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR3 => cortexm0_u_logic_F0y2z4_26634,
      ADR1 => cortexm0_u_logic_Hlsvx4,
      ADR5 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Yanvx4
    );
  cortexm0_u_logic_C6mwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"111105050033000F"
    )
    port map (
      ADR2 => cortexm0_u_logic_X9n2z4_26384,
      ADR1 => cortexm0_u_logic_B1a3z4_26385,
      ADR4 => cortexm0_u_logic_S4pwx4,
      ADR3 => N1151,
      ADR0 => N1152,
      ADR5 => cortexm0_u_logic_E5owx42_26762,
      O => cortexm0_u_logic_C6mwx42_27655
    );
  cortexm0_u_logic_Ranvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"FF0CFF0FFF0CFF0E"
    )
    port map (
      ADR3 => N1011_0,
      ADR4 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR2 => N809,
      ADR1 => cortexm0_u_logic_C6mwx41_27654,
      ADR0 => cortexm0_u_logic_C6mwx42_27655,
      ADR5 => cortexm0_u_logic_C6mwx43_27656,
      O => N517
    );
  cortexm0_u_logic_P9nvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"F0F0F0F0FFFFF5F4"
    )
    port map (
      ADR2 => N1009,
      ADR0 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o,
      ADR5 => N809,
      ADR4 => cortexm0_u_logic_C6mwx41_27654,
      ADR1 => cortexm0_u_logic_C6mwx42_27655,
      ADR3 => cortexm0_u_logic_C6mwx43_27656,
      O => N515
    );
  cortexm0_u_logic_C6mwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y111",
      INIT => X"FFFCFF0CFFAAFFAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mqa2z4_Tqa2z4_AND_6540_o,
      ADR4 => N1149,
      ADR1 => N1148_0,
      ADR0 => N1147,
      ADR5 => cortexm0_u_logic_Ozywx4,
      ADR2 => cortexm0_u_logic_E5owx42_26762,
      O => cortexm0_u_logic_C6mwx41_27654
    );
  cortexm0_u_logic_Mq0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y138",
      INIT => X"B7B20000A2A20000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Qs0wx4,
      ADR2 => cortexm0_u_logic_Ecawx4_B19wx4_XOR_40_o,
      ADR5 => cortexm0_u_logic_Fuawx4_26061,
      ADR4 => cortexm0_u_logic_Et0wx4_28245,
      O => N306
    );
  cortexm0_u_logic_Wu53z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wu53z4_CLK,
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => cortexm0_u_logic_Wu53z4_27290,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mq0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y138",
      INIT => X"33BBF3FBFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_St0wx4,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => cortexm0_u_logic_Pri3z4_19_0,
      ADR1 => N306,
      ADR5 => cortexm0_u_logic_Ia0wx4,
      O => cortexm0_u_logic_Mq0wx4_29051
    );
  cortexm0_u_logic_Kkrvx46_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => X"CF3FCF3FFF0FDF2F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kyi2z4_27517,
      ADR2 => cortexm0_u_logic_Dwl2z4_26505,
      ADR5 => cortexm0_u_logic_U7w2z4_26111,
      ADR1 => cortexm0_u_logic_Ywi2z4_26112,
      ADR0 => cortexm0_u_logic_S4pwx4,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      O => N1302
    );
  cortexm0_u_logic_Jvqvx41_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => X"0000000000000080"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hlsvx4,
      ADR1 => ahbmi_hrdata_24_IBUF_0,
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR2 => cortexm0_u_logic_Z7i2z4_27581,
      ADR4 => cortexm0_u_logic_Sorvx4,
      ADR5 => N655,
      O => N916
    );
  cortexm0_u_logic_Kyi2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kyi2z4_CLK,
      I => cortexm0_u_logic_Vcnvx4,
      O => cortexm0_u_logic_Kyi2z4_27517,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vcnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y112",
      INIT => X"DD55CC00F5F5F0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_I4gvx4_B8c2z4_AND_6699_o,
      ADR3 => N916,
      ADR2 => cortexm0_u_logic_Kkrvx4,
      ADR4 => cortexm0_u_logic_Kyi2z4_27517,
      ADR0 => cortexm0_u_logic_F7rvx4_M7rvx4_AND_266_o,
      ADR5 => cortexm0_u_logic_Abovx4,
      O => cortexm0_u_logic_Vcnvx4
    );
  cortexm0_u_logic_Kkrvx46_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y113",
      INIT => X"9999FFFFCC9CFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kyi2z4_27517,
      ADR4 => cortexm0_u_logic_Dwl2z4_26505,
      ADR5 => cortexm0_u_logic_U7w2z4_26111,
      ADR0 => cortexm0_u_logic_Ywi2z4_26112,
      ADR2 => cortexm0_u_logic_Kkrvx45_27520,
      ADR3 => cortexm0_u_logic_Tuvwx4,
      O => N1301
    );
  cortexm0_u_logic_C9rvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y113",
      INIT => X"0000909000900090"
    )
    port map (
      ADR1 => cortexm0_u_logic_Owq2z4_27518,
      ADR2 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_W5rvx4,
      ADR5 => cortexm0_u_logic_E5owx4,
      ADR3 => N1301,
      ADR4 => N1302,
      O => N1255
    );
  ahblite_bridge_ahbmst_1_r_active_1_ahblite_bridge_ahbmst_1_r_active_1_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N796,
      O => N796_0
    );
  ahblite_bridge_ahbmst_1_r_active_1 : X_FF
    generic map(
      LOC => "SLICE_X24Y140",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ahblite_bridge_ahbmst_1_r_active_1_CLK,
      I => ahblite_bridge_ahbmst_1_comb_v_grant,
      O => ahblite_bridge_ahbmst_1_r_active(1),
      RST => GND,
      SET => GND
    );
  ahblite_bridge_ahbmst_1_Mmux_comb_v_grant11 : X_LUT6
    generic map(
      LOC => "SLICE_X24Y140",
      INIT => X"CCFFCC00CCFFCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => ahbmi_hready_IBUF_0,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(1),
      ADR1 => ahbmi_hgrant_0_IBUF_0,
      ADR5 => '1',
      O => ahblite_bridge_ahbmst_1_comb_v_grant
    );
  ahblite_bridge_dmai_start1_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X24Y140",
      INIT => X"F0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => ahblite_bridge_ahbmst_1_r_active(2),
      ADR1 => '1',
      ADR4 => ahblite_bridge_ahbmst_1_r_active(1),
      ADR3 => '1',
      O => N796
    );
  cortexm0_u_logic_R0t2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y115",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U1uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_R0t2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_R0t2z4_IN,
      O => cortexm0_u_logic_R0t2z4_25971,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Ey03z4 : X_FF
    generic map(
      LOC => "SLICE_X24Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ey03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ey03z4_IN,
      O => cortexm0_u_logic_Ey03z4_27285,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Edovx41_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"FFFF0000CCEC0020"
    )
    port map (
      ADR4 => cortexm0_u_logic_F0y2z4_26634,
      ADR1 => cortexm0_u_logic_Nbm2z4_26683,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => ahbmi_hrdata_29_IBUF_0,
      ADR3 => cortexm0_u_logic_Rbi3z4_27743,
      ADR0 => cortexm0_u_logic_Z7i2z4_27581,
      O => N902
    );
  cortexm0_u_logic_Sg83z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sg83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sg83z4_IN,
      O => cortexm0_u_logic_Sg83z4_26427,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_W21wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y118",
      INIT => X"AAAFFFFF111F111F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ay53z4_29118,
      ADR4 => cortexm0_u_logic_J773z4_26428,
      ADR0 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR1 => cortexm0_u_logic_Sg83z4_26427,
      ADR3 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR5 => cortexm0_u_logic_Svk2z4_26218,
      O => cortexm0_u_logic_W21wx43_29215
    );
  cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"FFFFFCFCFF5FFC5C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_C3w2z4_26400,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      O => N56
    );
  cortexm0_u_logic_J5o2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J5o2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J5o2z4_IN,
      O => cortexm0_u_logic_J5o2z4_26429,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4345_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y119",
      INIT => X"E4FFE455E4AAE400"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pjqwx4,
      ADR2 => cortexm0_u_logic_Bywwx4,
      ADR1 => cortexm0_u_logic_Lr9wx4,
      ADR4 => cortexm0_u_logic_Pybwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4345_o
    );
  cortexm0_u_logic_Mmux_Z78wx4155_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y132",
      INIT => X"0000080000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4156,
      ADR5 => cortexm0_u_logic_Yqzvx4_26811,
      ADR0 => cortexm0_u_logic_Do1wx431,
      ADR1 => cortexm0_u_logic_Va3wx4_26812,
      ADR3 => cortexm0_u_logic_Xfzvx42_26813,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4155,
      O => N479
    );
  cortexm0_u_logic_Mmux_Z78wx4153 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y132",
      INIT => X"FFFFFFFEFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4127_28028,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4128_28029,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4129_28030,
      ADR5 => cortexm0_u_logic_Jr1wx4,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4154_28031,
      ADR1 => N1044,
      O => cortexm0_u_logic_Mmux_Z78wx4155
    );
  cortexm0_u_logic_Mmux_Z78wx4141 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y132",
      INIT => X"DDCCFFCCD5C0FFC0"
    )
    port map (
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_Fuawx41,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4136_28020,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4139,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4134_28011,
      O => cortexm0_u_logic_Mmux_Z78wx4140_29634
    );
  cortexm0_u_logic_Mmux_Z78wx4153_SW0_SW0_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y132",
      INIT => X"FFFF7777FFFF7775"
    )
    port map (
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => cortexm0_u_logic_J00wx42_28018,
      ADR3 => cortexm0_u_logic_Pri3z4_5_0,
      ADR5 => cortexm0_u_logic_Pri3z4_8_0,
      ADR2 => cortexm0_u_logic_Pri3z4_10_0,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4140_29634,
      O => N1044
    );
  cortexm0_u_logic_Svk2z4_5 : X_FF
    generic map(
      LOC => "SLICE_X25Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svk2z4_5_CLK,
      I => cortexm0_u_logic_Kxkwx4,
      O => cortexm0_u_logic_Svk2z4_5_26353,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kxkwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y128",
      INIT => X"FFFFFFFFEFCFAF0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pyxvx4,
      ADR0 => cortexm0_u_logic_Zoy2z4_25998,
      ADR5 => cortexm0_u_logic_Kxkwx42_0,
      ADR1 => cortexm0_u_logic_C9yvx4,
      ADR4 => cortexm0_u_logic_Kxkwx45_27678,
      ADR2 => cortexm0_u_logic_G2lwx4,
      O => cortexm0_u_logic_Kxkwx4
    );
  cortexm0_u_logic_Mmux_Z78wx414 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y128",
      INIT => X"00FF00FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4186_o,
      ADR3 => cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26162,
      O => cortexm0_u_logic_Mmux_Z78wx415_28330
    );
  cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4403_o : X_LUT6
    generic map(
      LOC => "SLICE_X25Y128",
      INIT => X"FFE200E2FFB800B8"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR2 => cortexm0_u_logic_G4qwx4,
      ADR0 => cortexm0_u_logic_Dmvwx4,
      ADR4 => N110,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_M6ywx4,
      O => cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26162
    );
  cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4403_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y128",
      INIT => X"BBBAFFFA888A000A"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fzl2z4_26138,
      ADR3 => cortexm0_u_logic_Bxxwx4,
      ADR4 => cortexm0_u_logic_Hnwwx4,
      ADR2 => cortexm0_u_logic_V7ywx4,
      ADR5 => cortexm0_u_logic_Bjxwx4,
      ADR0 => cortexm0_u_logic_D9uwx4,
      O => N110
    );
  cortexm0_u_logic_Fc7wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y122",
      INIT => X"3F3F323133333333"
    )
    port map (
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR0 => cortexm0_u_logic_Vy7wx4,
      ADR5 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o,
      ADR4 => cortexm0_u_logic_Fc7wx42_29626,
      O => cortexm0_u_logic_Fc7wx43_26165
    );
  cortexm0_u_logic_Fc7wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y122",
      INIT => X"0000EE220F0F0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26162,
      ADR3 => cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4397_o,
      ADR5 => cortexm0_u_logic_Pkwwx4,
      ADR4 => cortexm0_u_logic_Vy7wx4,
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_Fq7wx4,
      O => cortexm0_u_logic_Fc7wx42_29626
    );
  cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y122",
      INIT => X"08000800C0000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wd23z4_28998,
      ADR0 => cortexm0_u_logic_Q713z4_26962,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => N739
    );
  cortexm0_u_logic_W21wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y122",
      INIT => X"F300F3F351005151"
    )
    port map (
      ADR4 => cortexm0_u_logic_N8o2z4_26432,
      ADR1 => cortexm0_u_logic_Skv2z4_26430,
      ADR0 => cortexm0_u_logic_Y6o2z4_26433,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR2 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => cortexm0_u_logic_W21wx47_29218
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"0CDD00000CDD0000"
    )
    port map (
      ADR5 => '1',
      ADR3 => ahbmi_hrdata_21_IBUF_0,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR1 => cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4039_o,
      ADR0 => cortexm0_u_logic_Bzowx4,
      ADR4 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o4_28355,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o2_28353
    );
  cortexm0_u_logic_Iypwx4_Pypwx4_AND_3512_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"FE5EAE0EF454A404"
    )
    port map (
      ADR1 => cortexm0_u_logic_D9uwx4,
      ADR5 => cortexm0_u_logic_Dmvwx4,
      ADR3 => cortexm0_u_logic_H1qwx4,
      ADR4 => cortexm0_u_logic_Bjxwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Iypwx4_Pypwx4_AND_3512_o
    );
  cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4039_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"DDDDFA508888FA50"
    )
    port map (
      ADR2 => cortexm0_u_logic_Dmvwx4,
      ADR3 => cortexm0_u_logic_Bjxwx4,
      ADR5 => cortexm0_u_logic_H1qwx4,
      ADR1 => cortexm0_u_logic_Xcuwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4039_o
    );
  cortexm0_u_logic_K0u2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_K0u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_K0u2z4_IN,
      O => cortexm0_u_logic_K0u2z4_27280,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx41481 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y123",
      INIT => X"3333FFFF3333FFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Iypwx4_Pypwx4_AND_3512_o,
      ADR4 => cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4039_o,
      O => cortexm0_u_logic_Mmux_Z78wx4148
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => X"0F00FF000F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Cll2z4_27482,
      ADR5 => cortexm0_u_logic_X553z4_27483,
      ADR4 => cortexm0_u_logic_Bf9wx4,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o3_29627
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => X"DCFFDCDC50FF5050"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fn23z4_26063,
      ADR4 => cortexm0_u_logic_Wd13z4_26064,
      ADR1 => cortexm0_u_logic_Mcz2z4_26065,
      ADR0 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => N733
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => X"AFAF050505AF05AF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_I793z4_26413,
      ADR2 => cortexm0_u_logic_U593z4_27486,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o5_27484,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o
    );
  cortexm0_u_logic_Fn23z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fn23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fn23z4_IN,
      O => cortexm0_u_logic_Fn23z4_26063,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y124",
      INIT => X"00000000D0000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ch03z4_27485,
      ADR3 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o2_27479,
      ADR1 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => cortexm0_u_logic_Bywwx4,
      ADR2 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o3_29627,
      ADR5 => N733,
      O => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o5_27484
    );
  cortexm0_u_logic_R40wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => X"0000000F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Gf43z4_28267,
      ADR2 => cortexm0_u_logic_Po53z4_28266,
      ADR5 => cortexm0_u_logic_X6m2z4_28270,
      ADR3 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_R40wx47
    );
  cortexm0_u_logic_R40wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => X"FFCC0F0F00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR2 => N494,
      ADR3 => N495,
      ADR1 => cortexm0_u_logic_R40wx411_29629,
      ADR5 => cortexm0_u_logic_R40wx47,
      O => cortexm0_u_logic_R40wx412
    );
  cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => X"0FFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR2 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR5 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR3 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o
    );
  cortexm0_u_logic_Ow13z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ow13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ow13z4_IN,
      O => cortexm0_u_logic_Ow13z4_27051,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_R40wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y127",
      INIT => X"00000000F0FF0055"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Bv03z4_27354,
      ADR3 => cortexm0_u_logic_Xx93z4_27271,
      ADR5 => cortexm0_u_logic_Ow13z4_27051,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR2 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      O => cortexm0_u_logic_R40wx411_29629
    );
  cortexm0_u_logic_S71wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"FCFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Gq43z4_29119,
      ADR3 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR2 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_S71wx43_26560
    );
  cortexm0_u_logic_Gzvvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"00000000FFFF0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Gzvvx43_27661,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR0 => cortexm0_u_logic_I0d2z4_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      O => cortexm0_u_logic_Gzvvx4
    );
  cortexm0_u_logic_Fgm2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_1_IN,
      O => cortexm0_u_logic_Fgm2z4_1_26490,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mrsvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y129",
      INIT => X"EEEAEAEA00000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Mrsvx413_29186,
      ADR2 => cortexm0_u_logic_Mrsvx412_0,
      ADR0 => cortexm0_u_logic_Mrsvx410_27767,
      ADR5 => cortexm0_u_logic_Mrsvx45_27764,
      O => cortexm0_u_logic_Mrsvx4
    );
  cortexm0_u_logic_Bdwwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => X"0C000C000C00FF00"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_G4r2z4_26991,
      ADR5 => cortexm0_u_logic_T9v2z4_26992,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Bdwwx44_26990
    );
  cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => X"FCFFFCFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR3 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR2 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR1 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o
    );
  cortexm0_u_logic_Svk2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_IN,
      O => cortexm0_u_logic_Svk2z4_2_26324,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => X"FFFFF0FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Yaz2z4_2_26325,
      ADR2 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR3 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR4 => cortexm0_u_logic_Svk2z4_5_26353,
      O => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o
    );
  cortexm0_u_logic_Svk2z4_1 : X_FF
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svk2z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Svk2z4_1_IN,
      O => cortexm0_u_logic_Svk2z4_1_26621,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ze1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y126",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR0 => cortexm0_u_logic_S703z4_29080,
      ADR2 => cortexm0_u_logic_Cc73z4_0,
      ADR1 => cortexm0_u_logic_M413z4_0,
      ADR3 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR5 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR4 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_Ze1wx41_29175
    );
  cortexm0_u_logic_Mxor_Xucwx4_B19wx4_XOR_54_o_xo_0_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => X"0F4F0F0F0F0F0F0F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jky2z4_26077,
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Us2wx4_B1ovx4_OR_1407_o,
      ADR2 => N320,
      O => N1111
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => X"0000155100005555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bn53z4_28057,
      ADR4 => cortexm0_u_logic_Av13z4_27416,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o7_29632
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => X"FAF80000AA880000"
    )
    port map (
      ADR0 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o7_29632,
      ADR4 => cortexm0_u_logic_Ixxwx4,
      ADR2 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o6_29089,
      ADR1 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o12,
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o9_28062,
      ADR5 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o2_28055,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o
    );
  cortexm0_u_logic_H3d3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H3d3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H3d3z4_IN,
      O => cortexm0_u_logic_H3d3z4_26335,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xucwx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y130",
      INIT => X"BBBB000BBBBBBBBB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cyq2z4_27132,
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_W19wx45_26493,
      ADR3 => cortexm0_u_logic_W19wx43_26492,
      ADR0 => cortexm0_u_logic_Xwawx4,
      ADR4 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o,
      O => N320
    );
  cortexm0_u_logic_V3wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => X"0000F0FFF0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o,
      ADR5 => cortexm0_u_logic_Pri3z4_1_0,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      O => cortexm0_u_logic_V3wvx4
    );
  cortexm0_u_logic_K1wvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => X"00000000FFFFBBBF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR4 => cortexm0_u_logic_K1wvx41_29228,
      ADR0 => cortexm0_u_logic_K1wvx43_28469,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_I0d2z4_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      O => cortexm0_u_logic_K1wvx4
    );
  cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => X"FFFFFFFFF3F3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR5 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR4 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR2 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o
    );
  cortexm0_u_logic_Bn53z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bn53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bn53z4_IN,
      O => cortexm0_u_logic_Bn53z4_28057,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y125",
      INIT => X"00F0CCFCAAFAEEFE"
    )
    port map (
      ADR0 => cortexm0_u_logic_X563z4_28488,
      ADR1 => cortexm0_u_logic_Ow43z4_28489,
      ADR2 => cortexm0_u_logic_Fn33z4_28490,
      ADR3 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR5 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      O => N1099
    );
  cortexm0_u_logic_Mmux_Z78wx4144 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Z62wx4,
      ADR1 => cortexm0_u_logic_Nn0wx4,
      ADR0 => cortexm0_u_logic_Ze1wx4,
      ADR5 => cortexm0_u_logic_S71wx4,
      ADR3 => cortexm0_u_logic_W21wx4,
      ADR4 => cortexm0_u_logic_P12wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4145_26574
    );
  cortexm0_u_logic_Svk2z4_3 : X_FF
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svk2z4_3_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Svk2z4_3_IN,
      O => cortexm0_u_logic_Svk2z4_3_26223,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qk1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => X"F0300030FF3F0F3F"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Rkd3z4_27070,
      ADR1 => cortexm0_u_logic_Wce3z4_26467,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_Qk1wx44_27069,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Qk1wx4
    );
  cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => X"FFFFF0FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Wzy2z4_2_26019,
      ADR5 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR3 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR2 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o
    );
  cortexm0_u_logic_T1d3z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T1d3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T1d3z4_IN,
      O => cortexm0_u_logic_T1d3z4_26219,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kuc2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y131",
      INIT => X"0FFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR3 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR2 => cortexm0_u_logic_Fgm2z4_1_26490,
      ADR5 => cortexm0_u_logic_Sjj2z4_26041,
      O => cortexm0_u_logic_Kuc2z41_27243
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"FFFF000000300000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      ADR1 => cortexm0_u_logic_Dwa2z4,
      ADR2 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o12,
      ADR5 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o9,
      ADR4 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o7,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"50F0000010300000"
    )
    port map (
      ADR3 => cortexm0_u_logic_X9n2z4_26384,
      ADR0 => cortexm0_u_logic_Zta2z4,
      ADR5 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o5,
      ADR1 => N790,
      ADR2 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o1_27949,
      ADR4 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o3_27674,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o7
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o111 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"000F00FF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Lhd3z4_26494,
      ADR3 => cortexm0_u_logic_Pab3z4_26697,
      ADR4 => cortexm0_u_logic_Pguvx4,
      ADR5 => cortexm0_u_logic_Kwa2z4,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o11_26696
    );
  cortexm0_u_logic_X9n2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_X9n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X9n2z4_IN,
      O => cortexm0_u_logic_X9n2z4_26384,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y105",
      INIT => X"0103000011330000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mis2z4_26692,
      ADR3 => cortexm0_u_logic_B1a3z4_26385,
      ADR0 => cortexm0_u_logic_Sta2z4,
      ADR5 => cortexm0_u_logic_Qsa2z4,
      ADR1 => N1429,
      ADR4 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o11_26696,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o12
    );
  cortexm0_u_logic_Od83z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Od83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Od83z4_IN,
      O => cortexm0_u_logic_Od83z4_28871,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nl43z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y141",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nl43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nl43z4_IN,
      O => cortexm0_u_logic_Nl43z4_27291,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rhnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y135",
      INIT => X"CCCE0002ECCC2000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Idk2z4_27659,
      ADR0 => hready,
      ADR1 => cortexm0_u_logic_Sxpvx4,
      ADR3 => cortexm0_u_logic_Zwcvx4,
      ADR2 => cortexm0_u_logic_Phh2z4,
      ADR5 => cortexm0_u_logic_Pri3z4_32_0,
      O => cortexm0_u_logic_Rhnvx41_27660
    );
  cortexm0_u_logic_Mmux_Phh2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y135",
      INIT => X"05FA55AA01FE11EE"
    )
    port map (
      ADR2 => cortexm0_u_logic_C3z2z4_27135,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR4 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_W19wx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Nd3wx4,
      O => cortexm0_u_logic_Phh2z4
    );
  cortexm0_u_logic_B3mvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y135",
      INIT => X"FFFFFFFFB3A0A0A0"
    )
    port map (
      ADR5 => cortexm0_u_logic_B3mvx42_29204,
      ADR0 => cortexm0_u_logic_Dvy2z4_25994,
      ADR2 => cortexm0_u_logic_Ltswx4_Qsewx4_AND_3836_o,
      ADR1 => cortexm0_u_logic_Zjwvx4_Lcpvx4_OR_880_o_0,
      ADR3 => cortexm0_u_logic_Jky2z4_26077,
      ADR4 => cortexm0_u_logic_Ukpvx4_0,
      O => cortexm0_u_logic_B3mvx43_29637
    );
  cortexm0_u_logic_C3z2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y135",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_C3z2z4_CLK,
      I => cortexm0_u_logic_B3mvx4,
      O => cortexm0_u_logic_C3z2z4_27135,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B3mvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y135",
      INIT => X"FFFFFAFFFFAAAAAA"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_U6wvx4,
      ADR2 => cortexm0_u_logic_B3mvx44_29205,
      ADR5 => cortexm0_u_logic_C3z2z4_27135,
      ADR0 => cortexm0_u_logic_U6wvx4_Zqwvx4_AND_860_o,
      ADR4 => cortexm0_u_logic_B3mvx43_29637,
      O => cortexm0_u_logic_B3mvx4
    );
  cortexm0_u_logic_St0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y137",
      INIT => X"FF5533110F050301"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fi93z4_29641,
      ADR1 => cortexm0_u_logic_Eun2z4_27381,
      ADR0 => cortexm0_u_logic_K103z4_27297,
      ADR5 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR4 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      ADR3 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_St0wx41_27380
    );
  cortexm0_u_logic_Fi93z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fi93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fi93z4_IN,
      O => cortexm0_u_logic_Fi93z4_29641,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_H1qwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y137",
      INIT => X"333300FF0F0F5555"
    )
    port map (
      ADR3 => cortexm0_u_logic_Od83z4_28871,
      ADR1 => cortexm0_u_logic_F473z4_28868,
      ADR2 => cortexm0_u_logic_Arn2z4_27385,
      ADR0 => cortexm0_u_logic_Fi93z4_29641,
      ADR4 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR5 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1354
    );
  cortexm0_u_logic_Bn8wx4_cortexm0_u_logic_Bn8wx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N146_pack_2,
      O => N146
    );
  cortexm0_u_logic_Mmux_Bn8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y133",
      INIT => X"8D8DFFFF8D8DFFFF"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Mgawx4_B19wx4_XOR_43_o,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26061,
      ADR5 => '1',
      O => cortexm0_u_logic_Bn8wx4
    );
  cortexm0_u_logic_Xfzvx42_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y133",
      INIT => X"CC0FCCFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26061,
      O => N146_pack_2
    );
  cortexm0_u_logic_Xfzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y133",
      INIT => X"0F00EE000F0FEEEE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR4 => cortexm0_u_logic_Yih2z4,
      ADR0 => cortexm0_u_logic_Olzvx4,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => N146,
      ADR5 => cortexm0_u_logic_Pri3z4_28_0,
      O => cortexm0_u_logic_Xfzvx42_26813
    );
  cortexm0_u_logic_Mmux_Z78wx4130 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y133",
      INIT => X"7373FF735050FF50"
    )
    port map (
      ADR1 => cortexm0_u_logic_C61wx4,
      ADR4 => cortexm0_u_logic_U11wx4,
      ADR0 => cortexm0_u_logic_Fj0wx4,
      ADR3 => cortexm0_u_logic_Ac8wx4,
      ADR2 => cortexm0_u_logic_Cd8wx4,
      ADR5 => cortexm0_u_logic_Bn8wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4129_28030
    );
  cortexm0_u_logic_K103z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_K103z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_K103z4_IN,
      O => cortexm0_u_logic_K103z4_27297,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Izpvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y138",
      INIT => X"FF0055003F001500"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zu33z4_27695,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR1 => N1264,
      ADR3 => cortexm0_u_logic_Izpvx44,
      O => cortexm0_u_logic_Izpvx410
    );
  cortexm0_u_logic_R5zvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => X"EE44EE44EE44E040"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_K0qvx4,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR3 => cortexm0_u_logic_Nd3wx4,
      ADR1 => cortexm0_u_logic_Gd3wx4,
      O => N717
    );
  cortexm0_u_logic_Q07wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => X"CD05EFAFCDFFEFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gci2z4_26998,
      ADR0 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Dvy2z4_25994,
      ADR4 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Qb3wx4,
      ADR5 => cortexm0_u_logic_Gd3wx4,
      O => cortexm0_u_logic_Q07wx4
    );
  cortexm0_u_logic_Mmux_Gd3wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y134",
      INIT => X"FFA000A0FFAA00AA"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Wai2z4_26011,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => cortexm0_u_logic_Y5zvx42_27806,
      ADR4 => cortexm0_u_logic_Fc7wx4,
      ADR5 => cortexm0_u_logic_Pri3z4_32_0,
      O => cortexm0_u_logic_Gd3wx4
    );
  cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6610_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"0000000000000040"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      ADR5 => cortexm0_u_logic_Uaj2z4_25893,
      ADR0 => cortexm0_u_logic_G0w2z4_25894,
      ADR2 => cortexm0_u_logic_Trq2z4_25895,
      ADR1 => cortexm0_u_logic_Cam2z4_25896,
      ADR3 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6610_o
    );
  cortexm0_u_logic_E5owx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y106",
      INIT => X"FFFFFCEEF0F0F0E2"
    )
    port map (
      ADR2 => N1236,
      ADR0 => N1235,
      ADR3 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR4 => N754,
      ADR1 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR5 => N1079,
      O => N1151
    );
  cortexm0_u_logic_Uyv2z4_cortexm0_u_logic_Uyv2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1233_pack_4,
      O => N1233
    );
  cortexm0_u_logic_Uyv2z4_cortexm0_u_logic_Uyv2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mmux_H3ivx4115_13753,
      O => cortexm0_u_logic_Mmux_H3ivx4115_0
    );
  cortexm0_u_logic_S4pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"CC4C4444CCCCCC4C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uyv2z4_26380,
      ADR0 => cortexm0_u_logic_Wbk2z4_26381,
      ADR5 => cortexm0_u_logic_P2a3z4_26382,
      ADR4 => cortexm0_u_logic_Uqi2z4_26383,
      ADR3 => cortexm0_u_logic_X9n2z4_26384,
      ADR2 => cortexm0_u_logic_B1a3z4_26385,
      O => cortexm0_u_logic_S4pwx4
    );
  cortexm0_u_logic_E5owx44_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"CCCCC0CCCCCC808C"
    )
    port map (
      ADR3 => N1232,
      ADR1 => cortexm0_u_logic_Hzywx4,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR0 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR5 => N1233,
      ADR2 => N1079,
      O => N1152
    );
  cortexm0_u_logic_E5owx44_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"AFAFAFAFAFAFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Qrp2z4_27113,
      ADR2 => cortexm0_u_logic_Hzj2z4_26979,
      ADR5 => '1',
      O => N1232
    );
  cortexm0_u_logic_E5owx44_SW4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"FFFF5053"
    )
    port map (
      ADR1 => cortexm0_u_logic_S4pwx4,
      ADR3 => cortexm0_u_logic_Wbk2z4_26381,
      ADR4 => N754,
      ADR0 => cortexm0_u_logic_Qrp2z4_27113,
      ADR2 => cortexm0_u_logic_Hzj2z4_26979,
      O => N1233_pack_4
    );
  cortexm0_u_logic_Uyv2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uyv2z4_CLK,
      I => cortexm0_u_logic_H6mvx4,
      O => cortexm0_u_logic_Uyv2z4_26380,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_H6mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"BAFA30F0BAFA30F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fsyvx4,
      ADR1 => cortexm0_u_logic_Sta2z4,
      ADR4 => cortexm0_u_logic_C34wx4_25975,
      ADR2 => cortexm0_u_logic_Uyv2z4_26380,
      ADR0 => cortexm0_u_logic_Mmux_H3ivx411_28438,
      ADR5 => '1',
      O => cortexm0_u_logic_H6mvx4
    );
  cortexm0_u_logic_Mmux_H3ivx4116 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y108",
      INIT => X"0A0A0000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_C34wx4_25975,
      ADR2 => cortexm0_u_logic_Uyv2z4_26380,
      ADR0 => cortexm0_u_logic_Mmux_H3ivx411_28438,
      O => cortexm0_u_logic_Mmux_H3ivx4115_13753
    );
  cortexm0_u_logic_O1rvx4_cortexm0_u_logic_O1rvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N713,
      O => N713_0
    );
  cortexm0_u_logic_Leuvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y111"
    )
    port map (
      IA => N1530,
      IB => N1531,
      O => N713,
      SEL => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394
    );
  cortexm0_u_logic_Leuvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"EEAAEFAFCC00CD05"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tbuvx4,
      ADR4 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR2 => cortexm0_u_logic_Hq1wx4,
      ADR3 => cortexm0_u_logic_Owq2z4_27518,
      ADR1 => cortexm0_u_logic_O1rvx4,
      ADR5 => cortexm0_u_logic_Trq2z4_25895,
      O => N1530
    );
  cortexm0_u_logic_Leuvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"FF4CFF0C4C4C0C0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Trq2z4_25895,
      ADR4 => cortexm0_u_logic_Mtqvx43_26817,
      ADR0 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR2 => hready,
      ADR5 => cortexm0_u_logic_Owq2z4_27518,
      ADR3 => cortexm0_u_logic_O1rvx4,
      O => N1531
    );
  cortexm0_u_logic_O1rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"00000000C8000800"
    )
    port map (
      ADR5 => cortexm0_u_logic_Mtqvx4,
      ADR3 => cortexm0_u_logic_Nbm2z4_26683,
      ADR1 => hready,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_O1rvx4
    );
  cortexm0_u_logic_Mtqvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y111",
      INIT => X"4CCCCCCCCCCCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mtqvx43_26817,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Y6t2z4_27089,
      O => cortexm0_u_logic_Mtqvx4
    );
  cortexm0_u_logic_Eun2z4_cortexm0_u_logic_Eun2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tb8wx4_pack_7,
      O => cortexm0_u_logic_Tb8wx4
    );
  cortexm0_u_logic_Mmux_Ya8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y136",
      INIT => X"F0FF000FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_R99wx4_B19wx4_XOR_32_o,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Ya8wx4
    );
  cortexm0_u_logic_Mmux_Sl8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y136",
      INIT => X"F0F000FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_35_o,
      ADR2 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Sl8wx4
    );
  cortexm0_u_logic_Mmux_Ac8wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y136",
      INIT => X"F303FFFFF303FFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Kfawx4_B19wx4_XOR_42_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_Fuawx41,
      ADR5 => '1',
      O => cortexm0_u_logic_Ac8wx4
    );
  cortexm0_u_logic_Mmux_Tb8wx411 : X_LUT5
    generic map(
      LOC => "SLICE_X25Y136",
      INIT => X"BB11FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ciawx4_B19wx4_XOR_44_o,
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Tb8wx4_pack_7
    );
  cortexm0_u_logic_Eun2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eun2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eun2z4_IN,
      O => cortexm0_u_logic_Eun2z4_27381,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4128 : X_LUT6
    generic map(
      LOC => "SLICE_X25Y136",
      INIT => X"73FF737350FF5050"
    )
    port map (
      ADR1 => cortexm0_u_logic_Euzvx4,
      ADR0 => cortexm0_u_logic_Ra1wx4,
      ADR3 => cortexm0_u_logic_Qk1wx4,
      ADR5 => cortexm0_u_logic_Sl8wx4,
      ADR4 => cortexm0_u_logic_Ya8wx4,
      ADR2 => cortexm0_u_logic_Tb8wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4127_28028
    );
  cortexm0_u_logic_Tbuvx4_cortexm0_u_logic_Tbuvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N459,
      O => N459_0
    );
  cortexm0_u_logic_U0vvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y113"
    )
    port map (
      IA => N1512,
      IB => N1513,
      O => N459,
      SEL => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393
    );
  cortexm0_u_logic_U0vvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"F888F888F888FF8F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tbuvx4,
      ADR5 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798,
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR0 => cortexm0_u_logic_Gtp2z4_27707,
      ADR1 => cortexm0_u_logic_O1rvx4,
      ADR3 => cortexm0_u_logic_Cam2z4_25896,
      O => N1512
    );
  cortexm0_u_logic_U0vvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"DFCFCCCC5F0F0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Cam2z4_25896,
      ADR3 => cortexm0_u_logic_Mtqvx43_26817,
      ADR0 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR2 => hready,
      ADR5 => cortexm0_u_logic_Gtp2z4_27707,
      ADR1 => cortexm0_u_logic_O1rvx4,
      O => N1513
    );
  cortexm0_u_logic_Tbuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y113",
      INIT => X"B0F0B0F0FFFFB0F0"
    )
    port map (
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR1 => ahbmi_hready_IBUF_0,
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR4 => cortexm0_u_logic_Mtqvx43_26817,
      ADR5 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      O => cortexm0_u_logic_Tbuvx4
    );
  cortexm0_u_logic_Arn2z4 : X_FF
    generic map(
      LOC => "SLICE_X25Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Arn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Arn2z4_IN,
      O => cortexm0_u_logic_Arn2z4_27385,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"0000000013135F5F"
    )
    port map (
      ADR3 => '1',
      ADR0 => ahbmi_hrdata_17_IBUF_0,
      ADR1 => cortexm0_u_logic_Aze3z4_26306,
      ADR4 => cortexm0_u_logic_I7owx4,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR5 => cortexm0_u_logic_Intwx4_Pntwx4_AND_3952_o,
      O => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o3_29647
    );
  cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"A0AA000080880000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4056_o,
      ADR3 => cortexm0_u_logic_Bzowx4,
      ADR5 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR1 => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4106_o,
      ADR0 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o2_29645,
      ADR4 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o3_29647,
      O => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o
    );
  cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"03330FFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Vve3z4_26295,
      ADR2 => cortexm0_u_logic_Y9l2z4_26296,
      ADR5 => cortexm0_u_logic_Ecowx4,
      ADR3 => cortexm0_u_logic_M9owx4,
      ADR1 => cortexm0_u_logic_F9owx4,
      O => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o1_29646
    );
  cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y114",
      INIT => X"7F00FF007F007F00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kxe3z4_26293,
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_Lstwx42_26294,
      ADR3 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o1_29646,
      O => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o2_29645
    );
  cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"1155105033FF30F0"
    )
    port map (
      ADR1 => ahbmi_hrdata_25_IBUF_0,
      ADR5 => cortexm0_u_logic_C4b3z4_27970,
      ADR2 => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o2_29648,
      ADR0 => cortexm0_u_logic_I7owx4,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR3 => cortexm0_u_logic_B7owx4,
      O => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o3_29650
    );
  cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"FF000F00AA000A00"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4099_o,
      ADR0 => cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4082_o,
      ADR2 => cortexm0_u_logic_Bzowx4,
      ADR5 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR3 => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o3_29650,
      O => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o
    );
  cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"0015003F15153F3F"
    )
    port map (
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_Qfa3z4_28908,
      ADR4 => cortexm0_u_logic_Ts5wx4,
      ADR0 => cortexm0_u_logic_Vac3z4_27186,
      ADR3 => cortexm0_u_logic_M5tvx4,
      ADR5 => cortexm0_u_logic_Mcc3z4_27185,
      O => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o1_29649
    );
  cortexm0_u_logic_Qfa3z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qfa3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qfa3z4_IN,
      O => cortexm0_u_logic_Qfa3z4_28908,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y116",
      INIT => X"030033000F00FF00"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_B2uvx4_0,
      ADR2 => cortexm0_u_logic_R0t2z4_25971,
      ADR3 => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o1_29649,
      ADR1 => cortexm0_u_logic_A6tvx4,
      ADR5 => cortexm0_u_logic_S5b3z4_28176,
      O => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o2_29648
    );
  cortexm0_u_logic_Svqwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y122",
      INIT => X"FFFFFFFFFFFFFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_R6v2z4_27882,
      ADR4 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR3 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR5 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N971
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"FA00320032003200"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4181_o_28522,
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_28892,
      ADR4 => N1413,
      ADR2 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o_28523,
      O => N995
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"C080CC880000CC88"
    )
    port map (
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_28892,
      ADR1 => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4181_o_28522,
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR2 => N1656_0,
      ADR0 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o_28523,
      O => N994
    );
  cortexm0_u_logic_Tj0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"FFF0FFF0CCC0CCC0"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR2 => cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4181_o_28522,
      ADR3 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR5 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o_28523,
      O => N6
    );
  cortexm0_u_logic_Kw63z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kw63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kw63z4_IN,
      O => cortexm0_u_logic_Kw63z4_26987,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o : X_LUT6
    generic map(
      LOC => "SLICE_X26Y124",
      INIT => X"00EEEEEE000E0E0E"
    )
    port map (
      ADR4 => ahbmi_hrdata_4_IBUF_0,
      ADR0 => N104,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR3 => cortexm0_u_logic_B7owx4,
      ADR5 => cortexm0_u_logic_X7ewx4,
      O => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o_28523
    );
  cortexm0_u_logic_X533z4_cortexm0_u_logic_X533z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N664,
      O => N664_0
    );
  cortexm0_u_logic_U0vvx4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X26Y119"
    )
    port map (
      IA => N370,
      IB => N1521,
      O => N664,
      SEL => N24
    );
  cortexm0_u_logic_Bmhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"FFFF2FFF000020F0"
    )
    port map (
      ADR5 => cortexm0_u_logic_G7x2z4_25970,
      ADR2 => hready,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => cortexm0_u_logic_Pri3z4_4_0,
      O => N370
    );
  cortexm0_u_logic_U0vvx4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"CCCCCFC0DD88DF80"
    )
    port map (
      ADR5 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR2 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798,
      ADR4 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR0 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR1 => N371,
      ADR3 => N370,
      O => N1521
    );
  cortexm0_u_logic_U0vvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"FFCCFFCCAA88AA88"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR5 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      ADR0 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      ADR3 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o,
      O => N24
    );
  cortexm0_u_logic_X533z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X533z4_CLK,
      I => cortexm0_u_logic_I30wx4_29058,
      O => cortexm0_u_logic_X533z4_27050,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_I30wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y119",
      INIT => X"FFAFFFFFFFBFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_O2bwx4,
      ADR1 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR5 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR3 => N662,
      ADR4 => N24,
      ADR0 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_I30wx4_29058
    );
  N58_N58_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_14075,
      O => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_0
    );
  N58_N58_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N461,
      O => N461_0
    );
  cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"B1B1A0A0B1B1A0A0"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => '1',
      O => N58
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"B100A000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      O => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_14075
    );
  cortexm0_u_logic_Tuvwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"EEEFEEEFEEEAEEEA"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Thm2z4_28824,
      ADR0 => cortexm0_u_logic_Ye4wx4,
      ADR2 => cortexm0_u_logic_Qk0xx4,
      ADR1 => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1,
      ADR3 => cortexm0_u_logic_Jk0xx4_26330,
      O => N997
    );
  cortexm0_u_logic_Us2wx4_Whgvx4_OR_1286_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"FF33FF33FF33FF33"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_Us2wx4_Whgvx4_OR_1286_o
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o11_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"F8F80808"
    )
    port map (
      ADR0 => N58,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3651_o,
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      O => N461
    );
  cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4678_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y125",
      INIT => X"000A333B00003333"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR1 => cortexm0_u_logic_Zhyvx4,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Us2wx4_Whgvx4_OR_1286_o,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_Aj0xx4_Hj0xx4_AND_4678_o1
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y115",
      INIT => X"0FAF0FAF3FBFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_T8f3z4_28479,
      ADR2 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Japwx4,
      ADR1 => cortexm0_u_logic_Ts5wx4,
      ADR0 => cortexm0_u_logic_Lstwx42_26294,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o4_29133
    );
  cortexm0_u_logic_Mmux_Bdpwx418_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"0FFF55FF0F005500"
    )
    port map (
      ADR1 => '1',
      ADR4 => N1139,
      ADR0 => cortexm0_u_logic_Fexwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_Eruwx4,
      ADR5 => N1144_0,
      O => N80
    );
  cortexm0_u_logic_Mmux_Bdpwx418 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"D52A0000FFFF2AD5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR4 => cortexm0_u_logic_Zaxwx4,
      ADR5 => N80,
      O => cortexm0_u_logic_Xs7wx4
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"F7FF0000575F0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_J433z4_28063,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o5_28058,
      ADR3 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o1,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR4 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o3_28064,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o6_29089
    );
  cortexm0_u_logic_Nt03z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nt03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nt03z4_IN,
      O => cortexm0_u_logic_Nt03z4_28067,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o31 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y126",
      INIT => X"FF5FBFFFFFFFBFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sd43z4_29088,
      ADR0 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR3 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR5 => cortexm0_u_logic_Nt03z4_28067,
      ADR2 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR4 => cortexm0_u_logic_Yaz2z4_4_26354,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o3_28064
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"1100313033003330"
    )
    port map (
      ADR4 => cortexm0_u_logic_M5f3z4_27958,
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR3 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o4_29133,
      ADR1 => cortexm0_u_logic_G6owx4,
      ADR5 => cortexm0_u_logic_S08wx4,
      ADR2 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o2_29651,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o5
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"FF03FF03FF01FF00"
    )
    port map (
      ADR1 => cortexm0_u_logic_F9owx4,
      ADR0 => N1085,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR4 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o2_29651,
      ADR5 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o5,
      ADR3 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o3_29652,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"040C444C00000000"
    )
    port map (
      ADR0 => ahbmi_hrdata_16_IBUF_0,
      ADR2 => cortexm0_u_logic_H2f3z4_28478,
      ADR4 => cortexm0_u_logic_F9owx4,
      ADR3 => cortexm0_u_logic_B7owx4,
      ADR5 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o2_29651,
      ADR1 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o1_29114,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o3_29652
    );
  cortexm0_u_logic_H2m2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H2m2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H2m2z4_IN,
      O => cortexm0_u_logic_H2m2z4_27646,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y117",
      INIT => X"00BFBFBF00B3B3B3"
    )
    port map (
      ADR4 => cortexm0_u_logic_T8f3z4_28479,
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR3 => cortexm0_u_logic_M9owx4,
      ADR5 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4224_o,
      ADR0 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4288_o,
      ADR2 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o2_29651
    );
  cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3559_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"EE44F5F5EE44A0A0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Zkuwx4,
      ADR3 => cortexm0_u_logic_Pjqwx4,
      ADR1 => cortexm0_u_logic_H2wwx4,
      ADR2 => cortexm0_u_logic_Ai9wx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3559_o
    );
  cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4106_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"CFFACF0AC0FAC00A"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pjqwx4,
      ADR1 => cortexm0_u_logic_Pybwx4,
      ADR0 => cortexm0_u_logic_H2wwx4,
      ADR5 => cortexm0_u_logic_Ai9wx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4106_o
    );
  cortexm0_u_logic_Mmux_Z78wx4115 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y121",
      INIT => X"5555FFFF5555FFFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3559_o,
      ADR4 => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4106_o,
      O => cortexm0_u_logic_Mmux_Z78wx4115_28002
    );
  cortexm0_u_logic_Mmux_Z78wx418 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"FFECFFFF5F4C5F5F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4288_o,
      ADR0 => cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4345_o,
      ADR1 => N858,
      ADR3 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR4 => cortexm0_u_logic_Bpdwx4,
      ADR5 => N857,
      O => cortexm0_u_logic_Mmux_Z78wx419_29072
    );
  cortexm0_u_logic_Mmux_Z78wx4121_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"22AA000022AA20A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_Iypwx4_Pypwx4_AND_3512_o,
      ADR3 => cortexm0_u_logic_Vbuwx4_Ccuwx4_AND_4039_o,
      ADR0 => cortexm0_u_logic_Mq7wx4,
      O => N857
    );
  cortexm0_u_logic_Iwdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"7F00FF00FFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_Dw7wx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_Tzxwx4,
      ADR5 => cortexm0_u_logic_Mq7wx4,
      O => cortexm0_u_logic_Iwdwx4
    );
  cortexm0_u_logic_Mq7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y120",
      INIT => X"0000FF0F00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Ok7wx4,
      ADR4 => cortexm0_u_logic_Vy7wx4,
      ADR5 => cortexm0_u_logic_Pkwwx4,
      O => cortexm0_u_logic_Mq7wx4
    );
  cortexm0_u_logic_X7ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => X"30FC105430FCBAFE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Dp7wx4,
      ADR5 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_D5ywx4,
      ADR3 => cortexm0_u_logic_Jiowx42,
      ADR2 => cortexm0_u_logic_Jiowx41,
      O => cortexm0_u_logic_X7ewx41_26707
    );
  cortexm0_u_logic_Gjt2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gjt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gjt2z4_IN,
      O => cortexm0_u_logic_Gjt2z4_27719,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U2ewx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y118",
      INIT => X"0000000022A22222"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Db7wx4,
      ADR5 => cortexm0_u_logic_N3ywx4,
      O => cortexm0_u_logic_U2ewx4
    );
  cortexm0_u_logic_W21wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y123",
      INIT => X"050555550F0FFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rbo2z4_27847,
      ADR4 => cortexm0_u_logic_Cao2z4_29129,
      ADR0 => cortexm0_u_logic_Y21xx4,
      ADR2 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_W21wx45_29655
    );
  cortexm0_u_logic_Mmux_S08wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y123",
      INIT => X"271B330F0F33330F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4224_o,
      ADR1 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4288_o,
      O => cortexm0_u_logic_S08wx4
    );
  cortexm0_u_logic_Mxor_Kfawx4_B19wx4_XOR_42_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y123",
      INIT => X"EEAA1155FEFA0105"
    )
    port map (
      ADR1 => cortexm0_u_logic_I6z2z4_27130,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR2 => cortexm0_u_logic_W19wx4,
      ADR5 => cortexm0_u_logic_W21wx4,
      ADR4 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Kfawx4_B19wx4_XOR_42_o
    );
  cortexm0_u_logic_W21wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y123",
      INIT => X"00000000B0000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ro43z4_29143,
      ADR0 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR3 => cortexm0_u_logic_W21wx44_29217,
      ADR4 => cortexm0_u_logic_W21wx47_29218,
      ADR2 => cortexm0_u_logic_W21wx45_29655,
      ADR5 => N1198,
      O => cortexm0_u_logic_W21wx4
    );
  cortexm0_u_logic_Ze1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => X"000051F351F351F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Oir2z4_26885,
      ADR5 => cortexm0_u_logic_Zgr2z4_26901,
      ADR1 => cortexm0_u_logic_T263z4_26902,
      ADR2 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR3 => cortexm0_u_logic_Y21xx4,
      ADR4 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Ze1wx42_27367
    );
  cortexm0_u_logic_K952z4_R952z4_AND_5775_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => X"020322330A0FAAFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mcz2z4_26065,
      ADR2 => cortexm0_u_logic_Cll2z4_27482,
      ADR3 => cortexm0_u_logic_X553z4_27483,
      ADR0 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR5 => cortexm0_u_logic_Y21xx4,
      ADR4 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_K952z4_R952z4_AND_5775_o1_28303
    );
  cortexm0_u_logic_Hc1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => X"AA220A02FF330F03"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wj83z4_28593,
      ADR5 => cortexm0_u_logic_E163z4_26835,
      ADR1 => cortexm0_u_logic_Mi33z4_26836,
      ADR3 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR4 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR0 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      O => cortexm0_u_logic_Hc1wx44_26208
    );
  cortexm0_u_logic_Mcz2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mcz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mcz2z4_IN,
      O => cortexm0_u_logic_Mcz2z4_26065,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y127",
      INIT => X"FFFFFFFFFFFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR3 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR2 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR4 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o
    );
  cortexm0_u_logic_Oa3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"F0C0F0C0F0C00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR4 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR2 => N14,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      O => cortexm0_u_logic_Oa3wx44_26677
    );
  cortexm0_u_logic_Mmux_Z78wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"0FFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_U3ywx4_B4ywx4_AND_4463_o,
      ADR5 => cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4268_o,
      ADR4 => cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4082_o,
      ADR3 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      O => cortexm0_u_logic_Mmux_Z78wx41
    );
  cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"FFFFFA500000FA50"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Qxuwx4,
      ADR3 => cortexm0_u_logic_Bdwwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_D5ywx4,
      ADR5 => cortexm0_u_logic_Jiowx41,
      O => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o
    );
  cortexm0_u_logic_Eol2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eol2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eol2z4_IN,
      O => cortexm0_u_logic_Eol2z4_27720,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jiowx411 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y119",
      INIT => X"FEFEFFEE54545544"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR2 => N1408,
      ADR3 => N1407,
      ADR5 => cortexm0_u_logic_Ylbwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      O => cortexm0_u_logic_Jiowx41
    );
  cortexm0_u_logic_Qs0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y138",
      INIT => X"FFFF55550F0F0505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Ey03z4_27285,
      ADR0 => cortexm0_u_logic_Ec33z4_27286,
      ADR5 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      O => cortexm0_u_logic_Qs0wx41_29662
    );
  cortexm0_u_logic_Mecvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y138",
      INIT => X"0000000033F333F7"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Qs0wx4,
      O => cortexm0_u_logic_Mecvx4
    );
  cortexm0_u_logic_Qs0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y138",
      INIT => X"8B0303038B03CFCF"
    )
    port map (
      ADR2 => cortexm0_u_logic_H4p2z4_26387,
      ADR5 => cortexm0_u_logic_W5p2z4_27432,
      ADR0 => cortexm0_u_logic_Qs0wx41_29662,
      ADR3 => N758,
      ADR1 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Qs0wx4
    );
  cortexm0_u_logic_Ec33z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ec33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ec33z4_IN,
      O => cortexm0_u_logic_Ec33z4_27286,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qs0wx47_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y138",
      INIT => X"FF0000000D000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_K103z4_27297,
      ADR5 => cortexm0_u_logic_Qs0wx45_27295,
      ADR1 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      ADR3 => cortexm0_u_logic_H1qwx4,
      ADR4 => cortexm0_u_logic_Qs0wx43_27292,
      O => N758
    );
  cortexm0_u_logic_V3o2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_V3o2z4_CLK,
      I => cortexm0_u_logic_Rbmvx4_14643,
      O => cortexm0_u_logic_V3o2z4_28926,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Rbmvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y115",
      INIT => X"FFF7FF00FFFEFF00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kop2z4_26582,
      ADR5 => cortexm0_u_logic_Ffs2z4_26452,
      ADR1 => cortexm0_u_logic_K3l2z4_26454,
      ADR4 => cortexm0_u_logic_V3o2z4_28926,
      ADR2 => N74_0,
      ADR3 => cortexm0_u_logic_Rbmvx42,
      O => cortexm0_u_logic_Rbmvx4_14643
    );
  cortexm0_u_logic_Fc7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"FBFBBFFFFFFFBFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_Pkwwx4,
      ADR4 => cortexm0_u_logic_Vy7wx4,
      ADR0 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o,
      ADR5 => cortexm0_u_logic_Fq7wx4,
      ADR3 => cortexm0_u_logic_Tq7wx4,
      O => cortexm0_u_logic_Fc7wx41_29671
    );
  cortexm0_u_logic_Fc7wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"4C005F0F4C005000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xs7wx4,
      ADR2 => cortexm0_u_logic_Ar7wx4,
      ADR4 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR3 => cortexm0_u_logic_Fc7wx41_29671,
      ADR0 => cortexm0_u_logic_Hr7wx4,
      ADR5 => cortexm0_u_logic_Fc7wx43_26165,
      O => cortexm0_u_logic_Fc7wx4
    );
  cortexm0_u_logic_I113z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_I113z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I113z4_IN,
      O => cortexm0_u_logic_I113z4_29047,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Dtpvx412 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y120",
      INIT => X"00CC03CF11DD13DF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Db7wx4,
      ADR1 => N752,
      ADR0 => cortexm0_u_logic_Et7wx4,
      ADR3 => cortexm0_u_logic_Lt7wx4,
      ADR4 => cortexm0_u_logic_Fc7wx4,
      O => cortexm0_u_logic_Mmux_Dtpvx411
    );
  cortexm0_u_logic_E5owx44_SW5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"CCCC4440FFFFFFF0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wbk2z4_26381,
      ADR1 => cortexm0_u_logic_Qrp2z4_27113,
      ADR5 => cortexm0_u_logic_Hzj2z4_26979,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR3 => cortexm0_u_logic_S4pwx4,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      O => N1241
    );
  cortexm0_u_logic_E5owx44_SW5_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"0A0A8A8A0A5F8AFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wbk2z4_26381,
      ADR2 => cortexm0_u_logic_Qrp2z4_27113,
      ADR0 => cortexm0_u_logic_Hzj2z4_26979,
      ADR1 => cortexm0_u_logic_Hzywx4,
      ADR5 => cortexm0_u_logic_S4pwx4,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      O => N1243
    );
  cortexm0_u_logic_E5owx44_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"5555545E0000040E"
    )
    port map (
      ADR4 => N754,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR5 => N1242,
      ADR3 => N1243,
      ADR1 => N1241,
      ADR0 => N1079,
      O => N1154
    );
  cortexm0_u_logic_E5owx44_SW5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y111",
      INIT => X"FF33FF220F030F02"
    )
    port map (
      ADR0 => cortexm0_u_logic_S4pwx4,
      ADR4 => cortexm0_u_logic_Wbk2z4_26381,
      ADR1 => cortexm0_u_logic_Hzywx4,
      ADR2 => cortexm0_u_logic_Hzj2z4_26979,
      ADR5 => cortexm0_u_logic_Qrp2z4_27113,
      ADR3 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      O => N1242
    );
  cortexm0_u_logic_Tna3z4_cortexm0_u_logic_Tna3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N74,
      O => N74_0
    );
  cortexm0_u_logic_D6qwx4_K6qwx4_AND_3532_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"F0F0F3F000003300"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_Hzj2z4_26979,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR5 => ahbmi_hrdata_2_IBUF_0,
      O => N142
    );
  cortexm0_u_logic_Vssvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"0000000500000005"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Mjl2z4_26580,
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      ADR4 => cortexm0_u_logic_Kop2z4_26582,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      ADR5 => '1',
      O => cortexm0_u_logic_Vssvx4
    );
  cortexm0_u_logic_Rbmvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"FAFFFAFF"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Mjl2z4_26580,
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      O => N74
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"01031133050755FF"
    )
    port map (
      ADR1 => ahbmi_hrdata_24_IBUF_0,
      ADR2 => cortexm0_u_logic_Aea3z4_28262,
      ADR0 => cortexm0_u_logic_Tna3z4_27610,
      ADR3 => cortexm0_u_logic_A6tvx4,
      ADR4 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_B7owx4,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o4_27928
    );
  cortexm0_u_logic_Tna3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_T5tvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tna3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tna3z4_IN,
      O => cortexm0_u_logic_Tna3z4_27610,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_B7owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y118",
      INIT => X"0000C0000000C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR2 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Vssvx4,
      ADR5 => cortexm0_u_logic_Lstwx42_26294,
      O => cortexm0_u_logic_B7owx4
    );
  cortexm0_u_logic_Mmux_Dtpvx413 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => X"AA0FAA00AA0FAAFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Zei2z4_27530,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Zt7wx4,
      ADR5 => cortexm0_u_logic_Et7wx4,
      ADR2 => cortexm0_u_logic_Mmux_Lt7wx411_28999,
      O => cortexm0_u_logic_Mmux_Dtpvx412_29053
    );
  cortexm0_u_logic_Zt7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => X"A000000000000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Svxwx4,
      ADR4 => cortexm0_u_logic_Wxxwx4,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      O => cortexm0_u_logic_Zt7wx4
    );
  cortexm0_u_logic_Mmux_Dtpvx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y117",
      INIT => X"FFFF0000FDF50000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zt7wx4,
      ADR2 => cortexm0_u_logic_Emi2z4_25964,
      ADR0 => cortexm0_u_logic_Wai2z4_26011,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Qowwx4,
      ADR1 => cortexm0_u_logic_Xowwx4,
      O => N752
    );
  N1157_N1157_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_E5owx43_pack_9,
      O => cortexm0_u_logic_E5owx43_26758
    );
  cortexm0_u_logic_E5owx44_SW7 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR4 => cortexm0_u_logic_U7w2z4_26111,
      ADR3 => cortexm0_u_logic_E5owx43_26758,
      ADR0 => cortexm0_u_logic_Ywi2z4_26112,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR2 => N754,
      O => N1157
    );
  cortexm0_u_logic_E5owx44_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => X"DDD5FFFF00D5FFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qrp2z4_27113,
      ADR3 => cortexm0_u_logic_Hzj2z4_26979,
      ADR2 => cortexm0_u_logic_E5owx43_26758,
      ADR4 => cortexm0_u_logic_Hzywx4,
      ADR1 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR0 => N1079,
      O => N1155
    );
  cortexm0_u_logic_E5owx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => X"0000FFFF0000FBFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hzj2z4_26979,
      ADR3 => cortexm0_u_logic_E5owx43_26758,
      ADR1 => cortexm0_u_logic_Hzywx4,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR5 => N754,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => N1147
    );
  cortexm0_u_logic_E5owx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => X"FFFFFFF0FFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Uyv2z4_26380,
      ADR3 => cortexm0_u_logic_Wbk2z4_26381,
      ADR4 => cortexm0_u_logic_Hzj2z4_26979,
      ADR5 => '1',
      O => N1288
    );
  cortexm0_u_logic_E5owx43 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y112",
      INIT => X"FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Uyv2z4_26380,
      ADR3 => cortexm0_u_logic_Wbk2z4_26381,
      ADR4 => '1',
      O => cortexm0_u_logic_E5owx43_pack_9
    );
  cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4056_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"AAF0AAF0FFCC00CC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nrvwx4,
      ADR4 => cortexm0_u_logic_Ey9wx4,
      ADR0 => cortexm0_u_logic_Zkuwx4,
      ADR2 => cortexm0_u_logic_Hmqwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4056_o
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"FFFFAEBF0C3F0C3F"
    )
    port map (
      ADR5 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o1_27694,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR0 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o5_27727,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_X77wx4,
      ADR2 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => N852
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y116",
      INIT => X"44CC55FF50F055FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mydwx4,
      ADR5 => cortexm0_u_logic_Oldwx4,
      ADR4 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_Iypwx4_Pypwx4_AND_3512_o,
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR3 => ahbmi_hrdata_22_IBUF_0,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o1_27694
    );
  cortexm0_u_logic_St0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y139",
      INIT => X"FFFFFFAFFFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Ohv2z4_27383,
      ADR4 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_St0wx42_29663
    );
  cortexm0_u_logic_Ohv2z4 : X_FF
    generic map(
      LOC => "SLICE_X26Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ohv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ohv2z4_IN,
      O => cortexm0_u_logic_Ohv2z4_27383,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_St0wx43_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X26Y139",
      INIT => X"FCFFCCFFF0FF00FF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Tvn2z4_27294,
      ADR1 => cortexm0_u_logic_Ixn2z4_27296,
      ADR5 => cortexm0_u_logic_Y21xx4,
      ADR4 => cortexm0_u_logic_C51xx4,
      ADR3 => cortexm0_u_logic_St0wx42_29663,
      O => N1510
    );
  cortexm0_u_logic_E5owx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => X"0000F3F20000F3F3"
    )
    port map (
      ADR4 => cortexm0_u_logic_Hzywx4,
      ADR1 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o2_28973,
      ADR0 => cortexm0_u_logic_Azs2z4_25915,
      ADR3 => cortexm0_u_logic_Bjd3z4_26705,
      ADR5 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o9,
      ADR2 => N527,
      O => N1149
    );
  cortexm0_u_logic_Gua2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => X"0000000000000200"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      ADR5 => cortexm0_u_logic_Uaj2z4_25893,
      ADR0 => cortexm0_u_logic_G0w2z4_25894,
      ADR3 => cortexm0_u_logic_Trq2z4_25895,
      ADR1 => cortexm0_u_logic_Cam2z4_25896,
      ADR2 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Gua2z4
    );
  cortexm0_u_logic_SF28421 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y106",
      INIT => X"00000FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Vfd3z4_26702,
      ADR2 => cortexm0_u_logic_Kkb3z4_26846,
      ADR3 => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6610_o,
      ADR4 => cortexm0_u_logic_Gua2z4,
      O => cortexm0_u_logic_SF2842
    );
  cortexm0_u_logic_U0vvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y110",
      INIT => X"FBF1FFF0BB11FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Cam2z4_25896,
      ADR0 => cortexm0_u_logic_Mtqvx4,
      ADR4 => hready,
      ADR1 => cortexm0_u_logic_Hq1wx4,
      ADR2 => cortexm0_u_logic_O1rvx4,
      ADR5 => cortexm0_u_logic_Gtp2z4_27707,
      O => N458
    );
  cortexm0_u_logic_C4pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => X"0000CC88CF8ACF8A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_C4pvx41_29669
    );
  cortexm0_u_logic_C4pvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => X"FFFF55FFFDFD55FD"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => hready,
      ADR1 => cortexm0_u_logic_Mtqvx4,
      ADR4 => cortexm0_u_logic_C4pvx42_29668,
      ADR3 => cortexm0_u_logic_Z5pvx4,
      O => cortexm0_u_logic_C4pvx4
    );
  cortexm0_u_logic_C4pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y114",
      INIT => X"FFFCFFDCFFCCFFCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_Kvfwx4,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Qp3wx4,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => cortexm0_u_logic_C4pvx41_29669,
      O => cortexm0_u_logic_C4pvx42_29668
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"FF00FF00FF07FF00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uls2z4_27627,
      ADR0 => cortexm0_u_logic_Txa2z4,
      ADR5 => cortexm0_u_logic_Fxa2z4,
      ADR2 => cortexm0_u_logic_Mxa2z4,
      ADR3 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o3_27953,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o8_28974,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o9
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o20 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"3333000033330300"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Bjd3z4_26705,
      ADR5 => cortexm0_u_logic_Azs2z4_25915,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o2_28973,
      ADR1 => N527,
      ADR3 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o9,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"7000000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Z4l2z4_27472,
      ADR1 => cortexm0_u_logic_Jruvx4,
      ADR2 => cortexm0_u_logic_SF2841,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o12_27363,
      ADR3 => cortexm0_u_logic_SF2842,
      ADR5 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o11_27414,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o13
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o9_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y105",
      INIT => X"A0A0A0A0FFECFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zad3z4_27947,
      ADR1 => cortexm0_u_logic_Cps2z4_27365,
      ADR3 => cortexm0_u_logic_Douvx4,
      ADR2 => cortexm0_u_logic_K9ovx4,
      ADR5 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o13,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o20_0,
      O => N527
    );
  cortexm0_u_logic_Mmux_D5ywx411_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y129",
      INIT => X"FC30F0F0FD20F5A0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fzl2z4_26138,
      ADR0 => cortexm0_u_logic_Bxxwx4,
      ADR1 => cortexm0_u_logic_Hnwwx4,
      ADR5 => cortexm0_u_logic_V7ywx4,
      ADR3 => cortexm0_u_logic_U7uwx4,
      ADR2 => cortexm0_u_logic_Icxwx4,
      O => N1141
    );
  cortexm0_u_logic_Zaxwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y129",
      INIT => X"FBEA5140FEBA5410"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Mnvwx4,
      ADR2 => cortexm0_u_logic_Feqwx4,
      ADR4 => N1141,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_M6ywx4,
      O => cortexm0_u_logic_Zaxwx4
    );
  cortexm0_u_logic_Icxwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y129",
      INIT => X"530053F0530F53FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Xmf3z4_28439,
      ADR4 => cortexm0_u_logic_Bqf3z4_28864,
      ADR0 => cortexm0_u_logic_Fpi2z4_28448,
      ADR1 => cortexm0_u_logic_Mof3z4_28431,
      ADR3 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR2 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1352
    );
  cortexm0_u_logic_Icxwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y129",
      INIT => X"FFF0FFFFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1351,
      ADR3 => N1352,
      O => cortexm0_u_logic_Icxwx4
    );
  cortexm0_u_logic_Duuwx4211 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => X"F0F0F0F0F0FFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR2 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => cortexm0_u_logic_Duuwx421
    );
  cortexm0_u_logic_Euzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => X"AFAF05AF050505AF"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Efp2z4_27378,
      ADR3 => cortexm0_u_logic_U593z4_27486,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Euzvx45_27558,
      ADR4 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Euzvx4
    );
  cortexm0_u_logic_Wu63z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wu63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wu63z4_IN,
      O => cortexm0_u_logic_Wu63z4_27040,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Euzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y123",
      INIT => X"0000F00000005000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Duuwx421,
      ADR0 => N511,
      ADR3 => N1202,
      ADR4 => N830,
      ADR2 => cortexm0_u_logic_Euzvx44_27563,
      O => cortexm0_u_logic_Euzvx45_27558
    );
  cortexm0_u_logic_Svqwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => X"F777F333F555F000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yr13z4_28153,
      ADR3 => cortexm0_u_logic_Mvm2z4_28158,
      ADR5 => cortexm0_u_logic_R6v2z4_27882,
      ADR0 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR1 => cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1393_o,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      O => N830
    );
  cortexm0_u_logic_Svqwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => X"FFFFFFFFFFFFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_G493z4_27881,
      ADR5 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR4 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR0 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N970
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => X"00000000B3B3F7F7"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_Zaxwx4,
      ADR4 => N80,
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR5 => N1378,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o7_26403
    );
  cortexm0_u_logic_G493z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_G493z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_G493z4_IN,
      O => cortexm0_u_logic_G493z4_27881,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y124",
      INIT => X"EFEEAFAACFCC0F00"
    )
    port map (
      ADR0 => ahbmi_hrdata_15_IBUF_0,
      ADR1 => cortexm0_u_logic_Uei3z4_27607,
      ADR3 => N1496_0,
      ADR4 => cortexm0_u_logic_I7owx4,
      ADR2 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => cortexm0_u_logic_B7owx4,
      O => N1378
    );
  cortexm0_u_logic_Mmux_B28wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => X"CC0C000CFF3F333F"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_D5ywx4,
      ADR4 => cortexm0_u_logic_Jiowx42,
      ADR2 => cortexm0_u_logic_Jiowx41,
      ADR5 => cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4268_o,
      ADR1 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_B28wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4112 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => X"FFFFFFFFFF0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4099_o,
      ADR5 => cortexm0_u_logic_Fq7wx4,
      ADR4 => cortexm0_u_logic_Tkdwx4,
      ADR3 => cortexm0_u_logic_B28wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4112_26434
    );
  cortexm0_u_logic_Mmux_Oldwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => X"F0FF00FF0F00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Y5ywx411,
      ADR2 => cortexm0_u_logic_M6ywx41_28079,
      ADR5 => cortexm0_u_logic_Tzxwx4,
      O => cortexm0_u_logic_Oldwx4
    );
  cortexm0_u_logic_X563z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_X563z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X563z4_IN,
      O => cortexm0_u_logic_X563z4_28488,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_H6ewx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y121",
      INIT => X"55FF55FF5D5D7F7F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Saqwx4,
      ADR2 => cortexm0_u_logic_Eruwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR3 => N78,
      ADR5 => cortexm0_u_logic_D5ywx4,
      ADR0 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_H6ewx44_28010
    );
  cortexm0_u_logic_Rni2z4_cortexm0_u_logic_Rni2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xt6wx42_15042,
      O => cortexm0_u_logic_Xt6wx42_0
    );
  cortexm0_u_logic_Xt6wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y130",
      INIT => X"0440077004400770"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => cortexm0_u_logic_Ce7wx4_P37wx4_AND_1717_o,
      ADR0 => cortexm0_u_logic_Zei2z4_27530,
      ADR4 => cortexm0_u_logic_Dtpvx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Xt6wx41_27591
    );
  cortexm0_u_logic_Xt6wx42 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y130",
      INIT => X"000F000F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pty2z4_25995,
      ADR2 => cortexm0_u_logic_Swy2z4_25939,
      ADR1 => '1',
      ADR0 => '1',
      ADR4 => '1',
      O => cortexm0_u_logic_Xt6wx42_15042
    );
  cortexm0_u_logic_Mmux_Dtpvx414 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y130",
      INIT => X"CCF0CCF0FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => cortexm0_u_logic_Ok7wx4,
      ADR1 => cortexm0_u_logic_Mmux_Dtpvx412_29053,
      ADR4 => cortexm0_u_logic_Pri3z4_33_0,
      ADR2 => cortexm0_u_logic_Mmux_Dtpvx411,
      O => cortexm0_u_logic_Dtpvx4
    );
  cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1392_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y130",
      INIT => X"FAFAFFFFFFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR4 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR2 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR0 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1392_o
    );
  cortexm0_u_logic_Rni2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rni2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rni2z4_IN,
      O => cortexm0_u_logic_Rni2z4_26029,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y130",
      INIT => X"FF7FFFFFFFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_I7r2z4_28060,
      ADR1 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR2 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR3 => cortexm0_u_logic_H3d3z4_5_0,
      ADR4 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR0 => cortexm0_u_logic_M1j2z4_26600,
      O => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o8_28061
    );
  cortexm0_u_logic_Jr1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => X"C44CC440C040C040"
    )
    port map (
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR0 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR1 => cortexm0_u_logic_Jr1wx42_26859,
      ADR3 => cortexm0_u_logic_Hnbwx4_B19wx4_XOR_49_o,
      ADR5 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Jr1wx43_29676
    );
  cortexm0_u_logic_Jr1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => X"F0A03020F0F0F0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o2_26861,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR0 => cortexm0_u_logic_I0d2z4_0,
      ADR2 => cortexm0_u_logic_Jr1wx43_29676,
      ADR5 => cortexm0_u_logic_Pri3z4_3_0,
      O => cortexm0_u_logic_Jr1wx4
    );
  cortexm0_u_logic_Cgyvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => X"4C7F00004C7F4C7F"
    )
    port map (
      ADR4 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_Cyq2z4_27132,
      ADR0 => cortexm0_u_logic_Nen2z4_27334,
      ADR2 => cortexm0_u_logic_Zcn2z4_26211,
      ADR3 => cortexm0_u_logic_G0w2z4_25894,
      O => cortexm0_u_logic_Cgyvx44_27158
    );
  cortexm0_u_logic_Xd8wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y126",
      INIT => X"000000000000CC40"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => cortexm0_u_logic_Xd8wx4
    );
  cortexm0_u_logic_H3d3z4_2 : X_FF
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H3d3z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H3d3z4_2_IN,
      O => cortexm0_u_logic_H3d3z4_2_26830,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ok7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"FFFFFF6EFFFFFF7F"
    )
    port map (
      ADR5 => cortexm0_u_logic_W893z4_27039,
      ADR2 => cortexm0_u_logic_Wu63z4_27040,
      ADR1 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR0 => cortexm0_u_logic_H3d3z4_5_0,
      ADR4 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR3 => cortexm0_u_logic_T1d3z4_4_26444,
      O => cortexm0_u_logic_Ok7wx43_27038
    );
  cortexm0_u_logic_Ok7wx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"FF0F8800FF0F0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sgp2z4_27567,
      ADR1 => cortexm0_u_logic_Ok7wx41_27568,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR5 => cortexm0_u_logic_Ok7wx43_27038,
      ADR4 => cortexm0_u_logic_Ok7wx42,
      O => N777
    );
  cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"FFFFFFFFFFFFFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR4 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR5 => cortexm0_u_logic_Yaz2z4_4_26354,
      ADR3 => cortexm0_u_logic_H3d3z4_5_0,
      O => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o
    );
  cortexm0_u_logic_Hc1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y127",
      INIT => X"F0503010FF553311"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hnr2z4_26347,
      ADR5 => cortexm0_u_logic_Cq93z4_26348,
      ADR0 => cortexm0_u_logic_Slr2z4_26349,
      ADR2 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR3 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR4 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => cortexm0_u_logic_Hc1wx42_26209
    );
  N1724_N1724_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mmux_Z78wx4110_14809,
      O => cortexm0_u_logic_Mmux_Z78wx4110_0
    );
  cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o5_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y122",
      INIT => X"FEFAFCF0EEAACC00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ble3z4_25919,
      ADR5 => cortexm0_u_logic_M9owx4,
      ADR0 => cortexm0_u_logic_F9owx4,
      ADR4 => cortexm0_u_logic_Lee3z4_25918,
      ADR1 => cortexm0_u_logic_I7owx4,
      ADR3 => cortexm0_u_logic_She3z4_27794,
      O => N1724
    );
  cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y122",
      INIT => X"FB3BFB3BFB3BFB3B"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR0 => cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4397_o,
      ADR3 => cortexm0_u_logic_Jvwwx4_Qvwwx4_AND_4339_o,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o1
    );
  cortexm0_u_logic_Mmux_Z78wx419 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y122",
      INIT => X"5555FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4206_o,
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4397_o,
      ADR3 => '1',
      ADR2 => '1',
      O => cortexm0_u_logic_Mmux_Z78wx4110_14809
    );
  cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4397_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y122",
      INIT => X"EEEEFC302222FC30"
    )
    port map (
      ADR2 => cortexm0_u_logic_H1qwx4,
      ADR0 => cortexm0_u_logic_Nrvwx4,
      ADR5 => cortexm0_u_logic_Ey9wx4,
      ADR3 => cortexm0_u_logic_Xcuwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4397_o
    );
  cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y122",
      INIT => X"0105030F00000000"
    )
    port map (
      ADR3 => ahbmi_hrdata_19_IBUF_0,
      ADR0 => cortexm0_u_logic_Bge3z4_27298,
      ADR4 => cortexm0_u_logic_G6owx4,
      ADR1 => cortexm0_u_logic_B7owx4,
      ADR2 => N1724,
      ADR5 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o1,
      O => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o
    );
  cortexm0_u_logic_Wthvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"FFC0FF00FFAAFFAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_J0l2z4_28086,
      ADR4 => cortexm0_u_logic_Roh2z4_30_0,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N386
    );
  cortexm0_u_logic_R5zvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"FEFFFAFA3200FAFA"
    )
    port map (
      ADR2 => cortexm0_u_logic_J0l2z4_28086,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_32_0,
      ADR5 => N386,
      O => N720
    );
  cortexm0_u_logic_U11wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"7000000077000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Z523z4_29098,
      ADR0 => cortexm0_u_logic_Cao2z4_29129,
      ADR1 => cortexm0_u_logic_Bf9wx4,
      ADR2 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR4 => cortexm0_u_logic_U11wx42_29212,
      ADR3 => cortexm0_u_logic_U11wx41_29675,
      O => cortexm0_u_logic_U11wx43_29211
    );
  cortexm0_u_logic_E163z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_E163z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_E163z4_IN,
      O => cortexm0_u_logic_E163z4_26835,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U11wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y125",
      INIT => X"F7FFF7FFF3FFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_If33z4_29116,
      ADR0 => cortexm0_u_logic_I113z4_29047,
      ADR1 => cortexm0_u_logic_Fgm2z4_26040,
      ADR2 => cortexm0_u_logic_Sjj2z4_26041,
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_U11wx41_29675
    );
  cortexm0_u_logic_H3d3z4_4_cortexm0_u_logic_H3d3z4_4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D6yvx42_pack_6,
      O => cortexm0_u_logic_D6yvx42_29677
    );
  cortexm0_u_logic_H3d3z4_4_cortexm0_u_logic_H3d3z4_4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_H3d3z4_5_15007,
      O => cortexm0_u_logic_H3d3z4_5_0
    );
  cortexm0_u_logic_H3d3z4_4 : X_FF
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H3d3z4_4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H3d3z4_4_IN,
      O => cortexm0_u_logic_H3d3z4_4_26225,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pcyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"00FF000000FF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => '1',
      O => cortexm0_u_logic_Pcyvx4
    );
  cortexm0_u_logic_D6yvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"AFCFAF0F"
    )
    port map (
      ADR0 => N1760,
      ADR1 => cortexm0_u_logic_Auk2z4_26334,
      ADR2 => cortexm0_u_logic_A8yvx4,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      O => cortexm0_u_logic_D6yvx42_pack_6
    );
  cortexm0_u_logic_H3d3z4_3 : X_FF
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H3d3z4_3_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H3d3z4_3_IN,
      O => cortexm0_u_logic_H3d3z4_3_26364,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fuawx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"F0FC05CD00CC05CD"
    )
    port map (
      ADR1 => cortexm0_u_logic_L8t2z4_25956,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_F57wx4,
      ADR3 => cortexm0_u_logic_Jf6wx4,
      ADR5 => cortexm0_u_logic_Pcyvx4,
      O => N164
    );
  cortexm0_u_logic_D6yvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"FFFFFDFDFFFFFDF5"
    )
    port map (
      ADR1 => cortexm0_u_logic_C9yvx4,
      ADR3 => cortexm0_u_logic_X0lwx4_Cwawx4_AND_6830_o,
      ADR5 => cortexm0_u_logic_D6yvx43_28350,
      ADR4 => cortexm0_u_logic_Kzxvx4_Dbgvx4_AND_3862_o,
      ADR0 => cortexm0_u_logic_H2xvx4,
      ADR2 => cortexm0_u_logic_D6yvx42_29677,
      O => cortexm0_u_logic_D6yvx4
    );
  cortexm0_u_logic_H3d3z4_1 : X_FF
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_IN,
      O => cortexm0_u_logic_H3d3z4_1_26318,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"BFFFBFFFBFFFBFFF"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Yaz2z4_2_26325,
      ADR3 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR1 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR2 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR5 => '1',
      O => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o
    );
  cortexm0_u_logic_D6yvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => X"FFFF0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_D6yvx4,
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => cortexm0_u_logic_D6yvx4_rt_15008
    );
  cortexm0_u_logic_H3d3z4_5 : X_FF
    generic map(
      LOC => "SLICE_X27Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H3d3z4_5_CLK,
      I => cortexm0_u_logic_D6yvx4_rt_15008,
      O => cortexm0_u_logic_H3d3z4_5_15007,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_P2uvx4_Mf8vx4_AND_644_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"0000100000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_K3l2z4_26454,
      ADR3 => cortexm0_u_logic_Kop2z4_26582,
      ADR4 => cortexm0_u_logic_Lz93z4_26581,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR0 => cortexm0_u_logic_Ffs2z4_26452,
      O => cortexm0_u_logic_P2uvx4_Mf8vx4_AND_644_o
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"FFFFFFFF00AA00EE"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Iuuvx4,
      ADR4 => cortexm0_u_logic_Wva2z4,
      ADR0 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o7_29688,
      ADR1 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o4,
      ADR5 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o6_0,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o8_28974
    );
  cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6581_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"0000000000001000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      ADR5 => cortexm0_u_logic_Uaj2z4_25893,
      ADR1 => cortexm0_u_logic_G0w2z4_25894,
      ADR2 => cortexm0_u_logic_Trq2z4_25895,
      ADR0 => cortexm0_u_logic_Cam2z4_25896,
      ADR3 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6581_o
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y106",
      INIT => X"0005000505055555"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_T7d3z4_26092,
      ADR3 => cortexm0_u_logic_Bmb3z4_27495,
      ADR0 => cortexm0_u_logic_Svs2z4_25914,
      ADR5 => cortexm0_u_logic_Oxuvx4,
      ADR4 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o7_29688
    );
  cortexm0_u_logic_Hmh3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y141",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hmh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hmh3z4_IN,
      O => cortexm0_u_logic_Hmh3z4_27422,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mof3z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mof3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mof3z4_IN,
      O => cortexm0_u_logic_Mof3z4_28431,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4158 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y131",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Pri3z4_22_0,
      ADR5 => cortexm0_u_logic_Pri3z4_21_0,
      O => cortexm0_u_logic_Mmux_Z78wx4160
    );
  cortexm0_u_logic_Mmux_Z78wx4160_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y131",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pri3z4_7_0,
      ADR3 => cortexm0_u_logic_Pri3z4_9_0,
      ADR1 => cortexm0_u_logic_Pri3z4_12_0,
      ADR2 => cortexm0_u_logic_Pri3z4_14_0,
      ADR5 => cortexm0_u_logic_Pri3z4_13_0,
      ADR4 => cortexm0_u_logic_Pri3z4_31_0,
      O => N1281
    );
  cortexm0_u_logic_Uz9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y131",
      INIT => X"FF00FF00FFAAFFA0"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR3 => cortexm0_u_logic_Uz9wx41_27612,
      ADR4 => cortexm0_u_logic_W19wx45_26493,
      ADR2 => cortexm0_u_logic_W19wx43_26492,
      ADR5 => cortexm0_u_logic_Uvzvx4,
      O => cortexm0_u_logic_Uz9wx42_27406
    );
  cortexm0_u_logic_Uvzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y131",
      INIT => X"FEBADC9876325410"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qowwx42_27878,
      ADR3 => cortexm0_u_logic_Qowwx41_27872,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_Uvzvx41_28150,
      ADR4 => cortexm0_u_logic_Uvzvx43_28154,
      O => cortexm0_u_logic_Uvzvx4
    );
  cortexm0_u_logic_V223z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_V223z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V223z4_IN,
      O => cortexm0_u_logic_V223z4_27293,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Feqwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y137",
      INIT => X"FF0F0000FF550000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Yx73z4_27168,
      ADR2 => cortexm0_u_logic_Pst2z4_27169,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Feqwx43_27165
    );
  cortexm0_u_logic_O5k2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_O5k2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O5k2z4_IN,
      O => cortexm0_u_logic_O5k2z4_27323,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y139",
      INIT => X"00000FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Wnh3z4_28311,
      ADR2 => cortexm0_u_logic_Hmh3z4_27422,
      ADR3 => cortexm0_u_logic_Bf9wx4,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o3_29023
    );
  cortexm0_u_logic_Ohd2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y135",
      INIT => X"FEDC7654BA983210"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fzl2z4_26138,
      ADR1 => cortexm0_u_logic_Qzq2z4_26137,
      ADR3 => cortexm0_u_logic_G4qwx4,
      ADR4 => cortexm0_u_logic_D9uwx4,
      ADR5 => cortexm0_u_logic_Icxwx4,
      ADR2 => cortexm0_u_logic_Mnvwx4,
      O => cortexm0_u_logic_Ohd2z4
    );
  cortexm0_u_logic_Hk0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y135",
      INIT => X"FFFFFFFF57DF00CC"
    )
    port map (
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Hqg3z4_26461,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_Avg3z4_26245,
      ADR5 => cortexm0_u_logic_Hk0wx49_26441,
      O => cortexm0_u_logic_Hk0wx410_29682
    );
  cortexm0_u_logic_Hk0wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y135",
      INIT => X"FF00D000FF000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Olg3z4_26261,
      ADR1 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR3 => cortexm0_u_logic_Hk0wx41_26458,
      ADR5 => cortexm0_u_logic_Hk0wx412_26459,
      ADR4 => cortexm0_u_logic_Hk0wx48_26460,
      ADR2 => cortexm0_u_logic_Hk0wx410_29682,
      O => cortexm0_u_logic_Hk0wx413_26456
    );
  cortexm0_u_logic_Hk0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y136",
      INIT => X"CCCFCCCFEEEFFFEF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nag3z4_26442,
      ADR4 => cortexm0_u_logic_Dng3z4_26443,
      ADR1 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR0 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR5 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Hk0wx49_26441
    );
  cortexm0_u_logic_O7zvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y136",
      INIT => X"DD000D00DDDD0D0D"
    )
    port map (
      ADR5 => cortexm0_u_logic_Rro2z4_26376,
      ADR2 => cortexm0_u_logic_J5i3z4_26377,
      ADR0 => cortexm0_u_logic_Rhi2z4_26378,
      ADR1 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR3 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR4 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_O7zvx46_26375
    );
  cortexm0_u_logic_Feqwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y136",
      INIT => X"FFFFFFFFAABAFABA"
    )
    port map (
      ADR1 => cortexm0_u_logic_V0k2z4_27166,
      ADR4 => cortexm0_u_logic_K2k2z4_27167,
      ADR2 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR0 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => cortexm0_u_logic_Feqwx41_27160,
      O => cortexm0_u_logic_Feqwx42_29683
    );
  cortexm0_u_logic_Ql13z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ql13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ql13z4_IN,
      O => cortexm0_u_logic_Ql13z4_27421,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Feqwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y136",
      INIT => X"F531F531F5310000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Z3k2z4_27163,
      ADR1 => cortexm0_u_logic_Po63z4_27164,
      ADR2 => cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1398_o,
      ADR3 => cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1396_o,
      ADR5 => cortexm0_u_logic_Feqwx43_27165,
      ADR4 => cortexm0_u_logic_Feqwx42_29683,
      O => cortexm0_u_logic_Feqwx4
    );
  cortexm0_u_logic_Hrcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y138",
      INIT => X"0030003133333333"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR1 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      O => cortexm0_u_logic_Hrcvx4
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y138",
      INIT => X"A000F00000000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Djh3z4_27439,
      ADR0 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR3 => cortexm0_u_logic_Fexwx4,
      ADR5 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o3_29023,
      ADR2 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o1_29021,
      O => N770
    );
  cortexm0_u_logic_Kjk2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kjk2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kjk2z4_IN,
      O => cortexm0_u_logic_Kjk2z4_27693,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y138",
      INIT => X"F303535303035353"
    )
    port map (
      ADR1 => cortexm0_u_logic_S8k2z4_27055,
      ADR0 => cortexm0_u_logic_Hak2z4_26217,
      ADR3 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o2_29022,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => N770,
      ADR4 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o
    );
  cortexm0_u_logic_Qs0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y140",
      INIT => X"50550000F0FF0000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_V223z4_27293,
      ADR0 => cortexm0_u_logic_Tvn2z4_27294,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR2 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR4 => cortexm0_u_logic_Qs0wx42_29685,
      O => cortexm0_u_logic_Qs0wx43_27292
    );
  cortexm0_u_logic_Tvn2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tvn2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tvn2z4_IN,
      O => cortexm0_u_logic_Tvn2z4_27294,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qs0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y140",
      INIT => X"FFFFFFFFFFFF3F77"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wu53z4_27290,
      ADR2 => cortexm0_u_logic_Nl43z4_27291,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR1 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Qs0wx42_29685
    );
  cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1398_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y133",
      INIT => X"FF0FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR4 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR3 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1398_o
    );
  cortexm0_u_logic_H6ewx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y133",
      INIT => X"FF00FF00EFEFECEC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR0 => N1349,
      ADR4 => N1348,
      ADR3 => cortexm0_u_logic_Fexwx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      O => N78
    );
  cortexm0_u_logic_K5zvx463_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y133",
      INIT => X"FFFFFFFFFFA0FFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Whh2z4,
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Idk2z4_27659,
      ADR0 => cortexm0_u_logic_Ymawx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26061,
      O => N483
    );
  cortexm0_u_logic_Tiz2z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tiz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tiz2z4_IN,
      O => cortexm0_u_logic_Tiz2z4_29177,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K5zvx463 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y133",
      INIT => X"80C088CCA0F0AAFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_Izpvx4,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => cortexm0_u_logic_K5zvx461_28986,
      ADR3 => N483,
      ADR4 => cortexm0_u_logic_Pri3z4_29_0,
      O => cortexm0_u_logic_K5zvx46
    );
  cortexm0_u_logic_E5owx44_SW3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"C4C4FFC4F5F5FFF5"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wbk2z4_26381,
      ADR2 => cortexm0_u_logic_P2a3z4_26382,
      ADR0 => cortexm0_u_logic_Uyv2z4_26380,
      ADR1 => cortexm0_u_logic_Uqi2z4_26383,
      ADR3 => cortexm0_u_logic_Hzj2z4_26979,
      ADR4 => cortexm0_u_logic_Qrp2z4_27113,
      O => N1236
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"BFFF8CFF00000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dks2z4_27601,
      ADR0 => cortexm0_u_logic_Lns2z4_26495,
      ADR2 => cortexm0_u_logic_Trq2z4_25895,
      ADR3 => cortexm0_u_logic_Cam2z4_25896,
      ADR1 => cortexm0_u_logic_R1w2z4_25897,
      ADR5 => cortexm0_u_logic_Pgb2z4,
      O => N790
    );
  cortexm0_u_logic_Pgb2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Uaj2z4_25893,
      ADR5 => cortexm0_u_logic_G0w2z4_25894,
      O => cortexm0_u_logic_Pgb2z4
    );
  cortexm0_u_logic_Uqi2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uqi2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uqi2z4_IN,
      O => cortexm0_u_logic_Uqi2z4_26383,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_SF28411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y105",
      INIT => X"FEFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tdp2z4_25892,
      ADR1 => cortexm0_u_logic_Trq2z4_25895,
      ADR3 => cortexm0_u_logic_Cam2z4_25896,
      ADR5 => cortexm0_u_logic_Uqi2z4_26383,
      ADR2 => cortexm0_u_logic_R1w2z4_25897,
      ADR4 => cortexm0_u_logic_Pgb2z4,
      O => cortexm0_u_logic_SF2841
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"FEFAEEAAFCF0CC00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mis2z4_26692,
      ADR5 => cortexm0_u_logic_Kss2z4_27366,
      ADR2 => cortexm0_u_logic_B1a3z4_26385,
      ADR4 => cortexm0_u_logic_Sta2z4,
      ADR3 => cortexm0_u_logic_Qsa2z4,
      ADR0 => cortexm0_u_logic_Mxa2z4,
      O => N1640
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"0000153700000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jxs2z4_25912,
      ADR0 => cortexm0_u_logic_Pcd3z4_27184,
      ADR3 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      ADR2 => cortexm0_u_logic_Dwa2z4,
      ADR5 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o11_26696,
      ADR4 => N1640,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o9
    );
  cortexm0_u_logic_Mxa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"0000000000004000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      ADR5 => cortexm0_u_logic_Uaj2z4_25893,
      ADR0 => cortexm0_u_logic_G0w2z4_25894,
      ADR2 => cortexm0_u_logic_Trq2z4_25895,
      ADR3 => cortexm0_u_logic_Cam2z4_25896,
      ADR1 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Mxa2z4
    );
  cortexm0_u_logic_B1a3z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_P2uvx4_Mf8vx4_AND_644_o,
      CLK => NlwBufferSignal_cortexm0_u_logic_B1a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B1a3z4_IN,
      O => cortexm0_u_logic_B1a3z4_26385,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o10_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y104",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Kss2z4_27366,
      ADR4 => cortexm0_u_logic_Mxa2z4,
      O => N1429
    );
  cortexm0_u_logic_Mmux_Z78wx4162 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y134",
      INIT => X"DDDDDDDDDCDDDDDD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => cortexm0_u_logic_Y5zvx4,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4126_26013,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4155,
      ADR4 => N960,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4163,
      O => cortexm0_u_logic_Z78wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4155_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y134",
      INIT => X"4000000000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Do1wx431,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4156,
      ADR2 => cortexm0_u_logic_Yqzvx4_26811,
      ADR5 => cortexm0_u_logic_Va3wx4_26812,
      ADR3 => cortexm0_u_logic_Xfzvx42_26813,
      ADR1 => cortexm0_u_logic_K5zvx46,
      O => N960
    );
  cortexm0_u_logic_Ducvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y134",
      INIT => X"004E004400EE00E4"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ohh3z4_26612,
      ADR4 => cortexm0_u_logic_Cqo2z4_27304,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_L562z4_S562z4_AND_5884_o4_27305,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => cortexm0_u_logic_Ducvx4
    );
  cortexm0_u_logic_An73z4 : X_FF
    generic map(
      LOC => "SLICE_X27Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_An73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_An73z4_IN,
      O => cortexm0_u_logic_An73z4_27691,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_F8wwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y134",
      INIT => X"330F330F550055FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zkk2z4_28179,
      ADR1 => cortexm0_u_logic_Rd63z4_28180,
      ADR2 => cortexm0_u_logic_Kjk2z4_27693,
      ADR0 => cortexm0_u_logic_An73z4_27691,
      ADR5 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR3 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1348
    );
  cortexm0_u_logic_Oxbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y132",
      INIT => X"000000000CACFCAC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Efp2z4_27378,
      ADR0 => cortexm0_u_logic_U593z4_27486,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR3 => cortexm0_u_logic_Kuc2z4,
      ADR4 => cortexm0_u_logic_Euzvx45_27558,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => cortexm0_u_logic_Oxbvx4
    );
  cortexm0_u_logic_Pg1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y132",
      INIT => X"33331111FFFF5555"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Oir2z4_26885,
      ADR0 => cortexm0_u_logic_Sa23z4_26886,
      ADR4 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Pg1wx41_26884
    );
  cortexm0_u_logic_Mmux_Z78wx4161_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y132",
      INIT => X"CCCC0000CCCD0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR4 => cortexm0_u_logic_Mdzvx42_25926,
      ADR0 => cortexm0_u_logic_Pri3z4_23_0,
      ADR3 => cortexm0_u_logic_Pri3z4_26_0,
      ADR5 => cortexm0_u_logic_Pri3z4_27_0,
      ADR2 => cortexm0_u_logic_Pri3z4_30_0,
      O => N730
    );
  cortexm0_u_logic_Mmux_Z78wx4161 : X_LUT6
    generic map(
      LOC => "SLICE_X27Y132",
      INIT => X"3333333333333327"
    )
    port map (
      ADR1 => N731_0,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4161_25922,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4160,
      ADR4 => N1281,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4159_25924,
      ADR2 => N730,
      O => cortexm0_u_logic_Mmux_Z78wx4163
    );
  cortexm0_u_logic_Spl2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Spl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Spl2z4_IN,
      O => cortexm0_u_logic_Spl2z4_27714,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"FFFFEAC0EAC0EAC0"
    )
    port map (
      ADR2 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR0 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR1 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o41,
      ADR4 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o2_26132,
      ADR3 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o1_26133,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      O => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o3_26128
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y119",
      INIT => X"E2E2E2E2F0E2E2E2"
    )
    port map (
      ADR0 => N657,
      ADR2 => N658,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR3 => cortexm0_u_logic_Qjuwx4,
      ADR1 => cortexm0_u_logic_Tuvwx4,
      ADR5 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1125,
      O => N1125_0
    );
  cortexm0_u_logic_Kkrvx46_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y121"
    )
    port map (
      IA => '0',
      IB => N1567,
      O => N1125,
      SEL => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_28892
    );
  ahbmo_htrans_0_OBUF_1_396_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"0000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_396_D6LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Kkrvx46_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"FAF0FAF0FAF0BA30"
    )
    port map (
      ADR1 => cortexm0_u_logic_U7w2z4_26111,
      ADR5 => cortexm0_u_logic_Ywi2z4_26112,
      ADR4 => cortexm0_u_logic_Wfuwx4,
      ADR0 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o21,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_28280,
      O => N1567
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"FFFFAAAA33332222"
    )
    port map (
      ADR3 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Bzowx4,
      ADR4 => cortexm0_u_logic_R0wwx4_Y0wwx4_AND_4224_o,
      ADR0 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR5 => cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4206_o,
      O => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_28892
    );
  cortexm0_u_logic_Kkrvx46_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y121",
      INIT => X"EEEC0000AAA00000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ywi2z4_26112,
      ADR3 => cortexm0_u_logic_Wfuwx4,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o21,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR4 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o1_28892,
      ADR0 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o5_28280,
      O => N1126
    );
  cortexm0_u_logic_E5owx44_SW8 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y112",
      INIT => X"FFFFFFFFFFFDFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_E5owx43_26758,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR1 => N1178,
      ADR2 => N754,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR4 => N1079,
      O => N1158
    );
  N1421_N1421_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F9owx4_pack_2,
      O => cortexm0_u_logic_F9owx4
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"EECCAA00EECCAA00"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Zva3z4_26919,
      ADR4 => cortexm0_u_logic_Nnc3z4_26920,
      ADR1 => cortexm0_u_logic_F9owx4,
      ADR0 => cortexm0_u_logic_I7owx4,
      O => N1421
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"0000000022332030"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ipn2z4_26916,
      ADR3 => cortexm0_u_logic_Bzowx4,
      ADR4 => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3559_o,
      ADR0 => cortexm0_u_logic_Mydwx4,
      ADR2 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR5 => N1421,
      O => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_26915
    );
  cortexm0_u_logic_M9owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"88AA000088AA0000"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Wai2z4_26011,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Ts5wx4,
      ADR3 => cortexm0_u_logic_Lstwx42_26294,
      ADR5 => '1',
      O => cortexm0_u_logic_M9owx4
    );
  cortexm0_u_logic_F9owx41 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"C0F00000"
    )
    port map (
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR4 => cortexm0_u_logic_Wai2z4_26011,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Lstwx42_26294,
      O => cortexm0_u_logic_F9owx4_pack_2
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y114",
      INIT => X"00111111005F5F5F"
    )
    port map (
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_18_IBUF_0,
      ADR5 => cortexm0_u_logic_G6owx4,
      ADR1 => cortexm0_u_logic_C9a3z4_26938,
      ADR3 => cortexm0_u_logic_Ipn2z4_26916,
      ADR4 => cortexm0_u_logic_M9owx4,
      O => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o1_26939
    );
  cortexm0_u_logic_Wbk2z4_cortexm0_u_logic_Wbk2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1148,
      O => N1148_0
    );
  cortexm0_u_logic_E5owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"0DAF00AA0F2F00AA"
    )
    port map (
      ADR2 => cortexm0_u_logic_X9n2z4_26384,
      ADR4 => cortexm0_u_logic_Wbk2z4_26381,
      ADR1 => cortexm0_u_logic_P2a3z4_26382,
      ADR5 => cortexm0_u_logic_Uqi2z4_26383,
      ADR0 => cortexm0_u_logic_Uyv2z4_26380,
      ADR3 => cortexm0_u_logic_B1a3z4_26385,
      O => cortexm0_u_logic_E5owx41_29155
    );
  cortexm0_u_logic_Mmux_Hzywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"DDDD0808DDDD0808"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_P2a3z4_26382,
      ADR4 => cortexm0_u_logic_Uqi2z4_26383,
      ADR0 => cortexm0_u_logic_Uyv2z4_26380,
      ADR2 => cortexm0_u_logic_Wbk2z4_26381,
      ADR5 => '1',
      O => cortexm0_u_logic_Hzywx4
    );
  cortexm0_u_logic_E5owx44_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"002200F2"
    )
    port map (
      ADR3 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o,
      ADR1 => cortexm0_u_logic_P2a3z4_26382,
      ADR4 => cortexm0_u_logic_Uqi2z4_26383,
      ADR0 => cortexm0_u_logic_Uyv2z4_26380,
      ADR2 => cortexm0_u_logic_Wbk2z4_26381,
      O => N1148
    );
  cortexm0_u_logic_Wbk2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wbk2z4_CLK,
      I => cortexm0_u_logic_T5mvx4,
      O => cortexm0_u_logic_Wbk2z4_26381,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_T5mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"45F500F0CFFF00F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pmvvx4,
      ADR3 => cortexm0_u_logic_Sx3wx4,
      ADR1 => cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5362_o,
      ADR4 => cortexm0_u_logic_Wbk2z4_26381,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR5 => cortexm0_u_logic_Zta2z4,
      O => cortexm0_u_logic_T5mvx4
    );
  cortexm0_u_logic_Zta2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y108",
      INIT => X"0002000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uaj2z4_25893,
      ADR5 => cortexm0_u_logic_G0w2z4_25894,
      ADR3 => cortexm0_u_logic_R1w2z4_25897,
      ADR4 => cortexm0_u_logic_Cam2z4_25896,
      ADR2 => cortexm0_u_logic_Trq2z4_25895,
      ADR1 => cortexm0_u_logic_Tdp2z4_25892,
      O => cortexm0_u_logic_Zta2z4
    );
  cortexm0_u_logic_Dwa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"1000000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tdp2z4_25892,
      ADR1 => cortexm0_u_logic_Uaj2z4_25893,
      ADR2 => cortexm0_u_logic_G0w2z4_25894,
      ADR5 => cortexm0_u_logic_Trq2z4_25895,
      ADR3 => cortexm0_u_logic_Cam2z4_25896,
      ADR4 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Dwa2z4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"003F000000000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Qrp2z4_27113,
      ADR1 => cortexm0_u_logic_Fxa2z4,
      ADR3 => N1431,
      ADR4 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o4,
      ADR5 => cortexm0_u_logic_SF2052,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o2_28973
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"FFECEEECFFA0AAA0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bjd3z4_26705,
      ADR1 => cortexm0_u_logic_Tqs2z4_26093,
      ADR2 => cortexm0_u_logic_Azs2z4_25915,
      ADR3 => cortexm0_u_logic_Pguvx4,
      ADR0 => cortexm0_u_logic_Dwa2z4,
      ADR5 => cortexm0_u_logic_Mxa2z4,
      O => N1431
    );
  cortexm0_u_logic_Pguvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y107",
      INIT => X"0000000010000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tdp2z4_25892,
      ADR0 => cortexm0_u_logic_Uaj2z4_25893,
      ADR2 => cortexm0_u_logic_G0w2z4_25894,
      ADR3 => cortexm0_u_logic_Trq2z4_25895,
      ADR5 => cortexm0_u_logic_Cam2z4_25896,
      ADR4 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Pguvx4
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"AABBAAAAAABBBFBF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_26407,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_26408,
      ADR1 => N657,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_26399,
      O => N918
    );
  cortexm0_u_logic_X553z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_X553z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X553z4_IN,
      O => cortexm0_u_logic_X553z4_27483,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y118",
      INIT => X"9B998A8813110200"
    )
    port map (
      ADR1 => cortexm0_u_logic_C3w2z4_26400,
      ADR0 => cortexm0_u_logic_Wxp2z4_26401,
      ADR2 => N1107_0,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o7_26403,
      ADR4 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR5 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_26399
    );
  N1159_N1159_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1173_pack_1,
      O => N1173
    );
  cortexm0_u_logic_E5owx44_SW9 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"FFEEFFEAFFAAFFEA"
    )
    port map (
      ADR3 => cortexm0_u_logic_U7w2z4_26111,
      ADR0 => cortexm0_u_logic_Ywi2z4_26112,
      ADR1 => cortexm0_u_logic_E5owx43_26758,
      ADR2 => N1172,
      ADR5 => N1173,
      ADR4 => N1079,
      O => N1159
    );
  cortexm0_u_logic_E5owx44_SW9_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"5557111355571113"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qrp2z4_27113,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR3 => N754,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR5 => '1',
      O => N1172
    );
  cortexm0_u_logic_E5owx44_SW9_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X28Y113",
      INIT => X"00070003"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qrp2z4_27113,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR3 => N754,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => N1173_pack_1
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"FF88FF8FFF88F888"
    )
    port map (
      ADR1 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR4 => N814,
      ADR0 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o51,
      ADR2 => cortexm0_u_logic_E5owx4,
      ADR5 => N1238,
      ADR3 => N1239_0,
      O => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3_27584
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"F4FCF0F044CC0000"
    )
    port map (
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR0 => cortexm0_u_logic_U18wx4,
      ADR2 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR4 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o2_28585,
      ADR5 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o1_28586,
      O => N1238
    );
  cortexm0_u_logic_Ojnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"CCCC00FFCCCCF5FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Z7i2z4_27581,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => N403_0,
      ADR4 => cortexm0_u_logic_C4pvx4,
      ADR0 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3_27584,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o1,
      O => cortexm0_u_logic_Ojnvx41_29693
    );
  cortexm0_u_logic_Z7i2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z7i2z4_CLK,
      I => cortexm0_u_logic_Ojnvx4,
      O => cortexm0_u_logic_Z7i2z4_27581,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ojnvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y115",
      INIT => X"CCCCCCCCCCCDCCCC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => hready,
      ADR3 => cortexm0_u_logic_Mtqvx4,
      ADR5 => cortexm0_u_logic_O3pvx4,
      ADR1 => cortexm0_u_logic_Ojnvx41_29693,
      O => cortexm0_u_logic_Ojnvx4
    );
  cortexm0_u_logic_Kzqvx42_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"FF77FF77FF77FF37"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hzj2z4_26979,
      ADR5 => cortexm0_u_logic_H6tvx4,
      ADR4 => cortexm0_u_logic_I7owx4,
      ADR2 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR0 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o12_27828,
      ADR1 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      O => N1024
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"00FF00A0CCFFCCEC"
    )
    port map (
      ADR5 => cortexm0_u_logic_T5g3z4_28358,
      ADR3 => cortexm0_u_logic_H6tvx4,
      ADR0 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o11_0,
      ADR4 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o10_29227,
      ADR2 => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4056_o,
      ADR1 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o4_28355,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o12_27828
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y116",
      INIT => X"30F033FF33FF33FF"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_K7g3z4_27964,
      ADR5 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_Xjuwx4_Ekuwx4_AND_4056_o,
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR1 => cortexm0_u_logic_I7owx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o4_28355
    );
  cortexm0_u_logic_Bo0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"FFFF00FFF0F000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_W6iwx4,
      ADR5 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798,
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR4 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      O => N10
    );
  cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"0000070007000700"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wia3z4_28588,
      ADR1 => cortexm0_u_logic_Hub3z4_26706,
      ADR0 => cortexm0_u_logic_M9owx4,
      ADR5 => cortexm0_u_logic_G6owx4,
      ADR2 => N1626,
      ADR3 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o2_29696,
      O => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o
    );
  cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"7700777700000000"
    )
    port map (
      ADR2 => '1',
      ADR0 => ahbmi_hrdata_27_IBUF_0,
      ADR1 => cortexm0_u_logic_B7owx4,
      ADR4 => cortexm0_u_logic_Bzowx4,
      ADR3 => cortexm0_u_logic_Zwwwx4_Gxwwx4_AND_4345_o,
      ADR5 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o1_29695,
      O => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o2_29696
    );
  cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y117",
      INIT => X"1555555511555555"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qfc3z4_26704,
      ADR3 => cortexm0_u_logic_Wai2z4_26011,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR5 => cortexm0_u_logic_Lstwx42_26294,
      ADR0 => cortexm0_u_logic_Intwx4_Pntwx4_AND_3952_o,
      O => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o1_29695
    );
  cortexm0_u_logic_Gmd3z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gmd3z4_CLK,
      I => cortexm0_u_logic_Uehvx4_15635,
      O => cortexm0_u_logic_Gmd3z4_27869,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Uehvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y120",
      INIT => X"FFDCFFDCFFFFDCDC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Roh2z4_10_0,
      ADR0 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR3 => N355,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR4 => N620,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Uehvx4_15635
    );
  N468_N468_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N468,
      O => N468_0
    );
  cortexm0_u_logic_C2rvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y109"
    )
    port map (
      IA => N1514,
      IB => N1515,
      O => N468,
      SEL => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130
    );
  cortexm0_u_logic_C2rvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"FCCCF000FCDDF055"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tbuvx4,
      ADR0 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR4 => cortexm0_u_logic_Dwl2z4_26505,
      ADR1 => cortexm0_u_logic_O1rvx4,
      ADR2 => cortexm0_u_logic_G0w2z4_25894,
      O => N1514
    );
  cortexm0_u_logic_C2rvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y109",
      INIT => X"BAAA3000FAFAF0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_G0w2z4_25894,
      ADR3 => cortexm0_u_logic_Mtqvx43_26817,
      ADR1 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR5 => hready,
      ADR0 => cortexm0_u_logic_Dwl2z4_26505,
      ADR4 => cortexm0_u_logic_O1rvx4,
      O => N1515
    );
  cortexm0_u_logic_Av13z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Av13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Av13z4_IN,
      O => cortexm0_u_logic_Av13z4_27416,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6015_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y124",
      INIT => X"FF3FFFFF5FFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nt03z4_28067,
      ADR2 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR0 => cortexm0_u_logic_Av13z4_27416,
      ADR4 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6015_o2_28163
    );
  cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y124",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o
    );
  cortexm0_u_logic_Euzvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y124",
      INIT => X"008A8A8A00CFCFCF"
    )
    port map (
      ADR2 => cortexm0_u_logic_H133z4_28151,
      ADR5 => cortexm0_u_logic_Zj53z4_28155,
      ADR3 => N794,
      ADR1 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR4 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      O => cortexm0_u_logic_Euzvx44_27563
    );
  cortexm0_u_logic_Aru2z4_cortexm0_u_logic_Aru2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(32),
      O => cortexm0_u_logic_Pri3z4_32_0
    );
  cortexm0_u_logic_Aru2z4_cortexm0_u_logic_Aru2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(31),
      O => cortexm0_u_logic_Pri3z4_31_0
    );
  cortexm0_u_logic_Aru2z4_cortexm0_u_logic_Aru2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(30),
      O => cortexm0_u_logic_Pri3z4_30_0
    );
  cortexm0_u_logic_Aru2z4_cortexm0_u_logic_Aru2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(29),
      O => cortexm0_u_logic_Pri3z4_29_0
    );
  cortexm0_u_logic_Aru2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aru2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aru2z4_IN,
      O => cortexm0_u_logic_Aru2z4_27692,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_n16585_32_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y133",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_n16585_32_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_32_rt_15815
    );
  ahbmo_htrans_0_OBUF_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_32_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y133"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_28_Q_28668,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_32_Q_28673,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_32_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(32),
      O(2) => cortexm0_u_logic_Pri3z4(31),
      O(1) => cortexm0_u_logic_Pri3z4(30),
      O(0) => cortexm0_u_logic_Pri3z4(29),
      S(3) => cortexm0_u_logic_n16585_32_rt_15815,
      S(2) => cortexm0_u_logic_n16585_31_rt_15808,
      S(1) => cortexm0_u_logic_n16585_30_rt_15818,
      S(0) => cortexm0_u_logic_n16585_29_rt_15824
    );
  cortexm0_u_logic_n16585_31_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y133",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_31_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_31_rt_15808
    );
  ahbmo_htrans_0_OBUF_1_2_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_2_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_30_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y133",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_30_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_30_rt_15818
    );
  ahbmo_htrans_0_OBUF_1_3_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_3_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_29_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y133",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_29_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_29_rt_15824
    );
  ahbmo_htrans_0_OBUF_1_4_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y133",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_4_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_R6v2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_R6v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_R6v2z4_IN,
      O => cortexm0_u_logic_R6v2z4_27882,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Svqwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y122",
      INIT => X"00330F3FFF330F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_R283z4_27873,
      ADR2 => cortexm0_u_logic_Ipm2z4_27880,
      ADR5 => cortexm0_u_logic_It63z4_27876,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      O => cortexm0_u_logic_Svqwx44_28046
    );
  cortexm0_u_logic_Fgm2z4_2_cortexm0_u_logic_Fgm2z4_2_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(16),
      O => cortexm0_u_logic_Pri3z4_16_0
    );
  cortexm0_u_logic_Fgm2z4_2_cortexm0_u_logic_Fgm2z4_2_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(15),
      O => cortexm0_u_logic_Pri3z4_15_0
    );
  cortexm0_u_logic_Fgm2z4_2_cortexm0_u_logic_Fgm2z4_2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(14),
      O => cortexm0_u_logic_Pri3z4_14_0
    );
  cortexm0_u_logic_Fgm2z4_2_cortexm0_u_logic_Fgm2z4_2_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(13),
      O => cortexm0_u_logic_Pri3z4_13_0
    );
  cortexm0_u_logic_Fgm2z4_2 : X_FF
    generic map(
      LOC => "SLICE_X28Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_IN,
      O => cortexm0_u_logic_Fgm2z4_2_26144,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_n16585_16_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y129",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_16_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_16_rt_15788
    );
  ahbmo_htrans_0_OBUF_1_17_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_17_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_16_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y129"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_12_Q_28648,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_16_Q_28653,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_16_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(16),
      O(2) => cortexm0_u_logic_Pri3z4(15),
      O(1) => cortexm0_u_logic_Pri3z4(14),
      O(0) => cortexm0_u_logic_Pri3z4(13),
      S(3) => cortexm0_u_logic_n16585_16_rt_15788,
      S(2) => cortexm0_u_logic_n16585_15_rt_15781,
      S(1) => cortexm0_u_logic_n16585_14_rt_15791,
      S(0) => cortexm0_u_logic_n16585_13_rt_15797
    );
  cortexm0_u_logic_n16585_15_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y129",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_15_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_15_rt_15781
    );
  ahbmo_htrans_0_OBUF_1_18_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_18_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_14_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y129",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_14_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_14_rt_15791
    );
  ahbmo_htrans_0_OBUF_1_19_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_19_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_13_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y129",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_13_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_13_rt_15797
    );
  ahbmo_htrans_0_OBUF_1_20_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_20_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Do1wx4311_cortexm0_u_logic_Do1wx4311_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(33),
      O => cortexm0_u_logic_Pri3z4_33_0
    );
  cortexm0_u_logic_Do1wx4311 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y134",
      INIT => X"CCFF33FF20208080"
    )
    port map (
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o,
      ADR4 => cortexm0_u_logic_S3cwx4,
      ADR2 => cortexm0_u_logic_Fuawx41,
      O => cortexm0_u_logic_Do1wx4311_29698
    );
  cortexm0_u_logic_Madd_Pri3z4_xor_33_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y134"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_32_Q_28673,
      CYINIT => '0',
      CO(3) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_3_UNCONNECTED,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_CO_0_UNCONNECTED,
      DI(3) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_3_UNCONNECTED,
      DI(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_2_UNCONNECTED,
      DI(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_1_UNCONNECTED,
      DI(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_DI_0_UNCONNECTED,
      O(3) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_3_UNCONNECTED,
      O(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_2_UNCONNECTED,
      O(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_O_1_UNCONNECTED,
      O(0) => cortexm0_u_logic_Pri3z4(33),
      S(3) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_3_UNCONNECTED,
      S(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_2_UNCONNECTED,
      S(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_xor_33_S_1_UNCONNECTED,
      S(0) => cortexm0_u_logic_Madd_n16585_cy_32_rt_15850
    );
  cortexm0_u_logic_Do1wx4312 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y134",
      INIT => X"EC00DC00ECECDCDC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR0 => cortexm0_u_logic_S3cwx4,
      ADR2 => cortexm0_u_logic_Olzvx4,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR1 => cortexm0_u_logic_Do1wx4311_29698,
      ADR5 => cortexm0_u_logic_Pri3z4_11_0,
      O => cortexm0_u_logic_Do1wx431
    );
  cortexm0_u_logic_Madd_n16585_cy_32_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y134",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Madd_n16585_cy_32_0,
      O => cortexm0_u_logic_Madd_n16585_cy_32_rt_15850
    );
  cortexm0_u_logic_Svqwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"00FF00FF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      ADR4 => cortexm0_u_logic_Svqwx44_28046,
      ADR3 => cortexm0_u_logic_Svqwx43_29697,
      O => N511
    );
  cortexm0_u_logic_Svqwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"0033FF330F3F0F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ixt2z4_27874,
      ADR2 => cortexm0_u_logic_Wqm2z4_27879,
      ADR4 => cortexm0_u_logic_Ksm2z4_27875,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      O => cortexm0_u_logic_Svqwx43_29697
    );
  cortexm0_u_logic_Bv03z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bv03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bv03z4_IN,
      O => cortexm0_u_logic_Bv03z4_27354,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Svqwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y123",
      INIT => X"FAEAD8C850405040"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wzy2z4_26030,
      ADR2 => N970,
      ADR5 => N971,
      ADR1 => cortexm0_u_logic_Duuwx421,
      ADR3 => cortexm0_u_logic_Svqwx44_28046,
      ADR4 => cortexm0_u_logic_Svqwx43_29697,
      O => cortexm0_u_logic_Svqwx4
    );
  cortexm0_u_logic_Sscvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y135",
      INIT => X"050500010F0F0F0F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR2 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o,
      O => cortexm0_u_logic_Sscvx4
    );
  cortexm0_u_logic_Izpvx47_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y135",
      INIT => X"A0550055A0000000"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Aez2z4_29135,
      ADR5 => cortexm0_u_logic_Kjk2z4_27693,
      ADR4 => cortexm0_u_logic_M1j2z4_26600,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      O => N1264
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y135",
      INIT => X"CC00FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Aez2z4_29135,
      ADR3 => cortexm0_u_logic_Ue9wx4,
      ADR5 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o3_29194,
      ADR4 => cortexm0_u_logic_F8wwx4,
      O => N1425
    );
  cortexm0_u_logic_Aez2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aez2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aez2z4_IN,
      O => cortexm0_u_logic_Aez2z4_29135,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y135",
      INIT => X"1111D1D111DD11DD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hak2z4_26217,
      ADR3 => cortexm0_u_logic_Ohh3z4_26612,
      ADR4 => N1425,
      ADR1 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o2_29193,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o
    );
  cortexm0_u_logic_Hc23z4_cortexm0_u_logic_Hc23z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(12),
      O => cortexm0_u_logic_Pri3z4_12_0
    );
  cortexm0_u_logic_Hc23z4_cortexm0_u_logic_Hc23z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(11),
      O => cortexm0_u_logic_Pri3z4_11_0
    );
  cortexm0_u_logic_Hc23z4_cortexm0_u_logic_Hc23z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(10),
      O => cortexm0_u_logic_Pri3z4_10_0
    );
  cortexm0_u_logic_Hc23z4_cortexm0_u_logic_Hc23z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pri3z4(9),
      O => cortexm0_u_logic_Pri3z4_9_0
    );
  cortexm0_u_logic_Hc23z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hc23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hc23z4_IN,
      O => cortexm0_u_logic_Hc23z4_27196,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_n16585_12_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_12_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_12_rt_15761
    );
  ahbmo_htrans_0_OBUF_1_21_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_21_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Pri3z4_cy_12_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X28Y128"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Pri3z4_cy_8_Q_28643,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Pri3z4_cy_12_Q_28648,
      CO(2) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Pri3z4_cy_12_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Pri3z4(12),
      O(2) => cortexm0_u_logic_Pri3z4(11),
      O(1) => cortexm0_u_logic_Pri3z4(10),
      O(0) => cortexm0_u_logic_Pri3z4(9),
      S(3) => cortexm0_u_logic_n16585_12_rt_15761,
      S(2) => cortexm0_u_logic_n16585_11_rt_15754,
      S(1) => cortexm0_u_logic_n16585_10_rt_15764,
      S(0) => cortexm0_u_logic_n16585_9_rt_15770
    );
  cortexm0_u_logic_n16585_11_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_11_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_11_rt_15754
    );
  ahbmo_htrans_0_OBUF_1_22_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_22_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_10_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_n16585_10_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_10_rt_15764
    );
  ahbmo_htrans_0_OBUF_1_23_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_23_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_n16585_9_rt : X_LUT6
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_n16585_9_0,
      ADR5 => '1',
      O => cortexm0_u_logic_n16585_9_rt_15770
    );
  ahbmo_htrans_0_OBUF_1_24_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X28Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_24_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Bnx2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bnx2z4_CLK,
      I => cortexm0_u_logic_Cjhvx4,
      O => cortexm0_u_logic_Bnx2z4_26994,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => X"FFCCFFCCFF40FF44"
    )
    port map (
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_Cjhvx42_0,
      ADR4 => cortexm0_u_logic_Et0wx4_28245,
      ADR3 => cortexm0_u_logic_Cjhvx41_26993,
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o,
      O => cortexm0_u_logic_Cjhvx4
    );
  cortexm0_u_logic_Foe3z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Foe3z4_CLK,
      I => cortexm0_u_logic_Gehvx4,
      O => cortexm0_u_logic_Foe3z4_25942,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gehvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => X"EEFECCCCEEFFCCCC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_G6pvx4,
      ADR0 => cortexm0_u_logic_Gehvx42_0,
      ADR1 => cortexm0_u_logic_Gehvx41_27083,
      ADR5 => cortexm0_u_logic_Qe0wx4_28941,
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o,
      O => cortexm0_u_logic_Gehvx4
    );
  cortexm0_u_logic_Nox2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nox2z4_CLK,
      I => cortexm0_u_logic_Vihvx4,
      O => cortexm0_u_logic_Nox2z4_27837,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vihvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => X"FFA0FFF0FFA0FFB0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR0 => cortexm0_u_logic_Vihvx42_27839,
      ADR3 => cortexm0_u_logic_Vihvx41_27836,
      ADR1 => cortexm0_u_logic_Ba0wx4_29062,
      ADR5 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o,
      O => cortexm0_u_logic_Vihvx4
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y125",
      INIT => X"AAAAAABB00000000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_U2ewx4,
      ADR5 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26178,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181,
      O => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"00000FFF0FFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_T7d3z4_26092,
      ADR2 => cortexm0_u_logic_Bmb3z4_27495,
      ADR5 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      ADR3 => cortexm0_u_logic_Oxuvx4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"04440C4C00000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tqs2z4_26093,
      ADR2 => cortexm0_u_logic_Qrp2z4_27113,
      ADR3 => cortexm0_u_logic_Fxa2z4,
      ADR4 => cortexm0_u_logic_Mxa2z4,
      ADR1 => cortexm0_u_logic_SF2052,
      ADR5 => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o3_27953
    );
  cortexm0_u_logic_Iuuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"0000040000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      ADR3 => cortexm0_u_logic_Uaj2z4_25893,
      ADR0 => cortexm0_u_logic_G0w2z4_25894,
      ADR5 => cortexm0_u_logic_Trq2z4_25895,
      ADR2 => cortexm0_u_logic_Cam2z4_25896,
      ADR1 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Iuuvx4
    );
  cortexm0_u_logic_Qrp2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qrp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qrp2z4_IN,
      O => cortexm0_u_logic_Qrp2z4_27113,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_SF20521 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y104",
      INIT => X"0105030F115533FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Usl2z4_26098,
      ADR2 => cortexm0_u_logic_Uls2z4_27627,
      ADR1 => cortexm0_u_logic_Svs2z4_25914,
      ADR5 => cortexm0_u_logic_Txa2z4,
      ADR3 => cortexm0_u_logic_Wva2z4,
      ADR4 => cortexm0_u_logic_Iuuvx4,
      O => cortexm0_u_logic_SF2052
    );
  cortexm0_u_logic_W5rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"000000B00000A0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_E5owx43_26758,
      ADR0 => cortexm0_u_logic_Hzywx4,
      ADR4 => N946,
      ADR5 => cortexm0_u_logic_Ozywx4,
      ADR2 => cortexm0_u_logic_Qjuwx4,
      ADR3 => cortexm0_u_logic_E5owx42_26762,
      O => cortexm0_u_logic_W5rvx4
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y115",
      INIT => X"0007070700773777"
    )
    port map (
      ADR2 => ahbmi_hrdata_8_IBUF_0,
      ADR1 => cortexm0_u_logic_V3o2z4_28926,
      ADR4 => cortexm0_u_logic_Gdo2z4_28324,
      ADR0 => cortexm0_u_logic_A6tvx4,
      ADR3 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_B7owx4,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o1_29005
    );
  cortexm0_u_logic_Rhi2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y138",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rhi2z4_CLK,
      I => cortexm0_u_logic_Velvx4_15953,
      O => cortexm0_u_logic_Rhi2z4_26378,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Velvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y138",
      INIT => X"AAAAEEEEFF00FFCC"
    )
    port map (
      ADR2 => '1',
      ADR0 => N140,
      ADR5 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_Rhi2z4_26378,
      ADR1 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5907_o,
      O => cortexm0_u_logic_Velvx4_15953
    );
  cortexm0_u_logic_J0v2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_J0v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J0v2z4_IN,
      O => cortexm0_u_logic_J0v2z4_27441,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Velvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y139",
      INIT => X"8080CC800000CC00"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Igi2z4_26010,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Omk2z4_27994,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => N140
    );
  cortexm0_u_logic_Kkrvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y116",
      INIT => X"3030323330303230"
    )
    port map (
      ADR2 => cortexm0_u_logic_U7w2z4_26111,
      ADR1 => cortexm0_u_logic_Ywi2z4_26112,
      ADR0 => cortexm0_u_logic_S4pwx4,
      ADR5 => cortexm0_u_logic_Kkrvx45_27520,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      ADR3 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Kkrvx4
    );
  cortexm0_u_logic_C9rvx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y116",
      INIT => X"F6FFFFFFFFF6FAFA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kyi2z4_27517,
      ADR1 => cortexm0_u_logic_Owq2z4_27518,
      ADR2 => cortexm0_u_logic_Dwl2z4_26505,
      ADR4 => cortexm0_u_logic_Nbm2z4_26683,
      ADR0 => cortexm0_u_logic_W5rvx4,
      ADR5 => cortexm0_u_logic_Kkrvx4,
      O => N481
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y116",
      INIT => X"0000000000000007"
    )
    port map (
      ADR3 => cortexm0_u_logic_Z4wwx4_0,
      ADR2 => cortexm0_u_logic_Gdo2z4_28324,
      ADR5 => cortexm0_u_logic_A6tvx4,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR0 => cortexm0_u_logic_Japwx4,
      ADR1 => cortexm0_u_logic_Xeo2z4_27977,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o5_28811
    );
  cortexm0_u_logic_V0k2z4_cortexm0_u_logic_V0k2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_St0wx48_15917,
      O => cortexm0_u_logic_St0wx48_0
    );
  cortexm0_u_logic_St0wx48 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y137"
    )
    port map (
      IA => N1856,
      IB => N1857,
      O => cortexm0_u_logic_St0wx48_15917,
      SEL => cortexm0_u_logic_Yaz2z4_26220
    );
  cortexm0_u_logic_St0wx48_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y137",
      INIT => X"55550F3F5555CFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Ec33z4_27286,
      ADR3 => cortexm0_u_logic_Od83z4_28871,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR0 => N1505,
      O => N1856
    );
  cortexm0_u_logic_St0wx48_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y137",
      INIT => X"0FF3FFFFFFF3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_W5p2z4_27432,
      ADR1 => cortexm0_u_logic_Psn2z4_28869,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      O => N1857
    );
  cortexm0_u_logic_St0wx48_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y137",
      INIT => X"FFCC00CCF000F000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_F473z4_28868,
      ADR4 => cortexm0_u_logic_V223z4_27293,
      ADR1 => cortexm0_u_logic_Nl43z4_27291,
      ADR3 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      O => N1505
    );
  cortexm0_u_logic_V0k2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_V0k2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V0k2z4_IN,
      O => cortexm0_u_logic_V0k2z4_27166,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Djzvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y137",
      INIT => X"FFFF030300FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Y1v2z4_27161,
      ADR5 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR2 => cortexm0_u_logic_V0k2z4_27166,
      ADR4 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Djzvx48_27328
    );
  cortexm0_u_logic_K7g3z4_cortexm0_u_logic_K7g3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o11_16154,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o11_0
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"3F153F153F3F3F3F"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_W3f3z4_27502,
      ADR2 => cortexm0_u_logic_M5f3z4_27958,
      ADR5 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_I7owx4,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o1_29114
    );
  cortexm0_u_logic_K7g3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K7g3z4_CLK,
      I => cortexm0_u_logic_Rpmvx4,
      O => cortexm0_u_logic_K7g3z4_27964,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"CCFCEEFE00F0AAFA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Iwh2z4_13_0,
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR2 => cortexm0_u_logic_K7g3z4_27964,
      ADR4 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => cortexm0_u_logic_T5g3z4_28358,
      O => cortexm0_u_logic_Rpmvx4
    );
  cortexm0_u_logic_I7owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"C000CC00C000CC00"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR4 => cortexm0_u_logic_Lstwx42_26294,
      ADR5 => '1',
      O => cortexm0_u_logic_I7owx4
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o9 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"7FFF77FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_K7g3z4_27964,
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR2 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR4 => cortexm0_u_logic_Lstwx42_26294,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o11_16154
    );
  cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y117",
      INIT => X"FF000000FF0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR5 => cortexm0_u_logic_U3ywx4_B4ywx4_AND_4463_o,
      ADR3 => cortexm0_u_logic_W0b3z4_27978,
      ADR4 => cortexm0_u_logic_I7owx4,
      O => N1626
    );
  cortexm0_u_logic_G0w2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_G0w2z4_CLK,
      I => cortexm0_u_logic_Acnvx4,
      O => cortexm0_u_logic_G0w2z4_25894,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Acnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y105",
      INIT => X"CCACCCACCCACCCCC"
    )
    port map (
      ADR1 => N467,
      ADR5 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o_27861,
      ADR4 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR0 => N468_0,
      ADR2 => N28,
      ADR3 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Acnvx4
    );
  cortexm0_u_logic_C2rvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"FFCCFFCCFFCC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR5 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR4 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502,
      ADR3 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => N28
    );
  cortexm0_u_logic_Fcj2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fcj2z4_CLK,
      I => cortexm0_u_logic_Cxhvx4_16092,
      O => cortexm0_u_logic_Fcj2z4_27742,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cxhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"FFFFFFFFF0FACCEE"
    )
    port map (
      ADR0 => cortexm0_u_logic_Roh2z4_0_0,
      ADR3 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => N367,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR1 => N624,
      ADR4 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Cxhvx4_16092
    );
  cortexm0_u_logic_C2rvx4_SW4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"FFFFCC88FFFFC080"
    )
    port map (
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o_27861,
      ADR2 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR3 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR5 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR1 => N28,
      O => N1646
    );
  cortexm0_u_logic_C2rvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y114",
      INIT => X"FF00FF004F40FFF0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fcj2z4_27742,
      ADR2 => hready,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => cortexm0_u_logic_Pri3z4_2_0,
      ADR4 => N1646,
      O => N624
    );
  cortexm0_u_logic_Kzqvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"F050D0D0A0008080"
    )
    port map (
      ADR3 => cortexm0_u_logic_Jjuwx4,
      ADR1 => cortexm0_u_logic_Cjuwx4,
      ADR4 => cortexm0_u_logic_U5pwx4,
      ADR5 => cortexm0_u_logic_Kzqvx41_27829,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR2 => cortexm0_u_logic_Qjuwx4,
      O => cortexm0_u_logic_Kzqvx42_29705
    );
  cortexm0_u_logic_Kzqvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"272727270055AAFF"
    )
    port map (
      ADR3 => N1157,
      ADR2 => N1159,
      ADR4 => N1158,
      ADR1 => N1160,
      ADR0 => cortexm0_u_logic_E5owx42_26762,
      ADR5 => cortexm0_u_logic_Kzqvx42_29705,
      O => cortexm0_u_logic_Kzqvx4
    );
  cortexm0_u_logic_E5owx44_SW10_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"000B0008BBBBBBBB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qrp2z4_27113,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR4 => cortexm0_u_logic_E5owx43_26758,
      ADR3 => N754,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR5 => N1079,
      O => N1648
    );
  cortexm0_u_logic_E5owx44_SW10 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y113",
      INIT => X"FFFFFFBBFFFFFFBB"
    )
    port map (
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Hzywx4,
      ADR3 => cortexm0_u_logic_U7w2z4_26111,
      ADR0 => cortexm0_u_logic_Ywi2z4_26112,
      ADR4 => N1648,
      O => N1160
    );
  cortexm0_u_logic_E5owx44_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"AFFF23FF03030303"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hzj2z4_26979,
      ADR0 => cortexm0_u_logic_P2a3z4_26382,
      ADR1 => cortexm0_u_logic_Wbk2z4_26381,
      ADR4 => cortexm0_u_logic_Uqi2z4_26383,
      ADR2 => cortexm0_u_logic_Uyv2z4_26380,
      ADR3 => cortexm0_u_logic_Qrp2z4_27113,
      O => N1235
    );
  cortexm0_u_logic_Jruvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"0000000800000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uaj2z4_25893,
      ADR1 => cortexm0_u_logic_G0w2z4_25894,
      ADR3 => cortexm0_u_logic_R1w2z4_25897,
      ADR0 => cortexm0_u_logic_Trq2z4_25895,
      ADR2 => cortexm0_u_logic_Cam2z4_25896,
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      O => cortexm0_u_logic_Jruvx4
    );
  cortexm0_u_logic_Sta2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"0000000000080000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tdp2z4_25892,
      ADR3 => cortexm0_u_logic_Uaj2z4_25893,
      ADR1 => cortexm0_u_logic_G0w2z4_25894,
      ADR2 => cortexm0_u_logic_Trq2z4_25895,
      ADR4 => cortexm0_u_logic_Cam2z4_25896,
      ADR0 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Sta2z4
    );
  cortexm0_u_logic_P2a3z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_P2uvx4_Mf8vx4_AND_644_o,
      CLK => NlwBufferSignal_cortexm0_u_logic_P2a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_P2a3z4_IN,
      O => cortexm0_u_logic_P2a3z4_26382,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o18 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y106",
      INIT => X"000F00FF000FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Z4l2z4_27472,
      ADR2 => cortexm0_u_logic_P2a3z4_26382,
      ADR5 => cortexm0_u_logic_Jruvx4,
      ADR4 => cortexm0_u_logic_Sta2z4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o19_27505
    );
  cortexm0_u_logic_C2rvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y109",
      INIT => X"F888F8FFF8F8F8F8"
    )
    port map (
      ADR2 => cortexm0_u_logic_G0w2z4_25894,
      ADR3 => cortexm0_u_logic_Mtqvx4,
      ADR5 => hready,
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR0 => cortexm0_u_logic_O1rvx4,
      ADR1 => cortexm0_u_logic_Dwl2z4_26505,
      O => N467
    );
  cortexm0_u_logic_Cax2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cax2z4_CLK,
      I => cortexm0_u_logic_Nlhvx4_16044,
      O => cortexm0_u_logic_Cax2z4_27814,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nlhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y107",
      INIT => X"FF0DFF2FFF0CFF3F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => N637,
      ADR2 => N638,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR0 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      ADR5 => cortexm0_u_logic_Vcuvx43_27853,
      O => cortexm0_u_logic_Nlhvx4_16044
    );
  cortexm0_u_logic_Kiq2z4_cortexm0_u_logic_Kiq2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1122_pack_12,
      O => N1122
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW5 : X_MUX2
    generic map(
      LOC => "SLICE_X28Y136"
    )
    port map (
      IA => N1564,
      IB => N1565,
      O => N1122_pack_12,
      SEL => cortexm0_u_logic_Mmux_Z78wx4126_26013
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW5_F : X_LUT6
    generic map(
      LOC => "SLICE_X28Y136",
      INIT => X"88888880DDDDDDD0"
    )
    port map (
      ADR0 => cortexm0_u_logic_K0qvx4,
      ADR1 => cortexm0_u_logic_O7zvx4,
      ADR3 => cortexm0_u_logic_Mtqvx4,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_Wai2z4_26011,
      O => N1564
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW5_G : X_LUT6
    generic map(
      LOC => "SLICE_X28Y136",
      INIT => X"FEFE00FEFEFE00FE"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_K0qvx4,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Mtqvx43_26817,
      ADR4 => cortexm0_u_logic_O7zvx4,
      O => N1565
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW6 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y136",
      INIT => X"FF55AA00FC54A800"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_K0qvx4,
      ADR5 => cortexm0_u_logic_Mtqvx4,
      ADR3 => cortexm0_u_logic_O7zvx4,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4126_26013,
      O => N1123
    );
  cortexm0_u_logic_Kiq2z4 : X_FF
    generic map(
      LOC => "SLICE_X28Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kiq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kiq2z4_IN,
      O => cortexm0_u_logic_Kiq2z4_26215,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_E9zvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X28Y136",
      INIT => X"FFFFFFBF00000080"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y5zvx4,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4155,
      ADR2 => N960,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4163,
      ADR5 => N1122,
      ADR0 => N1123,
      O => N472
    );
  cortexm0_u_logic_Cgf2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"FADDFA8850DD5088"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qzq2z4_26137,
      ADR0 => cortexm0_u_logic_Fzl2z4_26138,
      ADR5 => cortexm0_u_logic_Qxuwx4,
      ADR4 => cortexm0_u_logic_Lr9wx4,
      ADR2 => cortexm0_u_logic_Bywwx4,
      ADR1 => cortexm0_u_logic_Svqwx4,
      O => cortexm0_u_logic_Cgf2z4
    );
  cortexm0_u_logic_W21wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"3F33CC3377334433"
    )
    port map (
      ADR0 => cortexm0_u_logic_If33z4_29116,
      ADR2 => cortexm0_u_logic_Ym93z4_27997,
      ADR3 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR1 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_W21wx41_29709
    );
  cortexm0_u_logic_Gip2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gip2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gip2z4_IN,
      O => cortexm0_u_logic_Gip2z4_27523,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_W21wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y124",
      INIT => X"505050DC505050FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Z523z4_29098,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      ADR0 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR5 => cortexm0_u_logic_W21wx43_29215,
      ADR4 => cortexm0_u_logic_W21wx42_29216,
      ADR3 => cortexm0_u_logic_W21wx41_29709,
      O => N1198
    );
  cortexm0_u_logic_Oszvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => X"FFFF5B11FFFF5F15"
    )
    port map (
      ADR0 => cortexm0_u_logic_Euzvx4,
      ADR2 => cortexm0_u_logic_Uz9wx4_B19wx4_XOR_35_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR5 => cortexm0_u_logic_Muawx4,
      ADR1 => cortexm0_u_logic_Fuawx4_26061,
      ADR4 => cortexm0_u_logic_Bpzvx4,
      O => N349
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => X"44FF4444F4FFF4F4"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nl53z4_27277,
      ADR4 => cortexm0_u_logic_Ec43z4_27278,
      ADR2 => cortexm0_u_logic_Mt13z4_27279,
      ADR5 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR3 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR0 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      O => N1101
    );
  cortexm0_u_logic_Zkuwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => X"050511BBAFAF11BB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wnv2z4_26194,
      ADR3 => cortexm0_u_logic_Neu2z4_26189,
      ADR5 => cortexm0_u_logic_Lqr2z4_26188,
      ADR2 => cortexm0_u_logic_Wor2z4_26195,
      ADR4 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR0 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N748
    );
  cortexm0_u_logic_Qa43z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qa43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qa43z4_IN,
      O => cortexm0_u_logic_Qa43z4_28157,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zkuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y125",
      INIT => X"FFFFFF0FFFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N747,
      ADR4 => N748,
      O => cortexm0_u_logic_Zkuwx4
    );
  cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o_cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_pack_3,
      O => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o
    );
  cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"FDCC3100CCCC0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Bpdwx4,
      O => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o
    );
  cortexm0_u_logic_Bpdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"FFFFFFFF2AAAFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR4 => cortexm0_u_logic_Dw7wx4,
      ADR5 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o,
      O => cortexm0_u_logic_Bpdwx4
    );
  cortexm0_u_logic_Rblwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"FF40FF40FF40FF40"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Asrwx4_Hsrwx4_AND_3709_o,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Jky2z4_26077,
      ADR5 => '1',
      O => cortexm0_u_logic_Rblwx41_27047
    );
  cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"0000F0F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ok7wx4,
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => '1',
      ADR0 => '1',
      O => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o_pack_3
    );
  cortexm0_u_logic_Ok7wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y122",
      INIT => X"FCB8FC88CCB8CC88"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Bxxwx4,
      ADR3 => cortexm0_u_logic_Ok7wx45_27043,
      ADR2 => cortexm0_u_logic_Ok7wx432,
      ADR4 => N776,
      ADR5 => N777,
      O => cortexm0_u_logic_Ok7wx4
    );
  cortexm0_u_logic_Mmux_H8qwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y126",
      INIT => X"3999FFFF0000C666"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Tzxwx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3543_o,
      ADR5 => cortexm0_u_logic_Kepwx4,
      O => cortexm0_u_logic_H8qwx4
    );
  cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3543_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y126",
      INIT => X"F5A0F5A0DDDD8888"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fexwx4,
      ADR1 => cortexm0_u_logic_F8wwx4,
      ADR2 => cortexm0_u_logic_Feqwx4,
      ADR4 => cortexm0_u_logic_Eruwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3543_o
    );
  cortexm0_u_logic_X5uwx4_E6uwx4_AND_4019_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y126",
      INIT => X"FAEEFA4450EE5044"
    )
    port map (
      ADR5 => cortexm0_u_logic_U7uwx4,
      ADR4 => cortexm0_u_logic_Fexwx4,
      ADR1 => cortexm0_u_logic_F8wwx4,
      ADR2 => cortexm0_u_logic_Feqwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4019_o
    );
  cortexm0_u_logic_Yg23z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yg23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yg23z4_IN,
      O => cortexm0_u_logic_Yg23z4_29149,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y126",
      INIT => X"33FFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Zaxwx4,
      ADR1 => cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3543_o,
      ADR3 => cortexm0_u_logic_Dfowx4,
      ADR4 => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4019_o,
      O => cortexm0_u_logic_Mmux_Z78wx418_29071
    );
  cortexm0_u_logic_Aeg2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y127",
      INIT => X"E4FFE455E4AAE400"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qzq2z4_26137,
      ADR3 => cortexm0_u_logic_Fzl2z4_26138,
      ADR5 => cortexm0_u_logic_Nrvwx4,
      ADR4 => cortexm0_u_logic_Ey9wx4,
      ADR2 => cortexm0_u_logic_Zkuwx4,
      ADR1 => cortexm0_u_logic_Hmqwx4,
      O => cortexm0_u_logic_Aeg2z4
    );
  cortexm0_u_logic_Ra1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y127",
      INIT => X"33FF030F00000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Vxf3z4_26193,
      ADR3 => cortexm0_u_logic_O2g3z4_26200,
      ADR4 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      ADR5 => cortexm0_u_logic_Zkuwx4,
      O => cortexm0_u_logic_Ra1wx41_26820
    );
  cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y127",
      INIT => X"FFFFFFFF0FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR2 => cortexm0_u_logic_Yaz2z4_4_26354,
      ADR4 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR3 => cortexm0_u_logic_H3d3z4_5_0,
      O => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o
    );
  cortexm0_u_logic_Sd43z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sd43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sd43z4_IN,
      O => cortexm0_u_logic_Sd43z4_29088,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ze1wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y127",
      INIT => X"CF004500CFCF4545"
    )
    port map (
      ADR2 => cortexm0_u_logic_Gcr2z4_27579,
      ADR5 => cortexm0_u_logic_Kfr2z4_27580,
      ADR0 => cortexm0_u_logic_Dkr2z4_27308,
      ADR4 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR1 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => cortexm0_u_logic_Ze1wx48_28511
    );
  cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y128",
      INIT => X"FFFFFFFFFFFFFFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR3 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR4 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR5 => cortexm0_u_logic_Yaz2z4_2_26325,
      O => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o
    );
  cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y128",
      INIT => X"FFFFFFFFFFFF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR3 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR4 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR5 => cortexm0_u_logic_Yaz2z4_2_26325,
      O => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o
    );
  cortexm0_u_logic_Ok7wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y128",
      INIT => X"CC44FF5500000000"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_W893z4_27039,
      ADR0 => cortexm0_u_logic_Wu63z4_27040,
      ADR5 => cortexm0_u_logic_Ok7wx41_27568,
      ADR3 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR1 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      O => cortexm0_u_logic_Ok7wx42
    );
  cortexm0_u_logic_Ok7wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y128",
      INIT => X"D050C00050500000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sgp2z4_27567,
      ADR3 => cortexm0_u_logic_Ok7wx41_27568,
      ADR2 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR5 => cortexm0_u_logic_Ok7wx43_27038,
      ADR4 => cortexm0_u_logic_Ok7wx42,
      O => N776
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => X"F333500050005000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o5_0,
      ADR1 => cortexm0_u_logic_Kuc2z422,
      ADR0 => cortexm0_u_logic_E78wx4,
      ADR4 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR2 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o6_26418
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => X"FFFFFFFF40405040"
    )
    port map (
      ADR2 => N657,
      ADR0 => cortexm0_u_logic_Wxp2z4_26401,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o6_26418,
      O => N924
    );
  cortexm0_u_logic_Mmux_Hr7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => X"F3FBFFFBC0400040"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR3 => N38,
      ADR5 => cortexm0_u_logic_Cuxwx4,
      ADR4 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Hr7wx4
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y118",
      INIT => X"0700770007007700"
    )
    port map (
      ADR5 => '1',
      ADR1 => ahbmi_hrdata_7_IBUF_0,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR3 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o3_28422,
      ADR4 => cortexm0_u_logic_Hr7wx4,
      O => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o
    );
  cortexm0_u_logic_Mmux_Z78wx4114 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y123",
      INIT => X"F7FFF5FDFFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_B8uwx4_I8uwx4_AND_4026_o,
      ADR0 => cortexm0_u_logic_Asdwx4,
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR4 => N80,
      ADR3 => cortexm0_u_logic_Zaxwx4,
      ADR2 => cortexm0_u_logic_U18wx4,
      O => cortexm0_u_logic_Mmux_Z78wx4114_28003
    );
  cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4186_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y123",
      INIT => X"FFCC3300E2E2E2E2"
    )
    port map (
      ADR2 => cortexm0_u_logic_G4qwx4,
      ADR4 => cortexm0_u_logic_Dmvwx4,
      ADR3 => cortexm0_u_logic_D9uwx4,
      ADR0 => cortexm0_u_logic_Icxwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4186_o
    );
  cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4206_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y123",
      INIT => X"AAFFAA00CCF0CCF0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bjxwx4,
      ADR4 => cortexm0_u_logic_H1qwx4,
      ADR0 => cortexm0_u_logic_Nrvwx4,
      ADR1 => cortexm0_u_logic_Xcuwx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4206_o
    );
  cortexm0_u_logic_Zj53z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zj53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zj53z4_IN,
      O => cortexm0_u_logic_Zj53z4_28155,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_U18wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y123",
      INIT => X"1B270F33330F0F33"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_Nkvwx4_Ukvwx4_AND_4186_o,
      ADR2 => cortexm0_u_logic_Xpvwx4_Eqvwx4_AND_4206_o,
      O => cortexm0_u_logic_U18wx4
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y120",
      INIT => X"F0AA0000FFFF0000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_Tkdwx4,
      ADR0 => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3559_o,
      ADR4 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o6_28378,
      ADR3 => cortexm0_u_logic_Oldwx4,
      O => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y120",
      INIT => X"A0B0A0B0A0B00000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vwhvx44121,
      ADR1 => N112,
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR4 => N424,
      ADR5 => cortexm0_u_logic_X61wx41_29708,
      O => N967
    );
  cortexm0_u_logic_X61wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y120",
      INIT => X"DDDD0000DD000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR3 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o_26391,
      ADR0 => cortexm0_u_logic_Pmnwx4,
      ADR4 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR5 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => cortexm0_u_logic_X61wx41_29708
    );
  cortexm0_u_logic_Gf63z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gf63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gf63z4_IN,
      O => cortexm0_u_logic_Gf63z4_27713,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y120",
      INIT => X"EEEEEEA2EEEEECA0"
    )
    port map (
      ADR0 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o1_27694,
      ADR2 => cortexm0_u_logic_K22wx461,
      ADR1 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR5 => N425,
      ADR3 => N424,
      ADR4 => cortexm0_u_logic_X61wx41_29708,
      O => N968
    );
  cortexm0_u_logic_Mmux_Lt7wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y121",
      INIT => X"139B57DF028A46CE"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vy7wx4,
      ADR0 => cortexm0_u_logic_Pkwwx4,
      ADR4 => cortexm0_u_logic_S08wx4,
      ADR5 => cortexm0_u_logic_Mmux_Lt7wx41,
      ADR2 => cortexm0_u_logic_U18wx4,
      ADR3 => cortexm0_u_logic_B28wx4,
      O => cortexm0_u_logic_Mmux_Lt7wx411_28999
    );
  cortexm0_u_logic_Mmux_Lt7wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y121",
      INIT => X"FFFF0F0FF0F00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ark2z4_26081,
      ADR5 => cortexm0_u_logic_Et7wx4,
      ADR4 => cortexm0_u_logic_Mmux_Lt7wx411_28999,
      O => cortexm0_u_logic_Lt7wx4
    );
  cortexm0_u_logic_Et7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y121",
      INIT => X"113FDD3F110CDD0C"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      ADR2 => cortexm0_u_logic_Fq7wx4,
      ADR5 => cortexm0_u_logic_Xs7wx4,
      ADR4 => cortexm0_u_logic_Cuxwx4,
      ADR0 => cortexm0_u_logic_Tq7wx4,
      O => cortexm0_u_logic_Et7wx4
    );
  cortexm0_u_logic_Mmux_Bdpwx4161 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y121",
      INIT => X"41057DF550505F5F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_Tzxwx4,
      ADR1 => cortexm0_u_logic_M6ywx4,
      ADR4 => cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26162,
      ADR0 => cortexm0_u_logic_Jgxwx4_Qgxwx4_AND_4397_o,
      O => cortexm0_u_logic_Tq7wx4
    );
  cortexm0_u_logic_N4rvx41_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"00005F135F135F13"
    )
    port map (
      ADR0 => ahbmi_hrdata_23_IBUF_0,
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR3 => N1467,
      ADR5 => cortexm0_u_logic_Tq7wx4,
      O => N657
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"FFFFFFFF40504040"
    )
    port map (
      ADR2 => N658,
      ADR0 => cortexm0_u_logic_Wxp2z4_26401,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o6_26418,
      O => N925
    );
  cortexm0_u_logic_N4rvx41_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"003200FA3232FAFA"
    )
    port map (
      ADR1 => ahbmi_hrdata_23_IBUF_0,
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR0 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_26087,
      ADR4 => cortexm0_u_logic_B7owx4,
      ADR2 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => cortexm0_u_logic_Tq7wx4,
      O => N658
    );
  cortexm0_u_logic_Mvm2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mvm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mvm2z4_IN,
      O => cortexm0_u_logic_Mvm2z4_28158,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zkuwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y119",
      INIT => X"0F0F00FF33335555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Cq93z4_26348,
      ADR3 => cortexm0_u_logic_Wj83z4_28593,
      ADR2 => cortexm0_u_logic_Na73z4_26202,
      ADR1 => cortexm0_u_logic_Hnr2z4_26347,
      ADR4 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N747
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y131",
      INIT => X"33FF00FF33000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Fvz2z4_27909,
      ADR4 => cortexm0_u_logic_Ilp2z4_27911,
      ADR1 => cortexm0_u_logic_M1j2z4_26600,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      O => N606
    );
  cortexm0_u_logic_Wa0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y131",
      INIT => X"F0F03070F0F0F070"
    )
    port map (
      ADR0 => cortexm0_u_logic_C5n2z4_27091,
      ADR5 => cortexm0_u_logic_R6n2z4_27092,
      ADR4 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR3 => cortexm0_u_logic_M1j2z4_26600,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Wa0wx41_27090
    );
  cortexm0_u_logic_Uvzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y131",
      INIT => X"0000AAAA5555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Mvm2z4_28158,
      ADR5 => cortexm0_u_logic_Ytm2z4_28159,
      ADR0 => cortexm0_u_logic_M1j2z4_26600,
      O => cortexm0_u_logic_Uvzvx42_29711
    );
  cortexm0_u_logic_M1j2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vtyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_M1j2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M1j2z4_IN,
      O => cortexm0_u_logic_M1j2z4_26600,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Uvzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y131",
      INIT => X"F5030503F5F305F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zj53z4_28155,
      ADR0 => cortexm0_u_logic_Rtz2z4_28156,
      ADR5 => cortexm0_u_logic_Qa43z4_28157,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_Uvzvx42_29711,
      O => cortexm0_u_logic_Uvzvx43_28154
    );
  cortexm0_u_logic_Yx73z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yx73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yx73z4_IN,
      O => cortexm0_u_logic_Yx73z4_27168,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Djzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y137",
      INIT => X"3F330F55FFFF0FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Gf53z4_27321,
      ADR1 => cortexm0_u_logic_Ow23z4_27322,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Djzvx43_27320
    );
  cortexm0_u_logic_Po63z4_cortexm0_u_logic_Po63z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Meyvx4,
      O => cortexm0_u_logic_Meyvx4_0
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6171_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y135",
      INIT => X"BBBB0BBBBBBBBBBB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sz23z4_28409,
      ADR3 => cortexm0_u_logic_Fli3z4_28084,
      ADR2 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      ADR0 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR5 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      O => cortexm0_u_logic_N482z4_U482z4_AND_6171_o2_28408
    );
  cortexm0_u_logic_Po63z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Po63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Po63z4_IN,
      O => cortexm0_u_logic_Po63z4_27164,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Djzvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y135",
      INIT => X"AAAAAFAFAAFFAAAA"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Pst2z4_27169,
      ADR4 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR3 => cortexm0_u_logic_Po63z4_27164,
      ADR5 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Djzvx47_27327
    );
  cortexm0_u_logic_Hfyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y135",
      INIT => X"0050000000500000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ob2wx4_28227,
      ADR0 => cortexm0_u_logic_Xc2wx4_28226,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR3 => cortexm0_u_logic_Vb2wx4_28228,
      ADR5 => '1',
      O => cortexm0_u_logic_Hfyvx4
    );
  cortexm0_u_logic_Meyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y135",
      INIT => X"00000050"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ob2wx4_28227,
      ADR0 => cortexm0_u_logic_Xc2wx4_28226,
      ADR2 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR3 => cortexm0_u_logic_Vb2wx4_28228,
      O => cortexm0_u_logic_Meyvx4
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y133",
      INIT => X"0000F531F531F531"
    )
    port map (
      ADR0 => cortexm0_u_logic_I453z4_29054,
      ADR1 => cortexm0_u_logic_Hc13z4_29112,
      ADR4 => cortexm0_u_logic_Rek2z4_29162,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR2 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o1_29714
    );
  cortexm0_u_logic_I453z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_I453z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I453z4_IN,
      O => cortexm0_u_logic_I453z4_29054,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y133",
      INIT => X"CC440000FF550000"
    )
    port map (
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Tiz2z4_29177,
      ADR0 => cortexm0_u_logic_Zu33z4_27695,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR1 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR4 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o1_29714,
      O => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o2_29193
    );
  cortexm0_u_logic_Ewbvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y132",
      INIT => X"000000000CFCAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ovc3z4_27377,
      ADR1 => cortexm0_u_logic_Efp2z4_27378,
      ADR4 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR3 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o5_27379,
      ADR5 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => cortexm0_u_logic_Ewbvx4
    );
  cortexm0_u_logic_Mmux_Z78wx4139_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y132",
      INIT => X"FFF0FFF0FFF00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_F32wx4,
      ADR2 => cortexm0_u_logic_Pg1wx4,
      ADR5 => cortexm0_u_logic_Lk9wx4_B19wx4_XOR_33_o,
      ADR3 => cortexm0_u_logic_Ejawx4_B19wx4_XOR_45_o,
      O => N525
    );
  cortexm0_u_logic_Mmux_Z78wx4138_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y132",
      INIT => X"FFCCF0C0AA88A080"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hy0wx4,
      ADR2 => cortexm0_u_logic_Hlzvx4,
      ADR5 => cortexm0_u_logic_P82wx4,
      ADR0 => cortexm0_u_logic_Ns9wx4_B19wx4_XOR_34_o,
      ADR1 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR4 => cortexm0_u_logic_H3awx4_O3awx4_AND_1952_o,
      O => N1465
    );
  cortexm0_u_logic_Mmux_Z78wx4140 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y132",
      INIT => X"575757FFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wo0wx4,
      ADR2 => cortexm0_u_logic_Lf0wx4,
      ADR4 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_39_o,
      ADR1 => cortexm0_u_logic_U6awx4_B19wx4_XOR_37_o,
      ADR5 => N525,
      ADR0 => N1465,
      O => cortexm0_u_logic_Mmux_Z78wx4139
    );
  cortexm0_u_logic_Feqwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y136",
      INIT => X"000000000000330F"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Y1v2z4_27161,
      ADR2 => cortexm0_u_logic_Nz83z4_27162,
      ADR3 => cortexm0_u_logic_Wzy2z4_2_26019,
      ADR4 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Feqwx41_27160
    );
  cortexm0_u_logic_Jhe2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y136",
      INIT => X"FFCA0FCAF0CA00CA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qzq2z4_26137,
      ADR3 => cortexm0_u_logic_Fzl2z4_26138,
      ADR4 => cortexm0_u_logic_U7uwx4,
      ADR1 => cortexm0_u_logic_Fexwx4,
      ADR0 => cortexm0_u_logic_F8wwx4,
      ADR5 => cortexm0_u_logic_Feqwx4,
      O => cortexm0_u_logic_Jhe2z4
    );
  cortexm0_u_logic_Fexwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y136",
      INIT => X"01510B5BA1F1ABFB"
    )
    port map (
      ADR1 => cortexm0_u_logic_J0v2z4_27441,
      ADR3 => cortexm0_u_logic_Art2z4_27427,
      ADR5 => cortexm0_u_logic_Kiq2z4_26215,
      ADR4 => cortexm0_u_logic_Vgq2z4_28309,
      ADR0 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR2 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1402
    );
  cortexm0_u_logic_Y1v2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y1v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y1v2z4_IN,
      O => cortexm0_u_logic_Y1v2z4_27161,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fexwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y136",
      INIT => X"FFFFF0FFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1401,
      ADR4 => N1402,
      O => cortexm0_u_logic_Fexwx4
    );
  cortexm0_u_logic_Zkk2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zkk2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zkk2z4_IN,
      O => cortexm0_u_logic_Zkk2z4_28179,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Oxuvx4_cortexm0_u_logic_Oxuvx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o6_16750,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o6_0
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o5 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y105"
    )
    port map (
      IA => N1832,
      IB => N1833,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o6_16750,
      SEL => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6581_o
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o5_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"0101030305050FFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Usl2z4_26098,
      ADR5 => cortexm0_u_logic_Svs2z4_25914,
      ADR0 => cortexm0_u_logic_Oxuvx4,
      ADR4 => cortexm0_u_logic_Bmb3z4_27495,
      ADR1 => cortexm0_u_logic_Wva2z4,
      ADR3 => cortexm0_u_logic_Iuuvx4,
      O => N1832
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o5_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"0001000501010505"
    )
    port map (
      ADR0 => cortexm0_u_logic_Usl2z4_26098,
      ADR1 => cortexm0_u_logic_Svs2z4_25914,
      ADR4 => cortexm0_u_logic_Wva2z4,
      ADR3 => cortexm0_u_logic_Oxuvx4,
      ADR5 => cortexm0_u_logic_Bmb3z4_27495,
      ADR2 => cortexm0_u_logic_T7d3z4_26092,
      O => N1833
    );
  cortexm0_u_logic_Oxuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"0000010000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      ADR3 => cortexm0_u_logic_Uaj2z4_25893,
      ADR2 => cortexm0_u_logic_G0w2z4_25894,
      ADR5 => cortexm0_u_logic_Trq2z4_25895,
      ADR0 => cortexm0_u_logic_Cam2z4_25896,
      ADR1 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Oxuvx4
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y105",
      INIT => X"0007007707077777"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xdb3z4_27950,
      ADR3 => cortexm0_u_logic_Fed3z4_26768,
      ADR0 => cortexm0_u_logic_J9d3z4_27951,
      ADR1 => cortexm0_u_logic_K9ovx4,
      ADR5 => cortexm0_u_logic_Gua2z4,
      ADR4 => cortexm0_u_logic_Oxuvx4,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o1_27949
    );
  cortexm0_u_logic_U9u2z4_cortexm0_u_logic_U9u2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cjhvx42_16508,
      O => cortexm0_u_logic_Cjhvx42_0
    );
  cortexm0_u_logic_Imhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y129",
      INIT => X"88B8BBBBAAAAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_J4x2z4_27919,
      ADR5 => hready,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => cortexm0_u_logic_Pri3z4_3_0,
      O => N382
    );
  cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y129",
      INIT => X"FCFCCCFCECECCCEC"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o18_29103,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o22_29101,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o27_29104,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o14_29105,
      O => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o1_29190
    );
  cortexm0_u_logic_Tv2wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y129",
      INIT => X"F0F0FFFFF0F0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => '1',
      O => cortexm0_u_logic_Tv2wx4
    );
  cortexm0_u_logic_Cjhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X29Y129",
      INIT => X"20200020"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Pri3z4_19_0,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Cjhvx42_16508
    );
  cortexm0_u_logic_U9u2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_U9u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U9u2z4_IN,
      O => cortexm0_u_logic_U9u2z4_27622,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y129",
      INIT => X"FFF35551FFFF5555"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tv2wx4,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o
    );
  cortexm0_u_logic_Xmzvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y134",
      INIT => X"BEAABFABBFBBBFBB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nozvx4,
      ADR2 => cortexm0_u_logic_J4awx4_O3awx4_AND_1954_o,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR5 => cortexm0_u_logic_Fuawx4_26061,
      ADR0 => cortexm0_u_logic_Bpzvx4,
      O => N347
    );
  cortexm0_u_logic_Ppzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y134",
      INIT => X"FF44FFF4FFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Kqzvx4,
      ADR3 => N347,
      ADR0 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR5 => N36,
      O => N693
    );
  cortexm0_u_logic_Ppzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y134",
      INIT => X"FFFFFF0035353500"
    )
    port map (
      ADR4 => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Jp3wx4,
      ADR1 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR5 => cortexm0_u_logic_Ratwx4_Yatwx4_AND_3908_o_27861,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      O => N36
    );
  cortexm0_u_logic_Cam2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cam2z4_CLK,
      I => cortexm0_u_logic_L8mvx4,
      O => cortexm0_u_logic_Cam2z4_25896,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_L8mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"AAAAEE22AAAAEA2A"
    )
    port map (
      ADR0 => N458,
      ADR2 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR5 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR3 => N459_0,
      ADR1 => N24,
      ADR4 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_L8mvx4
    );
  cortexm0_u_logic_Wva2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"0004000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tdp2z4_25892,
      ADR3 => cortexm0_u_logic_Uaj2z4_25893,
      ADR4 => cortexm0_u_logic_G0w2z4_25894,
      ADR1 => cortexm0_u_logic_Trq2z4_25895,
      ADR5 => cortexm0_u_logic_Cam2z4_25896,
      ADR0 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Wva2z4
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y106",
      INIT => X"0013005F13135F5F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Axm2z4_27675,
      ADR1 => cortexm0_u_logic_Gcb3z4_26845,
      ADR0 => cortexm0_u_logic_Bus2z4_25913,
      ADR4 => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6610_o,
      ADR5 => cortexm0_u_logic_Iuuvx4,
      ADR2 => cortexm0_u_logic_Wva2z4,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o3_27674
    );
  cortexm0_u_logic_K2k2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_K2k2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_K2k2z4_IN,
      O => cortexm0_u_logic_K2k2z4_27167,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Djzvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y138",
      INIT => X"F0F0FFFF00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_K2k2z4_27167,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Djzvx42_27314
    );
  cortexm0_u_logic_Mmux_Z78wx4157 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y130",
      INIT => X"FFFFFFFFFFFFFFFE"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pri3z4_15_0,
      ADR1 => cortexm0_u_logic_Pri3z4_16_0,
      ADR0 => cortexm0_u_logic_Pri3z4_17_0,
      ADR4 => cortexm0_u_logic_Pri3z4_18_0,
      ADR5 => cortexm0_u_logic_Pri3z4_19_0,
      ADR3 => cortexm0_u_logic_Pri3z4_20_0,
      O => cortexm0_u_logic_Mmux_Z78wx4159_25924
    );
  cortexm0_u_logic_Djv2z4 : X_FF
    generic map(
      LOC => "SLICE_X29Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Djv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Djv2z4_IN,
      O => cortexm0_u_logic_Djv2z4_27618,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bf9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y130",
      INIT => X"0000500000000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_M1j2z4_1_25906,
      ADR5 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR3 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR2 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR0 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Bf9wx4
    );
  cortexm0_u_logic_Mmux_Z78wx4159 : X_LUT6
    generic map(
      LOC => "SLICE_X29Y130",
      INIT => X"FFFFFFFFFFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Pri3z4_1_0,
      ADR4 => cortexm0_u_logic_Pri3z4_4_0,
      O => cortexm0_u_logic_Mmux_Z78wx4161_25922
    );
  cortexm0_u_logic_O3pvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"0F000F00FF00EF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_U2ewx4,
      ADR2 => N461_0,
      ADR3 => cortexm0_u_logic_O3pvx43_26122,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179,
      ADR0 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181,
      O => cortexm0_u_logic_O3pvx4
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => X"0055AAFF0015EAFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR1 => cortexm0_u_logic_Qjuwx4,
      ADR4 => N919,
      ADR3 => N918,
      ADR0 => cortexm0_u_logic_Tuvwx4,
      ADR5 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181
    );
  cortexm0_u_logic_Cll2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cll2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cll2z4_IN,
      O => cortexm0_u_logic_Cll2z4_27482,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vcuvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y112",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_O1rvx4,
      ADR1 => cortexm0_u_logic_F0y2z4_26634,
      O => N407
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o8_cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o8_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1026,
      O => N1026_0
    );
  cortexm0_u_logic_Kzqvx42_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y115"
    )
    port map (
      IA => N1604,
      IB => N1605,
      O => N1026,
      SEL => cortexm0_u_logic_U5pwx4
    );
  cortexm0_u_logic_Kzqvx42_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"00550055FFFFFCFD"
    )
    port map (
      ADR5 => cortexm0_u_logic_Cjuwx4,
      ADR1 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR4 => cortexm0_u_logic_Hzj2z4_26979,
      ADR2 => N754,
      ADR0 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o8_27827,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o12_27828,
      O => N1604
    );
  cortexm0_u_logic_Kzqvx42_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"0000FFFC5555FFFD"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hzj2z4_26979,
      ADR4 => cortexm0_u_logic_Jjuwx4,
      ADR2 => N754,
      ADR1 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR0 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o8_27827,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o12_27828,
      O => N1605
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y115",
      INIT => X"0000000F000F000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_I7owx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o8_27827
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"AABAAABAABBBAFBF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o1_26407,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o2_26408,
      ADR1 => N658,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o3_26399,
      O => N919
    );
  cortexm0_u_logic_Psu2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Psu2z4_CLK,
      I => cortexm0_u_logic_Z4qvx4,
      O => cortexm0_u_logic_Psu2z4_27718,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Z4qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"FFFFFFFFFF7FFF5F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bpzvx4,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => cortexm0_u_logic_Bsawx4_Isawx4_AND_2022_o31,
      ADR4 => cortexm0_u_logic_Pri3z4_8_0,
      ADR2 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o3_26128,
      ADR5 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Z4qvx4
    );
  cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o : X_LUT6
    generic map(
      LOC => "SLICE_X30Y118",
      INIT => X"A0A00000A0B00000"
    )
    port map (
      ADR0 => cortexm0_u_logic_U2ewx4,
      ADR4 => cortexm0_u_logic_Cbvwx4,
      ADR2 => N463,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180,
      O => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343
    );
  cortexm0_u_logic_Uaj2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uaj2z4_CLK,
      I => cortexm0_u_logic_U9mvx4,
      O => cortexm0_u_logic_Uaj2z4_25893,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_U9mvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"BBBA888ABBAA88AA"
    )
    port map (
      ADR4 => N440,
      ADR0 => N439,
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR5 => cortexm0_u_logic_Zluvx43_26341,
      ADR3 => cortexm0_u_logic_Zluvx42_26340,
      ADR1 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_U9mvx4
    );
  cortexm0_u_logic_Tdp2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tdp2z4_CLK,
      I => cortexm0_u_logic_Wamvx4,
      O => cortexm0_u_logic_Tdp2z4_25892,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Wamvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"FFDCCCDCFFDDCCDD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hq1wx4,
      ADR3 => cortexm0_u_logic_Tbuvx4,
      ADR1 => N407,
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      ADR5 => cortexm0_u_logic_Vcuvx43_27853,
      O => cortexm0_u_logic_Wamvx4
    );
  cortexm0_u_logic_Vcuvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y107",
      INIT => X"FEEEFEEEFF00FA00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR2 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o51,
      ADR4 => N419,
      ADR0 => cortexm0_u_logic_Vcuvx41_26584,
      ADR1 => N418,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      O => cortexm0_u_logic_Vcuvx43_27853
    );
  cortexm0_u_logic_Tuvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"00CC04C4444404C4"
    )
    port map (
      ADR0 => N1288,
      ADR1 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR4 => cortexm0_u_logic_Vzywx4,
      ADR5 => N724,
      ADR2 => N723,
      ADR3 => N1289,
      O => cortexm0_u_logic_Tuvwx4
    );
  cortexm0_u_logic_E5owx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y114",
      INIT => X"FFFFFCFEFFFFFEFE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wbk2z4_26381,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR0 => cortexm0_u_logic_E5owx41_29155,
      ADR3 => cortexm0_u_logic_Hzywx4,
      ADR2 => cortexm0_u_logic_S4pwx4,
      ADR5 => N1079,
      O => N1289
    );
  cortexm0_u_logic_Mmux_Z78wx41421 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"FFD5FFF5FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Oedwx4,
      ADR2 => cortexm0_u_logic_Mq7wx4,
      ADR0 => cortexm0_u_logic_Bpdwx4,
      ADR3 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR5 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4142
    );
  cortexm0_u_logic_Mmux_Z78wx4121 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"FFFFFFFF373B3333"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dp7wx4,
      ADR3 => cortexm0_u_logic_Pkwwx4,
      ADR0 => cortexm0_u_logic_Vy7wx4,
      ADR2 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o,
      ADR5 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR1 => cortexm0_u_logic_Bpdwx4,
      O => cortexm0_u_logic_Mmux_Z78wx412_29719
    );
  cortexm0_u_logic_Mmux_Z78wx413 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"FDDDF555FCCCF000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mmux_Z78wx411_26735,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4148,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx41,
      ADR0 => cortexm0_u_logic_Iwdwx4,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx412_29719,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx413_28332,
      O => cortexm0_u_logic_Mmux_Z78wx414_29718
    );
  cortexm0_u_logic_Ch03z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ch03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ch03z4_IN,
      O => cortexm0_u_logic_Ch03z4_27485,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx416 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y120",
      INIT => X"CCCCC8C0CCCC8800"
    )
    port map (
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx416_26623,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx415_28330,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4142,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4141_28005,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx414_29718,
      O => cortexm0_u_logic_Mmux_Z78wx417_28022
    );
  cortexm0_u_logic_Kwa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"0000000000200000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tdp2z4_25892,
      ADR4 => cortexm0_u_logic_Uaj2z4_25893,
      ADR5 => cortexm0_u_logic_G0w2z4_25894,
      ADR0 => cortexm0_u_logic_Trq2z4_25895,
      ADR2 => cortexm0_u_logic_Cam2z4_25896,
      ADR1 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Kwa2z4
    );
  cortexm0_u_logic_D9ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"0000004000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lz93z4_26581,
      ADR2 => cortexm0_u_logic_K3l2z4_26454,
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      ADR5 => cortexm0_u_logic_Mjl2z4_26580,
      ADR0 => cortexm0_u_logic_Kop2z4_26582,
      ADR4 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_D9ovx4
    );
  cortexm0_u_logic_Pmvvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y108",
      INIT => X"0000200000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => cortexm0_u_logic_K3l2z4_26454,
      ADR4 => cortexm0_u_logic_Mjl2z4_26580,
      ADR5 => cortexm0_u_logic_J6i2z4_26101,
      ADR3 => cortexm0_u_logic_Lz93z4_26581,
      ADR1 => cortexm0_u_logic_Kop2z4_26582,
      O => cortexm0_u_logic_Pmvvx4
    );
  cortexm0_u_logic_Zluvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"FF8CFFDC8C8CDCDC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uaj2z4_25893,
      ADR0 => cortexm0_u_logic_Mtqvx4,
      ADR2 => hready,
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR3 => cortexm0_u_logic_O1rvx4,
      ADR5 => cortexm0_u_logic_Lbn2z4_27013,
      O => N439
    );
  cortexm0_u_logic_Zluvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y110",
      INIT => X"FF4F4F4FFF000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uaj2z4_25893,
      ADR1 => cortexm0_u_logic_Mtqvx43_26817,
      ADR0 => cortexm0_u_logic_Mwb2z4_Q5gvx4_AND_6653_o,
      ADR2 => hready,
      ADR3 => cortexm0_u_logic_Lbn2z4_27013,
      ADR4 => cortexm0_u_logic_O1rvx4,
      O => N440
    );
  cortexm0_u_logic_Mmux_Z78wx414431 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => X"8F3F3F3FFF0F0F0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR4 => cortexm0_u_logic_M6ywx4,
      ADR5 => cortexm0_u_logic_Dp7wx4,
      ADR0 => cortexm0_u_logic_Dw7wx4,
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3987_o,
      O => cortexm0_u_logic_Mmux_Z78wx41443
    );
  cortexm0_u_logic_Mmux_Z78wx4124 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => X"FFFFFCF0FFFFDC50"
    )
    port map (
      ADR2 => cortexm0_u_logic_H8qwx4,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4122_28009,
      ADR5 => cortexm0_u_logic_O8qwx4,
      ADR0 => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3987_o,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4121_29040,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx41443,
      O => cortexm0_u_logic_Mmux_Z78wx4123_28024
    );
  cortexm0_u_logic_Mmux_Z78wx412 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => X"51990000FFFF0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_H6ewx44_28010,
      ADR0 => N822,
      ADR1 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_Dw7wx4,
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR5 => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3987_o,
      O => cortexm0_u_logic_Mmux_Z78wx413_28332
    );
  cortexm0_u_logic_Ixt2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ixt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ixt2z4_IN,
      O => cortexm0_u_logic_Ixt2z4_27874,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mcgvx4_Weowx4_AND_3987_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y122",
      INIT => X"FF59FF9900000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Tzxwx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3987_o
    );
  cortexm0_u_logic_Ycx2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ycx2z4_CLK,
      I => cortexm0_u_logic_Zkhvx4_16956,
      O => cortexm0_u_logic_Ycx2z4_26359,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zkhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"FF33FF10FF33FFBF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => N631,
      ADR1 => N632,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR2 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o3_26128,
      ADR0 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Zkhvx4_16956
    );
  cortexm0_u_logic_I21wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"CC88CC88C080C080"
    )
    port map (
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR0 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR3 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR1 => N4,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o,
      O => cortexm0_u_logic_I21wx4_28942
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y119",
      INIT => X"FAEAFAEAFAEAF000"
    )
    port map (
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o5_28811,
      ADR2 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o3_0,
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o2_28812,
      ADR4 => N814,
      ADR5 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o
    );
  cortexm0_u_logic_K22wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"EAE0EAE0EAE0AA00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR0 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR3 => cortexm0_u_logic_K22wx461,
      ADR1 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR2 => cortexm0_u_logic_K22wx41_0,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o,
      O => cortexm0_u_logic_K22wx42_28948
    );
  cortexm0_u_logic_Wnv2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wnv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wnv2z4_IN,
      O => cortexm0_u_logic_Wnv2z4_26194,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4123 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y121",
      INIT => X"0F0F0F0F00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_X1ywx4_E2ywx4_AND_4457_o,
      ADR5 => cortexm0_u_logic_H6ewx44_28010,
      O => cortexm0_u_logic_Mmux_Z78wx4122_28009
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o_pack_3,
      O => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o21 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"000E00EE0E0EEEEE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qxa3z4_26507,
      ADR4 => cortexm0_u_logic_N7c3z4_26499,
      ADR2 => cortexm0_u_logic_M9owx4,
      ADR1 => cortexm0_u_logic_Owuwx4_Vwuwx4_AND_4099_o,
      ADR3 => cortexm0_u_logic_I7owx4,
      ADR0 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_28189
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"2AFF2A2F00FF0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Uic3z4_27490,
      ADR1 => cortexm0_u_logic_F9owx4,
      ADR0 => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4106_o,
      ADR3 => cortexm0_u_logic_Bzowx4,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o4_26506,
      ADR5 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_28189,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o5
    );
  cortexm0_u_logic_Bzowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"20D0A05020D0A050"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Bzowx4
    );
  cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"2FDFAF5F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR1 => cortexm0_u_logic_M6ywx4,
      ADR2 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o_pack_3
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o21_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y116",
      INIT => X"D5D5C0C0D5D5C0C0"
    )
    port map (
      ADR5 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Zva3z4_26919,
      ADR0 => cortexm0_u_logic_Mydwx4,
      ADR2 => cortexm0_u_logic_I7owx4,
      ADR4 => cortexm0_u_logic_Bzowx4,
      O => N1469
    );
  cortexm0_u_logic_Leuvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y109",
      INIT => X"EFAFFFFFCC00DC50"
    )
    port map (
      ADR5 => cortexm0_u_logic_Trq2z4_25895,
      ADR0 => cortexm0_u_logic_Mtqvx4,
      ADR2 => hready,
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR1 => cortexm0_u_logic_O1rvx4,
      ADR3 => cortexm0_u_logic_Owq2z4_27518,
      O => N712
    );
  cortexm0_u_logic_Qowwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"33000F5533FF0F55"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wqm2z4_27879,
      ADR5 => cortexm0_u_logic_Ipm2z4_27880,
      ADR0 => cortexm0_u_logic_G493z4_27881,
      ADR2 => cortexm0_u_logic_R6v2z4_27882,
      ADR4 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR3 => cortexm0_u_logic_Yaz2z4_2_26325,
      O => cortexm0_u_logic_Qowwx42_27878
    );
  cortexm0_u_logic_Qowwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"0035F0350F35FF35"
    )
    port map (
      ADR0 => cortexm0_u_logic_R283z4_27873,
      ADR1 => cortexm0_u_logic_Ixt2z4_27874,
      ADR4 => cortexm0_u_logic_Ksm2z4_27875,
      ADR5 => cortexm0_u_logic_It63z4_27876,
      ADR3 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR2 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Qowwx41_27872
    );
  cortexm0_u_logic_Qowwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"FFFFFF00FFFFAAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR5 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR3 => cortexm0_u_logic_Qowwx41_27872,
      ADR0 => cortexm0_u_logic_Qowwx42_27878,
      O => cortexm0_u_logic_Qowwx4
    );
  cortexm0_u_logic_R283z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_R283z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_R283z4_IN,
      O => cortexm0_u_logic_R283z4_27873,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ok7wx4321 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y123",
      INIT => X"FE000000F4000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_Xowwx41_27883,
      ADR1 => cortexm0_u_logic_Xowwx42_27884,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_Gqwwx4,
      ADR4 => cortexm0_u_logic_Qowwx4,
      O => cortexm0_u_logic_Ok7wx432
    );
  cortexm0_u_logic_R40wx431 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y128",
      INIT => X"777FFFFFFF7FFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bv03z4_27354,
      ADR5 => cortexm0_u_logic_Xx93z4_27271,
      ADR0 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR3 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR4 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR1 => cortexm0_u_logic_Yaz2z4_4_26354,
      O => cortexm0_u_logic_R40wx43_28268
    );
  cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y128",
      INIT => X"0F0F00000F0F0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Yaz2z4_4_26354,
      ADR4 => cortexm0_u_logic_H3d3z4_5_0,
      O => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o1
    );
  cortexm0_u_logic_Ggswx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y128",
      INIT => X"FEFAFFFFEEAAFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bsy2z4_25996,
      ADR3 => cortexm0_u_logic_Pyxvx4,
      ADR0 => cortexm0_u_logic_Ggswx42_0,
      ADR5 => cortexm0_u_logic_Layvx4,
      ADR2 => cortexm0_u_logic_C9yvx4,
      ADR4 => cortexm0_u_logic_G2lwx4,
      O => N1650
    );
  cortexm0_u_logic_Yaz2z4_4 : X_FF
    generic map(
      LOC => "SLICE_X30Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_K6yvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_4_CLK,
      I => cortexm0_u_logic_Ggswx4,
      O => cortexm0_u_logic_Yaz2z4_4_26354,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ggswx44 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y128",
      INIT => X"FFFF00B8FFFFAABA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lny2z4_26686,
      ADR1 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Yj6wx4,
      ADR5 => cortexm0_u_logic_Iufwx4,
      ADR2 => cortexm0_u_logic_Viy2z4_27004,
      ADR4 => N1650,
      O => cortexm0_u_logic_Ggswx4
    );
  cortexm0_u_logic_Yw0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y133",
      INIT => X"40C050F044CC55FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Df83z4_27619,
      ADR5 => cortexm0_u_logic_Td33z4_27620,
      ADR3 => cortexm0_u_logic_S2p2z4_26921,
      ADR2 => cortexm0_u_logic_Sk52z4_Zk52z4_OR_1162_o,
      ADR1 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR0 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_Yw0wx45_29728
    );
  cortexm0_u_logic_Yw0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y133",
      INIT => X"44045505CC0CFF0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Z203z4_26922,
      ADR4 => cortexm0_u_logic_Djv2z4_27618,
      ADR5 => cortexm0_u_logic_D1p2z4_26931,
      ADR1 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR3 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR0 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Yw0wx44_29729
    );
  cortexm0_u_logic_Yw0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y133",
      INIT => X"A000200000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cn43z4_26928,
      ADR4 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR2 => cortexm0_u_logic_Yw0wx46_0,
      ADR5 => cortexm0_u_logic_Yw0wx47_27621,
      ADR0 => cortexm0_u_logic_Yw0wx45_29728,
      ADR3 => cortexm0_u_logic_Yw0wx44_29729,
      O => cortexm0_u_logic_Yw0wx48_26576
    );
  cortexm0_u_logic_Z203z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z203z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z203z4_IN,
      O => cortexm0_u_logic_Z203z4_26922,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mxor_Gdawx4_B19wx4_XOR_41_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y133",
      INIT => X"EF10EE11FF00EE11"
    )
    port map (
      ADR1 => N826,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR2 => cortexm0_u_logic_Yw0wx43_26575,
      ADR4 => cortexm0_u_logic_W19wx451,
      ADR5 => cortexm0_u_logic_Yw0wx48_26576,
      ADR3 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Gdawx4_B19wx4_XOR_41_o
    );
  cortexm0_u_logic_Vaw2z4_cortexm0_u_logic_Vaw2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(0),
      O => haddr_0_0
    );
  cortexm0_u_logic_Vaw2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y132",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vaw2z4_CLK,
      I => cortexm0_u_logic_Erhvx4,
      O => cortexm0_u_logic_Vaw2z4_27434,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Erhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y132",
      INIT => X"F0FCF03000CC0000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR2 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR4 => cortexm0_u_logic_Vaw2z4_27434,
      ADR3 => ahblite_bridge_dmao_ready,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      O => cortexm0_u_logic_Erhvx4
    );
  cortexm0_u_logic_Rbi3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y132",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rbi3z4_CLK,
      I => cortexm0_u_logic_Edhvx4,
      O => cortexm0_u_logic_Rbi3z4_27743,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Edhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y132",
      INIT => X"FF5DA200FFFF0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR5 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR2 => ahblite_bridge_dmao_ready,
      ADR4 => cortexm0_u_logic_Rbi3z4_27743,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o,
      O => cortexm0_u_logic_Edhvx4
    );
  cortexm0_u_logic_haddr_o_1_1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y132",
      INIT => X"0055000000550000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Loyvx4_26794,
      ADR4 => cortexm0_u_logic_Qr42z4_26784,
      ADR0 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR5 => '1',
      O => haddr(1)
    );
  cortexm0_u_logic_haddr_o_0_1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y132",
      INIT => X"01010000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Oq42z4,
      ADR2 => cortexm0_u_logic_V3wvx4,
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Qr42z4_26784,
      ADR0 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      O => haddr(0)
    );
  cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y132",
      INIT => X"EC00000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vq0xx4,
      ADR0 => cortexm0_u_logic_Wt2wx4,
      ADR1 => cortexm0_u_logic_Hp2wx4,
      ADR3 => cortexm0_u_logic_Ppsvx4,
      ADR4 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o2_29191,
      ADR5 => cortexm0_u_logic_Z5pvx4,
      O => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o
    );
  cortexm0_u_logic_Rz13z4_cortexm0_u_logic_Rz13z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N679,
      O => N679_0
    );
  cortexm0_u_logic_E9zvx4_SW5 : X_MUX2
    generic map(
      LOC => "SLICE_X30Y126"
    )
    port map (
      IA => N1522,
      IB => N1523,
      O => N679,
      SEL => N401
    );
  cortexm0_u_logic_E9zvx4_SW5_F : X_LUT6
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => X"2200220022002A0A"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => N400,
      ADR4 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR5 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR3 => cortexm0_u_logic_Pri3z4_31_0,
      O => N1522
    );
  cortexm0_u_logic_E9zvx4_SW5_G : X_LUT6
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => X"FFFFFFFFF5F5F5C4"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => N400,
      ADR3 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR1 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR0 => cortexm0_u_logic_Pri3z4_31_0,
      O => N1523
    );
  cortexm0_u_logic_Tvhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => X"FBBBEAAABBBBAAAA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Omk2z4_27994,
      ADR2 => cortexm0_u_logic_Roh2z4_29_0,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR0 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N401
    );
  cortexm0_u_logic_Rz13z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rz13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rz13z4_IN,
      O => cortexm0_u_logic_Rz13z4_26602,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_E9zvx4_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y126",
      INIT => X"F7F7F780F3F3F3C0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Omk2z4_27994,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_31_0,
      ADR2 => N401,
      O => N678
    );
  cortexm0_u_logic_F32wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y130",
      INIT => X"A200F300A2A2F3F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Yg23z4_29149,
      ADR4 => cortexm0_u_logic_E913z4_29049,
      ADR5 => cortexm0_u_logic_Kc03z4_29115,
      ADR0 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_F32wx43_28070
    );
  cortexm0_u_logic_Izpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y130",
      INIT => X"CF450000CF45CC44"
    )
    port map (
      ADR2 => cortexm0_u_logic_An73z4_27691,
      ADR5 => cortexm0_u_logic_Aru2z4_27692,
      ADR0 => cortexm0_u_logic_Kjk2z4_27693,
      ADR4 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR1 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR3 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      O => cortexm0_u_logic_Izpvx46
    );
  cortexm0_u_logic_Lf0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y130",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR1 => cortexm0_u_logic_Rz13z4_26602,
      ADR2 => cortexm0_u_logic_P9h3z4_26603,
      ADR0 => cortexm0_u_logic_A8h3z4_26604,
      ADR3 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_Lf0wx43_26601
    );
  cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y130",
      INIT => X"FF0FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR3 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR2 => cortexm0_u_logic_Rni2z4_1_25909,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o
    );
  cortexm0_u_logic_Nd3wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y129",
      INIT => X"F531F5310000F531"
    )
    port map (
      ADR0 => cortexm0_u_logic_Cc63z4_26719,
      ADR4 => cortexm0_u_logic_Glj2z4_26720,
      ADR1 => cortexm0_u_logic_Lpu2z4_26721,
      ADR2 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      O => cortexm0_u_logic_Nd3wx47_26718
    );
  cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y129",
      INIT => X"F5F5F5F50000F5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Ql23z4_29137,
      ADR0 => cortexm0_u_logic_Nf03z4_29120,
      ADR2 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      O => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o3_29194
    );
  cortexm0_u_logic_Ce0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y129",
      INIT => X"0000001100000001"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ji43z4_26596,
      ADR1 => cortexm0_u_logic_Ka83z4_26851,
      ADR4 => cortexm0_u_logic_B173z4_26852,
      ADR0 => cortexm0_u_logic_A8h3z4_26604,
      ADR2 => cortexm0_u_logic_Kev2z4_26856,
      ADR5 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      O => cortexm0_u_logic_Ce0wx410
    );
  cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y129",
      INIT => X"FFFFFFFFFFFFFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR4 => cortexm0_u_logic_H3d3z4_5_0,
      ADR2 => cortexm0_u_logic_Yaz2z4_4_26354,
      ADR5 => cortexm0_u_logic_T1d3z4_4_26444,
      O => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o
    );
  cortexm0_u_logic_Fuawx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y127",
      INIT => X"00002F002F000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Jucwx4,
      ADR3 => cortexm0_u_logic_Muawx4,
      ADR1 => N164,
      ADR4 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Tuawx4,
      O => N1063
    );
  cortexm0_u_logic_Fuawx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y127",
      INIT => X"FF00FFFF00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Tuawx4,
      O => N1064
    );
  cortexm0_u_logic_Bsawx4_Isawx4_AND_2022_o312 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y127",
      INIT => X"FF33A521FF330000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Wzawx4,
      ADR3 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR2 => cortexm0_u_logic_Tuawx4,
      ADR5 => cortexm0_u_logic_Olzvx4,
      ADR4 => cortexm0_u_logic_Bsawx4_Isawx4_AND_2022_o311_29723,
      O => cortexm0_u_logic_Bsawx4_Isawx4_AND_2022_o31
    );
  cortexm0_u_logic_Bsawx4_Isawx4_AND_2022_o311 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y127",
      INIT => X"AAAAAAAAF0F000F0"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o,
      ADR3 => cortexm0_u_logic_I0d2z4_0,
      ADR0 => N1064,
      ADR2 => N1063,
      O => cortexm0_u_logic_Bsawx4_Isawx4_AND_2022_o311_29723
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y131",
      INIT => X"FFFFCFFFDFDFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_I4s2z4_26975,
      ADR0 => cortexm0_u_logic_Ug73z4_26971,
      ADR4 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o2_29727
    );
  cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o9_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y131",
      INIT => X"00CCFFFF50DCFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Cy43z4_27804,
      ADR1 => cortexm0_u_logic_Dq83z4_26970,
      ADR0 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_SF1101,
      ADR3 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR4 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o2_29727,
      O => N1475
    );
  cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y131",
      INIT => X"FFFFFFFFFAFAFFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR0 => cortexm0_u_logic_Yaz2z4_4_26354,
      ADR4 => cortexm0_u_logic_H3d3z4_5_0,
      ADR5 => cortexm0_u_logic_T1d3z4_4_26444,
      O => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o
    );
  cortexm0_u_logic_Ug73z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ug73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ug73z4_IN,
      O => cortexm0_u_logic_Ug73z4_26971,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y131",
      INIT => X"00F000F0FFFF00F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_C183z4_29031,
      ADR4 => cortexm0_u_logic_Jq13z4_28405,
      ADR5 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR3 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      O => N1498
    );
  cortexm0_u_logic_Ieh3z4_cortexm0_u_logic_Ieh3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_5_pack_2,
      O => hwdata(5)
    );
  cortexm0_u_logic_Gqwwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => X"CCCCCFFFCCDDCFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_F8v2z4_27525,
      ADR2 => cortexm0_u_logic_F483z4_27526,
      ADR3 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR0 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR1 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR4 => cortexm0_u_logic_Yaz2z4_2_26325,
      O => cortexm0_u_logic_Gqwwx41_29721
    );
  cortexm0_u_logic_Gqwwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => X"FFFFFFFFC4F4C4C4"
    )
    port map (
      ADR0 => cortexm0_u_logic_Gip2z4_27523,
      ADR3 => cortexm0_u_logic_Wyt2z4_27524,
      ADR1 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR4 => cortexm0_u_logic_Yaz2z4_4_26354,
      ADR2 => cortexm0_u_logic_H3d3z4_5_0,
      ADR5 => cortexm0_u_logic_Gqwwx41_29721,
      O => cortexm0_u_logic_Gqwwx4
    );
  cortexm0_u_logic_Ieh3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ieh3z4_CLK,
      I => hwdata(21),
      O => cortexm0_u_logic_Ieh3z4_27122,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_21_11 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => X"00F30CFF00F30CFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR2 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => cortexm0_u_logic_Ce0wx4,
      ADR5 => '1',
      O => hwdata(21)
    );
  cortexm0_u_logic_hwdata_o_5_1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => X"00CC00CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => '1',
      O => hwdata_5_pack_2
    );
  cortexm0_u_logic_Mka3z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mka3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mka3z4_IN,
      O => cortexm0_u_logic_Mka3z4_26514,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y125",
      INIT => X"00000000A000A800"
    )
    port map (
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o3_27907,
      ADR0 => cortexm0_u_logic_Gqwwx4,
      ADR2 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o2_27905,
      ADR5 => N1101,
      ADR3 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o6_27910,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o
    );
  cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4268_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => X"FF55AA00E4E4E4E4"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qxuwx4,
      ADR1 => cortexm0_u_logic_Bywwx4,
      ADR2 => cortexm0_u_logic_Svqwx4,
      ADR3 => cortexm0_u_logic_Bdwwx4,
      ADR0 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4268_o
    );
  cortexm0_u_logic_Qxuwx45_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => X"353500F035350FFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_F8v2z4_27525,
      ADR3 => cortexm0_u_logic_Wyt2z4_27524,
      ADR1 => cortexm0_u_logic_Ujp2z4_29026,
      ADR0 => cortexm0_u_logic_Gip2z4_27523,
      ADR4 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR2 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1367
    );
  cortexm0_u_logic_Sgp2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sgp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sgp2z4_IN,
      O => cortexm0_u_logic_Sgp2z4_27567,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qxuwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y124",
      INIT => X"FFFFFFFFF5F5A0A0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR0 => cortexm0_u_logic_Wzy2z4_26030,
      ADR4 => N1366,
      ADR2 => N1367,
      O => cortexm0_u_logic_Qxuwx4
    );
  cortexm0_u_logic_Nlhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y111",
      INIT => X"0F0F0F0F0B000F00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Cax2z4_27814,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => ahbmi_hready_IBUF_0,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => N637
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y139",
      INIT => X"C0C0F0F0CCCCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Zu23z4_27438,
      ADR4 => cortexm0_u_logic_Skh3z4_27425,
      ADR1 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      O => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o2_29022
    );
  cortexm0_u_logic_X543z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X543z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X543z4_IN,
      O => cortexm0_u_logic_X543z4_27326,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdbwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y139",
      INIT => X"0305030503000F0F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Skh3z4_27425,
      ADR4 => cortexm0_u_logic_Jw73z4_27426,
      ADR0 => cortexm0_u_logic_Art2z4_27427,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Pdbwx43_27424
    );
  cortexm0_u_logic_Djzvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y140",
      INIT => X"FFCF5F4FFCCC5C4C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fn13z4_27057,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Djzvx47_27327,
      ADR5 => cortexm0_u_logic_Djzvx48_27328,
      ADR1 => cortexm0_u_logic_Djzvx46_29731,
      ADR4 => cortexm0_u_logic_SF1101,
      O => N1194
    );
  cortexm0_u_logic_Z3k2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z3k2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z3k2z4_IN,
      O => cortexm0_u_logic_Z3k2z4_27163,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Djzvx46 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y140",
      INIT => X"FFFF0F5F33000055"
    )
    port map (
      ADR0 => cortexm0_u_logic_Yx73z4_27168,
      ADR2 => cortexm0_u_logic_X543z4_27326,
      ADR3 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR1 => cortexm0_u_logic_Z3k2z4_27163,
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Djzvx46_29731
    );
  cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y138",
      INIT => X"AF23AF230000AF23"
    )
    port map (
      ADR2 => cortexm0_u_logic_I443z4_27428,
      ADR1 => cortexm0_u_logic_Rd53z4_27440,
      ADR4 => cortexm0_u_logic_Ql13z4_27421,
      ADR0 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o1_29021
    );
  cortexm0_u_logic_Rhnvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y138",
      INIT => X"3330BBBA0000AAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Idk2z4_27659,
      ADR3 => cortexm0_u_logic_Hq1wx4,
      ADR4 => hready,
      ADR1 => cortexm0_u_logic_K0qvx4,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR5 => cortexm0_u_logic_Rhnvx41_27660,
      O => cortexm0_u_logic_Rhnvx42_27658
    );
  cortexm0_u_logic_Fn13z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fn13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fn13z4_IN,
      O => cortexm0_u_logic_Fn13z4_27057,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wzpvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y138",
      INIT => X"FFFF2200FFFF2A0A"
    )
    port map (
      ADR0 => hready,
      ADR1 => cortexm0_u_logic_Izpvx4,
      ADR3 => cortexm0_u_logic_K0qvx4,
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR4 => cortexm0_u_logic_Rhnvx42_27658,
      O => N442
    );
  cortexm0_u_logic_Fexwx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y136",
      INIT => X"333300FF0F0F5555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Yx83z4_27420,
      ADR3 => cortexm0_u_logic_Jw73z4_27426,
      ADR1 => cortexm0_u_logic_An63z4_26216,
      ADR2 => cortexm0_u_logic_Gfq2z4_28308,
      ADR4 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR5 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1401
    );
  cortexm0_u_logic_Gf53z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gf53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gf53z4_IN,
      O => cortexm0_u_logic_Gf53z4_27321,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S132z4_Z132z4_AND_5467_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y136",
      INIT => X"22000A0A77000A0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hc23z4_27196,
      ADR5 => cortexm0_u_logic_Oas2z4_27197,
      ADR1 => cortexm0_u_logic_Rkd3z4_27070,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o4_27195
    );
  cortexm0_u_logic_Hc13z4_cortexm0_u_logic_Hc13z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pu1wx4_inv,
      O => cortexm0_u_logic_Pu1wx4_inv_0
    );
  cortexm0_u_logic_Wzpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y134",
      INIT => X"FFC0F0C0FF88AA88"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR3 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR4 => cortexm0_u_logic_Qfzvx441,
      ADR2 => N995,
      ADR0 => N994,
      ADR5 => cortexm0_u_logic_Kkrvx4,
      O => cortexm0_u_logic_Wzpvx42_28190
    );
  cortexm0_u_logic_Hc13z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hc13z4_CLK,
      I => cortexm0_u_logic_C3qvx4,
      O => cortexm0_u_logic_Hc13z4_29112,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C3qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y134",
      INIT => X"FFFFFFFFCFDFDFDF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bpzvx4,
      ADR4 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR2 => cortexm0_u_logic_K5zvx46,
      ADR0 => cortexm0_u_logic_Wzpvx42_28190,
      ADR3 => cortexm0_u_logic_Wzpvx43_28937,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_C3qvx4
    );
  cortexm0_u_logic_G02wx4_inv1 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y134",
      INIT => X"0000004000000040"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xc2wx4_28226,
      ADR0 => cortexm0_u_logic_Ob2wx4_28227,
      ADR1 => cortexm0_u_logic_M1j2z4_26600,
      ADR4 => cortexm0_u_logic_Vb2wx4_28228,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR5 => '1',
      O => cortexm0_u_logic_G02wx4_inv
    );
  cortexm0_u_logic_Pu1wx4_inv1 : X_LUT5
    generic map(
      LOC => "SLICE_X30Y134",
      INIT => X"00000010"
    )
    port map (
      ADR2 => cortexm0_u_logic_Xc2wx4_28226,
      ADR0 => cortexm0_u_logic_Ob2wx4_28227,
      ADR1 => cortexm0_u_logic_M1j2z4_26600,
      ADR4 => cortexm0_u_logic_Vb2wx4_28228,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      O => cortexm0_u_logic_Pu1wx4_inv
    );
  cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o : X_LUT6
    generic map(
      LOC => "SLICE_X30Y134",
      INIT => X"000000000000F351"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kn2wx4_Rn2wx4_AND_1336_o,
      ADR4 => N66,
      ADR3 => cortexm0_u_logic_Pn0xx4_Wn0xx4_AND_4693_o,
      ADR1 => cortexm0_u_logic_I2t2z4_26960,
      ADR2 => cortexm0_u_logic_Zs0xx4_Gt0xx4_AND_4709_o,
      ADR0 => cortexm0_u_logic_Sjj2z4_26041,
      O => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222
    );
  cortexm0_u_logic_Pst2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pst2z4_CLK,
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => cortexm0_u_logic_Pst2z4_27169,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Uhzvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y137",
      INIT => X"FFFFFFFFDDDFCCCF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR2 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR4 => cortexm0_u_logic_Pri3z4_27_0,
      ADR1 => N698,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Uhzvx4_29078
    );
  cortexm0_u_logic_Rht2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rht2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rht2z4_IN,
      O => cortexm0_u_logic_Rht2z4_28182,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Trq2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Trq2z4_CLK,
      I => cortexm0_u_logic_Pamvx4,
      O => cortexm0_u_logic_Trq2z4_25895,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Pamvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"CCCCACACCCCCACCC"
    )
    port map (
      ADR1 => N712,
      ADR3 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR2 => N26,
      ADR0 => N713_0,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR4 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Pamvx4
    );
  cortexm0_u_logic_Qsa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"0000000000008000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      ADR0 => cortexm0_u_logic_Uaj2z4_25893,
      ADR5 => cortexm0_u_logic_G0w2z4_25894,
      ADR2 => cortexm0_u_logic_Trq2z4_25895,
      ADR3 => cortexm0_u_logic_Cam2z4_25896,
      ADR1 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Qsa2z4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y107",
      INIT => X"00151515003F3F3F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tib3z4_26733,
      ADR0 => cortexm0_u_logic_Vgs2z4_26100,
      ADR3 => cortexm0_u_logic_P2a3z4_26382,
      ADR2 => cortexm0_u_logic_Kwa2z4,
      ADR4 => cortexm0_u_logic_Sta2z4,
      ADR5 => cortexm0_u_logic_Qsa2z4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o11_27414
    );
  cortexm0_u_logic_Zyhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y108",
      INIT => X"AAAAAAF2F2AAF2F2"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rym2z4_26879,
      ADR3 => cortexm0_u_logic_Wq5wx4,
      ADR5 => cortexm0_u_logic_Uvzvx4,
      ADR1 => cortexm0_u_logic_Yz4wx4,
      ADR4 => cortexm0_u_logic_S71wx4,
      ADR2 => cortexm0_u_logic_D9ovx4,
      O => cortexm0_u_logic_Zyhvx41_26980
    );
  cortexm0_u_logic_W5rvx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y113",
      INIT => X"FFCCFFCCFFCDFFCD"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_U7w2z4_26111,
      ADR1 => cortexm0_u_logic_Ywi2z4_26112,
      ADR0 => cortexm0_u_logic_Hzj2z4_26979,
      ADR2 => N754,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => N946
    );
  cortexm0_u_logic_Rym2z4_cortexm0_u_logic_Rym2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N178,
      O => N178_0
    );
  cortexm0_u_logic_K9ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"0000000000000010"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tdp2z4_25892,
      ADR4 => cortexm0_u_logic_Uaj2z4_25893,
      ADR3 => cortexm0_u_logic_G0w2z4_25894,
      ADR2 => cortexm0_u_logic_Trq2z4_25895,
      ADR0 => cortexm0_u_logic_Cam2z4_25896,
      ADR5 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_K9ovx4
    );
  cortexm0_u_logic_Rym2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rym2z4_CLK,
      I => cortexm0_u_logic_Zyhvx4,
      O => cortexm0_u_logic_Rym2z4_26879,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Zyhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"00F0F0F000F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Zyhvx41_26980,
      ADR4 => cortexm0_u_logic_Fsyvx4,
      ADR3 => cortexm0_u_logic_Txa2z4,
      ADR5 => '1',
      O => cortexm0_u_logic_Zyhvx4
    );
  cortexm0_u_logic_M5mvx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"2222AAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hzj2z4_26979,
      ADR1 => cortexm0_u_logic_Fxa2z4,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Fsyvx4,
      ADR3 => '1',
      O => N178
    );
  cortexm0_u_logic_Txa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"0000400000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_G0w2z4_25894,
      ADR3 => cortexm0_u_logic_Uaj2z4_25893,
      ADR0 => cortexm0_u_logic_R1w2z4_25897,
      ADR5 => cortexm0_u_logic_Trq2z4_25895,
      ADR2 => cortexm0_u_logic_Cam2z4_25896,
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      O => cortexm0_u_logic_Txa2z4
    );
  cortexm0_u_logic_Fxa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y105",
      INIT => X"0000000000008000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Tdp2z4_25892,
      ADR3 => cortexm0_u_logic_Uaj2z4_25893,
      ADR0 => cortexm0_u_logic_G0w2z4_25894,
      ADR5 => cortexm0_u_logic_Trq2z4_25895,
      ADR1 => cortexm0_u_logic_Cam2z4_25896,
      ADR2 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Fxa2z4
    );
  cortexm0_u_logic_R1w2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_R1w2z4_CLK,
      I => cortexm0_u_logic_Ocnvx4_17574,
      O => cortexm0_u_logic_R1w2z4_25897,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ocnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"DF13CF03DF13DF13"
    )
    port map (
      ADR2 => N433_0,
      ADR0 => cortexm0_u_logic_Hq1wx4,
      ADR1 => cortexm0_u_logic_Tbuvx4,
      ADR3 => cortexm0_u_logic_R1w2z4_25897,
      ADR5 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3_27584,
      ADR4 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Ocnvx4_17574
    );
  cortexm0_u_logic_Jsa2z41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"0080000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_G0w2z4_25894,
      ADR3 => cortexm0_u_logic_Tdp2z4_25892,
      ADR0 => cortexm0_u_logic_R1w2z4_25897,
      ADR1 => cortexm0_u_logic_Trq2z4_25895,
      ADR2 => cortexm0_u_logic_Cam2z4_25896,
      ADR4 => cortexm0_u_logic_Uaj2z4_25893,
      O => cortexm0_u_logic_Jsa2z4
    );
  cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"00000FFF00FF0FFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_H8l2z4_27364,
      ADR2 => cortexm0_u_logic_Cps2z4_27365,
      ADR3 => cortexm0_u_logic_Jsa2z4,
      ADR5 => cortexm0_u_logic_Douvx4,
      O => cortexm0_u_logic_U8b2z4_B9b2z4_AND_6575_o12_27363
    );
  cortexm0_u_logic_Douvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y106",
      INIT => X"0200000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tdp2z4_25892,
      ADR3 => cortexm0_u_logic_Uaj2z4_25893,
      ADR5 => cortexm0_u_logic_G0w2z4_25894,
      ADR4 => cortexm0_u_logic_Trq2z4_25895,
      ADR1 => cortexm0_u_logic_Cam2z4_25896,
      ADR0 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Douvx4
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y114",
      INIT => X"0000CCCC0F00CFCD"
    )
    port map (
      ADR5 => cortexm0_u_logic_C9a3z4_26938,
      ADR0 => cortexm0_u_logic_M9owx4,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR1 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o1_26939,
      ADR3 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_26915,
      ADR4 => N1380,
      O => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o
    );
  cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y114",
      INIT => X"FFCDFF05FFCDFF05"
    )
    port map (
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Nnc3z4_26920,
      ADR1 => cortexm0_u_logic_F9owx4,
      ADR0 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR2 => cortexm0_u_logic_Lhqwx4_Shqwx4_AND_3559_o,
      ADR3 => N1469,
      O => N1380
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6171_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y135",
      INIT => X"AAAAAA2AAAAAAAAA"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qji3z4_28882,
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR1 => cortexm0_u_logic_Wzy2z4_26030,
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      ADR0 => cortexm0_u_logic_Mnvwx4,
      O => N1423
    );
  cortexm0_u_logic_Mnvwx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y135",
      INIT => X"555500FF0F0F3333"
    )
    port map (
      ADR1 => cortexm0_u_logic_C5v2z4_28082,
      ADR3 => cortexm0_u_logic_Tvt2z4_28884,
      ADR0 => cortexm0_u_logic_F9j2z4_28083,
      ADR2 => cortexm0_u_logic_Vmj2z4_0,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1361
    );
  cortexm0_u_logic_C5v2z4 : X_FF
    generic map(
      LOC => "SLICE_X30Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_C5v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_C5v2z4_IN,
      O => cortexm0_u_logic_C5v2z4_28082,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mnvwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X30Y135",
      INIT => X"FFF0FFFFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1360,
      ADR3 => N1361,
      O => cortexm0_u_logic_Mnvwx4
    );
  cortexm0_u_logic_W2uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y104",
      INIT => X"0000000020000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      ADR2 => cortexm0_u_logic_K3l2z4_26454,
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR3 => cortexm0_u_logic_Kop2z4_26582,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR5 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_W2uvx4
    );
  cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1393_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => X"FFFFFFF0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Lrc2z4_Bah2z4_OR_1393_o
    );
  cortexm0_u_logic_R40wx410_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => X"F0A0000050000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Bv03z4_27354,
      ADR5 => cortexm0_u_logic_Xx93z4_27271,
      ADR0 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR4 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR2 => cortexm0_u_logic_Yaz2z4_4_26354,
      O => N863
    );
  cortexm0_u_logic_Jex2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jex2z4_CLK,
      I => cortexm0_u_logic_Skhvx4_17899,
      O => cortexm0_u_logic_Jex2z4_26933,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Skhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => X"DCDD8C88DCDC8C8C"
    )
    port map (
      ADR3 => cortexm0_u_logic_Imnwx4_27734,
      ADR4 => N805,
      ADR1 => N804,
      ADR5 => cortexm0_u_logic_K22wx43_28947,
      ADR2 => cortexm0_u_logic_K22wx42_28948,
      ADR0 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Skhvx4_17899
    );
  cortexm0_u_logic_B9g3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_B9g3z4_CLK,
      I => cortexm0_u_logic_Ldhvx4,
      O => cortexm0_u_logic_B9g3z4_27149,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ldhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y125",
      INIT => X"FFAAFFAAFF20FF22"
    )
    port map (
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_Ldhvx42_27333,
      ADR3 => cortexm0_u_logic_Ldhvx41_27331,
      ADR4 => cortexm0_u_logic_Tj0wx4_28909,
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o,
      O => cortexm0_u_logic_Ldhvx4
    );
  cortexm0_u_logic_Ba0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => X"F000A000C0C08080"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR3 => N852,
      ADR1 => N851,
      ADR2 => N12,
      ADR0 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR5 => cortexm0_u_logic_E4pwx4_L4pwx4_OR_793_o_27738,
      O => cortexm0_u_logic_Ba0wx4_29062
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => X"AFABA0A8AFAFA0A0"
    )
    port map (
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR0 => N922,
      ADR4 => N921,
      ADR5 => cortexm0_u_logic_Qjuwx4,
      ADR2 => cortexm0_u_logic_Tuvwx4,
      ADR3 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => X"F0F0AAAAF0F0E2AA"
    )
    port map (
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR1 => cortexm0_u_logic_Qjuwx4,
      ADR2 => N925,
      ADR0 => N924,
      ADR4 => cortexm0_u_logic_Tuvwx4,
      ADR5 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180
    );
  cortexm0_u_logic_Ikz2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ikz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ikz2z4_IN,
      O => cortexm0_u_logic_Ikz2z4_27481,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y119",
      INIT => X"A0A0A0A200000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR0 => cortexm0_u_logic_Cbvwx4,
      ADR5 => N463,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180,
      O => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o1
    );
  cortexm0_u_logic_Xl0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"A4FCA0F800000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Wo0wx4,
      ADR0 => cortexm0_u_logic_Oaawx4_B19wx4_XOR_39_o,
      ADR1 => cortexm0_u_logic_Fuawx4_26061,
      ADR5 => cortexm0_u_logic_Bo0wx4_28219,
      O => N236
    );
  cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"FFF7FF77F5F55555"
    )
    port map (
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_H6ewx44_28010,
      ADR4 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o1_28214,
      ADR3 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o2_0,
      ADR2 => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3987_o,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx41443,
      O => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o3_26799
    );
  cortexm0_u_logic_Bo0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"FAFAFA0000000000"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR0 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR2 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR5 => N10,
      ADR4 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o,
      O => cortexm0_u_logic_Bo0wx4_28219
    );
  cortexm0_u_logic_Wqm2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wqm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wqm2z4_IN,
      O => cortexm0_u_logic_Wqm2z4_27879,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y124",
      INIT => X"0C040C04CC44CC44"
    )
    port map (
      ADR4 => '1',
      ADR2 => ahbmi_hrdata_3_IBUF_0,
      ADR0 => cortexm0_u_logic_Z4wwx4_0,
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR1 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o3_26799,
      O => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => X"00000000020A22AA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xeo2z4_27977,
      ADR5 => cortexm0_u_logic_Z4wwx4_0,
      ADR1 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_U18wx4,
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o1_29005,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o2_28812
    );
  cortexm0_u_logic_Ow33z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ow33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ow33z4_IN,
      O => cortexm0_u_logic_Ow33z4_27480,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y120",
      INIT => X"FFFFCF77FFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ikz2z4_27481,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      ADR0 => cortexm0_u_logic_Ow33z4_27480,
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o2_27479
    );
  cortexm0_u_logic_Mmux_Z78wx4113 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"FFFFDDFDD0F0D0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4148,
      ADR4 => N820,
      ADR0 => cortexm0_u_logic_Bpdwx4,
      ADR1 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4112_26434,
      ADR3 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4113_29737
    );
  cortexm0_u_logic_Mmux_Z78wx4118 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"FFFCFFF0FFDCFF50"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bpdwx4,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4115_28002,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4114_28003,
      ADR5 => N1459,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4141_28005,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4113_29737,
      O => cortexm0_u_logic_Mmux_Z78wx4118_28001
    );
  cortexm0_u_logic_Mmux_Z78wx4110 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"5555555554445000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4110_0,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx418_29071,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx419_29072,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4142,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4141_28005,
      O => cortexm0_u_logic_Mmux_Z78wx4111_28021
    );
  cortexm0_u_logic_Mmux_Z78wx41411 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y122",
      INIT => X"FFFF0FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Bpdwx4,
      ADR4 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR3 => cortexm0_u_logic_Iwdwx4,
      ADR5 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4141_28005
    );
  cortexm0_u_logic_R40wx410_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y126",
      INIT => X"5D5D5D5D5D7F5F5F"
    )
    port map (
      ADR4 => cortexm0_u_logic_X533z4_27050,
      ADR5 => cortexm0_u_logic_Ow13z4_27051,
      ADR0 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => N864,
      ADR2 => N863,
      ADR1 => cortexm0_u_logic_SF1101,
      O => N495
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y126",
      INIT => X"FFFFFFFFA2FFAAFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wmp2z4_27906,
      ADR1 => cortexm0_u_logic_M1j2z4_26600,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o1_27903,
      ADR3 => cortexm0_u_logic_SF1101,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o2_27905
    );
  cortexm0_u_logic_SF11011 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y126",
      INIT => X"FF00FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Yaz2z4_2_26325,
      ADR4 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR5 => cortexm0_u_logic_Svk2z4_5_26353,
      O => cortexm0_u_logic_SF1101
    );
  cortexm0_u_logic_R40wx410_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y126",
      INIT => X"F0F0FAF0FFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_X533z4_27050,
      ADR0 => cortexm0_u_logic_Ow13z4_27051,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_R40wx43_28268,
      ADR4 => cortexm0_u_logic_SF1101,
      O => N494
    );
  cortexm0_u_logic_X7ewx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y127",
      INIT => X"7F4C3300FFCCB380"
    )
    port map (
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_X7ewx41_26707,
      ADR4 => cortexm0_u_logic_D7wwx4_K7wwx4_AND_4249_o,
      ADR0 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_X7ewx4
    );
  cortexm0_u_logic_Mmux_Z78wx4162_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y127",
      INIT => X"FFFFFFBAFFFFAABA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Igi2z4_26010,
      ADR2 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_Pty2z4_25995,
      ADR0 => cortexm0_u_logic_Swy2z4_25939,
      ADR3 => cortexm0_u_logic_Qb3wx4,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4126_26013,
      O => N927
    );
  cortexm0_u_logic_Zxo2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zxo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zxo2z4_IN,
      O => cortexm0_u_logic_Zxo2z4_28876,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4126 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y127",
      INIT => X"FFFF0000FFFB0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mmux_Z78wx411_26735,
      ADR1 => cortexm0_u_logic_X7ewx4,
      ADR0 => cortexm0_u_logic_Hr7wx4,
      ADR2 => cortexm0_u_logic_J7ewx4_0,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4124_27602,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4123_28024,
      O => cortexm0_u_logic_Mmux_Z78wx4125_29738
    );
  cortexm0_u_logic_Mmux_Z78wx4127 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y127",
      INIT => X"FFFFFFFE00000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wai2z4_26011,
      ADR1 => cortexm0_u_logic_Mmux_Z78wx4120_27287,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4111_28021,
      ADR3 => cortexm0_u_logic_Mmux_Z78wx4118_28001,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx417_28022,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4125_29738,
      O => cortexm0_u_logic_Mmux_Z78wx4126_26013
    );
  N922_N922_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o9_pack_6,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o9_29734
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"FFFFF03000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Emi2z4_25964,
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => N658,
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o9_29734,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o8_29735,
      O => N922
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"0000F0000000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR5 => '1',
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o8_29735
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o9 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"F333F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      O => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o9_pack_6
    );
  cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"0707070077777700"
    )
    port map (
      ADR1 => ahbmi_hrdata_31_IBUF_0,
      ADR3 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o3_29209,
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR5 => cortexm0_u_logic_Fq7wx4,
      O => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o6_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y118",
      INIT => X"F0F0C0F0C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => N657,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o9_29734,
      ADR1 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o8_29735,
      O => N921
    );
  cortexm0_u_logic_Qjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"0D040F0F04040F0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aqp2z4_27112,
      ADR1 => cortexm0_u_logic_Qrp2z4_27113,
      ADR4 => cortexm0_u_logic_Hzj2z4_26979,
      ADR2 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR0 => N88,
      ADR5 => cortexm0_u_logic_Vzywx4,
      O => cortexm0_u_logic_Qjuwx4
    );
  cortexm0_u_logic_Kzqvx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"FDFDFFCCECECFFCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_U7w2z4_26111,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR2 => N1026_0,
      ADR5 => N1025,
      ADR3 => N1024,
      ADR4 => cortexm0_u_logic_Qjuwx4,
      O => N707
    );
  cortexm0_u_logic_E5owx44 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"BAAAFFFF3000BA00"
    )
    port map (
      ADR3 => cortexm0_u_logic_E5owx43_26758,
      ADR0 => cortexm0_u_logic_Ozywx4,
      ADR4 => cortexm0_u_logic_Hzywx4,
      ADR2 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR5 => cortexm0_u_logic_E5owx42_26762,
      O => cortexm0_u_logic_E5owx4
    );
  cortexm0_u_logic_E5owx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y117",
      INIT => X"FEFEF0F0FEF0FEF0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wbk2z4_26381,
      ADR2 => cortexm0_u_logic_E5owx41_29155,
      ADR1 => cortexm0_u_logic_S4pwx4,
      ADR4 => N724,
      ADR5 => cortexm0_u_logic_Vzywx4,
      ADR3 => N723,
      O => cortexm0_u_logic_E5owx42_26762
    );
  cortexm0_u_logic_Bwdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y121",
      INIT => X"0000FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Bpdwx4,
      ADR4 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR5 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Bwdwx4
    );
  cortexm0_u_logic_Mmux_Z78wx4120 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y121",
      INIT => X"F8D8F050FFFFF000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dp7wx4,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR0 => cortexm0_u_logic_Mq7wx4,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4119_27288,
      ADR3 => cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3651_o,
      ADR5 => cortexm0_u_logic_Bwdwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4120_27287
    );
  cortexm0_u_logic_Cbvwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y121",
      INIT => X"4CCCCCCCFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_Dw7wx4,
      ADR0 => cortexm0_u_logic_M6ywx4,
      ADR3 => cortexm0_u_logic_Tzxwx4,
      ADR5 => cortexm0_u_logic_Yp7wx4,
      O => cortexm0_u_logic_Cbvwx4
    );
  cortexm0_u_logic_Yr13z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yr13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yr13z4_IN,
      O => cortexm0_u_logic_Yr13z4_28153,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yp7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y121",
      INIT => X"0000F0F0000000F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_Ok7wx4,
      ADR4 => cortexm0_u_logic_Pkwwx4,
      ADR2 => cortexm0_u_logic_Vy7wx4,
      O => cortexm0_u_logic_Yp7wx4
    );
  cortexm0_u_logic_K952z4_R952z4_AND_5775_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ch03z4_27485,
      ADR2 => cortexm0_u_logic_Ikz2z4_27481,
      ADR0 => cortexm0_u_logic_I793z4_26413,
      ADR5 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR4 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR3 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_K952z4_R952z4_AND_5775_o3_28304
    );
  cortexm0_u_logic_R40wx410_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"FAFAF0F0F0F0F0F0"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Bv03z4_27354,
      ADR5 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR4 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR0 => cortexm0_u_logic_Yaz2z4_4_26354,
      O => N864
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y123",
      INIT => X"FFFFFFFFBBFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Mjl2z4_26580,
      ADR3 => cortexm0_u_logic_Lz93z4_26581,
      ADR0 => cortexm0_u_logic_Ffs2z4_26452,
      ADR5 => cortexm0_u_logic_Kop2z4_26582,
      ADR1 => cortexm0_u_logic_Wuq2z4_26874,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o1_29226
    );
  cortexm0_u_logic_E4pwx4_L4pwx4_OR_793_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"5503FFAB00030003"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR2 => N754,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR4 => cortexm0_u_logic_U5pwx4,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR5 => cortexm0_u_logic_Qjuwx4,
      O => N353
    );
  cortexm0_u_logic_N4rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"0100010101010101"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tuvwx4,
      ADR2 => cortexm0_u_logic_U7w2z4_26111,
      ADR0 => cortexm0_u_logic_Ywi2z4_26112,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR5 => cortexm0_u_logic_Qjuwx4,
      ADR3 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_N4rvx4
    );
  cortexm0_u_logic_C9rvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"0000441144110000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_F0y2z4_26634,
      ADR4 => cortexm0_u_logic_Lbn2z4_27013,
      ADR1 => cortexm0_u_logic_Gtp2z4_27707,
      ADR3 => cortexm0_u_logic_N4rvx4,
      ADR5 => cortexm0_u_logic_E4pwx4_L4pwx4_OR_793_o_27738,
      O => cortexm0_u_logic_C9rvx41_29032
    );
  cortexm0_u_logic_E4pwx4_L4pwx4_OR_793_o : X_LUT6
    generic map(
      LOC => "SLICE_X31Y116",
      INIT => X"FFFFFFFFFFFFFA50"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_U7w2z4_26111,
      ADR4 => cortexm0_u_logic_Ywi2z4_26112,
      ADR3 => cortexm0_u_logic_S4pwx4,
      ADR2 => N353,
      ADR0 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_E4pwx4_L4pwx4_OR_793_o_27738
    );
  cortexm0_u_logic_Djzvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y137",
      INIT => X"005F5F5F00131313"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5k2z4_27323,
      ADR0 => cortexm0_u_logic_D7k2z4_27324,
      ADR1 => cortexm0_u_logic_Nqz2z4_27325,
      ADR2 => cortexm0_u_logic_Y21xx4,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR3 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Djzvx45_29743
    );
  cortexm0_u_logic_H3awx4_O3awx4_AND_1952_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y137",
      INIT => X"EAFFEAEA15001515"
    )
    port map (
      ADR1 => cortexm0_u_logic_C3z2z4_27135,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR2 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx451,
      ADR3 => cortexm0_u_logic_Djzvx4,
      ADR5 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_H3awx4_O3awx4_AND_1952_o
    );
  cortexm0_u_logic_Nz83z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nz83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nz83z4_IN,
      O => cortexm0_u_logic_Nz83z4_27162,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Djzvx49 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y137",
      INIT => X"F0000000A0000000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Djzvx42_27314,
      ADR0 => cortexm0_u_logic_Djzvx43_27320,
      ADR3 => cortexm0_u_logic_Djzvx41_27311,
      ADR2 => cortexm0_u_logic_Djzvx45_29743,
      ADR4 => N1194,
      O => cortexm0_u_logic_Djzvx4
    );
  cortexm0_u_logic_Pdbwx49 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y139",
      INIT => X"5500550F33FF33FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Djh3z4_27439,
      ADR4 => cortexm0_u_logic_Rd53z4_27440,
      ADR1 => cortexm0_u_logic_J0v2z4_27441,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Pdbwx49_29745
    );
  cortexm0_u_logic_Djh3z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Djh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Djh3z4_IN,
      O => cortexm0_u_logic_Djh3z4_27439,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdbwx48_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y139",
      INIT => X"D5C0F5F0F5F0F5F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zu23z4_27438,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_Pdbwx49_29745,
      O => N1479
    );
  cortexm0_u_logic_Nqz2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nqz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nqz2z4_IN,
      O => cortexm0_u_logic_Nqz2z4_27325,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hlzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y139",
      INIT => X"FFFFFF3FFFFF5FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_X543z4_27326,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR1 => cortexm0_u_logic_Nqz2z4_27325,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Hlzvx41_27058
    );
  cortexm0_u_logic_N4cvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y129",
      INIT => X"003B000800FB00C8"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rkd3z4_27070,
      ADR0 => cortexm0_u_logic_Wce3z4_26467,
      ADR2 => cortexm0_u_logic_Kuc2z4,
      ADR1 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Qk1wx44_27069,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o,
      O => cortexm0_u_logic_N4cvx4
    );
  cortexm0_u_logic_A272z4_H272z4_AND_6015_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y129",
      INIT => X"F030FF3350105511"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sd43z4_29088,
      ADR1 => cortexm0_u_logic_Bn53z4_28057,
      ADR4 => cortexm0_u_logic_J433z4_28063,
      ADR5 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_A272z4_H272z4_AND_6015_o3_28164
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y129",
      INIT => X"F0C0F0C0F0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o5_27727,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o1_27694,
      ADR5 => cortexm0_u_logic_E4pwx4_L4pwx4_OR_793_o_27738,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o
    );
  ahblite_bridge_ahbmst_1_r_active_0 : X_FF
    generic map(
      LOC => "SLICE_X31Y130",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_ahblite_bridge_ahbmst_1_r_active_0_CLK,
      I => ahblite_bridge_ahbmst_1_comb_v_active,
      O => ahblite_bridge_ahbmst_1_r_active(0),
      RST => GND,
      SET => GND
    );
  ahblite_bridge_ahbmst_1_Mmux_comb_v_active11 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y130",
      INIT => X"1010105410101010"
    )
    port map (
      ADR1 => ahbmi_hready_IBUF_0,
      ADR0 => ahblite_bridge_state_machine_1_rstn_inv,
      ADR4 => N796_0,
      ADR2 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => htrans(1),
      O => ahblite_bridge_ahbmst_1_comb_v_active
    );
  cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y130",
      INIT => X"FFFFFF0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR3 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR4 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR5 => cortexm0_u_logic_Yaz2z4_1_26622,
      O => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o
    );
  cortexm0_u_logic_Wzpvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y130",
      INIT => X"FAC8FAC80000EAC8"
    )
    port map (
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR2 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR1 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR3 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR0 => cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o_28523,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      O => cortexm0_u_logic_Wzpvx43_28937
    );
  cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y130",
      INIT => X"DC8CDD88DC8CCCCC"
    )
    port map (
      ADR2 => cortexm0_u_logic_S4pwx4,
      ADR1 => N1125_0,
      ADR3 => N1126,
      ADR5 => cortexm0_u_logic_Kkrvx45_27520,
      ADR0 => cortexm0_u_logic_Tuvwx4,
      ADR4 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o
    );
  cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y131",
      INIT => X"FFFFFF55FFFFFFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_H3d3z4_1_26318,
      ADR0 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR3 => cortexm0_u_logic_T1d3z4_1_26317,
      ADR5 => cortexm0_u_logic_Yaz2z4_4_26354,
      O => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o
    );
  cortexm0_u_logic_Xcuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y131",
      INIT => X"000500000005FF00"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Df83z4_27619,
      ADR0 => cortexm0_u_logic_Djv2z4_27618,
      ADR4 => cortexm0_u_logic_Wzy2z4_1_25907,
      ADR2 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR3 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => cortexm0_u_logic_Xcuwx44_27887
    );
  cortexm0_u_logic_Gm1wx421 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y131",
      INIT => X"CC0CFF0F44045505"
    )
    port map (
      ADR0 => cortexm0_u_logic_Snd3z4_26018,
      ADR4 => cortexm0_u_logic_X1e3z4_26027,
      ADR2 => cortexm0_u_logic_M3e3z4_26039,
      ADR3 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR5 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR1 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      O => cortexm0_u_logic_Gm1wx42_29739
    );
  cortexm0_u_logic_Gm1wx417 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y131",
      INIT => X"EEEAECE0EEEACCC0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gm1wx451,
      ADR2 => cortexm0_u_logic_Gm1wx49_27942,
      ADR5 => cortexm0_u_logic_Gm1wx410,
      ADR4 => cortexm0_u_logic_Gm1wx414_0,
      ADR3 => cortexm0_u_logic_Gm1wx417_0,
      ADR0 => cortexm0_u_logic_Gm1wx42_29739,
      O => cortexm0_u_logic_Gm1wx418_28996
    );
  cortexm0_u_logic_Djzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y134",
      INIT => X"FF550F0533110301"
    )
    port map (
      ADR1 => cortexm0_u_logic_Hn03z4_27312,
      ADR2 => cortexm0_u_logic_Nz83z4_27162,
      ADR0 => cortexm0_u_logic_S8k2z4_27055,
      ADR4 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR5 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR3 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      O => cortexm0_u_logic_Djzvx41_27311
    );
  cortexm0_u_logic_Uhzvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y134",
      INIT => X"FF3DFF3FFF01FF0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Hlzvx4,
      ADR1 => cortexm0_u_logic_H3awx4_O3awx4_AND_1952_o,
      ADR5 => cortexm0_u_logic_X8zvx4,
      ADR0 => cortexm0_u_logic_Muawx4,
      ADR4 => cortexm0_u_logic_Fuawx4_26061,
      ADR3 => cortexm0_u_logic_Bpzvx4,
      O => N331
    );
  cortexm0_u_logic_Rd63z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rd63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rd63z4_IN,
      O => cortexm0_u_logic_Rd63z4_28180,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wzpvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y138",
      INIT => X"FF30FF00FF33FF00"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_K0qvx4,
      ADR1 => cortexm0_u_logic_Izpvx4,
      ADR2 => ahblite_bridge_dmao_ready,
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => cortexm0_u_logic_Rhnvx42_27658,
      O => N443
    );
  cortexm0_u_logic_Idk2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y138",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Idk2z4_CLK,
      I => cortexm0_u_logic_Rhnvx4,
      O => cortexm0_u_logic_Idk2z4_27659,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Rhnvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y138",
      INIT => X"F0F0FEFCF0F01030"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR5 => N443,
      ADR2 => N442,
      ADR1 => cortexm0_u_logic_Wzpvx42_28190,
      ADR3 => cortexm0_u_logic_Wzpvx43_28937,
      ADR4 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Rhnvx4
    );
  cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o_cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ddyvx4,
      O => cortexm0_u_logic_Ddyvx4_0
    );
  cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y132",
      INIT => X"03338FBFCFFFCFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR5 => cortexm0_u_logic_Yp7wx4,
      O => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o
    );
  cortexm0_u_logic_E9zvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y132",
      INIT => X"CCEEDDFFC0E0D0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_Jp3wx4,
      ADR3 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR1 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o_26391,
      ADR5 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      O => N32
    );
  cortexm0_u_logic_Wthvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y132",
      INIT => X"AAAFAAEFAAAFAAAF"
    )
    port map (
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => ahbmi_hready_IBUF_0,
      ADR1 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR4 => ahbmi_hresp_1_IBUF_0,
      ADR0 => cortexm0_u_logic_J0l2z4_28086,
      O => N385
    );
  cortexm0_u_logic_Afyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y132",
      INIT => X"0002000200020002"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR2 => cortexm0_u_logic_Vb2wx4_28228,
      ADR0 => cortexm0_u_logic_Ob2wx4_28227,
      ADR3 => cortexm0_u_logic_Xc2wx4_28226,
      ADR5 => '1',
      O => cortexm0_u_logic_Afyvx4
    );
  cortexm0_u_logic_Ddyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X31Y132",
      INIT => X"00200020"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR2 => cortexm0_u_logic_Vb2wx4_28228,
      ADR0 => cortexm0_u_logic_Ob2wx4_28227,
      ADR3 => cortexm0_u_logic_Xc2wx4_28226,
      O => cortexm0_u_logic_Ddyvx4
    );
  cortexm0_u_logic_Ok7wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y128",
      INIT => X"FF3FFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ujp2z4_29026,
      ADR4 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR5 => cortexm0_u_logic_Svk2z4_2_26324,
      ADR3 => cortexm0_u_logic_T1d3z4_2_26831,
      ADR2 => cortexm0_u_logic_Yaz2z4_2_26325,
      O => cortexm0_u_logic_Ok7wx41_27568
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y128",
      INIT => X"20002020A000A0A0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ilp2z4_27911,
      ADR4 => cortexm0_u_logic_Zr03z4_27912,
      ADR2 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o5_27908,
      ADR0 => cortexm0_u_logic_Ok7wx41_27568,
      ADR3 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR1 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o6_27910
    );
  cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y128",
      INIT => X"FFFFFFFF0FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Svk2z4_1_26621,
      ADR4 => cortexm0_u_logic_H3d3z4_2_26830,
      ADR3 => cortexm0_u_logic_Yaz2z4_1_26622,
      ADR2 => cortexm0_u_logic_T1d3z4_1_26317,
      O => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o
    );
  cortexm0_u_logic_Ujp2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ujp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ujp2z4_IN,
      O => cortexm0_u_logic_Ujp2z4_29026,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nn0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y128",
      INIT => X"CF450000CF45CF45"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qg93z4_27820,
      ADR0 => cortexm0_u_logic_Q6u2z4_27821,
      ADR5 => cortexm0_u_logic_Ixh3z4_27173,
      ADR3 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR1 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      O => cortexm0_u_logic_Nn0wx42_26959
    );
  cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y133",
      INIT => X"FF00FFF00000F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_32_0,
      O => N811
    );
  cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y133",
      INIT => X"FFFFFFFF0F00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_32_0,
      O => N812
    );
  cortexm0_u_logic_Ql23z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ql23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ql23z4_IN,
      O => cortexm0_u_logic_Ql23z4_29137,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y133",
      INIT => X"AA2AAAAAFF3FFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ow13z4_27051,
      ADR1 => cortexm0_u_logic_Bv03z4_27354,
      ADR2 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR0 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR4 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      O => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o2_27410
    );
  cortexm0_u_logic_Jb3wx4_hready_i_AND_1381_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y136",
      INIT => X"AFAF2323AFAF23AF"
    )
    port map (
      ADR4 => cortexm0_u_logic_K0qvx4,
      ADR1 => cortexm0_u_logic_Qb3wx4,
      ADR3 => cortexm0_u_logic_Mtqvx4,
      ADR5 => cortexm0_u_logic_Hq1wx4,
      ADR0 => ahblite_bridge_dmao_ready,
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      O => cortexm0_u_logic_Jb3wx4_hready_i_AND_1381_o
    );
  cortexm0_u_logic_Vhk2z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vhk2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vhk2z4_IN,
      O => cortexm0_u_logic_Vhk2z4_27696,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Izpvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y136",
      INIT => X"5050F0F05555FFFF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Rek2z4_29162,
      ADR5 => cortexm0_u_logic_Vhk2z4_27696,
      ADR2 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Izpvx41
    );
  cortexm0_u_logic_Izpvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y135",
      INIT => X"30FF3030BAFFBABA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ggk2z4_28183,
      ADR2 => cortexm0_u_logic_Zkk2z4_28179,
      ADR4 => cortexm0_u_logic_Rd63z4_28180,
      ADR3 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR1 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      O => N1393
    );
  cortexm0_u_logic_Izpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y135",
      INIT => X"00000000CCCCFFDF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rht2z4_28182,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => N1393,
      ADR1 => cortexm0_u_logic_SF28112_29740,
      O => cortexm0_u_logic_Izpvx45_27700
    );
  cortexm0_u_logic_SF28111 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y135",
      INIT => X"555500000F0F0F0F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Nf03z4_29120,
      ADR2 => cortexm0_u_logic_Ql23z4_29137,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_SF28111_29741
    );
  cortexm0_u_logic_Nf03z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nf03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nf03z4_IN,
      O => cortexm0_u_logic_Nf03z4_29120,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_SF28112 : X_LUT6
    generic map(
      LOC => "SLICE_X31Y135",
      INIT => X"1FDF10D0FFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hc13z4_29112,
      ADR3 => cortexm0_u_logic_Ohh3z4_26612,
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_SF28111_29741,
      O => cortexm0_u_logic_SF28112_29740
    );
  cortexm0_u_logic_Vytvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y103",
      INIT => X"0000800000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_Mjl2z4_26580,
      ADR1 => cortexm0_u_logic_Kop2z4_26582,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      ADR5 => cortexm0_u_logic_K3l2z4_26454,
      O => cortexm0_u_logic_Vytvx4
    );
  cortexm0_u_logic_Jca3z4_cortexm0_u_logic_Jca3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1107,
      O => N1107_0
    );
  cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      ADR2 => ahbmi_hrdata_13_IBUF_0,
      ADR5 => cortexm0_u_logic_Ieh3z4_27122,
      ADR4 => cortexm0_u_logic_Ogo2z4_27123,
      ADR1 => cortexm0_u_logic_G6owx4,
      ADR0 => cortexm0_u_logic_I7owx4,
      ADR3 => cortexm0_u_logic_B7owx4,
      O => N150
    );
  cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"0F0B0F0B07030703"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR5 => cortexm0_u_logic_B8uwx4_I8uwx4_AND_4026_o,
      ADR3 => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4019_o,
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR2 => N150,
      O => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_26518
    );
  cortexm0_u_logic_G6owx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"A0A02020A0A02020"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_Lstwx42_26294,
      ADR5 => '1',
      O => cortexm0_u_logic_G6owx4
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o7_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"A0002000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Jca3z4_27608,
      ADR0 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_Lstwx42_26294,
      O => N1107
    );
  cortexm0_u_logic_Jca3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jca3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jca3z4_IN,
      O => cortexm0_u_logic_Jca3z4_27608,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xivwx4_Ejvwx4_AND_4181_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y116",
      INIT => X"FEFAEEAAFCF0CC00"
    )
    port map (
      ADR5 => cortexm0_u_logic_B7owx4,
      ADR0 => ahbmi_hrdata_12_IBUF_0,
      ADR4 => cortexm0_u_logic_I7owx4,
      ADR2 => cortexm0_u_logic_Z2h3z4_27961,
      ADR3 => cortexm0_u_logic_G6owx4,
      ADR1 => cortexm0_u_logic_I1h3z4_28485,
      O => N152
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o : X_LUT6
    generic map(
      LOC => "SLICE_X32Y111",
      INIT => X"CCCC4C04CCCCCC0C"
    )
    port map (
      ADR5 => cortexm0_u_logic_Aqp2z4_27112,
      ADR2 => cortexm0_u_logic_Qrp2z4_27113,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR4 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR3 => N88,
      ADR0 => cortexm0_u_logic_Vzywx4,
      O => cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_27915
    );
  N1085_N1085_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_K22wx41_18466,
      O => cortexm0_u_logic_K22wx41_0
    );
  cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"ECCCECCCCCCCECCC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_M5f3z4_27958,
      ADR3 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_Lstwx42_26294,
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_W3f3z4_27502,
      O => N1085
    );
  cortexm0_u_logic_I21wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"FFF03330FFF03330"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR3 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR5 => '1',
      O => N4
    );
  cortexm0_u_logic_K22wx41 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"FF005500"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pmnwx4,
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR3 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      O => cortexm0_u_logic_K22wx41_18466
    );
  cortexm0_u_logic_Jbowx4_Qbowx4_AND_3347_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y117",
      INIT => X"5F5F5F0013131300"
    )
    port map (
      ADR0 => ahbmi_hrdata_0_IBUF_0,
      ADR3 => cortexm0_u_logic_X3pwx4,
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => cortexm0_u_logic_Q7ewx4,
      O => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3347_o
    );
  cortexm0_u_logic_Wj83z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wj83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wj83z4_IN,
      O => cortexm0_u_logic_Wj83z4_28593,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y112",
      INIT => X"FAFFF0FA00000000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR3 => cortexm0_u_logic_A6zwx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR0 => cortexm0_u_logic_H6zwx4_0,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o3_29206,
      O => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o
    );
  cortexm0_u_logic_Mi33z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mi33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mi33z4_IN,
      O => cortexm0_u_logic_Mi33z4_26836,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  N1294_N1294_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1294,
      O => N1294_0
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y105"
    )
    port map (
      IA => N1590,
      IB => N1591,
      O => N1294,
      SEL => cortexm0_u_logic_A6zwx4
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y105",
      INIT => X"FFFFFF0F0FFF0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Jjuwx4,
      ADR4 => cortexm0_u_logic_Cjuwx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR3 => cortexm0_u_logic_U5pwx4,
      O => N1590
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y105",
      INIT => X"DFDFD5D5DFFFD5FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jjuwx4,
      ADR4 => cortexm0_u_logic_Cjuwx4,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR2 => cortexm0_u_logic_U5pwx4,
      ADR3 => cortexm0_u_logic_H6zwx4_0,
      O => N1591
    );
  cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4621_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"FFCCFF00CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Bec3z4_26703,
      ADR4 => cortexm0_u_logic_Qfc3z4_26704,
      ADR5 => cortexm0_u_logic_Pxb3z4_26589,
      ADR1 => cortexm0_u_logic_Hub3z4_26706,
      O => N429
    );
  cortexm0_u_logic_Hub3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hub3z4_CLK,
      I => cortexm0_u_logic_Y1ivx4_27459,
      O => cortexm0_u_logic_Hub3z4_26706,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Y1ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y101",
      INIT => X"7777707700007000"
    )
    port map (
      ADR4 => cortexm0_u_logic_R40wx4,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR1 => cortexm0_u_logic_Pguvx4,
      ADR5 => cortexm0_u_logic_Hub3z4_26706,
      ADR3 => cortexm0_u_logic_Y9t2z4_26783,
      ADR2 => N44_0,
      O => cortexm0_u_logic_Y1ivx4_27459
    );
  N1306_N1306_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1304,
      O => N1304_0
    );
  cortexm0_u_logic_Qjuwx41_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => X"FFFFF7F0FFFFF1F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aqp2z4_27112,
      ADR2 => cortexm0_u_logic_U7w2z4_26111,
      ADR4 => cortexm0_u_logic_Ywi2z4_26112,
      ADR0 => cortexm0_u_logic_Qrp2z4_27113,
      ADR3 => cortexm0_u_logic_Hzj2z4_26979,
      ADR5 => N88,
      O => N1306
    );
  cortexm0_u_logic_E5owx44_SW8_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => X"FFFAFFFAFFFAFFFA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ywi2z4_26112,
      ADR2 => cortexm0_u_logic_Hzj2z4_26979,
      ADR0 => cortexm0_u_logic_U7w2z4_26111,
      ADR5 => '1',
      O => N1178
    );
  cortexm0_u_logic_Qjuwx41_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y110",
      INIT => X"FFFAFFBA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qrp2z4_27113,
      ADR4 => N88,
      ADR3 => cortexm0_u_logic_Ywi2z4_26112,
      ADR2 => cortexm0_u_logic_Hzj2z4_26979,
      ADR0 => cortexm0_u_logic_U7w2z4_26111,
      O => N1304
    );
  cortexm0_u_logic_Kzqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"FF00FF00FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Pazwx4,
      ADR3 => cortexm0_u_logic_Viuwx4,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => cortexm0_u_logic_Kzqvx41_27829
    );
  cortexm0_u_logic_Kzqvx42_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y114",
      INIT => X"0F3F0F3F0F3F0A3B"
    )
    port map (
      ADR5 => cortexm0_u_logic_Hzj2z4_26979,
      ADR4 => N754,
      ADR1 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o8_27827,
      ADR0 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o12_27828,
      ADR2 => cortexm0_u_logic_Kzqvx41_27829,
      O => N1025
    );
  cortexm0_u_logic_Lns2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y102",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lns2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lns2z4_IN,
      O => cortexm0_u_logic_Lns2z4_26495,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  N1131_N1131_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1296,
      O => N1296_0
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW5 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y107"
    )
    port map (
      IA => N1876,
      IB => N1877,
      O => N1296,
      SEL => cortexm0_u_logic_H6zwx4_0
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW5_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => X"CCF0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR3 => cortexm0_u_logic_U5pwx4,
      ADR2 => cortexm0_u_logic_Cjuwx4,
      ADR1 => cortexm0_u_logic_Jjuwx4,
      O => N1876
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW5_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => X"8A808A8000008A80"
    )
    port map (
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR4 => cortexm0_u_logic_A6zwx4,
      ADR2 => cortexm0_u_logic_U5pwx4,
      ADR3 => cortexm0_u_logic_Cjuwx4,
      ADR1 => cortexm0_u_logic_Jjuwx4,
      O => N1877
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y107",
      INIT => X"33333333FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Aqp2z4_27112,
      ADR5 => cortexm0_u_logic_Hzj2z4_26979,
      O => N1131
    );
  N1270_N1270_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1297,
      O => N1297_0
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW6 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y108"
    )
    port map (
      IA => N1594,
      IB => N1595,
      O => N1297,
      SEL => cortexm0_u_logic_A6zwx4
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW6_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"BBBBF3F3BBFFF3FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jjuwx4,
      ADR2 => cortexm0_u_logic_Cjuwx4,
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR4 => cortexm0_u_logic_U5pwx4,
      ADR5 => cortexm0_u_logic_H6zwx4_0,
      O => N1594
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW6_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"CFC0FFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Jjuwx4,
      ADR3 => cortexm0_u_logic_Cjuwx4,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR2 => cortexm0_u_logic_U5pwx4,
      O => N1595
    );
  cortexm0_u_logic_Mmux_Ozywx411_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"000000000F000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Qrp2z4_27113,
      ADR4 => cortexm0_u_logic_Hzj2z4_26979,
      ADR2 => N754,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => N1270
    );
  cortexm0_u_logic_Mmux_Ozywx411 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y108",
      INIT => X"AFAAA0AABFFF8000"
    )
    port map (
      ADR0 => N1232,
      ADR5 => cortexm0_u_logic_H6zwx4_0,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR2 => cortexm0_u_logic_A6zwx4,
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR4 => N1270,
      O => cortexm0_u_logic_Ozywx4
    );
  N102_N102_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N44,
      O => N44_0
    );
  cortexm0_u_logic_Cztvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"CCCC0000CCCC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_K3l2z4_26454,
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR5 => '1',
      O => N102
    );
  cortexm0_u_logic_Y1ivx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y104",
      INIT => X"0AFAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hub3z4_26706,
      ADR2 => cortexm0_u_logic_Ts5wx4,
      ADR3 => cortexm0_u_logic_J6i2z4_26101,
      ADR4 => cortexm0_u_logic_K3l2z4_26454,
      ADR1 => '1',
      O => N44
    );
  N1022_N1022_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1298_pack_6,
      O => N1298
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW7 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y109"
    )
    port map (
      IA => N1596,
      IB => N1597,
      O => N1298_pack_6,
      SEL => cortexm0_u_logic_A6zwx4
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW7_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"C0C0F0F0C0C00000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Jjuwx4,
      ADR5 => cortexm0_u_logic_Cjuwx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR4 => cortexm0_u_logic_U5pwx4,
      O => N1596
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW7_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"AA880088A0800080"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jjuwx4,
      ADR1 => cortexm0_u_logic_Cjuwx4,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR3 => cortexm0_u_logic_U5pwx4,
      ADR2 => cortexm0_u_logic_H6zwx4_0,
      O => N1597
    );
  cortexm0_u_logic_Kzqvx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"05052277AFAF2277"
    )
    port map (
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o3_29206,
      ADR4 => cortexm0_u_logic_Kzqvx41_27829,
      ADR3 => N1296_0,
      ADR2 => N1297_0,
      ADR5 => N1299_0,
      ADR1 => N1298,
      O => N1022
    );
  cortexm0_u_logic_Kzqvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y109",
      INIT => X"00F004F400F007F7"
    )
    port map (
      ADR3 => N1178,
      ADR2 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR1 => cortexm0_u_logic_Vzywx4,
      ADR5 => N1304_0,
      ADR0 => N1306,
      ADR4 => N1022,
      O => N705
    );
  cortexm0_u_logic_Hn03z4 : X_FF
    generic map(
      LOC => "SLICE_X31Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hn03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hn03z4_IN,
      O => cortexm0_u_logic_Hn03z4_27312,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rkd3z4_cortexm0_u_logic_Rkd3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rdyvx4,
      O => cortexm0_u_logic_Rdyvx4_0
    );
  cortexm0_u_logic_Jxovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y128",
      INIT => X"0000707770777077"
    )
    port map (
      ADR2 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_11_0,
      ADR1 => cortexm0_u_logic_n16534_8_0,
      O => cortexm0_u_logic_Jxovx4
    );
  cortexm0_u_logic_Rkd3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y128",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rkd3z4_CLK,
      I => cortexm0_u_logic_Hvivx4,
      O => cortexm0_u_logic_Rkd3z4_27070,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hvivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y128",
      INIT => X"0AFA0A0ACEFECECE"
    )
    port map (
      ADR1 => cortexm0_u_logic_H3wvx4_25946,
      ADR5 => cortexm0_u_logic_Jxovx4,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR0 => cortexm0_u_logic_Rkd3z4_27070,
      ADR4 => cortexm0_u_logic_Ufx2z4_27663,
      ADR3 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_Hvivx4
    );
  cortexm0_u_logic_Siqvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y128",
      INIT => X"0088000000880000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Ob2wx4_28227,
      ADR4 => cortexm0_u_logic_Vb2wx4_28228,
      ADR1 => cortexm0_u_logic_Xc2wx4_28226,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      ADR5 => '1',
      O => cortexm0_u_logic_Siqvx4
    );
  cortexm0_u_logic_Rdyvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y128",
      INIT => X"00440000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Ob2wx4_28227,
      ADR4 => cortexm0_u_logic_Vb2wx4_28228,
      ADR1 => cortexm0_u_logic_Xc2wx4_28226,
      ADR3 => cortexm0_u_logic_Xj2wx4_Ek2wx4_AND_1322_o_28222,
      O => cortexm0_u_logic_Rdyvx4
    );
  cortexm0_u_logic_Neu2z4_cortexm0_u_logic_Neu2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1056,
      O => N1056_0
    );
  cortexm0_u_logic_U72wx4_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y125"
    )
    port map (
      IA => N1562,
      IB => N1563,
      O => N1056,
      SEL => N376
    );
  cortexm0_u_logic_U72wx4_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y125",
      INIT => X"C0EAC0EAC0EA00AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Roh2z4_14_0,
      ADR3 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR5 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR4 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR1 => N20,
      ADR2 => N377,
      O => N1562
    );
  cortexm0_u_logic_U72wx4_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y125",
      INIT => X"AEAEAEFFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Roh2z4_14_0,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR4 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR3 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR5 => N20,
      ADR0 => N377,
      O => N1563
    );
  cortexm0_u_logic_U72wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y125",
      INIT => X"FF33FF330000FF33"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR4 => cortexm0_u_logic_Imnwx4_27734,
      ADR1 => cortexm0_u_logic_Pmnwx4,
      ADR5 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      O => N20
    );
  cortexm0_u_logic_Neu2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Neu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Neu2z4_IN,
      O => cortexm0_u_logic_Neu2z4_26189,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Sdhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y125",
      INIT => X"AAAA2020AAAAEF20"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jwf3z4_28483,
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => ahblite_bridge_dmao_ready,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR3 => cortexm0_u_logic_Pri3z4_16_0,
      O => N377
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y129",
      INIT => X"CFCF030303CF03CF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Ovc3z4_27377,
      ADR3 => cortexm0_u_logic_Efp2z4_27378,
      ADR1 => cortexm0_u_logic_Duc2z4_0,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      ADR4 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o5_27379,
      O => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y129",
      INIT => X"2A002A2A00000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mt13z4_27279,
      ADR1 => cortexm0_u_logic_Wmp2z4_27906,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR2 => cortexm0_u_logic_Ue9wx4,
      ADR5 => cortexm0_u_logic_Qxuwx4,
      ADR0 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o4_29755,
      O => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o5_27379
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y129",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR0 => cortexm0_u_logic_V233z4_27904,
      ADR2 => cortexm0_u_logic_Nl53z4_27277,
      ADR1 => cortexm0_u_logic_Ec43z4_27278,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o2_29756
    );
  cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y129",
      INIT => X"AF2F0000FF7F0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zr03z4_27912,
      ADR0 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Tjh2z4_3_Tjh2z4_2_AND_6777_o,
      ADR5 => N606,
      ADR4 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o2_29756,
      O => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o4_29755
    );
  cortexm0_u_logic_Zz0xx4_G01xx4_AND_4731_o_cortexm0_u_logic_Zz0xx4_G01xx4_AND_4731_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qr42z4_pack_11,
      O => cortexm0_u_logic_Qr42z4_26784
    );
  cortexm0_u_logic_Zz0xx4_G01xx4_AND_4731_o_cortexm0_u_logic_Zz0xx4_G01xx4_AND_4731_o_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_P37wx42_18796,
      O => cortexm0_u_logic_P37wx42_0
    );
  cortexm0_u_logic_Qr42z4 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y130"
    )
    port map (
      IA => N1790,
      IB => N1791,
      O => cortexm0_u_logic_Qr42z4_pack_11,
      SEL => cortexm0_u_logic_Tki2z4_25936
    );
  cortexm0_u_logic_Qr42z4_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y130",
      INIT => X"2A2A8888AAAA0888"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Sgj2z4_25959,
      ADR3 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      O => N1790
    );
  cortexm0_u_logic_Qr42z4_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y130",
      INIT => X"3F3FDFDFFFFF0000"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Emi2z4_25964,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      O => N1791
    );
  cortexm0_u_logic_Zz0xx4_G01xx4_AND_4731_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y130",
      INIT => X"FB3BFF3FFB3B3333"
    )
    port map (
      ADR5 => cortexm0_u_logic_O7zvx4,
      ADR4 => cortexm0_u_logic_Qr42z4_26784,
      ADR3 => cortexm0_u_logic_S71wx4,
      ADR2 => cortexm0_u_logic_Oq42z4,
      ADR0 => cortexm0_u_logic_Uvzvx4,
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      O => cortexm0_u_logic_Zz0xx4_G01xx4_AND_4731_o
    );
  cortexm0_u_logic_Oq42z41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y130",
      INIT => X"CC750000CC750000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Qr42z4_26784,
      ADR5 => '1',
      O => cortexm0_u_logic_Oq42z4
    );
  cortexm0_u_logic_P37wx42 : X_LUT5
    generic map(
      LOC => "SLICE_X32Y130",
      INIT => X"F500F500"
    )
    port map (
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => '1',
      O => cortexm0_u_logic_P37wx42_18796
    );
  cortexm0_u_logic_Jwf3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jwf3z4_CLK,
      I => cortexm0_u_logic_Sdhvx4_18674,
      O => cortexm0_u_logic_Jwf3z4_28483,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Sdhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => X"FFFFFFFFDDDC888C"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR1 => N1055,
      ADR4 => N1056_0,
      ADR3 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR0 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Sdhvx4_18674
    );
  cortexm0_u_logic_Sdhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => X"CCCC0CACCCCCFCFC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jwf3z4_28483,
      ADR2 => hready,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => cortexm0_u_logic_Pri3z4_16_0,
      O => N376
    );
  cortexm0_u_logic_U72wx4_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y126",
      INIT => X"FFFF0080FFFF0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Roh2z4_14_0,
      ADR2 => hready,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR4 => N376,
      O => N1055
    );
  cortexm0_u_logic_Rtz2z4_cortexm0_u_logic_Rtz2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_pack_2,
      O => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539
    );
  cortexm0_u_logic_Mb1wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"F1F1FFF1FFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Hc1wx4,
      ADR2 => N341,
      ADR5 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR0 => N415,
      ADR1 => cortexm0_u_logic_Mb1wx41_26517,
      O => N985
    );
  cortexm0_u_logic_M3ovx4_Us2wx4_OR_1265_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"5F5F5F5F5F5F5F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => '1',
      O => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1265_o
    );
  cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o : X_LUT5
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"CCFE0000"
    )
    port map (
      ADR3 => N112,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      O => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_pack_2
    );
  cortexm0_u_logic_Ll1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"E0C0FFCCA080AA88"
    )
    port map (
      ADR1 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798,
      ADR0 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR4 => cortexm0_u_logic_Pmnwx4,
      ADR3 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR2 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      ADR5 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      O => cortexm0_u_logic_Ll1wx43_28397
    );
  cortexm0_u_logic_Rtz2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rtz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rtz2z4_IN,
      O => cortexm0_u_logic_Rtz2z4_28156,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wyxvx4_Aopvx4_OR_177_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y121",
      INIT => X"22FF2AFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_M3ovx4_Us2wx4_OR_1265_o,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Nbm2z4_26683,
      O => cortexm0_u_logic_Wyxvx4_Aopvx4_OR_177_o
    );
  cortexm0_u_logic_Qnkvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => X"F222222200000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Tdp2z4_25892,
      ADR3 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_Cax2z4_27814,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      O => N132
    );
  cortexm0_u_logic_B173z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_B173z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B173z4_IN,
      O => cortexm0_u_logic_B173z4_26852,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_It63z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_It63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_It63z4_IN,
      O => cortexm0_u_logic_It63z4_27876,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Glhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"FFFF73FF00007300"
    )
    port map (
      ADR5 => cortexm0_u_logic_Nbx2z4_27598,
      ADR3 => hready,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => cortexm0_u_logic_Pri3z4_7_0,
      O => N361
    );
  cortexm0_u_logic_Zuzvx4_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"FFFFFFFF40000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Roh2z4_5_0,
      ADR1 => hready,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => N361,
      O => N1049
    );
  cortexm0_u_logic_Lkhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"5555555551550000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ufx2z4_27663,
      ADR4 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => ahbmi_hready_IBUF_0,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR2 => ahbmi_hresp_1_IBUF_0,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => N643
    );
  cortexm0_u_logic_Dkx2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dkx2z4_CLK,
      I => cortexm0_u_logic_Qjhvx4,
      O => cortexm0_u_logic_Dkx2z4_27596,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qjhvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y123",
      INIT => X"FAF0FAF8FAF0FAFA"
    )
    port map (
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_Qjhvx42_0,
      ADR2 => cortexm0_u_logic_Qjhvx41_27595,
      ADR5 => cortexm0_u_logic_I21wx4_28942,
      ADR1 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o,
      O => cortexm0_u_logic_Qjhvx4
    );
  cortexm0_u_logic_Lkhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => X"880AAA0ACC0FFF0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Pri3z4_11_0,
      ADR2 => cortexm0_u_logic_Ufx2z4_27663,
      ADR0 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR5 => cortexm0_u_logic_Roh2z4_9_0,
      O => N644
    );
  cortexm0_u_logic_Ufx2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ufx2z4_CLK,
      I => cortexm0_u_logic_Lkhvx4_18619,
      O => cortexm0_u_logic_Ufx2z4_27663,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lkhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => X"F0F0F0FDFFFFF2FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => N643,
      ADR5 => N644,
      ADR2 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR0 => cortexm0_u_logic_Wn1wx43_28965,
      ADR1 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Lkhvx4_18619
    );
  cortexm0_u_logic_Wn1wx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => X"EE00FFFF0E000F0F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR1 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      ADR3 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_26590,
      ADR2 => cortexm0_u_logic_Imnwx4_27734,
      ADR4 => cortexm0_u_logic_Pmnwx4,
      ADR5 => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3532_o_28105,
      O => N1620
    );
  cortexm0_u_logic_Wn1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y124",
      INIT => X"FFCC0000AA880000"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR0 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o,
      ADR3 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR5 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR4 => N1620,
      O => cortexm0_u_logic_Wn1wx43_28965
    );
  cortexm0_u_logic_Bspvx461_cortexm0_u_logic_Bspvx461_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1230_pack_4,
      O => N1230
    );
  cortexm0_u_logic_O3pvx43_SW0_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y120"
    )
    port map (
      IA => N1574,
      IB => N1575,
      O => N1230_pack_4,
      SEL => cortexm0_u_logic_O3pvx42_26121
    );
  cortexm0_u_logic_O3pvx43_SW0_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"AAAA0000AAAA0000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR0 => cortexm0_u_logic_Bspvx461,
      O => N1574
    );
  cortexm0_u_logic_O3pvx43_SW0_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"FFFFFCCCFFFFF888"
    )
    port map (
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o5_28811,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o3_0,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o2_28812,
      ADR2 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR3 => cortexm0_u_logic_Bspvx461,
      O => N1575
    );
  cortexm0_u_logic_Bspvx4611 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"0CCC0C4400000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Hq1wx4,
      ADR3 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR5 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      O => cortexm0_u_logic_Bspvx461
    );
  cortexm0_u_logic_O3pvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y120",
      INIT => X"FFFFFFEAC0C0C0EA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR3 => N814,
      ADR2 => cortexm0_u_logic_O3pvx41_26102,
      ADR5 => N1230,
      ADR0 => N1229,
      ADR4 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_O3pvx43_26122
    );
  cortexm0_u_logic_D6qwx4_K6qwx4_AND_3532_o : X_LUT6
    generic map(
      LOC => "SLICE_X32Y127",
      INIT => X"1515055515151515"
    )
    port map (
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR3 => cortexm0_u_logic_U2ewx4,
      ADR0 => N142,
      ADR1 => cortexm0_u_logic_H8qwx4,
      ADR4 => cortexm0_u_logic_O8qwx4,
      ADR5 => cortexm0_u_logic_Mcgvx4_Weowx4_AND_3987_o,
      O => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3532_o_28105
    );
  cortexm0_u_logic_Mmux_O8qwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y127",
      INIT => X"0023FF230022FF22"
    )
    port map (
      ADR3 => cortexm0_u_logic_D5ywx4,
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR4 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_O8qwx4
    );
  cortexm0_u_logic_Yjzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y127",
      INIT => X"FF50FFDCFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_Djzvx4,
      ADR3 => N331,
      ADR0 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o,
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR5 => N30,
      O => N698
    );
  cortexm0_u_logic_Wzy2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Yafwx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_IN,
      O => cortexm0_u_logic_Wzy2z4_26030,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yjzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y127",
      INIT => X"FFCC5040FFCC5F4C"
    )
    port map (
      ADR5 => cortexm0_u_logic_Jp3wx4,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR4 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR3 => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3532_o_28105,
      O => N30
    );
  cortexm0_u_logic_L0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y103",
      INIT => X"0080000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_Kop2z4_26582,
      ADR1 => cortexm0_u_logic_Lz93z4_26581,
      ADR2 => cortexm0_u_logic_Mjl2z4_26580,
      ADR5 => cortexm0_u_logic_J6i2z4_26101,
      ADR4 => cortexm0_u_logic_K3l2z4_26454,
      O => cortexm0_u_logic_L0uvx4
    );
  cortexm0_u_logic_hwdata_o_30_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y105",
      INIT => X"00F030F040407070"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => cortexm0_u_logic_O7zvx4,
      ADR1 => cortexm0_u_logic_Qr42z4_26784,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR0 => cortexm0_u_logic_Uvzvx4,
      ADR3 => cortexm0_u_logic_S71wx4,
      O => hwdata(30)
    );
  cortexm0_u_logic_N90wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y136",
      INIT => X"11DD11111D1D1D1D"
    )
    port map (
      ADR0 => cortexm0_u_logic_Llq2z4_25945,
      ADR2 => cortexm0_u_logic_Zfh3z4_27108,
      ADR3 => N1095,
      ADR1 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_N90wx43_29764,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_N90wx4
    );
  cortexm0_u_logic_Ekcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y136",
      INIT => X"000000002223FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pdi2z4_26491,
      ADR0 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_N90wx4,
      O => cortexm0_u_logic_Ekcvx4
    );
  cortexm0_u_logic_N90wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y136",
      INIT => X"FF5533110F050301"
    )
    port map (
      ADR2 => cortexm0_u_logic_L733z4_27107,
      ADR1 => cortexm0_u_logic_Ug43z4_27099,
      ADR0 => cortexm0_u_logic_Dq53z4_27102,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_N90wx42_29765
    );
  cortexm0_u_logic_Jq13z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jq13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jq13z4_IN,
      O => cortexm0_u_logic_Jq13z4_28405,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_N90wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y136",
      INIT => X"C0F00000CCFF0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Cy13z4_27100,
      ADR5 => cortexm0_u_logic_Pw03z4_27109,
      ADR2 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR1 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR4 => cortexm0_u_logic_N90wx42_29765,
      O => cortexm0_u_logic_N90wx43_29764
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => X"F5F5F5F500000020"
    )
    port map (
      ADR1 => N962,
      ADR4 => cortexm0_u_logic_Pazwx41_27116,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR2 => cortexm0_u_logic_A6zwx4,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR5 => cortexm0_u_logic_H6zwx4_0,
      O => N88
    );
  cortexm0_u_logic_Kkrvx45_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y108",
      INIT => X"FFFF050537370505"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Qrp2z4_27113,
      ADR4 => cortexm0_u_logic_Hzj2z4_26979,
      ADR0 => N754,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR5 => N88,
      O => N1285
    );
  cortexm0_u_logic_Qji3z4_cortexm0_u_logic_Qji3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o6_18975,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o6_0
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o6 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y137"
    )
    port map (
      IA => N1772,
      IB => N1773,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o6_18975,
      SEL => cortexm0_u_logic_Yaz2z4_26220
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o6_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y137",
      INIT => X"F3BAFFBAF3FAFFFA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_Tr63z4_28887,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Sz23z4_28409,
      ADR0 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o4_29766,
      O => N1772
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o6_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y137",
      INIT => X"7B48FBC87F4CFFCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_Q7j2z4_26738,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Vmj2z4_0,
      ADR3 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o4_29766,
      O => N1773
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y137",
      INIT => X"F5F53F3F0F0F000F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Qji3z4_28882,
      ADR3 => cortexm0_u_logic_R293z4_28883,
      ADR0 => cortexm0_u_logic_Tvt2z4_28884,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o4_29766
    );
  cortexm0_u_logic_Qji3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qji3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Qji3z4_IN,
      O => cortexm0_u_logic_Qji3z4_28882,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pxb3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pxb3z4_CLK,
      I => cortexm0_u_logic_F2ivx4,
      O => cortexm0_u_logic_Pxb3z4_26589,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_F2ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y101",
      INIT => X"5054F0FC4444CCCC"
    )
    port map (
      ADR5 => hwdata(2),
      ADR3 => cortexm0_u_logic_Yz4wx4,
      ADR2 => cortexm0_u_logic_D9ovx4,
      ADR1 => cortexm0_u_logic_Pxb3z4_26589,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR4 => cortexm0_u_logic_Gua2z4,
      O => cortexm0_u_logic_F2ivx4
    );
  cortexm0_u_logic_Jw73z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jw73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jw73z4_IN,
      O => cortexm0_u_logic_Jw73z4_27426,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6171_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y138",
      INIT => X"0070707000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Joi3z4_28081,
      ADR4 => cortexm0_u_logic_Umi3z4_28053,
      ADR3 => cortexm0_u_logic_Bf9wx4,
      ADR1 => cortexm0_u_logic_Ue9wx4,
      ADR5 => cortexm0_u_logic_N482z4_U482z4_AND_6171_o2_28408,
      ADR2 => cortexm0_u_logic_N482z4_U482z4_AND_6171_o1_28403,
      O => cortexm0_u_logic_N482z4_U482z4_AND_6171_o3_29767
    );
  cortexm0_u_logic_Vgq2z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vgq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vgq2z4_IN,
      O => cortexm0_u_logic_Vgq2z4_28309,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6171_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y138",
      INIT => X"F505050535353535"
    )
    port map (
      ADR0 => cortexm0_u_logic_B6j2z4_28412,
      ADR1 => cortexm0_u_logic_Q7j2z4_26738,
      ADR3 => N1423,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => cortexm0_u_logic_N482z4_U482z4_AND_6171_o3_29767,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_N482z4_U482z4_AND_6171_o
    );
  cortexm0_u_logic_Mmux_Z78wx4148_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y133",
      INIT => X"EAEEEEEEFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR0 => cortexm0_u_logic_Mmux_Z78wx4144_27036,
      ADR3 => cortexm0_u_logic_Pdbwx4,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR2 => cortexm0_u_logic_Mmux_Z78wx4149_29759,
      ADR5 => cortexm0_u_logic_Exawx4_Lxawx4_AND_2035_o_27030,
      O => N843
    );
  cortexm0_u_logic_Exawx4_Lxawx4_AND_2035_o : X_LUT6
    generic map(
      LOC => "SLICE_X32Y133",
      INIT => X"00000C2E00000C3F"
    )
    port map (
      ADR4 => N180,
      ADR0 => cortexm0_u_logic_Duc2z4_0,
      ADR1 => cortexm0_u_logic_Toc2z4_Apc2z4_AND_6759_o,
      ADR2 => N1067,
      ADR5 => cortexm0_u_logic_I0d2z4_0,
      ADR3 => N1066,
      O => cortexm0_u_logic_Exawx4_Lxawx4_AND_2035_o_27030
    );
  cortexm0_u_logic_Mmux_Z78wx4146_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y133",
      INIT => X"C000000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Yw0wx43_26575,
      ADR3 => cortexm0_u_logic_Yw0wx48_26576,
      ADR4 => cortexm0_u_logic_Hc1wx4,
      ADR5 => cortexm0_u_logic_Kqzvx4,
      ADR2 => cortexm0_u_logic_Ce0wx4,
      O => N938
    );
  cortexm0_u_logic_Mmux_Z78wx4147 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y133",
      INIT => X"FFFFFFFFFFFF7FFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hk0wx4,
      ADR0 => cortexm0_u_logic_Gm1wx4,
      ADR4 => cortexm0_u_logic_Mmux_Z78wx4146,
      ADR2 => cortexm0_u_logic_R40wx4,
      ADR5 => cortexm0_u_logic_Mmux_Z78wx4145_26574,
      ADR1 => N938,
      O => cortexm0_u_logic_Mmux_Z78wx4149_29759
    );
  cortexm0_u_logic_An63z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_An63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_An63z4_IN,
      O => cortexm0_u_logic_An63z4_26216,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mxor_U6awx4_B19wx4_XOR_37_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y132",
      INIT => X"F807F807FF00F807"
    )
    port map (
      ADR1 => cortexm0_u_logic_K1z2z4_26157,
      ADR2 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      ADR5 => cortexm0_u_logic_Ce0wx4,
      O => cortexm0_u_logic_U6awx4_B19wx4_XOR_37_o
    );
  cortexm0_u_logic_Ce0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y132",
      INIT => X"FFA2000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kev2z4_26856,
      ADR2 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR4 => cortexm0_u_logic_Ce0wx41_0,
      ADR3 => cortexm0_u_logic_Ce0wx410,
      ADR0 => cortexm0_u_logic_Ce0wx48_29757,
      ADR5 => N590,
      O => cortexm0_u_logic_Ce0wx4
    );
  cortexm0_u_logic_Ce0wx46_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y132",
      INIT => X"0808080850005000"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Ka83z4_26851,
      ADR1 => cortexm0_u_logic_Ji43z4_26596,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR0 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      O => N1374
    );
  cortexm0_u_logic_Ji43z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ji43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ji43z4_IN,
      O => cortexm0_u_logic_Ji43z4_26596,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ce0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y132",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR1 => cortexm0_u_logic_A8h3z4_26604,
      ADR0 => cortexm0_u_logic_B173z4_26852,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR2 => N1374,
      O => cortexm0_u_logic_Ce0wx48_29757
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o9_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y135",
      INIT => X"0000F000A0A00000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_F9j2z4_28083,
      ADR3 => cortexm0_u_logic_Fli3z4_28084,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      O => N1484
    );
  cortexm0_u_logic_F9j2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_F9j2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F9j2z4_IN,
      O => cortexm0_u_logic_F9j2z4_28083,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o9 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y135",
      INIT => X"005100F35151F3F3"
    )
    port map (
      ADR3 => cortexm0_u_logic_Joi3z4_28081,
      ADR1 => cortexm0_u_logic_C5v2z4_28082,
      ADR0 => cortexm0_u_logic_Yaz2z4_26220,
      ADR2 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR5 => cortexm0_u_logic_Y21xx4,
      ADR4 => N1484,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o9_28080
    );
  cortexm0_u_logic_Gm1wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y135",
      INIT => X"000000000F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      O => cortexm0_u_logic_Gm1wx410
    );
  cortexm0_u_logic_Joi3z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y141",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Joi3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Joi3z4_IN,
      O => cortexm0_u_logic_Joi3z4_28081,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lf0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y134",
      INIT => X"F0FF303350551011"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sr53z4_26594,
      ADR0 => cortexm0_u_logic_A933z4_26595,
      ADR3 => cortexm0_u_logic_Ji43z4_26596,
      ADR2 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      O => cortexm0_u_logic_Lf0wx41_29762
    );
  cortexm0_u_logic_Lf0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y134",
      INIT => X"4C00000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ebh3z4_26606,
      ADR4 => cortexm0_u_logic_Lf0wx42_26598,
      ADR2 => cortexm0_u_logic_Bf9wx4,
      ADR3 => cortexm0_u_logic_D9uwx4,
      ADR5 => cortexm0_u_logic_Lf0wx43_26601,
      ADR1 => cortexm0_u_logic_Lf0wx41_29762,
      O => cortexm0_u_logic_Lf0wx44_29761
    );
  cortexm0_u_logic_Sz23z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sz23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sz23z4_IN,
      O => cortexm0_u_logic_Sz23z4_28409,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lf0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y134",
      INIT => X"F000FF0F30303F3F"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Llq2z4_25945,
      ADR4 => cortexm0_u_logic_Tzg3z4_26241,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR3 => cortexm0_u_logic_Lf0wx44_29761,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_Lf0wx4
    );
  cortexm0_u_logic_Lul2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lul2z4_CLK,
      I => cortexm0_u_logic_Syhvx4,
      O => cortexm0_u_logic_Lul2z4_26877,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Syhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y102",
      INIT => X"4555CFFF4400CC00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jsa2z4,
      ADR2 => cortexm0_u_logic_Yz4wx4,
      ADR1 => cortexm0_u_logic_D9ovx4,
      ADR5 => cortexm0_u_logic_Lul2z4_26877,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR3 => hwdata(15),
      O => cortexm0_u_logic_Syhvx4
    );
  cortexm0_u_logic_Mmux_H3ivx4112 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y102",
      INIT => X"77F755F533F300F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_T8f3z4_28479,
      ADR3 => cortexm0_u_logic_X0c3z4_27478,
      ADR0 => cortexm0_u_logic_Lul2z4_26877,
      ADR2 => cortexm0_u_logic_W0ivx4,
      ADR4 => cortexm0_u_logic_P0ivx4,
      ADR5 => cortexm0_u_logic_Syhvx4,
      O => cortexm0_u_logic_Mmux_H3ivx4111_26529
    );
  cortexm0_u_logic_Tz03z4_cortexm0_u_logic_Tz03z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yw0wx46_18803,
      O => cortexm0_u_logic_Yw0wx46_0
    );
  cortexm0_u_logic_Yw0wx46 : X_MUX2
    generic map(
      LOC => "SLICE_X32Y131"
    )
    port map (
      IA => N1852,
      IB => N1853,
      O => cortexm0_u_logic_Yw0wx46_18803,
      SEL => cortexm0_u_logic_T1d3z4_26219
    );
  cortexm0_u_logic_Yw0wx46_F : X_LUT6
    generic map(
      LOC => "SLICE_X32Y131",
      INIT => X"F50FFFFFF5FFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR2 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_U573z4_28875,
      ADR0 => cortexm0_u_logic_Zxo2z4_28876,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      O => N1852
    );
  cortexm0_u_logic_Yw0wx46_G : X_LUT6
    generic map(
      LOC => "SLICE_X32Y131",
      INIT => X"FFFF0FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Tz03z4_28874,
      O => N1853
    );
  cortexm0_u_logic_Ldhvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y131",
      INIT => X"00BB000000000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Pri3z4_21_0,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Ldhvx42_27333
    );
  cortexm0_u_logic_Tz03z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tz03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tz03z4_IN,
      O => cortexm0_u_logic_Tz03z4_28874,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vihvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y131",
      INIT => X"4040000044440000"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR4 => cortexm0_u_logic_Pri3z4_23_0,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      O => cortexm0_u_logic_Vihvx42_27839
    );
  cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"0005010504050505"
    )
    port map (
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR0 => N166,
      ADR2 => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o,
      ADR4 => cortexm0_u_logic_U2ewx4,
      ADR5 => cortexm0_u_logic_Letwx4,
      ADR1 => cortexm0_u_logic_Qdtwx4,
      O => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502
    );
  cortexm0_u_logic_Vq1wx4_SW3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"A2A2F3F300A200F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_A5twx4_H5twx4_AND_3887_o,
      ADR3 => cortexm0_u_logic_Imnwx4_27734,
      ADR1 => cortexm0_u_logic_Pmnwx4,
      ADR5 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502,
      ADR4 => cortexm0_u_logic_Pri3z4_10_0,
      O => N1451
    );
  cortexm0_u_logic_Qdtwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"33333373FFFFFFFB"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Dp7wx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_D5ywx4,
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR5 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Qdtwx4
    );
  cortexm0_u_logic_Ipm2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ipm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ipm2z4_IN,
      O => cortexm0_u_logic_Ipm2z4_27880,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4125 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y120",
      INIT => X"5F000A00FFFFFFFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR4 => cortexm0_u_logic_Gftwx4,
      ADR2 => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4019_o,
      ADR5 => cortexm0_u_logic_Q7ewx4,
      ADR3 => cortexm0_u_logic_Qdtwx4,
      O => cortexm0_u_logic_Mmux_Z78wx4124_27602
    );
  cortexm0_u_logic_Ll1wx4411 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y117",
      INIT => X"2020202200000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Vwhvx44121,
      ADR4 => N112,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR1 => cortexm0_u_logic_Imnwx4_27734,
      ADR5 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR0 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => cortexm0_u_logic_Ll1wx441
    );
  cortexm0_u_logic_Imnwx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y117",
      INIT => X"F2FE020EF0F00000"
    )
    port map (
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR5 => cortexm0_u_logic_Wxp2z4_26401,
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Lstwx41,
      ADR4 => cortexm0_u_logic_Mq7wx4,
      O => cortexm0_u_logic_Imnwx4_27734
    );
  cortexm0_u_logic_Pmnwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y117",
      INIT => X"FCFEFCFC0C0E0C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR1 => cortexm0_u_logic_Jp3wx4,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_J43wx4,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => cortexm0_u_logic_Pmnwx4
    );
  cortexm0_u_logic_Cq93z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cq93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cq93z4_IN,
      O => cortexm0_u_logic_Cq93z4_26348,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K22wx4611 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y117",
      INIT => X"0000000000008BBB"
    )
    port map (
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Cbvwx4,
      ADR5 => cortexm0_u_logic_Imnwx4_27734,
      ADR4 => cortexm0_u_logic_Pmnwx4,
      O => cortexm0_u_logic_K22wx461
    );
  hwdata_14_hwdata_14_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N521,
      O => N521_0
    );
  cortexm0_u_logic_hwdata_o_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => X"4477447744774477"
    )
    port map (
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR3 => cortexm0_u_logic_S71wx4,
      ADR0 => cortexm0_u_logic_Uvzvx4,
      ADR5 => '1',
      O => hwdata(14)
    );
  cortexm0_u_logic_X61wx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y112",
      INIT => X"00FF0000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_S71wx4,
      ADR1 => '1',
      O => N521
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o11_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y115",
      INIT => X"C0C0C08000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Pkwwx4,
      ADR4 => cortexm0_u_logic_Vy7wx4,
      ADR3 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o,
      ADR5 => cortexm0_u_logic_Bpdwx4,
      ADR1 => cortexm0_u_logic_Iwdwx4,
      O => N463
    );
  cortexm0_u_logic_Hnr2z4_cortexm0_u_logic_Hnr2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o_pack_6,
      O => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o
    );
  cortexm0_u_logic_X61wx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"3033303330300000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o_26391,
      ADR2 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR1 => cortexm0_u_logic_Imnwx4_27734,
      ADR3 => cortexm0_u_logic_Pmnwx4,
      ADR4 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => N425
    );
  cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"F303FF0FF303FF0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Cbvwx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o
    );
  cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"53535F5F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_Fij2z4_25958,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => '1',
      O => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o_pack_6
    );
  cortexm0_u_logic_X61wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"00F000FF00C000CC"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o_26391,
      ADR2 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR3 => cortexm0_u_logic_Imnwx4_27734,
      ADR4 => cortexm0_u_logic_Pmnwx4,
      ADR5 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => N424
    );
  cortexm0_u_logic_Hnr2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hnr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hnr2z4_IN,
      O => cortexm0_u_logic_Hnr2z4_26347,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y118",
      INIT => X"FFFFFFFFCC888888"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o1_27694,
      ADR4 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o5_27727,
      ADR3 => cortexm0_u_logic_Wfuwx4,
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      O => N851
    );
  cortexm0_u_logic_I30wx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y121",
      INIT => X"ECA0FFFFECA0ECA0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bpzvx4,
      ADR3 => cortexm0_u_logic_Wgb2z4_Rob2z4_AND_6674_o,
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR4 => cortexm0_u_logic_R40wx4,
      ADR0 => cortexm0_u_logic_Cam2z4_25896,
      ADR2 => cortexm0_u_logic_Zz8wx4,
      O => N345
    );
  cortexm0_u_logic_U0vvx4_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y121",
      INIT => X"FFFFFFFF0A3B0A3B"
    )
    port map (
      ADR4 => '1',
      ADR5 => N345,
      ADR3 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR1 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798,
      ADR0 => cortexm0_u_logic_Pri3z4_4_0,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      O => N662
    );
  cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y121",
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      ADR1 => ahbmi_hrdata_11_IBUF_0,
      ADR2 => cortexm0_u_logic_L8m2z4_27546,
      ADR0 => cortexm0_u_logic_Jpa3z4_27547,
      ADR4 => cortexm0_u_logic_G6owx4,
      ADR3 => cortexm0_u_logic_I7owx4,
      ADR5 => cortexm0_u_logic_B7owx4,
      O => N162
    );
  cortexm0_u_logic_Ksm2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ksm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ksm2z4_IN,
      O => cortexm0_u_logic_Ksm2z4_27875,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o : X_LUT6
    generic map(
      LOC => "SLICE_X33Y121",
      INIT => X"00000000BFB30000"
    )
    port map (
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR4 => cortexm0_u_logic_Ecowx4,
      ADR0 => cortexm0_u_logic_Zhxwx4_Gixwx4_AND_4403_o_26162,
      ADR3 => cortexm0_u_logic_Zaxwx4,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR5 => N162,
      O => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798
    );
  cortexm0_u_logic_H133z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_H133z4_CLK,
      I => cortexm0_u_logic_Oszvx4_29046,
      O => cortexm0_u_logic_H133z4_28151,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Oszvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y122",
      INIT => X"FFFAFFFFFFFBFFFF"
    )
    port map (
      ADR4 => N22,
      ADR2 => N349,
      ADR3 => N674,
      ADR5 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR1 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR0 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Oszvx4_29046
    );
  cortexm0_u_logic_Ytm2z4_cortexm0_u_logic_Ytm2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o_pack_2,
      O => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o
    );
  cortexm0_u_logic_Asdwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => X"CCAACCAAF0FFF000"
    )
    port map (
      ADR4 => cortexm0_u_logic_U7uwx4,
      ADR2 => cortexm0_u_logic_Mnvwx4,
      ADR1 => cortexm0_u_logic_G4qwx4,
      ADR0 => cortexm0_u_logic_Icxwx4,
      ADR3 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Asdwx4
    );
  cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => X"8CCC000080CC0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o1_27096,
      ADR1 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o2_29778,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_Iypwx4_Pypwx4_AND_3512_o,
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR5 => cortexm0_u_logic_Asdwx4,
      O => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o
    );
  cortexm0_u_logic_Ecowx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => X"BBFFBBBBBBFFBBBB"
    )
    port map (
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_X3pwx4,
      ADR4 => cortexm0_u_logic_Lstwx42_26294,
      ADR5 => '1',
      O => cortexm0_u_logic_Ecowx4
    );
  cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => X"C000C0C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Z4wwx4_0,
      ADR1 => cortexm0_u_logic_Wai2z4_26011,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Lstwx42_26294,
      O => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o_pack_2
    );
  cortexm0_u_logic_Ytm2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ytm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ytm2z4_IN,
      O => cortexm0_u_logic_Ytm2z4_28159,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y123",
      INIT => X"01030000050F0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_G6owx4,
      ADR3 => cortexm0_u_logic_Xyn2z4_28258,
      ADR4 => cortexm0_u_logic_Ecowx4,
      ADR5 => cortexm0_u_logic_I7owx4,
      ADR1 => cortexm0_u_logic_O0o2z4_27971,
      ADR2 => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o,
      O => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o2_29778
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"5F005F005F4C5F00"
    )
    port map (
      ADR0 => ahbmi_hrdata_6_IBUF_0,
      ADR5 => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1052_o_0,
      ADR4 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o3_26511,
      ADR1 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o2_29773,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => cortexm0_u_logic_B7owx4,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o4_26508
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"005F0F5F005F0F5F"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Lns2z4_26495,
      ADR3 => cortexm0_u_logic_Q6l2z4_26496,
      ADR4 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR0 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o1_29774
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y113",
      INIT => X"AB01AF0FBB11FF5F"
    )
    port map (
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      ADR5 => cortexm0_u_logic_Jxs2z4_25912,
      ADR1 => cortexm0_u_logic_Lhd3z4_26494,
      ADR4 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR2 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR3 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o1_29774,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o2_29773
    );
  cortexm0_u_logic_Nbx2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y116",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nbx2z4_CLK,
      I => cortexm0_u_logic_Glhvx4_19167,
      O => cortexm0_u_logic_Nbx2z4_27598,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Glhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y116",
      INIT => X"EEEEFFFEEEEECCCE"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR0 => N1049,
      ADR5 => N1050_0,
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR4 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Glhvx4_19167
    );
  cortexm0_u_logic_Mmux_Letwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => X"6AFF009555FF00AA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR0 => cortexm0_u_logic_Tzxwx4,
      ADR2 => cortexm0_u_logic_M6ywx4,
      ADR4 => cortexm0_u_logic_Gftwx4,
      ADR3 => cortexm0_u_logic_X5uwx4_E6uwx4_AND_4019_o,
      O => cortexm0_u_logic_Letwx4
    );
  cortexm0_u_logic_Gftwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => X"05F5030305F5F3F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Cawwx4,
      ADR0 => cortexm0_u_logic_N3ywx4,
      ADR5 => cortexm0_u_logic_Saqwx4,
      ADR3 => cortexm0_u_logic_Eruwx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR2 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_Gftwx4
    );
  cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4075_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => X"C4C4C400040404C4"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Dp7wx4,
      ADR4 => cortexm0_u_logic_Y5ywx4,
      ADR3 => cortexm0_u_logic_D5ywx4,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR5 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4075_o
    );
  cortexm0_u_logic_Lqr2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lqr2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lqr2z4_IN,
      O => cortexm0_u_logic_Lqr2z4_26188,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Z78wx4122 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y119",
      INIT => X"0000AFAF00000505"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR5 => cortexm0_u_logic_Gftwx4,
      ADR2 => cortexm0_u_logic_Gsuwx4_Nsuwx4_AND_4082_o,
      ADR4 => cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4075_o,
      O => cortexm0_u_logic_Mmux_Z78wx4121_29040
    );
  cortexm0_u_logic_Kkrvx45_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y110",
      INIT => X"0CCC5DDD000C555D"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aqp2z4_27112,
      ADR3 => cortexm0_u_logic_Qrp2z4_27113,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR4 => N754,
      ADR0 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR5 => N88,
      O => N1286
    );
  cortexm0_u_logic_Kkrvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y110",
      INIT => X"FFFEFFF4EEFE44F4"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kkrvx44_26659,
      ADR2 => cortexm0_u_logic_Kkrvx42_27513,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o,
      ADR0 => cortexm0_u_logic_Vzywx4,
      ADR1 => N1285,
      ADR4 => N1286,
      O => cortexm0_u_logic_Kkrvx45_27520
    );
  cortexm0_u_logic_Mmux_H3ivx4113 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"FFFFFFFFFFFFFAFE"
    )
    port map (
      ADR3 => cortexm0_u_logic_Oar2z4_26526,
      ADR1 => cortexm0_u_logic_Nzhvx4,
      ADR2 => cortexm0_u_logic_Mmux_H3ivx418_26528,
      ADR0 => cortexm0_u_logic_Mmux_H3ivx4111_26529,
      ADR4 => cortexm0_u_logic_Mmux_H3ivx4110_26530,
      ADR5 => cortexm0_u_logic_Mmux_H3ivx419_26531,
      O => cortexm0_u_logic_Mmux_H3ivx4112_29771
    );
  cortexm0_u_logic_Mmux_H3ivx4117 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"FFFFFFFFFFFFFFAE"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ble3z4_25919,
      ADR0 => cortexm0_u_logic_Mmux_H3ivx4115_0,
      ADR1 => cortexm0_u_logic_Uzhvx4,
      ADR4 => cortexm0_u_logic_Mmux_H3ivx4114_26524,
      ADR3 => cortexm0_u_logic_Mmux_H3ivx415_26525,
      ADR5 => cortexm0_u_logic_Mmux_H3ivx4112_29771,
      O => cortexm0_u_logic_Mmux_H3ivx4116_29770
    );
  cortexm0_u_logic_Mmux_H3ivx4118 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"FF15FF55FF15FF15"
    )
    port map (
      ADR0 => cortexm0_u_logic_U7w2z4_26111,
      ADR1 => cortexm0_u_logic_Q5vvx43,
      ADR5 => cortexm0_u_logic_Bd4wx4_Id4wx4_AND_1465_o,
      ADR4 => cortexm0_u_logic_C34wx4_25975,
      ADR2 => cortexm0_u_logic_SF2143,
      ADR3 => cortexm0_u_logic_Mmux_H3ivx4116_29770,
      O => cortexm0_u_logic_Mmux_H3ivx4117_29769
    );
  cortexm0_u_logic_Gji2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gji2z4_CLK,
      I => cortexm0_u_logic_H3ivx4,
      O => cortexm0_u_logic_Gji2z4_26546,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_H3ivx4120 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y109",
      INIT => X"DDDDDDDDFFF0FF00"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wpywx4,
      ADR1 => cortexm0_u_logic_Mmux_H3ivx4118_26544,
      ADR3 => cortexm0_u_logic_Mmux_H3ivx41,
      ADR5 => cortexm0_u_logic_Gji2z4_26546,
      ADR2 => cortexm0_u_logic_Adt2z4_26547,
      ADR4 => cortexm0_u_logic_Mmux_H3ivx4117_29769,
      O => cortexm0_u_logic_H3ivx4
    );
  cortexm0_u_logic_C5n2z4_cortexm0_u_logic_C5n2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmo_htrans_1_OBUF_19629,
      O => ahbmo_htrans_1_OBUF_0
    );
  ahblite_bridge_dmai_start1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y133",
      INIT => X"5555000055550000"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => htrans(1),
      ADR5 => '1',
      O => ahblite_bridge_dmai_start
    );
  ahblite_bridge_ahbmst_1_Mmux_comb_htrans21 : X_LUT5
    generic map(
      LOC => "SLICE_X33Y133",
      INIT => X"00550000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => ahblite_bridge_ahbmst_1_r_active(2),
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => htrans(1),
      O => ahbmo_htrans_1_OBUF_19629
    );
  cortexm0_u_logic_htrans_o_1_Q : X_LUT6
    generic map(
      LOC => "SLICE_X33Y133",
      INIT => X"7F207F7F20202020"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pt52z4_Wt52z4_AND_5847_o,
      ADR2 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR4 => haddr(29),
      ADR3 => N46,
      ADR1 => cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o,
      ADR5 => cortexm0_u_logic_htrans_o_1_2,
      O => htrans(1)
    );
  cortexm0_u_logic_Cb62z4_Jb62z4_AND_5907_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y133",
      INIT => X"0707777700070077"
    )
    port map (
      ADR5 => cortexm0_u_logic_Q8zvx4,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_31_0,
      ADR1 => cortexm0_u_logic_n16534_28_0,
      O => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5907_o
    );
  cortexm0_u_logic_C5n2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_C5n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_C5n2z4_IN,
      O => cortexm0_u_logic_C5n2z4_27091,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y133",
      INIT => X"FFF03F3055501510"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pri3z4_30_0,
      ADR3 => N811,
      ADR4 => N812,
      ADR2 => cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o1_27923,
      ADR5 => haddr(29),
      ADR0 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5907_o,
      O => cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o
    );
  cortexm0_u_logic_K1wvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y125",
      INIT => X"88880000888A000A"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Sgj2z4_25959,
      ADR5 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_K1wvx41_29228
    );
  cortexm0_u_logic_Hc1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y125",
      INIT => X"F050FF5530103311"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kzf3z4_26187,
      ADR4 => cortexm0_u_logic_Lqr2z4_26188,
      ADR1 => cortexm0_u_logic_Neu2z4_26189,
      ADR5 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR3 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR2 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => cortexm0_u_logic_Hc1wx41_26186
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y125",
      INIT => X"C0A0000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Av13z4_27416,
      ADR1 => cortexm0_u_logic_Ovc3z4_27377,
      ADR2 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR5 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR4 => cortexm0_u_logic_H3d3z4_5_0,
      ADR3 => cortexm0_u_logic_Yaz2z4_3_27042,
      O => N603
    );
  cortexm0_u_logic_Ka83z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ka83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ka83z4_IN,
      O => cortexm0_u_logic_Ka83z4_26851,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y125",
      INIT => X"A0E0000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Av13z4_27416,
      ADR0 => cortexm0_u_logic_Ovc3z4_27377,
      ADR5 => cortexm0_u_logic_Svk2z4_5_26353,
      ADR4 => cortexm0_u_logic_T1d3z4_4_26444,
      ADR2 => cortexm0_u_logic_H3d3z4_5_0,
      ADR3 => cortexm0_u_logic_Yaz2z4_3_27042,
      O => N604
    );
  cortexm0_u_logic_Bjkvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"C000C88800008888"
    )
    port map (
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Trq2z4_25895,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_R8x2z4_28252,
      ADR4 => cortexm0_u_logic_Ark2z4_26081,
      O => N124
    );
  cortexm0_u_logic_R8x2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_R8x2z4_CLK,
      I => cortexm0_u_logic_Ulhvx4_19401,
      O => cortexm0_u_logic_R8x2z4_28252,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ulhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"FAFAFFF0FAFAFEF2"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR0 => N1052,
      ADR2 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR3 => N1053_0,
      ADR5 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR4 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Ulhvx4_19401
    );
  cortexm0_u_logic_Yuovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"000B00BB0B0BBBBB"
    )
    port map (
      ADR0 => cortexm0_u_logic_A272z4_H272z4_AND_6015_o,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_5_0,
      ADR4 => cortexm0_u_logic_n16534_2_0,
      O => cortexm0_u_logic_Yuovx4
    );
  cortexm0_u_logic_Ovc3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ovc3z4_CLK,
      I => cortexm0_u_logic_Bjkvx4_19390,
      O => cortexm0_u_logic_Ovc3z4_27377,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bjkvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y124",
      INIT => X"F3F3FBFBC0C0EAEA"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Yuovx4,
      ADR0 => cortexm0_u_logic_H3wvx4_25946,
      ADR5 => cortexm0_u_logic_Ovc3z4_27377,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR2 => N124,
      O => cortexm0_u_logic_Bjkvx4_19390
    );
  cortexm0_u_logic_Qk1wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y131",
      INIT => X"7000000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_U9e3z4_26463,
      ADR2 => cortexm0_u_logic_Qk1wx43_27067,
      ADR0 => cortexm0_u_logic_Bf9wx4,
      ADR5 => cortexm0_u_logic_Qk1wx41_27060,
      ADR3 => cortexm0_u_logic_Qk1wx42_27064,
      ADR4 => cortexm0_u_logic_Ai9wx4,
      O => cortexm0_u_logic_Qk1wx44_27069
    );
  cortexm0_u_logic_Ai9wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y131",
      INIT => X"0000000000000F33"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_I0e3z4_26017,
      ADR1 => cortexm0_u_logic_Snd3z4_26018,
      ADR3 => cortexm0_u_logic_Wzy2z4_2_26019,
      ADR4 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Ai9wx41_29783
    );
  cortexm0_u_logic_Ai9wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y131",
      INIT => X"FFFFFFFFFF30FF50"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hpd3z4_26026,
      ADR1 => cortexm0_u_logic_X1e3z4_26027,
      ADR2 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => cortexm0_u_logic_Ai9wx41_29783,
      O => cortexm0_u_logic_Ai9wx42_29782
    );
  cortexm0_u_logic_Hpd3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hpd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Hpd3z4_IN,
      O => cortexm0_u_logic_Hpd3z4_26026,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ai9wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y131",
      INIT => X"F5F5F50031313100"
    )
    port map (
      ADR0 => cortexm0_u_logic_B5e3z4_26021,
      ADR1 => cortexm0_u_logic_Lsd3z4_26022,
      ADR2 => cortexm0_u_logic_Bah2z4_Nsc2z4_OR_1398_o,
      ADR5 => cortexm0_u_logic_U9h2z4_Nsc2z4_OR_1396_o,
      ADR3 => cortexm0_u_logic_Ai9wx43_26025,
      ADR4 => cortexm0_u_logic_Ai9wx42_29782,
      O => cortexm0_u_logic_Ai9wx4
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y134",
      INIT => X"5151F3F3005100F3"
    )
    port map (
      ADR3 => cortexm0_u_logic_Zpj2z4_28051,
      ADR1 => cortexm0_u_logic_Ki53z4_28052,
      ADR0 => cortexm0_u_logic_Umi3z4_28053,
      ADR5 => cortexm0_u_logic_Op52z4_Vb52z4_OR_1173_o,
      ADR2 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o1_29784
    );
  cortexm0_u_logic_Mmux_Rih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y134",
      INIT => X"0F4B0F5A4B4B5A5A"
    )
    port map (
      ADR5 => cortexm0_u_logic_C3z2z4_27135,
      ADR0 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR3 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR1 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o,
      ADR2 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Rih2z4
    );
  cortexm0_u_logic_Rn1xx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y134",
      INIT => X"EFEFFF0F4F4F5F0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Zhyvx4,
      ADR5 => cortexm0_u_logic_P12wx4,
      ADR0 => cortexm0_u_logic_Oq42z4,
      ADR3 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o,
      O => cortexm0_u_logic_Rn1xx4
    );
  cortexm0_u_logic_Umi3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Umi3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Umi3z4_IN,
      O => cortexm0_u_logic_Umi3z4_28053,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o10 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y134",
      INIT => X"0D00000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_B943z4_28404,
      ADR1 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR2 => N1498,
      ADR3 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o1_29784,
      ADR4 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o9_28080,
      ADR5 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o6_0,
      O => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o
    );
  cortexm0_u_logic_haddr_o_29_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y130",
      INIT => X"000000000000AAFA"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Gzvvx43_27661,
      ADR3 => cortexm0_u_logic_Duc2z4_0,
      ADR2 => cortexm0_u_logic_I0d2z4_0,
      ADR4 => cortexm0_u_logic_L562z4_S562z4_AND_5884_o,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      O => N818
    );
  cortexm0_u_logic_haddr_o_24_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y130",
      INIT => X"FDF5DD55FCF0CC00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_n16534_22_0,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_N482z4_U482z4_AND_6171_o,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_25_0,
      O => haddr(24)
    );
  cortexm0_u_logic_Uj93z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uj93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uj93z4_IN,
      O => cortexm0_u_logic_Uj93z4_28881,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_25_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y130",
      INIT => X"FCFECCEEF0FA00AA"
    )
    port map (
      ADR4 => cortexm0_u_logic_n16534_23_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_Nozvx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_26_0,
      O => haddr(25)
    );
  cortexm0_u_logic_O362z4_K772z4_AND_6037_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y132",
      INIT => X"003F3F3F00151515"
    )
    port map (
      ADR5 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_32_0,
      ADR1 => cortexm0_u_logic_n16534_29_0,
      O => cortexm0_u_logic_O362z4_K772z4_AND_6037_o
    );
  cortexm0_u_logic_htrans_o_1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y132",
      INIT => X"FFFFFFFFFF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_V2qvx4,
      ADR3 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5907_o,
      ADR5 => cortexm0_u_logic_O362z4_K772z4_AND_6037_o,
      O => N46
    );
  cortexm0_u_logic_V2qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y132",
      INIT => X"0077777700070707"
    )
    port map (
      ADR5 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_29_0,
      ADR0 => cortexm0_u_logic_n16534_26_0,
      O => cortexm0_u_logic_V2qvx4
    );
  cortexm0_u_logic_Ohh3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y132",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ohh3z4_CLK,
      I => cortexm0_u_logic_Khnvx4_19615,
      O => cortexm0_u_logic_Ohh3z4_26612,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Khnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y132",
      INIT => X"F3F3FFF3C0C0FFC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => N122,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Ohh3z4_26612,
      ADR3 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => cortexm0_u_logic_V2qvx4,
      O => cortexm0_u_logic_Khnvx4_19615
    );
  cortexm0_u_logic_haddr_o_11_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y126",
      INIT => X"F888F888FFFFF888"
    )
    port map (
      ADR2 => cortexm0_u_logic_n16534_9_0,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_Qk1wx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_12_0,
      O => haddr(11)
    );
  cortexm0_u_logic_haddr_o_17_1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y126",
      INIT => X"FFFF88F888F888F8"
    )
    port map (
      ADR4 => cortexm0_u_logic_n16534_15_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_Hy0wx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_18_0,
      O => haddr(17)
    );
  cortexm0_u_logic_Eqq2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Eqq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Eqq2z4_IN,
      O => cortexm0_u_logic_Eqq2z4_26854,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ce0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y126",
      INIT => X"F0F0F0F000F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR3 => cortexm0_u_logic_Eqq2z4_26854,
      ADR4 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR2 => cortexm0_u_logic_H3d3z4_4_26225,
      O => cortexm0_u_logic_Ce0wx44_29231
    );
  cortexm0_u_logic_B8uwx4_I8uwx4_AND_4026_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y128",
      INIT => X"E2E2E2E2FFCC3300"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mnvwx4,
      ADR2 => cortexm0_u_logic_D9uwx4,
      ADR0 => cortexm0_u_logic_G4qwx4,
      ADR4 => cortexm0_u_logic_Icxwx4,
      ADR1 => cortexm0_u_logic_Y5ywx4,
      ADR5 => cortexm0_u_logic_D5ywx4,
      O => cortexm0_u_logic_B8uwx4_I8uwx4_AND_4026_o
    );
  cortexm0_u_logic_D9uwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y128",
      INIT => X"00FF0F0F33335555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bf93z4_26849,
      ADR2 => cortexm0_u_logic_Anq2z4_26850,
      ADR1 => cortexm0_u_logic_Ka83z4_26851,
      ADR3 => cortexm0_u_logic_B173z4_26852,
      ADR5 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => N1339
    );
  cortexm0_u_logic_D9uwx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y128",
      INIT => X"303F5050303F5F5F"
    )
    port map (
      ADR0 => cortexm0_u_logic_B5u2z4_26853,
      ADR1 => cortexm0_u_logic_Eqq2z4_26854,
      ADR3 => cortexm0_u_logic_Poq2z4_26855,
      ADR5 => cortexm0_u_logic_Kev2z4_26856,
      ADR4 => cortexm0_u_logic_Sjj2z4_2_26485,
      ADR2 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1340
    );
  cortexm0_u_logic_Bf93z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bf93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bf93z4_IN,
      O => cortexm0_u_logic_Bf93z4_26849,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_D9uwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y128",
      INIT => X"FFFFFF0FFFF0FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1339,
      ADR4 => N1340,
      O => cortexm0_u_logic_D9uwx4
    );
  cortexm0_u_logic_Ai9wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y129",
      INIT => X"FF003300FF000F00"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Wqd3z4_26038,
      ADR1 => cortexm0_u_logic_M3e3z4_26039,
      ADR3 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Ai9wx43_26025
    );
  cortexm0_u_logic_Tvhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y129",
      INIT => X"F0F0F3F3F2F0F3F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR4 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR0 => ahbmi_hready_IBUF_0,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR5 => ahbmi_hresp_1_IBUF_0,
      ADR2 => cortexm0_u_logic_Omk2z4_27994,
      O => N400
    );
  cortexm0_u_logic_Bfhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y129",
      INIT => X"AFEF0040FFFF5050"
    )
    port map (
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => hready,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => cortexm0_u_logic_Pri3z4_10_0,
      ADR4 => cortexm0_u_logic_V4d3z4_28256,
      O => N373
    );
  cortexm0_u_logic_Omk2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y129",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Omk2z4_CLK,
      I => cortexm0_u_logic_Tvhvx4_19526,
      O => cortexm0_u_logic_Omk2z4_27994,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tvhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y129",
      INIT => X"FFFF0000F3FBC040"
    )
    port map (
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR1 => N32,
      ADR2 => N679_0,
      ADR4 => N678,
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Tvhvx4_19526
    );
  cortexm0_u_logic_Mekvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y127",
      INIT => X"B3A0000033000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Cam2z4_25896,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR3 => cortexm0_u_logic_G7x2z4_25970,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      O => N126
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y127",
      INIT => X"3FFFFFFFFFFF5FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fvz2z4_27909,
      ADR1 => cortexm0_u_logic_Efp2z4_27378,
      ADR5 => cortexm0_u_logic_Svk2z4_4_27041,
      ADR4 => cortexm0_u_logic_H3d3z4_5_0,
      ADR3 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR2 => cortexm0_u_logic_T1d3z4_4_26444,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o5_27908
    );
  cortexm0_u_logic_Wa0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y138",
      INIT => X"F5FFF5FF30FF3FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vcv2z4_26265,
      ADR0 => cortexm0_u_logic_Vzz2z4_27110,
      ADR1 => cortexm0_u_logic_Y1n2z4_26268,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Wa0wx47_27105
    );
  cortexm0_u_logic_Rek2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rek2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rek2z4_IN,
      O => cortexm0_u_logic_Rek2z4_29162,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ancvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y135",
      INIT => X"0000000077775557"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR4 => cortexm0_u_logic_Ffj2z4_25963,
      ADR2 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_N482z4_U482z4_AND_6171_o,
      O => cortexm0_u_logic_Ancvx4
    );
  cortexm0_u_logic_Ki53z4 : X_FF
    generic map(
      LOC => "SLICE_X32Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ki53z4_CLK,
      I => cortexm0_u_logic_Rqzvx4,
      O => cortexm0_u_logic_Ki53z4_28052,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rqzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X32Y135",
      INIT => X"FFFF00FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Yqzvx4_26811,
      ADR5 => cortexm0_u_logic_O3pvx43_26122,
      ADR4 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Rqzvx4
    );
  cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o : X_LUT6
    generic map(
      LOC => "SLICE_X32Y135",
      INIT => X"CC00CC00CC00CF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR3 => N461_0,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179,
      ADR2 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181,
      O => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142
    );
  cortexm0_u_logic_Qfzvx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y137",
      INIT => X"0022F0F20000F0F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Pdbwx4,
      ADR2 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Pdi2z4_26491,
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      O => N413
    );
  cortexm0_u_logic_D7k2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_D7k2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D7k2z4_IN,
      O => cortexm0_u_logic_D7k2z4_27324,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gm1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y136",
      INIT => X"5555550555555555"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_B5e3z4_26021,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Gm1wx44
    );
  cortexm0_u_logic_R293z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_R293z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_R293z4_IN,
      O => cortexm0_u_logic_R293z4_28883,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_N90wx46_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y136",
      INIT => X"0000400000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_C5n2z4_27091,
      ADR0 => cortexm0_u_logic_M1j2z4_26600,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR5 => cortexm0_u_logic_Sjj2z4_26041,
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR2 => cortexm0_u_logic_Wzy2z4_26030,
      O => N1387
    );
  cortexm0_u_logic_Gyvwx4_10_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y108",
      INIT => X"F0F0F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Nnc3z4_26920,
      ADR5 => cortexm0_u_logic_Ipn2z4_26916,
      O => N262
    );
  cortexm0_u_logic_Nnc3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nnc3z4_CLK,
      I => cortexm0_u_logic_P2nvx4,
      O => cortexm0_u_logic_Nnc3z4_26920,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_P2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y108",
      INIT => X"AAAAAA3A3A3AAA3A"
    )
    port map (
      ADR3 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR4 => cortexm0_u_logic_Wq5wx4,
      ADR5 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR0 => cortexm0_u_logic_Nnc3z4_26920,
      ADR2 => cortexm0_u_logic_Zyovx4,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_P2nvx4
    );
  cortexm0_u_logic_Viuwx46_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y108",
      INIT => X"FFFFAAAAB1B100AA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bus2z4_25913,
      ADR1 => cortexm0_u_logic_Jxs2z4_25912,
      ADR2 => N841,
      ADR0 => N262,
      ADR4 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR5 => cortexm0_u_logic_Yizwx4,
      O => N491
    );
  cortexm0_u_logic_Mmux_T5zwx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y108",
      INIT => X"FFCF0F0F030F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Kss2z4_27366,
      ADR1 => cortexm0_u_logic_Tqs2z4_26093,
      ADR3 => cortexm0_u_logic_Yizwx4,
      ADR5 => cortexm0_u_logic_Ihzwx4,
      ADR4 => N491,
      O => N1069
    );
  cortexm0_u_logic_Gfq2z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gfq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gfq2z4_IN,
      O => cortexm0_u_logic_Gfq2z4_28308,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lee3z4_cortexm0_u_logic_Lee3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1292,
      O => N1292_0
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y109"
    )
    port map (
      IA => N1586,
      IB => N1587,
      O => N1292,
      SEL => cortexm0_u_logic_A6zwx4
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => X"DDDFDDDFFFFF555F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jjuwx4,
      ADR4 => cortexm0_u_logic_Cjuwx4,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR5 => cortexm0_u_logic_U5pwx4,
      ADR2 => cortexm0_u_logic_H6zwx4_0,
      O => N1586
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => X"BFBFB3B3FFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Jjuwx4,
      ADR4 => cortexm0_u_logic_Cjuwx4,
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR2 => cortexm0_u_logic_U5pwx4,
      O => N1587
    );
  cortexm0_u_logic_Lee3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lee3z4_CLK,
      I => cortexm0_u_logic_W2nvx4,
      O => cortexm0_u_logic_Lee3z4_25918,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_W2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y109",
      INIT => X"FDFF75FF0002008A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Gm1wx4,
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR4 => cortexm0_u_logic_R40wx4,
      ADR5 => cortexm0_u_logic_Lee3z4_25918,
      ADR0 => cortexm0_u_logic_Zyovx4,
      ADR3 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_W2nvx4
    );
  cortexm0_u_logic_Skh3z4 : X_FF
    generic map(
      LOC => "SLICE_X33Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Skh3z4_CLK,
      I => cortexm0_u_logic_Cfzvx4,
      O => cortexm0_u_logic_Skh3z4_27425,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cfzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X33Y139",
      INIT => X"FFFFFFFFFFFF575F"
    )
    port map (
      ADR4 => N413,
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR0 => cortexm0_u_logic_Xfzvx42_26813,
      ADR3 => cortexm0_u_logic_Qfzvx43_27140,
      ADR2 => cortexm0_u_logic_Qfzvx42_27141,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Cfzvx4
    );
  cortexm0_u_logic_D4g3z4_cortexm0_u_logic_D4g3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1132,
      O => N1132_0
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y106"
    )
    port map (
      IA => '1',
      IB => N1569,
      O => N1132,
      SEL => cortexm0_u_logic_A6zwx4
    );
  ahbmo_hprot_1_OBUF_1_30_D6LUT : X_LUT6
    generic map(
      LOC => "SLICE_X34Y106",
      INIT => X"FFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => '1',
      O => NLW_ahbmo_hprot_1_OBUF_1_30_D6LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y106",
      INIT => X"FFFFFFBFFFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aqp2z4_27112,
      ADR4 => cortexm0_u_logic_Qrp2z4_27113,
      ADR2 => cortexm0_u_logic_Hzj2z4_26979,
      ADR0 => N962,
      ADR3 => cortexm0_u_logic_Pazwx41_27116,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      O => N1569
    );
  cortexm0_u_logic_D4g3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_D4g3z4_CLK,
      I => cortexm0_u_logic_K3nvx4,
      O => cortexm0_u_logic_D4g3z4_26873,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_K3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y106",
      INIT => X"F3BB0311FFFF0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hc1wx4,
      ADR3 => cortexm0_u_logic_Wq5wx4,
      ADR2 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR4 => cortexm0_u_logic_D4g3z4_26873,
      ADR5 => cortexm0_u_logic_Zyovx4,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_K3nvx4
    );
  cortexm0_u_logic_Zyovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y106",
      INIT => X"0000000000000088"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      ADR3 => cortexm0_u_logic_Mjl2z4_26580,
      ADR1 => cortexm0_u_logic_K3l2z4_26454,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR5 => cortexm0_u_logic_Kop2z4_26582,
      O => cortexm0_u_logic_Zyovx4
    );
  cortexm0_u_logic_Vzywx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y110",
      INIT => X"FFFFFFA0005F0000"
    )
    port map (
      ADR1 => '1',
      ADR4 => N709,
      ADR2 => cortexm0_u_logic_Fczwx4,
      ADR5 => N710,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212,
      ADR0 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_28213,
      O => cortexm0_u_logic_Vzywx42_28208
    );
  cortexm0_u_logic_Lhd3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y100",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lhd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lhd3z4_IN,
      O => cortexm0_u_logic_Lhd3z4_26494,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Fed3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y100",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fed3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fed3z4_IN,
      O => cortexm0_u_logic_Fed3z4_26768,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Pab3z4_cortexm0_u_logic_Pab3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1275,
      O => N1275_0
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y104"
    )
    port map (
      IA => N1580,
      IB => N1581,
      O => N1275,
      SEL => cortexm0_u_logic_Pazwx4
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"00000000C888C000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Lee3z4_25918,
      ADR0 => cortexm0_u_logic_Ble3z4_25919,
      ADR2 => cortexm0_u_logic_Nnc3z4_26920,
      ADR3 => cortexm0_u_logic_Ipn2z4_26916,
      ADR1 => cortexm0_u_logic_Yizwx4,
      ADR5 => cortexm0_u_logic_Iazwx4,
      O => N1580
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"F888000000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lee3z4_25918,
      ADR0 => cortexm0_u_logic_Nnc3z4_26920,
      ADR3 => cortexm0_u_logic_Ble3z4_25919,
      ADR1 => cortexm0_u_logic_Ipn2z4_26916,
      ADR4 => cortexm0_u_logic_Yizwx4,
      ADR5 => cortexm0_u_logic_Ngzwx4,
      O => N1581
    );
  cortexm0_u_logic_Mmux_Ngzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"CFFFC000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Dpc3z4_26732,
      ADR1 => cortexm0_u_logic_Pab3z4_26697,
      ADR2 => cortexm0_u_logic_Oar2z4_26526,
      ADR4 => cortexm0_u_logic_Mis2z4_26692,
      ADR5 => cortexm0_u_logic_Zxvwx4_0(12),
      O => cortexm0_u_logic_Ngzwx4
    );
  cortexm0_u_logic_Pab3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pab3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pab3z4_IN,
      O => cortexm0_u_logic_Pab3z4_26697,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y104",
      INIT => X"FFEAFFC0EAEAC0C0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wuq2z4_26874,
      ADR0 => cortexm0_u_logic_D4g3z4_26873,
      ADR2 => cortexm0_u_logic_Lul2z4_26877,
      ADR1 => cortexm0_u_logic_Jsc3z4_26878,
      ADR3 => cortexm0_u_logic_Rym2z4_26879,
      ADR5 => cortexm0_u_logic_Tqc3z4_26880,
      O => N962
    );
  cortexm0_u_logic_Aqp2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y99",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_W2uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aqp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aqp2z4_IN,
      O => cortexm0_u_logic_Aqp2z4_27112,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_D0wwx4_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"F5FFFFFF71FFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Lhd3z4_26494,
      ADR1 => cortexm0_u_logic_Fed3z4_26768,
      ADR0 => cortexm0_u_logic_Vfd3z4_26702,
      ADR3 => cortexm0_u_logic_Qfc3z4_26704,
      ADR2 => cortexm0_u_logic_Bjd3z4_26705,
      ADR4 => cortexm0_u_logic_Hub3z4_26706,
      O => cortexm0_u_logic_D0wwx4_1(2)
    );
  cortexm0_u_logic_D0wwx4_2_2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"CCCC000000000000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Bec3z4_26703,
      ADR1 => cortexm0_u_logic_Pxb3z4_26589,
      ADR5 => cortexm0_u_logic_D0wwx4_1(2),
      O => cortexm0_u_logic_D0wwx4
    );
  cortexm0_u_logic_N7c3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_N7c3z4_CLK,
      I => cortexm0_u_logic_K1ivx4,
      O => cortexm0_u_logic_N7c3z4_26499,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_K1ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"33133000FF5FF000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iuuvx4,
      ADR0 => cortexm0_u_logic_Yz4wx4,
      ADR3 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_N7c3z4_26499,
      ADR5 => cortexm0_u_logic_Fsyvx4,
      ADR2 => hwdata(5),
      O => cortexm0_u_logic_K1ivx4
    );
  cortexm0_u_logic_Mmux_H3ivx4110 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y101",
      INIT => X"7F775F553F330F00"
    )
    port map (
      ADR1 => cortexm0_u_logic_N7c3z4_26499,
      ADR0 => cortexm0_u_logic_Rym2z4_26879,
      ADR2 => cortexm0_u_logic_Wuq2z4_26874,
      ADR3 => cortexm0_u_logic_Gzhvx4,
      ADR5 => cortexm0_u_logic_Zyhvx4,
      ADR4 => cortexm0_u_logic_K1ivx4,
      O => cortexm0_u_logic_Mmux_H3ivx4110_26530
    );
  cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => X"DFFFFFFF4FFF5FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dks2z4_27601,
      ADR1 => cortexm0_u_logic_Lns2z4_26495,
      ADR0 => cortexm0_u_logic_Uls2z4_27627,
      ADR5 => cortexm0_u_logic_Cps2z4_27365,
      ADR2 => cortexm0_u_logic_Jsc3z4_26878,
      ADR3 => cortexm0_u_logic_Lul2z4_26877,
      O => cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1_27510
    );
  cortexm0_u_logic_Cps2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y102",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cps2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cps2z4_IN,
      O => cortexm0_u_logic_Cps2z4_27365,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y105",
      INIT => X"3732772277227722"
    )
    port map (
      ADR4 => cortexm0_u_logic_D4g3z4_26873,
      ADR5 => cortexm0_u_logic_Wuq2z4_26874,
      ADR3 => cortexm0_u_logic_Iazwx4,
      ADR1 => cortexm0_u_logic_Ngzwx4,
      ADR2 => cortexm0_u_logic_Pazwx42_27574,
      ADR0 => cortexm0_u_logic_Pazwx41_27116,
      O => N709
    );
  cortexm0_u_logic_Dks2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dks2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dks2z4_IN,
      O => cortexm0_u_logic_Dks2z4_27601,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_V6zwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"000F0F0F00FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Lul2z4_26877,
      ADR5 => cortexm0_u_logic_Jsc3z4_26878,
      ADR4 => cortexm0_u_logic_Rym2z4_26879,
      ADR3 => cortexm0_u_logic_Tqc3z4_26880,
      O => cortexm0_u_logic_V6zwx4
    );
  cortexm0_u_logic_Uls2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uls2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uls2z4_IN,
      O => cortexm0_u_logic_Uls2z4_27627,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Pazwx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y103",
      INIT => X"F000C000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Vgs2z4_26100,
      ADR3 => cortexm0_u_logic_D4g3z4_26873,
      ADR2 => cortexm0_u_logic_Wuq2z4_26874,
      ADR1 => cortexm0_u_logic_Kizwx4,
      ADR4 => cortexm0_u_logic_V6zwx4,
      O => N1248
    );
  N1133_N1133_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1246,
      O => N1246_0
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y107"
    )
    port map (
      IA => N1578,
      IB => N1579,
      O => N1246,
      SEL => cortexm0_u_logic_Pazwx42_27574
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"FFFFEFCFFFFFAF0F"
    )
    port map (
      ADR3 => cortexm0_u_logic_Lee3z4_25918,
      ADR1 => cortexm0_u_logic_Nnc3z4_26920,
      ADR0 => cortexm0_u_logic_Ble3z4_25919,
      ADR5 => cortexm0_u_logic_Ipn2z4_26916,
      ADR2 => cortexm0_u_logic_V6zwx4,
      ADR4 => cortexm0_u_logic_Zxvwx4,
      O => N1578
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"FFFFFFFFFEFFFCFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_D4g3z4_26873,
      ADR4 => cortexm0_u_logic_Wuq2z4_26874,
      ADR2 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR3 => cortexm0_u_logic_V6zwx4,
      ADR1 => cortexm0_u_logic_Gyvwx4,
      ADR5 => cortexm0_u_logic_Pazwx41_27116,
      O => N1579
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"F3F3FFFFFFF3FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Aqp2z4_27112,
      ADR2 => cortexm0_u_logic_Qrp2z4_27113,
      ADR4 => cortexm0_u_logic_Hzj2z4_26979,
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR5 => cortexm0_u_logic_A6zwx4,
      O => N1133
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y107",
      INIT => X"0005C8CD0207CACF"
    )
    port map (
      ADR3 => N1131,
      ADR0 => N754,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      ADR1 => cortexm0_u_logic_H6zwx4_0,
      ADR5 => N1132_0,
      ADR4 => N1133,
      O => N724
    );
  cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"FF00FF55FC00FC55"
    )
    port map (
      ADR4 => N82_0,
      ADR0 => cortexm0_u_logic_X77wx4,
      ADR3 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      ADR5 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o,
      O => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"FCFCA8A8FC00A800"
    )
    port map (
      ADR5 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR1 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR3 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR0 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR4 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR2 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o2_28585
    );
  cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"A000A80000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgj2z4_25959,
      ADR4 => N114,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR3 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR5 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      O => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o41
    );
  cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o : X_LUT6
    generic map(
      LOC => "SLICE_X34Y116",
      INIT => X"FCF4FCFC0C040C0C"
    )
    port map (
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR1 => N96,
      ADR4 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_J43wx4,
      ADR5 => cortexm0_u_logic_Cbvwx4,
      O => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130
    );
  cortexm0_u_logic_Z0g3z4_cortexm0_u_logic_Z0g3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N986,
      O => N986_0
    );
  cortexm0_u_logic_Z0g3z4_cortexm0_u_logic_Z0g3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N416_pack_2,
      O => N416
    );
  cortexm0_u_logic_Mb1wx43_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y120"
    )
    port map (
      IA => N1550,
      IB => N1551,
      O => N986,
      SEL => cortexm0_u_logic_Mb1wx41_26517
    );
  cortexm0_u_logic_Mb1wx43_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"FFFFFFFFFFFF0503"
    )
    port map (
      ADR4 => N519_0,
      ADR5 => N341,
      ADR2 => cortexm0_u_logic_K22wx461,
      ADR3 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR1 => N416,
      ADR0 => N415,
      O => N1550
    );
  cortexm0_u_logic_Mb1wx43_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"F0FFF0FFF0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_Hc1wx4,
      ADR2 => N341,
      O => N1551
    );
  cortexm0_u_logic_Mb1wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"00FC005400FC0054"
    )
    port map (
      ADR2 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_26518,
      ADR3 => cortexm0_u_logic_Imnwx4_27734,
      ADR0 => cortexm0_u_logic_Pmnwx4,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR1 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR5 => '1',
      O => N415
    );
  cortexm0_u_logic_Mb1wx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => X"00FC0050"
    )
    port map (
      ADR2 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_26518,
      ADR3 => cortexm0_u_logic_Imnwx4_27734,
      ADR0 => cortexm0_u_logic_Pmnwx4,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR1 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      O => N416_pack_2
    );
  cortexm0_u_logic_Z0g3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z0g3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z0g3z4_IN,
      O => cortexm0_u_logic_Z0g3z4_26201,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o1_cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o1_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1239,
      O => N1239_0
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3_SW0_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y117"
    )
    port map (
      IA => N1576,
      IB => N1577,
      O => N1239,
      SEL => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o2_28585
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3_SW0_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"A0A0AA00A0A0AAAA"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Wxp2z4_26401,
      ADR3 => N56,
      ADR4 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Iwdwx4,
      ADR0 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o1_28586,
      O => N1576
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o3_SW0_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"FFEEEEEEFFECECEC"
    )
    port map (
      ADR2 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR5 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o5_28811,
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o3_0,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o2_28812,
      ADR4 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR3 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o1_28586,
      O => N1577
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"FEAAF0A0CC88C080"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR1 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR0 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR4 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR5 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o1_28586
    );
  cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o : X_LUT6
    generic map(
      LOC => "SLICE_X34Y117",
      INIT => X"F5F0F5F000000000"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR0 => N114,
      ADR2 => cortexm0_u_logic_R9nwx4,
      ADR5 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      O => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"00000000030F33FF"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_Wuq2z4_26874,
      ADR2 => cortexm0_u_logic_T5g3z4_28358,
      ADR4 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o6_28364
    );
  cortexm0_u_logic_Oa3wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"FFFFF0F055555050"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR5 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR2 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      O => N14
    );
  cortexm0_u_logic_Ba0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"FF55FF55F050F050"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR5 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o_26391,
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      O => N12
    );
  cortexm0_u_logic_Vr43z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vr43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vr43z4_IN,
      O => cortexm0_u_logic_Vr43z4_26837,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_W6iwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y119",
      INIT => X"0C00000004000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR4 => cortexm0_u_logic_Dp7wx4,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR5 => cortexm0_u_logic_Ok7wx4,
      ADR2 => cortexm0_u_logic_Vy7wx4,
      ADR3 => cortexm0_u_logic_Pkwwx4,
      O => cortexm0_u_logic_W6iwx4
    );
  cortexm0_u_logic_Mc0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y124",
      INIT => X"3FFF0FFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => N622_0,
      ADR4 => cortexm0_u_logic_Pri3z4_22_0,
      ADR3 => cortexm0_u_logic_Qe0wx4_28941,
      ADR5 => cortexm0_u_logic_Ia0wx4,
      O => cortexm0_u_logic_Mc0wx4_29028
    );
  cortexm0_u_logic_Ra1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y124",
      INIT => X"F3F3515100F30051"
    )
    port map (
      ADR3 => cortexm0_u_logic_E163z4_26835,
      ADR1 => cortexm0_u_logic_Mi33z4_26836,
      ADR0 => cortexm0_u_logic_Vr43z4_26837,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      O => cortexm0_u_logic_Ra1wx43_29792
    );
  cortexm0_u_logic_F483z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_F483z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F483z4_IN,
      O => cortexm0_u_logic_F483z4_27526,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ra1wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y124",
      INIT => X"FF55FFFF5555FFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Z0g3z4_26201,
      ADR0 => cortexm0_u_logic_Ra1wx42_26828,
      ADR3 => cortexm0_u_logic_Bf9wx4,
      ADR4 => cortexm0_u_logic_Ra1wx43_29792,
      O => N1087
    );
  cortexm0_u_logic_Fhx2z4_cortexm0_u_logic_Fhx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1047_pack_8,
      O => N1047
    );
  cortexm0_u_logic_Uf1wx4_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y126"
    )
    port map (
      IA => N1556,
      IB => N1557,
      O => N1047_pack_8,
      SEL => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o
    );
  cortexm0_u_logic_Uf1wx4_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => X"ACACAAAAFFACFFAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Roh2z4_11_0,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => cortexm0_u_logic_Pmnwx4,
      ADR4 => N18,
      ADR1 => N365,
      ADR0 => N364,
      O => N1556
    );
  cortexm0_u_logic_Uf1wx4_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => X"CCCCFCFCFF00FFF0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Roh2z4_11_0,
      ADR4 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR5 => N18,
      ADR1 => N365,
      ADR3 => N364,
      O => N1557
    );
  cortexm0_u_logic_Ekhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => X"CCCC0CACCCCCFCFC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fhx2z4_27309,
      ADR2 => hready,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => cortexm0_u_logic_Pri3z4_13_0,
      O => N364
    );
  cortexm0_u_logic_Fhx2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fhx2z4_CLK,
      I => cortexm0_u_logic_Ekhvx4_20283,
      O => cortexm0_u_logic_Fhx2z4_27309,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ekhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y126",
      INIT => X"FFDDFFDCEECCEFCC"
    )
    port map (
      ADR2 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR3 => N1046,
      ADR5 => N1047,
      ADR4 => cortexm0_u_logic_Vovwx4_Cpvwx4_AND_4203_o,
      ADR0 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Ekhvx4_20283
    );
  cortexm0_u_logic_Mmux_J7ewx412 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"000C000CA0AC000C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Dp7wx4,
      ADR4 => cortexm0_u_logic_D5ywx4,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_Kepwx4,
      ADR3 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      ADR5 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Mmux_J7ewx411_29790
    );
  cortexm0_u_logic_Mmux_J7ewx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"80C00000084C0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_U2ewx4,
      ADR1 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_D5ywx4,
      ADR0 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_Dp7wx4,
      ADR5 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Mmux_J7ewx41
    );
  cortexm0_u_logic_Mmux_J7ewx413 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"50115011F0335011"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fij2z4_25958,
      ADR5 => cortexm0_u_logic_D5ywx4,
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_Kepwx4,
      ADR1 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      ADR4 => cortexm0_u_logic_Xuxwx4,
      O => cortexm0_u_logic_Mmux_J7ewx412_29791
    );
  cortexm0_u_logic_Kzf3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kzf3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kzf3z4_IN,
      O => cortexm0_u_logic_Kzf3z4_26187,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y121",
      INIT => X"00000500FF00FF00"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_L5owx4,
      ADR3 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o4_26508,
      ADR0 => cortexm0_u_logic_Mmux_J7ewx41,
      ADR2 => cortexm0_u_logic_Mmux_J7ewx411_29790,
      ADR4 => cortexm0_u_logic_Mmux_J7ewx412_29791,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o
    );
  cortexm0_u_logic_Kkrvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y111",
      INIT => X"0F0F5555FF00FF00"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Nyvwx4,
      ADR0 => cortexm0_u_logic_Gyvwx4,
      ADR4 => cortexm0_u_logic_Viuwx4,
      ADR3 => cortexm0_u_logic_Kkrvx41_27508,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => cortexm0_u_logic_Kkrvx42_27513
    );
  cortexm0_u_logic_Na73z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Na73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Na73z4_IN,
      O => cortexm0_u_logic_Na73z4_26202,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"F080F080F0C0F080"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wfuwx4,
      ADR1 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o6_28364,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o4_28355,
      ADR4 => N705,
      ADR5 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o7_28361
    );
  cortexm0_u_logic_Ra1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"FF3F5FFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kzf3z4_26187,
      ADR1 => cortexm0_u_logic_D923z4_26829,
      ADR2 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Ra1wx42_26828
    );
  cortexm0_u_logic_Qe0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"F0F3F0C0F0E2F0C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uenwx4_Lcvwx4_AND_4235_o,
      ADR2 => N684,
      ADR4 => N685,
      ADR0 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o7_28361,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o5_28359,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o13_28362,
      O => cortexm0_u_logic_Qe0wx4_28941
    );
  cortexm0_u_logic_V233z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_V233z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V233z4_IN,
      O => cortexm0_u_logic_V233z4_27904,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o12 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y122",
      INIT => X"00000000F000F100"
    )
    port map (
      ADR5 => cortexm0_u_logic_D4g3z4_26873,
      ADR0 => cortexm0_u_logic_Ywi2z4_26112,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o1_29226,
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o9_28370,
      ADR4 => N707,
      ADR1 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o13_28362
    );
  cortexm0_u_logic_A8h3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_A8h3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_A8h3z4_IN,
      O => cortexm0_u_logic_A8h3z4_26604,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zuzvx4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y123",
      INIT => X"0FCF5FDF00CC55DD"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_Uvzvx4,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR5 => cortexm0_u_logic_Pri3z4_7_0,
      ADR4 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      O => N674
    );
  cortexm0_u_logic_Hc1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y125",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vxf3z4_26193,
      ADR0 => cortexm0_u_logic_Wnv2z4_26194,
      ADR1 => cortexm0_u_logic_Wor2z4_26195,
      ADR4 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR5 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR3 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_Hc1wx45_29793
    );
  cortexm0_u_logic_Mxor_Ciawx4_B19wx4_XOR_44_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y125",
      INIT => X"F807FF00F807F807"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zcn2z4_26211,
      ADR2 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR5 => cortexm0_u_logic_W19wx451,
      ADR4 => cortexm0_u_logic_Hc1wx4,
      ADR3 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Ciawx4_B19wx4_XOR_44_o
    );
  cortexm0_u_logic_P9h3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_P9h3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_P9h3z4_IN,
      O => cortexm0_u_logic_P9h3z4_26603,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hc1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y125",
      INIT => X"8000000000000000"
    )
    port map (
      ADR0 => N1196,
      ADR1 => cortexm0_u_logic_Hc1wx44_26208,
      ADR4 => cortexm0_u_logic_Hc1wx41_26186,
      ADR3 => cortexm0_u_logic_Hc1wx42_26209,
      ADR5 => cortexm0_u_logic_Hc1wx46_26199,
      ADR2 => cortexm0_u_logic_Hc1wx45_29793,
      O => cortexm0_u_logic_Hc1wx4
    );
  cortexm0_u_logic_Zluvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"FFEEFF0000000000"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR1 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      ADR4 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_26590,
      ADR5 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o,
      ADR3 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => N1698
    );
  cortexm0_u_logic_J4x2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_J4x2z4_CLK,
      I => cortexm0_u_logic_Imhvx4_20004,
      O => cortexm0_u_logic_J4x2z4_27919,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Imhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"FFFFFFFFDFD5CFC0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Roh2z4_1_0,
      ADR0 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR1 => N382,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR3 => N523,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Imhvx4_20004
    );
  cortexm0_u_logic_Zluvx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"FFFC0030FFF000F0"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR4 => N383,
      ADR2 => N382,
      ADR1 => cortexm0_u_logic_Zluvx43_26341,
      ADR3 => cortexm0_u_logic_Zluvx42_26340,
      O => N523
    );
  cortexm0_u_logic_Zluvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y115",
      INIT => X"FFF0A0A0FFC08080"
    )
    port map (
      ADR4 => cortexm0_u_logic_Swpwx4_Zwpwx4_AND_3507_o,
      ADR1 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR5 => cortexm0_u_logic_D6qwx4_K6qwx4_AND_3532_o_28105,
      ADR0 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR3 => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o41,
      ADR2 => N1698,
      O => cortexm0_u_logic_Zluvx42_26340
    );
  cortexm0_u_logic_G4qwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y135",
      INIT => X"0F550F550033FF33"
    )
    port map (
      ADR1 => cortexm0_u_logic_Md93z4_26255,
      ADR0 => cortexm0_u_logic_V883z4_26256,
      ADR2 => cortexm0_u_logic_Mz63z4_0,
      ADR4 => cortexm0_u_logic_J0n2z4_26258,
      ADR3 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => N1312
    );
  cortexm0_u_logic_N90wx46_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y135",
      INIT => X"FFDFFFDDFF5FFF55"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vzz2z4_27110,
      ADR1 => cortexm0_u_logic_R6n2z4_27092,
      ADR2 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR3 => N1387,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      ADR0 => cortexm0_u_logic_G4qwx4,
      O => N1095
    );
  cortexm0_u_logic_G4qwx45_SW5 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y135",
      INIT => X"03F3050503F3F5F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Vcv2z4_26265,
      ADR5 => cortexm0_u_logic_M3u2z4_26266,
      ADR3 => cortexm0_u_logic_N3n2z4_26267,
      ADR1 => cortexm0_u_logic_Y1n2z4_26268,
      ADR4 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR2 => cortexm0_u_logic_Fgm2z4_2_26144,
      O => N1313
    );
  cortexm0_u_logic_V883z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_V883z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_V883z4_IN,
      O => cortexm0_u_logic_V883z4_26256,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_G4qwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y135",
      INIT => X"FFFFFF00FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR5 => cortexm0_u_logic_Wzy2z4_26030,
      ADR2 => N1312,
      ADR4 => N1313,
      O => cortexm0_u_logic_G4qwx4
    );
  cortexm0_u_logic_Zpj2z4_cortexm0_u_logic_Zpj2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N802_pack_7,
      O => N802
    );
  cortexm0_u_logic_J70wx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y136"
    )
    port map (
      IA => N1540,
      IB => N1541,
      O => N802_pack_7,
      SEL => cortexm0_u_logic_Jd8wx4
    );
  cortexm0_u_logic_J70wx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y136",
      INIT => X"B0F0BBFF70F077FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wa0wx4,
      ADR1 => cortexm0_u_logic_X8zvx4,
      ADR5 => cortexm0_u_logic_E5awx4,
      ADR0 => cortexm0_u_logic_Wzawx4,
      ADR3 => cortexm0_u_logic_N90wx4,
      ADR4 => cortexm0_u_logic_Xd8wx4,
      O => N1540
    );
  cortexm0_u_logic_J70wx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y136",
      INIT => X"8088A0AA2022A0AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_N90wx4,
      ADR2 => cortexm0_u_logic_Wa0wx4,
      ADR4 => cortexm0_u_logic_X8zvx4,
      ADR5 => cortexm0_u_logic_Wzawx4,
      ADR1 => cortexm0_u_logic_E5awx4,
      ADR3 => cortexm0_u_logic_Xd8wx4,
      O => N1541
    );
  cortexm0_u_logic_Zpj2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zpj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zpj2z4_IN,
      O => cortexm0_u_logic_Zpj2z4_28051,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_J70wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y136",
      INIT => X"3FFFFFFF33FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR1 => N802,
      ADR5 => cortexm0_u_logic_Pri3z4_23_0,
      ADR3 => cortexm0_u_logic_Ba0wx4_29062,
      ADR4 => cortexm0_u_logic_Ia0wx4,
      O => cortexm0_u_logic_J70wx4_29064
    );
  cortexm0_u_logic_Pdbwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y137",
      INIT => X"3F4433003F773300"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kiq2z4_26215,
      ADR5 => cortexm0_u_logic_An63z4_26216,
      ADR2 => cortexm0_u_logic_Hak2z4_26217,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1644
    );
  cortexm0_u_logic_Mmux_Yih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y137",
      INIT => X"333333336C336C6C"
    )
    port map (
      ADR0 => cortexm0_u_logic_C3z2z4_27135,
      ADR5 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR2 => cortexm0_u_logic_Y29wx4,
      ADR3 => cortexm0_u_logic_Pdbwx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR1 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Yih2z4
    );
  cortexm0_u_logic_Pdbwx410 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y137",
      INIT => X"FF00F30000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_SF1101,
      ADR2 => cortexm0_u_logic_Pdbwx47_27429,
      ADR5 => cortexm0_u_logic_Pdbwx41_27419,
      ADR4 => N1479,
      ADR3 => cortexm0_u_logic_Pdbwx45_29805,
      O => cortexm0_u_logic_Pdbwx4
    );
  cortexm0_u_logic_I443z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_I443z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I443z4_IN,
      O => cortexm0_u_logic_I443z4_27428,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdbwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y137",
      INIT => X"FFFFF0FFFF33F033"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_SF1101,
      ADR1 => cortexm0_u_logic_I443z4_27428,
      ADR2 => N1644,
      ADR4 => cortexm0_u_logic_Pdbwx43_27424,
      O => cortexm0_u_logic_Pdbwx45_29805
    );
  cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"0101550000005500"
    )
    port map (
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o1_0,
      ADR5 => cortexm0_u_logic_Bpdwx4,
      ADR1 => cortexm0_u_logic_Yp7wx4,
      ADR2 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26178
    );
  cortexm0_u_logic_Iv0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"C2EEC0EC00000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Muawx4,
      ADR3 => cortexm0_u_logic_X8zvx4,
      ADR2 => cortexm0_u_logic_Gdawx4_B19wx4_XOR_41_o,
      ADR1 => cortexm0_u_logic_Hy0wx4,
      ADR0 => cortexm0_u_logic_Fuawx4_26061,
      ADR5 => cortexm0_u_logic_Mx0wx4_28049,
      O => N234
    );
  cortexm0_u_logic_Iv0wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"73FF50FFFFFFFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_Yw0wx4,
      ADR0 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => cortexm0_u_logic_Pri3z4_18_0,
      ADR3 => N234,
      ADR5 => cortexm0_u_logic_Ia0wx4,
      O => cortexm0_u_logic_Iv0wx4_26182
    );
  cortexm0_u_logic_Df83z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Df83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Df83z4_IN,
      O => cortexm0_u_logic_Df83z4_27619,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ia0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y129",
      INIT => X"1515151515151505"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bpzvx4,
      ADR1 => cortexm0_u_logic_U2ewx4,
      ADR2 => cortexm0_u_logic_Ziwwx4_Gjwwx4_AND_4301_o2_26178,
      ADR5 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o10_26179,
      ADR4 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o7_26180,
      ADR3 => cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o4_26181,
      O => cortexm0_u_logic_Ia0wx4
    );
  cortexm0_u_logic_Duhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y130",
      INIT => X"3233333330303030"
    )
    port map (
      ADR1 => cortexm0_u_logic_Xyk2z4_27219,
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => ahbmi_hready_IBUF_0,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => N646
    );
  cortexm0_u_logic_Duhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y130",
      INIT => X"A3F30000A3F3A3F3"
    )
    port map (
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_Pri3z4_25_0,
      ADR1 => cortexm0_u_logic_Xyk2z4_27219,
      ADR4 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR5 => cortexm0_u_logic_Roh2z4_23_0,
      O => N647
    );
  cortexm0_u_logic_Xyk2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y130",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xyk2z4_CLK,
      I => cortexm0_u_logic_Duhvx4_20412,
      O => cortexm0_u_logic_Xyk2z4_27219,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Duhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y130",
      INIT => X"CFCFCFCFDDDDCFDD"
    )
    port map (
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => N646,
      ADR2 => N647,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR3 => cortexm0_u_logic_O3pvx43_26122,
      ADR4 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Duhvx4_20412
    );
  cortexm0_u_logic_I0e3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_I0e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_I0e3z4_IN,
      O => cortexm0_u_logic_I0e3z4_26017,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Uvzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y131",
      INIT => X"5353535300F00FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_H133z4_28151,
      ADR1 => cortexm0_u_logic_Lq03z4_28152,
      ADR3 => cortexm0_u_logic_Yr13z4_28153,
      ADR0 => cortexm0_u_logic_U593z4_27486,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Uvzvx41_28150
    );
  cortexm0_u_logic_A933z4_cortexm0_u_logic_A933z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ce0wx41_20302,
      O => cortexm0_u_logic_Ce0wx41_0
    );
  cortexm0_u_logic_Ce0wx413 : X_MUX2
    generic map(
      LOC => "SLICE_X34Y127"
    )
    port map (
      IA => N1606,
      IB => N1607,
      O => cortexm0_u_logic_Ce0wx41_20302,
      SEL => cortexm0_u_logic_T1d3z4_26219
    );
  cortexm0_u_logic_Ce0wx413_F : X_LUT6
    generic map(
      LOC => "SLICE_X34Y127",
      INIT => X"FFFFFFFF7F3FFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_B5u2z4_26853,
      ADR0 => cortexm0_u_logic_P9h3z4_26603,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR5 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1606
    );
  cortexm0_u_logic_Ce0wx413_G : X_LUT6
    generic map(
      LOC => "SLICE_X34Y127",
      INIT => X"3F77FFFF0C44FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Rz13z4_26602,
      ADR2 => cortexm0_u_logic_Llq2z4_25945,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_Ce0wx411_29795,
      O => N1607
    );
  cortexm0_u_logic_Ce0wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y127",
      INIT => X"00FF000033333333"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_A933z4_26595,
      ADR3 => cortexm0_u_logic_P9h3z4_26603,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Ce0wx411_29795
    );
  cortexm0_u_logic_A933z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_A933z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_A933z4_IN,
      O => cortexm0_u_logic_A933z4_26595,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ce0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y127",
      INIT => X"00001F1F0000111B"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bf93z4_26849,
      ADR3 => cortexm0_u_logic_Anq2z4_26850,
      ADR0 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR2 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Ce0wx45
    );
  cortexm0_u_logic_L733z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_L733z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_L733z4_IN,
      O => cortexm0_u_logic_L733z4_27107,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mnvwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y134",
      INIT => X"555533330F0F00FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_R293z4_28883,
      ADR2 => cortexm0_u_logic_C183z4_29031,
      ADR0 => cortexm0_u_logic_Tr63z4_28887,
      ADR1 => cortexm0_u_logic_Zpj2z4_28051,
      ADR5 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR4 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1360
    );
  cortexm0_u_logic_Khnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y133",
      INIT => X"F400440044004400"
    )
    port map (
      ADR3 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Idk2z4_27659,
      ADR5 => cortexm0_u_logic_Ffj2z4_25963,
      ADR1 => cortexm0_u_logic_Jux2z4_27776,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      O => N122
    );
  cortexm0_u_logic_Yw0wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y133",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR2 => cortexm0_u_logic_U9u2z4_27622,
      ADR1 => cortexm0_u_logic_Ozo2z4_27623,
      ADR0 => cortexm0_u_logic_H4p2z4_26387,
      ADR3 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR5 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR4 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => cortexm0_u_logic_Yw0wx47_27621
    );
  cortexm0_u_logic_Vezvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y133",
      INIT => X"0707777700070077"
    )
    port map (
      ADR5 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_28_0,
      ADR1 => cortexm0_u_logic_n16534_25_0,
      O => cortexm0_u_logic_Vezvx4
    );
  cortexm0_u_logic_Hak2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y133",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hak2z4_CLK,
      I => cortexm0_u_logic_Galvx4,
      O => cortexm0_u_logic_Hak2z4_26217,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Galvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y133",
      INIT => X"0CFFAEFF0C0CAE0C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xsx2z4_27894,
      ADR4 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Hak2z4_26217,
      ADR1 => cortexm0_u_logic_H3wvx4_25946,
      ADR2 => cortexm0_u_logic_Vezvx4,
      O => cortexm0_u_logic_Galvx4
    );
  cortexm0_u_logic_Tyd3z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tyd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tyd3z4_IN,
      O => cortexm0_u_logic_Tyd3z4_26464,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qk1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y132",
      INIT => X"FF5533110F050301"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aud3z4_27065,
      ADR1 => cortexm0_u_logic_Pvd3z4_27066,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR0 => cortexm0_u_logic_Tyd3z4_26464,
      ADR5 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_Qk1wx42_27064
    );
  cortexm0_u_logic_Nd3wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y132",
      INIT => X"333FFF00550FFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_Sa13z4_26709,
      ADR2 => cortexm0_u_logic_Bk23z4_26710,
      ADR1 => cortexm0_u_logic_V1l2z4_26711,
      O => cortexm0_u_logic_Nd3wx42_26708
    );
  cortexm0_u_logic_Yjzvx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y132",
      INIT => X"8CCCCCCC8C8CCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Tki2z4_25936,
      ADR4 => cortexm0_u_logic_Pri3z4_27_0,
      O => N700
    );
  cortexm0_u_logic_SF1532111 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => X"FFFFFFFF0000FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR4 => cortexm0_u_logic_Yaz2z4_3_27042,
      O => cortexm0_u_logic_SF153211
    );
  cortexm0_u_logic_Ce0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => X"03F3030355F55555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Sr53z4_26594,
      ADR1 => cortexm0_u_logic_Ebh3z4_26606,
      ADR3 => cortexm0_u_logic_Tch3z4_26599,
      ADR5 => cortexm0_u_logic_Svk2z4_3_26223,
      ADR4 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR2 => cortexm0_u_logic_M1j2z4_26600,
      O => cortexm0_u_logic_Ce0wx42_29798
    );
  cortexm0_u_logic_Ce0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => X"FFFFFFFFFFFFD5FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_SF153211,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_SF1101,
      ADR2 => cortexm0_u_logic_Ce0wx42_29798,
      ADR4 => cortexm0_u_logic_Ce0wx44_29231,
      ADR5 => cortexm0_u_logic_Ce0wx45,
      O => cortexm0_u_logic_Ce0wx46_29796
    );
  cortexm0_u_logic_Sr53z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sr53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sr53z4_IN,
      O => cortexm0_u_logic_Sr53z4_26594,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ce0wx49_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y128",
      INIT => X"FFFF0000FF7F0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Poq2z4_26855,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR4 => cortexm0_u_logic_Ce0wx46_29796,
      O => N590
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => X"F0F0F0F0A0F5E4E4"
    )
    port map (
      ADR0 => N1253,
      ADR1 => cortexm0_u_logic_Iazwx4,
      ADR3 => cortexm0_u_logic_Ngzwx4,
      ADR4 => cortexm0_u_logic_Pazwx4,
      ADR2 => cortexm0_u_logic_T5zwx4,
      ADR5 => cortexm0_u_logic_Viuwx4,
      O => N710
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => X"FF000000C0C0C0C0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Gcb3z4_26845,
      ADR1 => cortexm0_u_logic_Kss2z4_27366,
      ADR3 => cortexm0_u_logic_Kkb3z4_26846,
      ADR2 => cortexm0_u_logic_Tqs2z4_26093,
      ADR5 => cortexm0_u_logic_Nyvwx4,
      O => N456
    );
  cortexm0_u_logic_Ble3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ble3z4_CLK,
      I => cortexm0_u_logic_Uzhvx4,
      O => cortexm0_u_logic_Ble3z4_25919,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Uzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => X"31332020F5FFA0A0"
    )
    port map (
      ADR0 => hwdata(11),
      ADR3 => cortexm0_u_logic_Yz4wx4,
      ADR2 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_Ble3z4_25919,
      ADR1 => cortexm0_u_logic_Dwa2z4,
      ADR5 => cortexm0_u_logic_Fsyvx4,
      O => cortexm0_u_logic_Uzhvx4
    );
  cortexm0_u_logic_Fsyvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y107",
      INIT => X"0008000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ark2z4_26081,
      ADR0 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_L8t2z4_25956,
      ADR4 => cortexm0_u_logic_Kzxvx4,
      ADR1 => cortexm0_u_logic_Nsk2z4_25962,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Fsyvx4
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y108",
      INIT => X"FCFCFCA8CCCCCC88"
    )
    port map (
      ADR3 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR0 => cortexm0_u_logic_Gyvwx4,
      ADR4 => cortexm0_u_logic_Viuwx4,
      ADR2 => cortexm0_u_logic_Fczwx4,
      ADR1 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_28213,
      O => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y108",
      INIT => X"000000000F0F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => N754,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y108",
      INIT => X"FF00FFCCAA00CFCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_V6zwx4,
      ADR2 => cortexm0_u_logic_Iazwx4,
      ADR0 => cortexm0_u_logic_Ngzwx4,
      ADR3 => cortexm0_u_logic_Mczwx4,
      ADR4 => cortexm0_u_logic_Pazwx4,
      ADR5 => cortexm0_u_logic_T5zwx4,
      O => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212
    );
  cortexm0_u_logic_Mmux_T5zwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y108",
      INIT => X"FE54EE44AE04EE44"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vve3z4_26295,
      ADR2 => cortexm0_u_logic_Y9l2z4_26296,
      ADR1 => cortexm0_u_logic_Ihzwx4,
      ADR0 => cortexm0_u_logic_Nyvwx4,
      ADR3 => N1070,
      ADR5 => N1069,
      O => cortexm0_u_logic_T5zwx4
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => X"FF5F7F7FFF507373"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iazwx4,
      ADR5 => N455,
      ADR3 => cortexm0_u_logic_Ngzwx4,
      ADR0 => N456,
      ADR4 => cortexm0_u_logic_Pazwx4,
      ADR2 => cortexm0_u_logic_Viuwx4,
      O => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_28213
    );
  cortexm0_u_logic_Svs2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Svs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Svs2z4_IN,
      O => cortexm0_u_logic_Svs2z4_25914,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => X"FEFEFE00FE00FE00"
    )
    port map (
      ADR0 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR2 => cortexm0_u_logic_Gyvwx4,
      ADR1 => cortexm0_u_logic_Viuwx4,
      ADR4 => cortexm0_u_logic_Fczwx4,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_28213,
      O => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_29091
    );
  cortexm0_u_logic_Viuwx46_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => X"EC80EC80EC800000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Gcb3z4_26845,
      ADR1 => cortexm0_u_logic_Kkb3z4_26846,
      ADR5 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR3 => cortexm0_u_logic_Yizwx4,
      ADR2 => cortexm0_u_logic_Ihzwx4,
      ADR4 => cortexm0_u_logic_Gyvwx4,
      O => N492
    );
  cortexm0_u_logic_Viuwx46 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y109",
      INIT => X"8080FFFF80C080C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vve3z4_26295,
      ADR1 => cortexm0_u_logic_Y9l2z4_26296,
      ADR5 => cortexm0_u_logic_Nyvwx4,
      ADR3 => N491,
      ADR0 => cortexm0_u_logic_Viuwx44_27931,
      ADR4 => N492,
      O => cortexm0_u_logic_Viuwx4
    );
  cortexm0_u_logic_Yx83z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yx83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yx83z4_IN,
      O => cortexm0_u_logic_Yx83z4_27420,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdbwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y139",
      INIT => X"33FF1155030F0105"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ql13z4_27421,
      ADR1 => cortexm0_u_logic_Hmh3z4_27422,
      ADR4 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR0 => cortexm0_u_logic_Yx83z4_27420,
      ADR5 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR3 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Pdbwx41_27419
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => X"00FFC5C5FFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Iazwx4,
      ADR1 => cortexm0_u_logic_Ngzwx4,
      ADR2 => cortexm0_u_logic_Pazwx4,
      ADR3 => cortexm0_u_logic_T5zwx4,
      ADR5 => N116,
      ADR4 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_29091,
      O => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o3_29206
    );
  cortexm0_u_logic_Vzywx43 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y110",
      INIT => X"FFFD0008FDFC080C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vzywx42_28208,
      ADR0 => cortexm0_u_logic_A6zwx4,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR4 => N447,
      ADR3 => cortexm0_u_logic_H6zwx4_0,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o3_29206,
      O => cortexm0_u_logic_Vzywx4
    );
  cortexm0_u_logic_Vfd3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y100",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vfd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vfd3z4_IN,
      O => cortexm0_u_logic_Vfd3z4_26702,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Bjd3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y100",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bjd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bjd3z4_IN,
      O => cortexm0_u_logic_Bjd3z4_26705,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Tvt2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tvt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tvt2z4_IN,
      O => cortexm0_u_logic_Tvt2z4_28884,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pazwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"8808888888008808"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mis2z4_26692,
      ADR2 => cortexm0_u_logic_Vgs2z4_26100,
      ADR0 => cortexm0_u_logic_D4g3z4_26873,
      ADR1 => cortexm0_u_logic_Wuq2z4_26874,
      ADR5 => cortexm0_u_logic_Kizwx4,
      ADR3 => cortexm0_u_logic_V6zwx4,
      O => N1249
    );
  cortexm0_u_logic_Tqc3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tqc3z4_CLK,
      I => cortexm0_u_logic_R3nvx4,
      O => cortexm0_u_logic_Tqc3z4_26880,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_R3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"D0F2F0F080F7F0F0"
    )
    port map (
      ADR5 => cortexm0_u_logic_S71wx4,
      ADR0 => cortexm0_u_logic_Wq5wx4,
      ADR1 => cortexm0_u_logic_Uvzvx4,
      ADR2 => cortexm0_u_logic_Tqc3z4_26880,
      ADR4 => cortexm0_u_logic_Zyovx4,
      ADR3 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_R3nvx4
    );
  cortexm0_u_logic_Mmux_Kizwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"BAFAAAAA0A0AAAAA"
    )
    port map (
      ADR5 => cortexm0_u_logic_Uls2z4_27627,
      ADR0 => cortexm0_u_logic_Cps2z4_27365,
      ADR1 => cortexm0_u_logic_Jsc3z4_26878,
      ADR3 => cortexm0_u_logic_Lul2z4_26877,
      ADR4 => cortexm0_u_logic_Tqc3z4_26880,
      ADR2 => cortexm0_u_logic_Rym2z4_26879,
      O => cortexm0_u_logic_Kizwx4
    );
  cortexm0_u_logic_Pazwx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y103",
      INIT => X"FFFF373FFFFF77FF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Jsc3z4_26878,
      ADR3 => cortexm0_u_logic_Tqc3z4_26880,
      ADR2 => cortexm0_u_logic_Lul2z4_26877,
      ADR0 => cortexm0_u_logic_Rym2z4_26879,
      ADR1 => cortexm0_u_logic_Tib3z4_26733,
      ADR4 => cortexm0_u_logic_Kizwx4,
      O => N1250
    );
  cortexm0_u_logic_Mmux_S00xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"0333F33333333333"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Lhd3z4_26494,
      ADR4 => cortexm0_u_logic_Fed3z4_26768,
      ADR3 => cortexm0_u_logic_Bec3z4_26703,
      ADR2 => cortexm0_u_logic_Pxb3z4_26589,
      ADR5 => cortexm0_u_logic_D0wwx4_1(2),
      O => cortexm0_u_logic_S00xx4
    );
  cortexm0_u_logic_Mmux_B90xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"3B1B1B1B33333333"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vfd3z4_26702,
      ADR0 => cortexm0_u_logic_Bec3z4_26703,
      ADR3 => cortexm0_u_logic_Qfc3z4_26704,
      ADR1 => cortexm0_u_logic_Bjd3z4_26705,
      ADR5 => cortexm0_u_logic_Pxb3z4_26589,
      ADR4 => cortexm0_u_logic_Hub3z4_26706,
      O => cortexm0_u_logic_B90xx4
    );
  cortexm0_u_logic_Bec3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bec3z4_CLK,
      I => cortexm0_u_logic_L0nvx4,
      O => cortexm0_u_logic_Bec3z4_26703,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_L0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"B1F0F0F0F0F0F0F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_M5tvx4,
      ADR5 => cortexm0_u_logic_K3l2z4_26454,
      ADR2 => cortexm0_u_logic_Bec3z4_26703,
      ADR0 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_L0nvx4
    );
  cortexm0_u_logic_Qfc3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qfc3z4_CLK,
      I => cortexm0_u_logic_S0nvx4,
      O => cortexm0_u_logic_Qfc3z4_26704,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_S0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y101",
      INIT => X"FFFF7FFF00002000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Y9t2z4_26783,
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR0 => cortexm0_u_logic_K3l2z4_26454,
      ADR5 => cortexm0_u_logic_Qfc3z4_26704,
      ADR4 => cortexm0_u_logic_R40wx4,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_S0nvx4
    );
  cortexm0_u_logic_Kkrvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y105",
      INIT => X"55550FFF5555FFFF"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Pazwx4,
      ADR5 => cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1_27510,
      ADR3 => cortexm0_u_logic_Rym2z4_26879,
      ADR2 => cortexm0_u_logic_Tqc3z4_26880,
      ADR0 => cortexm0_u_logic_Zxvwx4,
      O => cortexm0_u_logic_Kkrvx41_27508
    );
  cortexm0_u_logic_Jsc3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jsc3z4_CLK,
      I => cortexm0_u_logic_Y3nvx4,
      O => cortexm0_u_logic_Jsc3z4_26878,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Y3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y102",
      INIT => X"FF7FF77700400444"
    )
    port map (
      ADR4 => cortexm0_u_logic_Z62wx4,
      ADR2 => cortexm0_u_logic_Wq5wx4,
      ADR3 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR5 => cortexm0_u_logic_Jsc3z4_26878,
      ADR1 => cortexm0_u_logic_Zyovx4,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_Y3nvx4
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => X"7F55FFFF3F3F3F3F"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bus2z4_25913,
      ADR1 => cortexm0_u_logic_Jxs2z4_25912,
      ADR0 => cortexm0_u_logic_Svs2z4_25914,
      ADR2 => cortexm0_u_logic_Azs2z4_25915,
      ADR5 => N262,
      ADR3 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      O => N455
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => X"FFFF0F0F00000F0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Iazwx4,
      ADR5 => cortexm0_u_logic_Ngzwx4,
      ADR4 => cortexm0_u_logic_Pazwx4,
      O => N1273
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y106",
      INIT => X"AAAA00AAAAAAA0A0"
    )
    port map (
      ADR1 => '1',
      ADR2 => N455,
      ADR3 => N456,
      ADR5 => cortexm0_u_logic_Viuwx4,
      ADR0 => cortexm0_u_logic_Fczwx4,
      ADR4 => N1273,
      O => N948
    );
  cortexm0_u_logic_Vcv2z4 : X_FF
    generic map(
      LOC => "SLICE_X34Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vcv2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vcv2z4_IN,
      O => cortexm0_u_logic_Vcv2z4_26265,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_N482z4_U482z4_AND_6171_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X34Y138",
      INIT => X"F050FF5530103311"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ki53z4_28052,
      ADR0 => cortexm0_u_logic_B943z4_28404,
      ADR1 => cortexm0_u_logic_Jq13z4_28405,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_N482z4_U482z4_AND_6171_o1_28403
    );
  cortexm0_u_logic_Pazwx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y104",
      INIT => X"FFFFFFFF0F00FF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Pab3z4_26697,
      ADR4 => cortexm0_u_logic_Tib3z4_26733,
      ADR3 => cortexm0_u_logic_Kizwx4,
      ADR5 => cortexm0_u_logic_V6zwx4,
      O => N1251
    );
  cortexm0_u_logic_Pazwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y104",
      INIT => X"FFCCE2E23300E2E2"
    )
    port map (
      ADR2 => N1250,
      ADR1 => cortexm0_u_logic_Zxvwx4,
      ADR4 => cortexm0_u_logic_Iazwx4,
      ADR0 => N1248,
      ADR3 => N1249,
      ADR5 => N1251,
      O => cortexm0_u_logic_Pazwx4
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y104",
      INIT => X"0F0F00000F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Q6l2z4_26496,
      ADR5 => cortexm0_u_logic_G8n2z4_27476,
      ADR4 => cortexm0_u_logic_R1w2z4_25897,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o4_29807
    );
  cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y104",
      INIT => X"BBBFABAFBFBFAFAF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Trq2z4_25895,
      ADR1 => cortexm0_u_logic_Cam2z4_25896,
      ADR5 => cortexm0_u_logic_Aqp2z4_27112,
      ADR3 => cortexm0_u_logic_R1w2z4_25897,
      ADR0 => cortexm0_u_logic_Tdp2z4_25892,
      ADR4 => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o4_29807,
      O => cortexm0_u_logic_Cza2z4_Jza2z4_AND_6554_o5
    );
  cortexm0_u_logic_Rxzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y125",
      INIT => X"0777077700000777"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_6_0,
      ADR0 => cortexm0_u_logic_n16534_3_0,
      O => cortexm0_u_logic_Rxzvx4
    );
  cortexm0_u_logic_Efp2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Efp2z4_CLK,
      I => cortexm0_u_logic_Qnkvx4_21086,
      O => cortexm0_u_logic_Efp2z4_27378,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qnkvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y125",
      INIT => X"F3FFF3F3C0FFC0C0"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Rxzvx4,
      ADR4 => cortexm0_u_logic_H3wvx4_25946,
      ADR5 => cortexm0_u_logic_Efp2z4_27378,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR2 => N132,
      O => cortexm0_u_logic_Qnkvx4_21086
    );
  cortexm0_u_logic_haddr_o_2_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => X"BFBB3F33AFAA0F00"
    )
    port map (
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_3_0,
      ADR1 => N106,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      O => haddr(2)
    );
  cortexm0_u_logic_Tch3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tch3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tch3z4_IN,
      O => cortexm0_u_logic_Tch3z4_26599,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lf0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => X"FFFF7FFFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_M1j2z4_26600,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      ADR0 => cortexm0_u_logic_Tch3z4_26599,
      ADR5 => cortexm0_u_logic_Rni2z4_26029,
      ADR1 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Lf0wx42_26598
    );
  cortexm0_u_logic_K22wx44_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => X"FFF8FFF0FFF0FFF0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Roh2z4_7_0,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_G6pvx4,
      ADR3 => N358,
      ADR2 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N804
    );
  cortexm0_u_logic_Wmp2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wmp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wmp2z4_IN,
      O => cortexm0_u_logic_Wmp2z4_27906,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Skhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y126",
      INIT => X"FF4F0040FFFF00F0"
    )
    port map (
      ADR4 => cortexm0_u_logic_Jex2z4_26933,
      ADR2 => hready,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => cortexm0_u_logic_Pri3z4_9_0,
      O => N358
    );
  cortexm0_u_logic_Uqwwx4_Brwwx4_AND_4324_o11_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"EEEEEEEEE2EEEEEE"
    )
    port map (
      ADR0 => N176,
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR5 => cortexm0_u_logic_Mq7wx4,
      ADR2 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR4 => cortexm0_u_logic_Bpdwx4,
      ADR3 => cortexm0_u_logic_Cbvwx4,
      O => N465
    );
  cortexm0_u_logic_Mmux_Z78wx4118_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"EEFFCCFFFEFECCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dp7wx4,
      ADR5 => cortexm0_u_logic_Oldwx4,
      ADR2 => cortexm0_u_logic_Yp7wx4,
      ADR0 => cortexm0_u_logic_Mq7wx4,
      ADR1 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR3 => cortexm0_u_logic_Cbvwx4,
      O => N1459
    );
  cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3651_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"00000000CCEDCCFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Dp7wx4,
      ADR3 => cortexm0_u_logic_Dw7wx4,
      ADR2 => cortexm0_u_logic_Pkwwx4,
      ADR0 => cortexm0_u_logic_Vy7wx4,
      ADR1 => cortexm0_u_logic_Mcgvx4_Zm7wx4_AND_4311_o,
      ADR5 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => cortexm0_u_logic_E9rwx4_Ipdwx4_AND_3651_o
    );
  cortexm0_u_logic_Wor2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wor2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wor2z4_IN,
      O => cortexm0_u_logic_Wor2z4_26195,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y120",
      INIT => X"0000203000002233"
    )
    port map (
      ADR5 => cortexm0_u_logic_Fij2z4_25958,
      ADR0 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Oedwx4,
      ADR2 => cortexm0_u_logic_Ok7wx4,
      ADR4 => cortexm0_u_logic_Pkwwx4,
      ADR1 => cortexm0_u_logic_Vy7wx4,
      O => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => X"55FF000000000000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_T5g3z4_28358,
      ADR4 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o4_28355,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o9_28370
    );
  cortexm0_u_logic_D923z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y121",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_D923z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D923z4_IN,
      O => cortexm0_u_logic_D923z4_26829,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_W5rvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => X"FFFF4CCCFFFF004C"
    )
    port map (
      ADR0 => cortexm0_u_logic_Aqp2z4_27112,
      ADR3 => cortexm0_u_logic_Qrp2z4_27113,
      ADR1 => cortexm0_u_logic_Hzj2z4_26979,
      ADR4 => N1206,
      ADR5 => N88,
      ADR2 => cortexm0_u_logic_Vzywx4,
      O => N814
    );
  cortexm0_u_logic_W5rvx41_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => X"FFFCFFFCFFFCFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_U7w2z4_26111,
      ADR1 => cortexm0_u_logic_Ywi2z4_26112,
      ADR3 => cortexm0_u_logic_Wfuwx4,
      ADR4 => N754,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o,
      O => N1206
    );
  cortexm0_u_logic_Ywi2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ywi2z4_CLK,
      I => cortexm0_u_logic_Owgvx4,
      O => cortexm0_u_logic_Ywi2z4_26112,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Owgvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => X"D0DDD0D0F0FFF0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_R1w2z4_25897,
      ADR0 => cortexm0_u_logic_Ye4wx4,
      ADR3 => cortexm0_u_logic_Wfuwx4,
      ADR2 => cortexm0_u_logic_Ywi2z4_26112,
      ADR5 => cortexm0_u_logic_Fsyvx4,
      ADR4 => cortexm0_u_logic_Cztvx4_28168,
      O => cortexm0_u_logic_Owgvx4
    );
  cortexm0_u_logic_Mmux_H3ivx419 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y113",
      INIT => X"5F550F00DFDDCFCC"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pxb3z4_26589,
      ADR2 => cortexm0_u_logic_Vac3z4_27186,
      ADR0 => cortexm0_u_logic_Ywi2z4_26112,
      ADR3 => cortexm0_u_logic_M2ivx4_28594,
      ADR1 => cortexm0_u_logic_F2ivx4,
      ADR4 => cortexm0_u_logic_Owgvx4,
      O => cortexm0_u_logic_Mmux_H3ivx419_26531
    );
  cortexm0_u_logic_O3pvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"C8C8C800FAFAFA00"
    )
    port map (
      ADR5 => cortexm0_u_logic_W6iwx4,
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR4 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR3 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR2 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR1 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      O => cortexm0_u_logic_O3pvx42_26121
    );
  cortexm0_u_logic_O3pvx43_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"F4FCF0F044CC0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR3 => cortexm0_u_logic_U18wx4,
      ADR2 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      ADR5 => cortexm0_u_logic_Bspvx461,
      ADR4 => cortexm0_u_logic_O3pvx42_26121,
      O => N1229
    );
  cortexm0_u_logic_Zkhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"0E0A0F0A0F0A0F0A"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ycx2z4_26359,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => ahbmi_hready_IBUF_0,
      ADR5 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR1 => ahbmi_hresp_1_IBUF_0,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => N631
    );
  cortexm0_u_logic_Vxf3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vxf3z4_CLK,
      I => cortexm0_u_logic_B91wx4_29044,
      O => cortexm0_u_logic_Vxf3z4_26193,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B91wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y119",
      INIT => X"FFFFBABAFFFFFF30"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      ADR0 => N986_0,
      ADR3 => N985,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR2 => cortexm0_u_logic_Pri3z4_14_0,
      ADR4 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_B91wx4_29044
    );
  cortexm0_u_logic_W3f3z4_cortexm0_u_logic_W3f3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N431,
      O => N431_0
    );
  cortexm0_u_logic_W3f3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_W3f3z4_CLK,
      I => hwdata(8),
      O => cortexm0_u_logic_W3f3z4_27502,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_8_11 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => X"33330F0F33330F0F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Zhyvx4,
      ADR2 => cortexm0_u_logic_P12wx4,
      ADR4 => cortexm0_u_logic_Wq5wx4,
      ADR5 => '1',
      O => hwdata(8)
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => X"DDDDDDDD"
    )
    port map (
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Xd8wx4,
      ADR1 => cortexm0_u_logic_Zhyvx4,
      ADR3 => '1',
      ADR4 => '1',
      O => N431
    );
  cortexm0_u_logic_Wq5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => X"338A000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Y9t2z4_26783,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Ark2z4_26081,
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Qr42z4_26784,
      O => cortexm0_u_logic_Wq5wx4
    );
  cortexm0_u_logic_hwdata_o_25_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y114",
      INIT => X"505050F0303000F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_Kqzvx4,
      ADR4 => cortexm0_u_logic_Qr42z4_26784,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR1 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR0 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o,
      O => hwdata(25)
    );
  cortexm0_u_logic_T5g3z4_cortexm0_u_logic_T5g3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N519,
      O => N519_0
    );
  cortexm0_u_logic_T5g3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T5g3z4_CLK,
      I => hwdata(13),
      O => cortexm0_u_logic_T5g3z4_28358,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_13_11 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => X"1111DDDD1111DDDD"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR0 => cortexm0_u_logic_Hc1wx4,
      ADR5 => '1',
      O => hwdata(13)
    );
  cortexm0_u_logic_Mb1wx44_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y112",
      INIT => X"55005500"
    )
    port map (
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Xd8wx4,
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Hc1wx4,
      O => N519
    );
  cortexm0_u_logic_Qfzvx4411 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => X"00000C0C000000CC"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR5 => cortexm0_u_logic_R9nwx4,
      ADR3 => cortexm0_u_logic_Jp3wx4,
      ADR2 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      O => cortexm0_u_logic_Qfzvx441
    );
  cortexm0_u_logic_O3pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => X"FBF0AAA033302220"
    )
    port map (
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR4 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR0 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o,
      ADR2 => cortexm0_u_logic_Jbowx4_Qbowx4_AND_3347_o,
      ADR5 => cortexm0_u_logic_P7owx4_W7owx4_AND_3334_o,
      O => cortexm0_u_logic_O3pvx41_26102
    );
  cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => X"20300000ECFCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_R9nwx4,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR0 => cortexm0_u_logic_Aok2z4_25957,
      ADR3 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => cortexm0_u_logic_Ar7wx4,
      O => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o
    );
  cortexm0_u_logic_Lq03z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lq03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lq03z4_IN,
      O => cortexm0_u_logic_Lq03z4_28152,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ar7wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y122",
      INIT => X"FF0FFF0F00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Fij2z4_25958,
      ADR3 => cortexm0_u_logic_Ok7wx4,
      ADR5 => cortexm0_u_logic_Dw7wx4,
      O => cortexm0_u_logic_Ar7wx4
    );
  cortexm0_u_logic_A6tvx4_cortexm0_u_logic_A6tvx4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B2uvx4,
      O => cortexm0_u_logic_B2uvx4_0
    );
  cortexm0_u_logic_A6tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"0001000000010000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_Kop2z4_26582,
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR4 => cortexm0_u_logic_Mjl2z4_26580,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      ADR5 => '1',
      O => cortexm0_u_logic_A6tvx4
    );
  cortexm0_u_logic_B2uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"00000004"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_Kop2z4_26582,
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR4 => cortexm0_u_logic_Mjl2z4_26580,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_B2uvx4
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"00FC00CCFCFCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o5_27927,
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR1 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o3_29813,
      ADR5 => cortexm0_u_logic_B28wx4,
      ADR2 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o4_27928,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"1111333300000000"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_F2o2z4_27921,
      ADR1 => cortexm0_u_logic_A6tvx4,
      ADR4 => cortexm0_u_logic_Japwx4,
      ADR5 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o1_27922,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o2_29814
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y116",
      INIT => X"FF22FFFF2F22FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Wai2z4_26011,
      ADR5 => cortexm0_u_logic_Ffs2z4_26452,
      ADR1 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_Vssvx4,
      ADR0 => cortexm0_u_logic_Lstwx42_26294,
      ADR3 => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o2_29814,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o3_29813
    );
  cortexm0_u_logic_B5u2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_B5u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B5u2z4_IN,
      O => cortexm0_u_logic_B5u2z4_26853,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Euzvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y123",
      INIT => X"00CC000000CCF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Lq03z4_28152,
      ADR2 => cortexm0_u_logic_Ytm2z4_28159,
      ADR5 => cortexm0_u_logic_M1j2z4_26600,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR3 => cortexm0_u_logic_Sjj2z4_26041,
      O => N794
    );
  cortexm0_u_logic_Qxuwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y124",
      INIT => X"0F0F333300FF5555"
    )
    port map (
      ADR1 => cortexm0_u_logic_F483z4_27526,
      ADR0 => cortexm0_u_logic_W893z4_27039,
      ADR2 => cortexm0_u_logic_Wu63z4_27040,
      ADR3 => cortexm0_u_logic_Sgp2z4_27567,
      ADR4 => cortexm0_u_logic_Sjj2z4_3_26143,
      ADR5 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => N1366
    );
  cortexm0_u_logic_W893z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_W893z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_W893z4_IN,
      O => cortexm0_u_logic_W893z4_27039,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y124",
      INIT => X"FFFFFFFF5533FF0F"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sgp2z4_27567,
      ADR0 => cortexm0_u_logic_Wu63z4_27040,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_W893z4_27039,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o3_27907
    );
  cortexm0_u_logic_Hc1wx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y124",
      INIT => X"FFFFFFFF77FF5FFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Vr43z4_26837,
      ADR1 => cortexm0_u_logic_D923z4_26829,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1196
    );
  cortexm0_u_logic_Mmux_Z78wx4145 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y136",
      INIT => X"7FFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uvzvx4,
      ADR1 => cortexm0_u_logic_Zhyvx4,
      ADR2 => cortexm0_u_logic_Wa0wx4,
      ADR3 => cortexm0_u_logic_St0wx4,
      ADR4 => cortexm0_u_logic_Djzvx4,
      ADR5 => cortexm0_u_logic_O7zvx4,
      O => cortexm0_u_logic_Mmux_Z78wx4146
    );
  cortexm0_u_logic_Wa0wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y136",
      INIT => X"55005533FF0FFF0F"
    )
    port map (
      ADR2 => cortexm0_u_logic_J0n2z4_26258,
      ADR1 => cortexm0_u_logic_Ug43z4_27099,
      ADR0 => cortexm0_u_logic_Cy13z4_27100,
      ADR5 => cortexm0_u_logic_T1d3z4_3_26224,
      ADR4 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR3 => cortexm0_u_logic_H3d3z4_4_26225,
      O => cortexm0_u_logic_Wa0wx42_29822
    );
  cortexm0_u_logic_Wa0wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y136",
      INIT => X"FFFFFFFFFF0FF000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_Wa0wx42_29822,
      ADR4 => cortexm0_u_logic_Wa0wx43_27101,
      ADR5 => cortexm0_u_logic_Wa0wx41_27090,
      O => cortexm0_u_logic_Wa0wx44_29821
    );
  cortexm0_u_logic_J0n2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J0n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J0n2z4_IN,
      O => cortexm0_u_logic_J0n2z4_26258,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa0wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y136",
      INIT => X"FFAA0000FAFA0000"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Wa0wx46_27104,
      ADR2 => cortexm0_u_logic_Wa0wx47_27105,
      ADR0 => cortexm0_u_logic_Wa0wx45_27106,
      ADR4 => cortexm0_u_logic_Wa0wx44_29821,
      O => cortexm0_u_logic_Wa0wx4
    );
  cortexm0_u_logic_M3u2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_M3u2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_M3u2z4_IN,
      O => cortexm0_u_logic_M3u2z4_26266,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa0wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y137",
      INIT => X"000000F030305555"
    )
    port map (
      ADR1 => cortexm0_u_logic_N3n2z4_26267,
      ADR3 => cortexm0_u_logic_Pw03z4_27109,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_M3u2z4_26266,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Wa0wx46_27104
    );
  cortexm0_u_logic_Pw03z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pw03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pw03z4_IN,
      O => cortexm0_u_logic_Pw03z4_27109,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tr63z4_cortexm0_u_logic_Tr63z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mz63z4_21376,
      O => cortexm0_u_logic_Mz63z4_0
    );
  cortexm0_u_logic_Tr63z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tr63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tr63z4_IN,
      O => cortexm0_u_logic_Tr63z4_28887,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_J70wx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X35Y139",
      INIT => X"F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_J70wx4_29064,
      O => cortexm0_u_logic_J70wx4_rt_21374
    );
  cortexm0_u_logic_Mz63z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mz63z4_CLK,
      I => cortexm0_u_logic_J70wx4_rt_21374,
      O => cortexm0_u_logic_Mz63z4_21376,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rd53z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y140",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rd53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Rd53z4_IN,
      O => cortexm0_u_logic_Rd53z4_27440,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ticvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y133",
      INIT => X"0000000033F333F7"
    )
    port map (
      ADR1 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR0 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR5 => cortexm0_u_logic_Lf0wx4,
      O => cortexm0_u_logic_Ticvx4
    );
  cortexm0_u_logic_G1s2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y133",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_G1s2z4_CLK,
      I => cortexm0_u_logic_Dmivx4_21287,
      O => cortexm0_u_logic_G1s2z4_28913,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dmivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y133",
      INIT => X"FF5FFF55AF0FAA00"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Xxovx4,
      ADR4 => cortexm0_u_logic_H3wvx4_25946,
      ADR5 => cortexm0_u_logic_G1s2z4_28913,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR3 => N130,
      O => cortexm0_u_logic_Dmivx4_21287
    );
  cortexm0_u_logic_haddr_o_27_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y130",
      INIT => X"EFAFCF0FEEAACC00"
    )
    port map (
      ADR0 => cortexm0_u_logic_n16534_25_0,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Dl72z4_Kl72z4_AND_6093_o,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_28_0,
      O => haddr(27)
    );
  cortexm0_u_logic_Gv92z4_Nv92z4_AND_6423_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y130",
      INIT => X"04050C0F4455CCFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_C61wx4,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_15_0,
      ADR0 => cortexm0_u_logic_n16534_12_0,
      O => cortexm0_u_logic_Gv92z4_Nv92z4_AND_6423_o
    );
  cortexm0_u_logic_J7q2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y130",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_J7q2z4_CLK,
      I => cortexm0_u_logic_Pdjvx4,
      O => cortexm0_u_logic_J7q2z4_28976,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pdjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y130",
      INIT => X"2F20FFFF2F202F20"
    )
    port map (
      ADR5 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => cortexm0_u_logic_Gv92z4_Nv92z4_AND_6423_o,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_J7q2z4_28976,
      ADR0 => cortexm0_u_logic_Rix2z4_28680,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_Pdjvx4
    );
  cortexm0_u_logic_Cgt2z4_cortexm0_u_logic_Cgt2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1482_pack_4,
      O => N1482
    );
  cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y131",
      INIT => X"0000CDDD0000CFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR4 => N818,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_30_0,
      ADR3 => cortexm0_u_logic_n16534_27_0,
      ADR1 => cortexm0_u_logic_n16534_29_0,
      O => cortexm0_u_logic_hprot_o_2_H362z4_AND_5880_o1_27923
    );
  cortexm0_u_logic_Nd3wx44 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y131",
      INIT => X"000005F5000005F5"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR0 => cortexm0_u_logic_Xti2z4_28513,
      ADR3 => cortexm0_u_logic_T253z4_27147,
      ADR5 => '1',
      O => cortexm0_u_logic_Nd3wx44_28512
    );
  cortexm0_u_logic_Gm1wx45_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X35Y131",
      INIT => X"0000CCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wqd3z4_26038,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => '1',
      O => N1482_pack_4
    );
  cortexm0_u_logic_Gm1wx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y131",
      INIT => X"F0F000C0A0A00000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tyd3z4_26464,
      ADR1 => cortexm0_u_logic_U9e3z4_26463,
      ADR3 => cortexm0_u_logic_M1j2z4_26600,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1481
    );
  cortexm0_u_logic_Cgt2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cgt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cgt2z4_IN,
      O => cortexm0_u_logic_Cgt2z4_26716,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gm1wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y131",
      INIT => X"030311330F0F55FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ibe3z4_27061,
      ADR3 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o1,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Y21xx4,
      ADR0 => N1482,
      ADR2 => N1481,
      O => cortexm0_u_logic_Gm1wx46_28230
    );
  cortexm0_u_logic_Ggk2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ggk2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ggk2z4_IN,
      O => cortexm0_u_logic_Ggk2z4_28183,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_O3ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y134",
      INIT => X"80AA00AA80800000"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Gci2z4_26998,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => cortexm0_u_logic_J0l2z4_28086,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => N136
    );
  cortexm0_u_logic_Wa0wx45 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y135",
      INIT => X"0000A0A0A7F7A7F7"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mz63z4_0,
      ADR1 => cortexm0_u_logic_L733z4_27107,
      ADR4 => cortexm0_u_logic_Zfh3z4_27108,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Wa0wx45_27106
    );
  cortexm0_u_logic_C183z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_C183z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_C183z4_IN,
      O => cortexm0_u_logic_C183z4_29031,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y128",
      INIT => X"FF0F330355051101"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sl03z4_27340,
      ADR2 => cortexm0_u_logic_Jlo2z4_27456,
      ADR0 => cortexm0_u_logic_Jw83z4_27454,
      ADR5 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => cortexm0_u_logic_Rtpvx41_27939
    );
  cortexm0_u_logic_haddr_o_10_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y128",
      INIT => X"EEAACC00FEFAFCF0"
    )
    port map (
      ADR4 => cortexm0_u_logic_n16534_8_0,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_Sfa2z4_Zfa2z4_AND_6505_o,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_11_0,
      O => haddr(10)
    );
  cortexm0_u_logic_Bspvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y128",
      INIT => X"FEFAFFFB30303333"
    )
    port map (
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR0 => cortexm0_u_logic_Bspvx461,
      ADR4 => N421,
      ADR2 => cortexm0_u_logic_Bspvx41_27313,
      ADR3 => N422,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      O => cortexm0_u_logic_Bspvx43_29816
    );
  cortexm0_u_logic_Vvx2z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y128",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vvx2z4_CLK,
      I => cortexm0_u_logic_Mhhvx4_21169,
      O => cortexm0_u_logic_Vvx2z4_27317,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mhhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y128",
      INIT => X"F1FBF1FBF0FFF1FB"
    )
    port map (
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => N649,
      ADR3 => N650,
      ADR2 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      ADR4 => cortexm0_u_logic_Bspvx43_29816,
      O => cortexm0_u_logic_Mhhvx4_21169
    );
  cortexm0_u_logic_Ekovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y127",
      INIT => X"020A030F22AA33FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_4_0,
      ADR2 => cortexm0_u_logic_n16534_1_0,
      O => cortexm0_u_logic_Ekovx4
    );
  cortexm0_u_logic_Xx93z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y127",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xx93z4_CLK,
      I => cortexm0_u_logic_Mekvx4_21137,
      O => cortexm0_u_logic_Xx93z4_27271,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mekvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y127",
      INIT => X"FF3FFF33CF0FCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Ekovx4,
      ADR4 => cortexm0_u_logic_H3wvx4_25946,
      ADR5 => cortexm0_u_logic_Xx93z4_27271,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR3 => N126,
      O => cortexm0_u_logic_Mekvx4_21137
    );
  cortexm0_u_logic_K22wx44_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y129",
      INIT => X"FFFFFFFFF8F0F0F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Roh2z4_7_0,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR5 => N359,
      ADR2 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N805
    );
  cortexm0_u_logic_Td33z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Td33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Td33z4_IN,
      O => cortexm0_u_logic_Td33z4_27620,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Skhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y129",
      INIT => X"F5FDF0FC05010000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Jex2z4_26933,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => ahblite_bridge_dmao_ready,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR4 => cortexm0_u_logic_Pri3z4_9_0,
      O => N359
    );
  cortexm0_u_logic_Mxor_R99wx4_B19wx4_XOR_32_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y132",
      INIT => X"F0A5F0E1F00FF0C3"
    )
    port map (
      ADR5 => cortexm0_u_logic_Dvy2z4_25994,
      ADR3 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR1 => cortexm0_u_logic_W19wx4,
      ADR2 => cortexm0_u_logic_Wzawx4,
      ADR4 => cortexm0_u_logic_Gm1wx4,
      O => cortexm0_u_logic_R99wx4_B19wx4_XOR_32_o
    );
  cortexm0_u_logic_Gm1wx418 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y132",
      INIT => X"FCF8000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gm1wx44,
      ADR4 => cortexm0_u_logic_Gm1wx48_26478,
      ADR0 => cortexm0_u_logic_Gm1wx46_28230,
      ADR3 => cortexm0_u_logic_Gm1wx47_29820,
      ADR5 => cortexm0_u_logic_Gm1wx418_28996,
      ADR2 => cortexm0_u_logic_Gm1wx43_26462,
      O => cortexm0_u_logic_Gm1wx4
    );
  cortexm0_u_logic_Gm1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y132",
      INIT => X"0501551100000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_U9e3z4_26463,
      ADR1 => cortexm0_u_logic_Tyd3z4_26464,
      ADR0 => cortexm0_u_logic_Wce3z4_26467,
      ADR3 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR2 => cortexm0_u_logic_C51xx4,
      ADR5 => cortexm0_u_logic_SF27911,
      O => cortexm0_u_logic_Gm1wx47_29820
    );
  cortexm0_u_logic_Snd3z4 : X_FF
    generic map(
      LOC => "SLICE_X35Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Snd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Snd3z4_IN,
      O => cortexm0_u_logic_Snd3z4_26018,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_SF279111 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y132",
      INIT => X"5551FFF35555FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ibe3z4_27061,
      ADR5 => cortexm0_u_logic_Wqd3z4_26038,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR1 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o1,
      ADR4 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_SF27911
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"FFFFFF80FFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_D4g3z4_26873,
      ADR2 => cortexm0_u_logic_Wuq2z4_26874,
      ADR1 => cortexm0_u_logic_Pazwx42_27574,
      ADR4 => cortexm0_u_logic_Pazwx41_27116,
      ADR5 => cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4621_o,
      ADR3 => N1210,
      O => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW0_29012
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"FFFFFFFFFCFFF0FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ylc3z4_27477,
      ADR4 => cortexm0_u_logic_X0c3z4_27478,
      ADR3 => cortexm0_u_logic_V6zwx4,
      ADR2 => cortexm0_u_logic_Ayzwx4,
      ADR5 => cortexm0_u_logic_Jjuwx43_26645,
      O => N1210
    );
  cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y105",
      INIT => X"FFFFFF80FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_D4g3z4_26873,
      ADR0 => cortexm0_u_logic_Wuq2z4_26874,
      ADR2 => cortexm0_u_logic_Pazwx42_27574,
      ADR3 => cortexm0_u_logic_Pazwx41_27116,
      ADR5 => cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4621_o,
      ADR4 => N1210,
      O => N754
    );
  cortexm0_u_logic_Z4l2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y99",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z4l2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Z4l2z4_IN,
      O => cortexm0_u_logic_Z4l2z4_27472,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Yz4wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"0000008000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR0 => cortexm0_u_logic_K3l2z4_26454,
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR5 => cortexm0_u_logic_J6i2z4_26101,
      ADR4 => cortexm0_u_logic_Kop2z4_26582,
      O => cortexm0_u_logic_Yz4wx4
    );
  cortexm0_u_logic_Mmux_Fczwx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"FFC03F00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Dpc3z4_26732,
      ADR2 => cortexm0_u_logic_Oar2z4_26526,
      ADR4 => cortexm0_u_logic_Tib3z4_26733,
      ADR3 => cortexm0_u_logic_Vgs2z4_26100,
      ADR5 => cortexm0_u_logic_Zxvwx4_0(12),
      O => N1115
    );
  cortexm0_u_logic_Dpc3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dpc3z4_CLK,
      I => cortexm0_u_logic_D3nvx4,
      O => cortexm0_u_logic_Dpc3z4_26732,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_D3nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"AAAA2AEAA2AE22EE"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ze1wx4,
      ADR2 => cortexm0_u_logic_Wq5wx4,
      ADR4 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR0 => cortexm0_u_logic_Dpc3z4_26732,
      ADR1 => cortexm0_u_logic_Zyovx4,
      ADR3 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_D3nvx4
    );
  cortexm0_u_logic_Oar2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Oar2z4_CLK,
      I => cortexm0_u_logic_Nzhvx4,
      O => cortexm0_u_logic_Oar2z4_26526,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Nzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y106",
      INIT => X"23AF33FF22AA0000"
    )
    port map (
      ADR4 => hwdata(12),
      ADR2 => cortexm0_u_logic_Yz4wx4,
      ADR0 => cortexm0_u_logic_D9ovx4,
      ADR5 => cortexm0_u_logic_Oar2z4_26526,
      ADR1 => cortexm0_u_logic_Fsyvx4,
      ADR3 => cortexm0_u_logic_Kwa2z4,
      O => cortexm0_u_logic_Nzhvx4
    );
  cortexm0_u_logic_Q6l2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y100",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q6l2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q6l2z4_IN,
      O => cortexm0_u_logic_Q6l2z4_26496,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y102",
      INIT => X"FFFFFFFFFCF0FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Ylc3z4_27477,
      ADR3 => cortexm0_u_logic_X0c3z4_27478,
      ADR2 => cortexm0_u_logic_Ayzwx4,
      ADR5 => cortexm0_u_logic_Jjuwx4,
      ADR4 => cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4621_o,
      O => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117
    );
  cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4621_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y102",
      INIT => X"00000013000000FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Cjuwx42_27188,
      ADR4 => N429,
      ADR1 => cortexm0_u_logic_K0wwx4,
      ADR0 => cortexm0_u_logic_Vac3z4_27186,
      ADR2 => cortexm0_u_logic_Mcc3z4_27185,
      ADR5 => cortexm0_u_logic_Cjuwx43_27189,
      O => cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4621_o
    );
  cortexm0_u_logic_Cjuwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y102",
      INIT => X"003333FF5F7F7FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Qfc3z4_26704,
      ADR2 => cortexm0_u_logic_Hub3z4_26706,
      ADR4 => cortexm0_u_logic_Tb0xx4,
      ADR1 => cortexm0_u_logic_B90xx4,
      ADR5 => cortexm0_u_logic_D0wwx4,
      ADR3 => cortexm0_u_logic_S00xx4,
      O => cortexm0_u_logic_Cjuwx43_27189
    );
  cortexm0_u_logic_Cjuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y102",
      INIT => X"FFFFFFFFFFC00000"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Mcc3z4_27185,
      ADR1 => cortexm0_u_logic_Vac3z4_27186,
      ADR3 => cortexm0_u_logic_K0wwx4,
      ADR5 => cortexm0_u_logic_Cjuwx42_27188,
      ADR4 => cortexm0_u_logic_Cjuwx43_27189,
      O => cortexm0_u_logic_Cjuwx4
    );
  cortexm0_u_logic_C9a3z4_cortexm0_u_logic_C9a3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_12_pack_1,
      O => hwdata(12)
    );
  cortexm0_u_logic_C9a3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_C9a3z4_CLK,
      I => hwdata(10),
      O => cortexm0_u_logic_C9a3z4_26938,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_10_11 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y112",
      INIT => X"0C0C3F3F0C0C3F3F"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o,
      ADR5 => '1',
      O => hwdata(10)
    );
  cortexm0_u_logic_Mmux_hwdata_o_12_11 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y112",
      INIT => X"11DD11DD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ze1wx4,
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR4 => '1',
      O => hwdata_12_pack_1
    );
  cortexm0_u_logic_L7a3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_L7a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_L7a3z4_IN,
      O => cortexm0_u_logic_L7a3z4_28472,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zxvwx4_12_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"FFFF7FFF3FFF1FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pab3z4_26697,
      ADR4 => cortexm0_u_logic_Mis2z4_26692,
      ADR1 => cortexm0_u_logic_Tib3z4_26733,
      ADR5 => cortexm0_u_logic_Vgs2z4_26100,
      ADR3 => cortexm0_u_logic_D4g3z4_26873,
      ADR2 => cortexm0_u_logic_Wuq2z4_26874,
      O => cortexm0_u_logic_Zxvwx4_0(12)
    );
  cortexm0_u_logic_Tib3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tib3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tib3z4_IN,
      O => cortexm0_u_logic_Tib3z4_26733,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Zxvwx4_12_2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => X"F000F00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Dpc3z4_26732,
      ADR2 => cortexm0_u_logic_Oar2z4_26526,
      ADR5 => cortexm0_u_logic_Zxvwx4_0(12),
      O => cortexm0_u_logic_Zxvwx4
    );
  cortexm0_u_logic_Vgs2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y104",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vgs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vgs2z4_IN,
      O => cortexm0_u_logic_Vgs2z4_26100,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Gyvwx4_10_Q : X_LUT6
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"DFFF0DFF00000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Bus2z4_25913,
      ADR1 => cortexm0_u_logic_Jxs2z4_25912,
      ADR4 => cortexm0_u_logic_Azs2z4_25915,
      ADR2 => cortexm0_u_logic_Svs2z4_25914,
      ADR5 => N262,
      ADR3 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      O => cortexm0_u_logic_Gyvwx4
    );
  cortexm0_u_logic_Mmux_T5zwx411_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"F1B3F1B3F1B33333"
    )
    port map (
      ADR1 => cortexm0_u_logic_Gcb3z4_26845,
      ADR0 => cortexm0_u_logic_Kkb3z4_26846,
      ADR4 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR3 => cortexm0_u_logic_Yizwx4,
      ADR2 => cortexm0_u_logic_Ihzwx4,
      ADR5 => cortexm0_u_logic_Gyvwx4,
      O => N1070
    );
  cortexm0_u_logic_hwdata_o_28_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => X"00F0404030F07070"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR5 => cortexm0_u_logic_Izpvx4,
      ADR1 => cortexm0_u_logic_Qr42z4_26784,
      ADR4 => cortexm0_u_logic_Oq42z4,
      ADR0 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR3 => cortexm0_u_logic_Ze1wx4,
      O => hwdata(28)
    );
  cortexm0_u_logic_Azs2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y109",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Azs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Azs2z4_IN,
      O => cortexm0_u_logic_Azs2z4_25915,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  N1020_N1020_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1293_pack_6,
      O => N1293
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y110"
    )
    port map (
      IA => N1588,
      IB => N1589,
      O => N1293_pack_6,
      SEL => cortexm0_u_logic_A6zwx4
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => X"CCFFCC0000000000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Jjuwx4,
      ADR4 => cortexm0_u_logic_Cjuwx4,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR3 => cortexm0_u_logic_U5pwx4,
      O => N1588
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => X"C8FA0000C8000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jjuwx4,
      ADR5 => cortexm0_u_logic_Cjuwx4,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR3 => cortexm0_u_logic_U5pwx4,
      ADR0 => cortexm0_u_logic_H6zwx4_0,
      O => N1589
    );
  cortexm0_u_logic_Kzqvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => X"0033550FFF33550F"
    )
    port map (
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o3_29206,
      ADR4 => cortexm0_u_logic_Kzqvx41_27829,
      ADR2 => N1291_0,
      ADR1 => N1292_0,
      ADR5 => N1294_0,
      ADR0 => N1293,
      O => N1020
    );
  cortexm0_u_logic_Kzqvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y110",
      INIT => X"4444474444444777"
    )
    port map (
      ADR0 => N1178,
      ADR1 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o,
      ADR3 => cortexm0_u_logic_Vzywx4,
      ADR5 => N1304_0,
      ADR2 => N1306,
      ADR4 => N1020,
      O => N703
    );
  cortexm0_u_logic_hwdata_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y111",
      INIT => X"3030707000A050F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => cortexm0_u_logic_Nd3wx4,
      ADR0 => cortexm0_u_logic_Qr42z4_26784,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR3 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR1 => cortexm0_u_logic_Z62wx4,
      O => hwdata(31)
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"FAFAFAF2FAFAFAFA"
    )
    port map (
      ADR4 => N962,
      ADR3 => cortexm0_u_logic_Pazwx41_27116,
      ADR1 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR0 => N754,
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o31,
      ADR5 => cortexm0_u_logic_A6zwx4,
      O => N1128
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"CEEEFFFFCCECFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Aqp2z4_27112,
      ADR0 => cortexm0_u_logic_Qrp2z4_27113,
      ADR4 => cortexm0_u_logic_Hzj2z4_26979,
      ADR2 => cortexm0_u_logic_H6zwx4_0,
      ADR3 => N1129,
      ADR5 => N1128,
      O => N723
    );
  cortexm0_u_logic_R3hvx4_N2zwx4_AND_4553_o_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"F0F0FFFFF0FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_O6zwx4_Hiuwx4_AND_4562_o1_SW0_29012,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o31,
      ADR2 => cortexm0_u_logic_A6zwx4,
      O => N1129
    );
  cortexm0_u_logic_Kkb3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kkb3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kkb3z4_IN,
      O => cortexm0_u_logic_Kkb3z4_26846,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y107",
      INIT => X"FEFEFE00FEFE0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR1 => cortexm0_u_logic_Gyvwx4,
      ADR2 => cortexm0_u_logic_Viuwx4,
      ADR3 => cortexm0_u_logic_Fczwx4,
      ADR4 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_28213,
      O => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o31
    );
  N1060_N1060_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_H6zwx4,
      O => cortexm0_u_logic_H6zwx4_0
    );
  cortexm0_u_logic_Mmux_H6zwx411 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y108"
    )
    port map (
      IA => N1858,
      IB => N1859,
      O => cortexm0_u_logic_H6zwx4,
      SEL => cortexm0_u_logic_Viuwx4
    );
  cortexm0_u_logic_Mmux_H6zwx411_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"A0ACA0A0A3AFA0A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212,
      ADR4 => cortexm0_u_logic_Fczwx4,
      ADR5 => N1275_0,
      ADR1 => N455,
      ADR3 => N1276,
      ADR0 => N1060,
      O => N1858
    );
  cortexm0_u_logic_Mmux_H6zwx411_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"AAAAC0F0AAAAC000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212,
      ADR2 => cortexm0_u_logic_Fczwx4,
      ADR3 => cortexm0_u_logic_Nyvwx4,
      ADR5 => cortexm0_u_logic_Tqs2z4_26093,
      ADR1 => cortexm0_u_logic_Kkb3z4_26846,
      ADR0 => N1061,
      O => N1859
    );
  cortexm0_u_logic_Mmux_H6zwx411_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"373F77FF32302200"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lee3z4_25918,
      ADR3 => cortexm0_u_logic_Ble3z4_25919,
      ADR4 => cortexm0_u_logic_Nnc3z4_26920,
      ADR2 => cortexm0_u_logic_Ipn2z4_26916,
      ADR1 => cortexm0_u_logic_Yizwx4,
      ADR5 => cortexm0_u_logic_Fczwx4,
      O => N1060
    );
  cortexm0_u_logic_Mmux_H6zwx411_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y108",
      INIT => X"ECEC4C4CCCCCCCCC"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Tqs2z4_26093,
      ADR5 => cortexm0_u_logic_Nyvwx4_3(8),
      ADR2 => cortexm0_u_logic_H2f3z4_28478,
      ADR0 => cortexm0_u_logic_T8f3z4_28479,
      ADR4 => cortexm0_u_logic_Kkb3z4_26846,
      O => N1061
    );
  cortexm0_u_logic_Ayzwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"FF00000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Jkc3z4_27473,
      ADR5 => cortexm0_u_logic_F4c3z4_27474,
      ADR4 => cortexm0_u_logic_Ayzwx41_27475,
      O => cortexm0_u_logic_Ayzwx4
    );
  cortexm0_u_logic_Wuq2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wuq2z4_CLK,
      I => cortexm0_u_logic_Gzhvx4,
      O => cortexm0_u_logic_Wuq2z4_26874,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Gzhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y103",
      INIT => X"5515FF3F4400CC00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Qsa2z4,
      ADR2 => cortexm0_u_logic_Yz4wx4,
      ADR3 => cortexm0_u_logic_D9ovx4,
      ADR5 => cortexm0_u_logic_Wuq2z4_26874,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR1 => hwdata(13),
      O => cortexm0_u_logic_Gzhvx4
    );
  cortexm0_u_logic_Cjuwx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y101",
      INIT => X"F0F088FFF0F00077"
    )
    port map (
      ADR2 => cortexm0_u_logic_J9d3z4_27951,
      ADR5 => cortexm0_u_logic_Pcd3z4_27184,
      ADR0 => cortexm0_u_logic_Mcc3z4_27185,
      ADR1 => cortexm0_u_logic_Vac3z4_27186,
      ADR3 => cortexm0_u_logic_S00xx4,
      ADR4 => cortexm0_u_logic_K0wwx4,
      O => N873
    );
  cortexm0_u_logic_U5pwx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y101",
      INIT => X"FFFFFF00FFF0F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_B90xx4,
      ADR4 => cortexm0_u_logic_N10xx4,
      ADR2 => cortexm0_u_logic_S00xx4,
      ADR5 => cortexm0_u_logic_Jzzwx4,
      O => N690
    );
  cortexm0_u_logic_Usl2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y101",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Usl2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Usl2z4_IN,
      O => cortexm0_u_logic_Usl2z4_26098,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Kkrvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y101",
      INIT => X"0000FFFF003380FF"
    )
    port map (
      ADR4 => cortexm0_u_logic_K0wwx4,
      ADR3 => cortexm0_u_logic_D0wwx4,
      ADR1 => cortexm0_u_logic_Cjuwx43_27189,
      ADR2 => cortexm0_u_logic_Mcc3z4_27185,
      ADR0 => cortexm0_u_logic_Vac3z4_27186,
      ADR5 => cortexm0_u_logic_Cjuwx42_27188,
      O => cortexm0_u_logic_Kkrvx43_26663
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o412 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"000C0F0F030F0F0F"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      ADR3 => cortexm0_u_logic_G8n2z4_27476,
      ADR5 => cortexm0_u_logic_Fed3z4_26768,
      ADR4 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o,
      O => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o412_29834
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o413 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"F5F5FFFFF5F0FFF0"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_X9n2z4_26384,
      ADR0 => cortexm0_u_logic_D3uvx4,
      ADR5 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o412_29834,
      ADR3 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o411_29144,
      ADR2 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o41
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"FFF8FF88F8F88888"
    )
    port map (
      ADR3 => ahbmi_hrdata_14_IBUF_0,
      ADR1 => cortexm0_u_logic_Cma3z4_27985,
      ADR2 => cortexm0_u_logic_Ddi3z4_27960,
      ADR0 => cortexm0_u_logic_G6owx4,
      ADR4 => cortexm0_u_logic_I7owx4,
      ADR5 => cortexm0_u_logic_B7owx4,
      O => N144
    );
  cortexm0_u_logic_Cma3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cma3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cma3z4_IN,
      O => cortexm0_u_logic_Cma3z4_27985,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o : X_LUT6
    generic map(
      LOC => "SLICE_X36Y118",
      INIT => X"0000A2AA000080AA"
    )
    port map (
      ADR3 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_Asdwx4,
      ADR5 => cortexm0_u_logic_Bcqwx4_Icqwx4_AND_3543_o,
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o41,
      ADR4 => N144,
      O => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o_26391
    );
  cortexm0_u_logic_Uehvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y124",
      INIT => X"D0F2F2F2D0F2D0F2"
    )
    port map (
      ADR2 => cortexm0_u_logic_Gmd3z4_27869,
      ADR0 => hready,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => cortexm0_u_logic_Pri3z4_12_0,
      O => N355
    );
  cortexm0_u_logic_Ll1wx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y124",
      INIT => X"F0FFF0F5F000F0A0"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Imnwx4_27734,
      ADR2 => N356,
      ADR5 => N355,
      ADR0 => cortexm0_u_logic_Ll1wx43_28397,
      ADR3 => cortexm0_u_logic_Ll1wx42_26800,
      O => N620
    );
  cortexm0_u_logic_Ll1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y124",
      INIT => X"BBA0BBA0BBA0A0A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ll1wx441,
      ADR0 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      ADR4 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR5 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR1 => cortexm0_u_logic_Pmnwx4,
      ADR3 => cortexm0_u_logic_Ll1wx41_29839,
      O => cortexm0_u_logic_Ll1wx42_26800
    );
  cortexm0_u_logic_Ilp2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y124",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ilp2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ilp2z4_IN,
      O => cortexm0_u_logic_Ilp2z4_27911,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ll1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y124",
      INIT => X"0000000054FC0000"
    )
    port map (
      ADR3 => ahbmi_hrdata_3_IBUF_0,
      ADR5 => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o,
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR2 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798,
      ADR1 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR4 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o3_26799,
      O => cortexm0_u_logic_Ll1wx41_29839
    );
  cortexm0_u_logic_Z8b3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z8b3z4_CLK,
      I => cortexm0_u_logic_Ormvx4,
      O => cortexm0_u_logic_Z8b3z4_27967,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ormvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => X"FF303030FFBABABA"
    )
    port map (
      ADR4 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_Iwh2z4_6_0,
      ADR5 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR0 => cortexm0_u_logic_Z8b3z4_27967,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR2 => cortexm0_u_logic_J7b3z4_28377,
      O => cortexm0_u_logic_Ormvx4
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => X"02220AAA00000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o4_28376,
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_Jkc3z4_27473,
      ADR1 => cortexm0_u_logic_Z8b3z4_27967,
      ADR4 => cortexm0_u_logic_Japwx4,
      ADR5 => N1618,
      O => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5_29831
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y117",
      INIT => X"55055545FF0FFFCF"
    )
    port map (
      ADR0 => ahbmi_hrdata_30_IBUF_0,
      ADR2 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR1 => cortexm0_u_logic_Lstwx42_26294,
      ADR3 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5_29831,
      ADR5 => cortexm0_u_logic_B7owx4,
      O => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o6_28378
    );
  cortexm0_u_logic_haddr_o_12_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y126",
      INIT => X"FBBBF333FAAAF000"
    )
    port map (
      ADR3 => cortexm0_u_logic_n16534_10_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_Pg1wx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_13_0,
      O => haddr(12)
    );
  cortexm0_u_logic_Uehvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y126",
      INIT => X"F4FFF4F4000B0000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Gmd3z4_27869,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR0 => ahblite_bridge_dmao_ready,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR4 => cortexm0_u_logic_Pri3z4_12_0,
      O => N356
    );
  cortexm0_u_logic_O42wx4_V42wx4_AND_1277_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y126",
      INIT => X"115533FF0105030F"
    )
    port map (
      ADR5 => cortexm0_u_logic_P82wx4,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_16_0,
      ADR3 => cortexm0_u_logic_n16534_13_0,
      O => cortexm0_u_logic_O42wx4_V42wx4_AND_1277_o
    );
  cortexm0_u_logic_Y8q2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y8q2z4_CLK,
      I => cortexm0_u_logic_Zcivx4,
      O => cortexm0_u_logic_Y8q2z4_28857,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zcivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y126",
      INIT => X"2F20FFFF2F202F20"
    )
    port map (
      ADR5 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => cortexm0_u_logic_O42wx4_V42wx4_AND_1277_o,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_Y8q2z4_28857,
      ADR0 => cortexm0_u_logic_Jwf3z4_28483,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_Zcivx4
    );
  cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y113",
      INIT => X"03330333000055FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR2 => cortexm0_u_logic_G8n2z4_27476,
      ADR5 => cortexm0_u_logic_J6i2z4_26101,
      ADR1 => cortexm0_u_logic_Dks2z4_27601,
      ADR0 => cortexm0_u_logic_Fed3z4_26768,
      ADR4 => cortexm0_u_logic_Bus2z4_25913,
      O => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o411_29144
    );
  cortexm0_u_logic_J0l2z4_cortexm0_u_logic_J0l2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N721_pack_8,
      O => N721
    );
  cortexm0_u_logic_R5zvx4_SW4 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y125"
    )
    port map (
      IA => N1534,
      IB => N1535,
      O => N721_pack_8,
      SEL => N386
    );
  cortexm0_u_logic_R5zvx4_SW4_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y125",
      INIT => X"00100010F0F00010"
    )
    port map (
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => N385,
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR0 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR4 => cortexm0_u_logic_Pri3z4_32_0,
      O => N1534
    );
  cortexm0_u_logic_R5zvx4_SW4_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y125",
      INIT => X"FFFEAAAAFFFEFFFE"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => N385,
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR5 => cortexm0_u_logic_Pri3z4_32_0,
      O => N1535
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y125",
      INIT => X"7F7FFF7F00000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jca3z4_27608,
      ADR0 => cortexm0_u_logic_Wai2z4_26011,
      ADR4 => cortexm0_u_logic_O5t2z4_25961,
      ADR2 => cortexm0_u_logic_H6tvx4,
      ADR3 => cortexm0_u_logic_Lstwx42_26294,
      ADR5 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o7_26403,
      O => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o
    );
  cortexm0_u_logic_J0l2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_J0l2z4_CLK,
      I => cortexm0_u_logic_Wthvx4_21931,
      O => cortexm0_u_logic_J0l2z4_28086,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wthvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y125",
      INIT => X"FF30CF00FF10EF00"
    )
    port map (
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR2 => N34,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR4 => N721,
      ADR3 => N720,
      ADR1 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Wthvx4_21931
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o13 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => X"FFFF0F05FFFF0C04"
    )
    port map (
      ADR3 => cortexm0_u_logic_Oldwx4,
      ADR0 => cortexm0_u_logic_L5owx4,
      ADR2 => cortexm0_u_logic_B7owx4,
      ADR1 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o7_28361,
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o13_28362,
      ADR4 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o5_28359,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => X"F0F0C000F0F0E000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o3_28357,
      ADR4 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR2 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o2_28353,
      ADR0 => N703,
      ADR5 => cortexm0_u_logic_E5owx4,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o5_28359
    );
  cortexm0_u_logic_Mb1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => X"FFFFFF88AAAAA8A8"
    )
    port map (
      ADR1 => cortexm0_u_logic_K22wx461,
      ADR5 => cortexm0_u_logic_Tanwx4_D8vwx4_AND_4142_o_26539,
      ADR4 => cortexm0_u_logic_Mb1wx41_26517,
      ADR2 => N416,
      ADR3 => N415,
      ADR0 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      O => cortexm0_u_logic_Mb1wx43_29836
    );
  cortexm0_u_logic_Tme3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tme3z4_CLK,
      I => cortexm0_u_logic_Nehvx4_21824,
      O => cortexm0_u_logic_Tme3z4_26537,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nehvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y121",
      INIT => X"DCDFDCDFDDDDDCDF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => N640,
      ADR0 => N641,
      ADR1 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      ADR4 => cortexm0_u_logic_Mb1wx43_29836,
      O => cortexm0_u_logic_Nehvx4_21824
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => X"0007007707077777"
    )
    port map (
      ADR3 => cortexm0_u_logic_Wuq2z4_26874,
      ADR5 => cortexm0_u_logic_Ts5wx4,
      ADR0 => cortexm0_u_logic_T5g3z4_28358,
      ADR1 => cortexm0_u_logic_H6tvx4,
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR4 => cortexm0_u_logic_D4g3z4_26873,
      O => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o3_28357
    );
  cortexm0_u_logic_O2g3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_O2g3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_O2g3z4_IN,
      O => cortexm0_u_logic_O2g3z4_26200,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hc1wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y120",
      INIT => X"003F3F3F00151515"
    )
    port map (
      ADR4 => cortexm0_u_logic_Z0g3z4_26201,
      ADR0 => cortexm0_u_logic_Na73z4_26202,
      ADR5 => cortexm0_u_logic_Op52z4_Gl52z4_OR_1175_o,
      ADR1 => cortexm0_u_logic_O2g3z4_26200,
      ADR2 => cortexm0_u_logic_Y21xx4,
      ADR3 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Hc1wx46_26199
    );
  cortexm0_u_logic_Gdo2z4_cortexm0_u_logic_Gdo2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_16_pack_1,
      O => hwdata(16)
    );
  cortexm0_u_logic_Mmux_O24wx411 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => X"FFF30C00FFF30C00"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Zhyvx4,
      ADR2 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_W21wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_O24wx4
    );
  cortexm0_u_logic_hwdata_o_16_1 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => X"000CF3FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Zhyvx4,
      ADR2 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_W21wx4,
      O => hwdata_16_pack_1
    );
  cortexm0_u_logic_Gdo2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gdo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gdo2z4_IN,
      O => cortexm0_u_logic_Gdo2z4_28324,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U1uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y115",
      INIT => X"0000000000000008"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mjl2z4_26580,
      ADR0 => cortexm0_u_logic_Ffs2z4_26452,
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR1 => cortexm0_u_logic_K3l2z4_26454,
      ADR5 => cortexm0_u_logic_Kop2z4_26582,
      ADR4 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_U1uvx4
    );
  cortexm0_u_logic_Bspvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y122",
      INIT => X"EE00E000EE00E000"
    )
    port map (
      ADR5 => '1',
      ADR2 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR3 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_26518,
      ADR0 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR4 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520,
      ADR1 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => cortexm0_u_logic_Bspvx41_27313
    );
  cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o : X_LUT6
    generic map(
      LOC => "SLICE_X36Y122",
      INIT => X"00000000003B007F"
    )
    port map (
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR3 => N168,
      ADR5 => cortexm0_u_logic_Z4wwx4_H3owx4_AND_4240_o,
      ADR2 => cortexm0_u_logic_U2ewx4,
      ADR4 => cortexm0_u_logic_Hpuwx4,
      ADR0 => cortexm0_u_logic_Opuwx4_Wdpwx4_AND_4075_o,
      O => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520
    );
  cortexm0_u_logic_Qe0wx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y122",
      INIT => X"FFFFFF00CCCCCC00"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR1 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_26518,
      ADR5 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR3 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520,
      O => N01
    );
  cortexm0_u_logic_Mt13z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mt13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mt13z4_IN,
      O => cortexm0_u_logic_Mt13z4_27279,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o13_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y122",
      INIT => X"4500000045450000"
    )
    port map (
      ADR2 => cortexm0_u_logic_L5owx4,
      ADR0 => cortexm0_u_logic_B7owx4,
      ADR1 => cortexm0_u_logic_Oldwx4,
      ADR5 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR4 => N01,
      O => N685
    );
  cortexm0_u_logic_Imhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => X"BAFF0045BABA0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_J4x2z4_27919,
      ADR1 => ahblite_bridge_dmao_ready,
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => cortexm0_u_logic_Pri3z4_3_0,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => N383
    );
  cortexm0_u_logic_Hzj2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Hzj2z4_CLK,
      I => cortexm0_u_logic_M5mvx4_21699,
      O => cortexm0_u_logic_Hzj2z4_26979,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_M5mvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y116",
      INIT => X"FDDDF555FCFCF0F0"
    )
    port map (
      ADR2 => N178_0,
      ADR3 => cortexm0_u_logic_Vr32z4_Cs32z4_AND_5569_o,
      ADR5 => cortexm0_u_logic_Pmvvx4,
      ADR0 => cortexm0_u_logic_E132z4_L132z4_AND_5465_o,
      ADR1 => cortexm0_u_logic_S5b3z4_28176,
      ADR4 => cortexm0_u_logic_Rbmvx42,
      O => cortexm0_u_logic_M5mvx4_21699
    );
  cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o13_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"F0A0FFAAC080CC88"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kgnwx4_C8rwx4_AND_4262_o,
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR1 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_26518,
      ADR5 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR3 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520,
      ADR2 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => N684
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"3303FF0F00000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Uic3z4_27490,
      ADR1 => cortexm0_u_logic_F9owx4,
      ADR2 => cortexm0_u_logic_Bzowx4,
      ADR3 => cortexm0_u_logic_Syuwx4_Zyuwx4_AND_4106_o,
      ADR5 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o2_28189,
      O => N1628
    );
  cortexm0_u_logic_Mb1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"CCC0CCC00000CCC0"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_26518,
      ADR4 => cortexm0_u_logic_Pmnwx4,
      ADR1 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520,
      ADR3 => cortexm0_u_logic_Uenwx4_Dgnwx4_AND_4164_o,
      ADR5 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => cortexm0_u_logic_Mb1wx41_26517
    );
  cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y119",
      INIT => X"02220AFF02220A2A"
    )
    port map (
      ADR2 => ahbmi_hrdata_29_IBUF_0,
      ADR1 => cortexm0_u_logic_Mka3z4_26514,
      ADR4 => cortexm0_u_logic_G6owx4,
      ADR3 => cortexm0_u_logic_B7owx4,
      ADR0 => N1628,
      ADR5 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o5,
      O => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o
    );
  cortexm0_u_logic_Wyt2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wyt2z4_CLK,
      I => cortexm0_u_logic_Yxzvx4,
      O => cortexm0_u_logic_Wyt2z4_27524,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yxzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"F3FFF0FFF7F7F5F5"
    )
    port map (
      ADR5 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      ADR3 => N965,
      ADR4 => cortexm0_u_logic_Pri3z4_6_0,
      ADR1 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR0 => N964,
      ADR2 => cortexm0_u_logic_B8nwx4_I8nwx4_AND_3224_o_26343,
      O => cortexm0_u_logic_Yxzvx4
    );
  cortexm0_u_logic_Vcuvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"FFAA0000F0A00000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR3 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520,
      ADR5 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR4 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR2 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => N418
    );
  cortexm0_u_logic_Vcuvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y123",
      INIT => X"AA00A000AA00A000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR3 => cortexm0_u_logic_Fyzvx42_26583,
      ADR2 => cortexm0_u_logic_Vcuvx41_26584,
      ADR4 => N418,
      O => N964
    );
  cortexm0_u_logic_Kt23z4_cortexm0_u_logic_Kt23z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1015,
      O => N1015_0
    );
  cortexm0_u_logic_Kt23z4_cortexm0_u_logic_Kt23z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N422_pack_7,
      O => N422
    );
  cortexm0_u_logic_Bspvx43_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y128"
    )
    port map (
      IA => N1554,
      IB => N1555,
      O => N1015,
      SEL => cortexm0_u_logic_Bspvx41_27313
    );
  cortexm0_u_logic_Bspvx43_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => X"FFCC0F0CFF550F05"
    )
    port map (
      ADR4 => cortexm0_u_logic_Rtpvx4,
      ADR2 => cortexm0_u_logic_K0qvx4,
      ADR5 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_Bspvx461,
      ADR1 => N422,
      ADR0 => N421,
      O => N1554
    );
  cortexm0_u_logic_Bspvx43_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => X"FFFEFFFEFFFEFFFE"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Rtpvx4,
      ADR1 => cortexm0_u_logic_Ll0xx4_Sl0xx4_AND_4686_o,
      ADR0 => cortexm0_u_logic_Zcn2z4_26211,
      ADR2 => cortexm0_u_logic_Cyq2z4_27132,
      O => N1555
    );
  cortexm0_u_logic_Bspvx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => X"1F1F1FFF1F1F1FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR2 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR1 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR5 => '1',
      O => N421
    );
  cortexm0_u_logic_Bspvx42_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => X"E0E0C000"
    )
    port map (
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR2 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR1 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      O => N422_pack_7
    );
  cortexm0_u_logic_Kt23z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kt23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kt23z4_IN,
      O => cortexm0_u_logic_Kt23z4_27342,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bspvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y128",
      INIT => X"BFBFBBBBAFAFAAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Rtpvx4,
      ADR5 => cortexm0_u_logic_K0qvx4,
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR2 => cortexm0_u_logic_Bspvx41_27313,
      ADR4 => N421,
      O => N1014
    );
  cortexm0_u_logic_Ozo2z4_cortexm0_u_logic_Ozo2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N681,
      O => N681_0
    );
  cortexm0_u_logic_Zdhvx4_SW0_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y129"
    )
    port map (
      IA => N1524,
      IB => N1525,
      O => N681,
      SEL => cortexm0_u_logic_Pri3z4_24_0
    );
  cortexm0_u_logic_Zdhvx4_SW0_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y129",
      INIT => X"BFBB1F11FFFF0F00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kaf3z4_27554,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => hready,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR3 => cortexm0_u_logic_Roh2z4_22_0,
      O => N1524
    );
  cortexm0_u_logic_Zdhvx4_SW0_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y129",
      INIT => X"7F3F5D0CFFFFDDCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Kaf3z4_27554,
      ADR0 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR3 => cortexm0_u_logic_Roh2z4_22_0,
      O => N1525
    );
  cortexm0_u_logic_Zkhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y129",
      INIT => X"88DDAAFF080D0A0F"
    )
    port map (
      ADR0 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Pri3z4_8_0,
      ADR3 => cortexm0_u_logic_Ycx2z4_26359,
      ADR5 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR2 => cortexm0_u_logic_Roh2z4_6_0,
      O => N632
    );
  cortexm0_u_logic_Ozo2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ozo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ozo2z4_IN,
      O => cortexm0_u_logic_Ozo2z4_27623,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y129",
      INIT => X"BAFFFFFFFFFFFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_Kvfwx4,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => hready,
      ADR2 => cortexm0_u_logic_Qp3wx4,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      O => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o
    );
  cortexm0_u_logic_R6n2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_R6n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_R6n2z4_IN,
      O => cortexm0_u_logic_R6n2z4_27092,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gm1wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y136",
      INIT => X"CFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_F8e3z4_26479,
      ADR3 => cortexm0_u_logic_H3d3z4_26335,
      ADR1 => cortexm0_u_logic_Svk2z4_26218,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Gm1wx48_26478
    );
  cortexm0_u_logic_Ppzvx4_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y137",
      INIT => X"FFFF7F7700000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR1 => cortexm0_u_logic_Pri3z4_26_0,
      O => N695
    );
  cortexm0_u_logic_N3n2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_N3n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_N3n2z4_IN,
      O => cortexm0_u_logic_N3n2z4_26267,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xjhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y137",
      INIT => X"00000000FFF0F7F0"
    )
    port map (
      ADR5 => cortexm0_u_logic_Rix2z4_28680,
      ADR3 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => ahbmi_hready_IBUF_0,
      ADR0 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR4 => ahbmi_hresp_1_IBUF_0,
      ADR2 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => N634
    );
  cortexm0_u_logic_haddr_o_29_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => X"F8F8FFF88888FF88"
    )
    port map (
      ADR4 => cortexm0_u_logic_L562z4_S562z4_AND_5884_o,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_30_0,
      ADR1 => cortexm0_u_logic_n16534_27_0,
      O => haddr(29)
    );
  cortexm0_u_logic_Cqo2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cqo2z4_CLK,
      I => cortexm0_u_logic_Yhnvx4_22154,
      O => cortexm0_u_logic_Cqo2z4_27304,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yhnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y132",
      INIT => X"FBF8BB88FBF8BB88"
    )
    port map (
      ADR5 => '1',
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR0 => N134,
      ADR3 => cortexm0_u_logic_Cqo2z4_27304,
      ADR2 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => haddr(29),
      O => cortexm0_u_logic_Yhnvx4_22154
    );
  cortexm0_u_logic_Wzpvx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => X"F0F0FFAAFCB8FFAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jux2z4_27776,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_29_0,
      ADR2 => N395,
      O => N652
    );
  cortexm0_u_logic_Jux2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jux2z4_CLK,
      I => cortexm0_u_logic_Thhvx4_22218,
      O => cortexm0_u_logic_Jux2z4_27776,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Thhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => X"AFAEAFAAA0A2A0AA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR5 => N653,
      ADR0 => N652,
      ADR3 => cortexm0_u_logic_Wzpvx42_28190,
      ADR4 => cortexm0_u_logic_Wzpvx43_28937,
      ADR2 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Thhvx4_22218
    );
  cortexm0_u_logic_Wzpvx44_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => X"EEAEFFFF22A20000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Qp3wx4,
      ADR1 => cortexm0_u_logic_Kvfwx4,
      ADR0 => N394,
      ADR4 => cortexm0_u_logic_Pri3z4_29_0,
      ADR5 => N395,
      O => N653
    );
  cortexm0_u_logic_Thhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y135",
      INIT => X"FFFFFFFFB3803300"
    )
    port map (
      ADR3 => cortexm0_u_logic_Jux2z4_27776,
      ADR4 => cortexm0_u_logic_Roh2z4_27_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N395
    );
  cortexm0_u_logic_Gci2z4_cortexm0_u_logic_Gci2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N718_pack_9,
      O => N718
    );
  cortexm0_u_logic_Gci2z4_cortexm0_u_logic_Gci2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o_pack_7,
      O => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o
    );
  cortexm0_u_logic_R5zvx4_SW2 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y131"
    )
    port map (
      IA => N1532,
      IB => N1533,
      O => N718_pack_9,
      SEL => cortexm0_u_logic_Gd3wx4
    );
  cortexm0_u_logic_R5zvx4_SW2_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => X"F000F000F055E044"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nd3wx4,
      ADR3 => cortexm0_u_logic_K0qvx4,
      ADR5 => cortexm0_u_logic_Mtqvx4,
      ADR4 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR0 => cortexm0_u_logic_Hq1wx4,
      ADR1 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      O => N1532
    );
  cortexm0_u_logic_R5zvx4_SW2_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => X"AAAAAAA8FFFFFFFC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nd3wx4,
      ADR3 => cortexm0_u_logic_Hq1wx4,
      ADR1 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR4 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR2 => cortexm0_u_logic_Mtqvx4,
      ADR5 => cortexm0_u_logic_K0qvx4,
      O => N1533
    );
  cortexm0_u_logic_Hq1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => X"FFF0FFF0FFF0FFF0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR5 => '1',
      O => cortexm0_u_logic_Hq1wx4
    );
  cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => X"5551FFFB"
    )
    port map (
      ADR0 => cortexm0_u_logic_R9nwx4,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR3 => cortexm0_u_logic_Fij2z4_25958,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      O => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o_pack_7
    );
  cortexm0_u_logic_Gci2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Jb3wx4_hready_i_AND_1381_o,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gci2z4_CLK,
      I => cortexm0_u_logic_Cb3wx4,
      O => cortexm0_u_logic_Gci2z4_26998,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cb3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y131",
      INIT => X"0C0E0F0F3F1F0F0F"
    )
    port map (
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR4 => N34,
      ADR5 => N718,
      ADR2 => N717,
      ADR3 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR1 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Cb3wx4
    );
  cortexm0_u_logic_V1l2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_V1l2z4_CLK,
      I => cortexm0_u_logic_O3ivx4_22197,
      O => cortexm0_u_logic_V1l2z4_26711,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_O3ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y134",
      INIT => X"FFCF3F0FFFCC3300"
    )
    port map (
      ADR0 => '1',
      ADR4 => N136,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_V1l2z4_26711,
      ADR5 => cortexm0_u_logic_H3wvx4_25946,
      ADR2 => cortexm0_u_logic_O362z4_K772z4_AND_6037_o,
      O => cortexm0_u_logic_O3ivx4_22197
    );
  N365_N365_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qjhvx42_22006,
      O => cortexm0_u_logic_Qjhvx42_0
    );
  cortexm0_u_logic_Ekhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => X"8BAA88AA8B8B8888"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fhx2z4_27309,
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => ahblite_bridge_dmao_ready,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR4 => cortexm0_u_logic_Pri3z4_13_0,
      O => N365
    );
  cortexm0_u_logic_Ulhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => X"F0F055D1F0F000C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_R8x2z4_28252,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => ahblite_bridge_dmao_ready,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => cortexm0_u_logic_Pri3z4_5_0,
      O => N380
    );
  cortexm0_u_logic_Bmhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => X"CC00CC88CCF0CCD8"
    )
    port map (
      ADR1 => cortexm0_u_logic_G7x2z4_25970,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => ahblite_bridge_dmao_ready,
      ADR5 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => cortexm0_u_logic_Pri3z4_4_0,
      O => N371
    );
  cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => X"FFFF5D5DFFFF5D5D"
    )
    port map (
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      ADR5 => '1',
      O => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o
    );
  cortexm0_u_logic_Qjhvx42 : X_LUT5
    generic map(
      LOC => "SLICE_X36Y127",
      INIT => X"0000A200"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pri3z4_17_0,
      ADR4 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR1 => cortexm0_u_logic_Aok2z4_25957,
      ADR0 => cortexm0_u_logic_Npk2z4_26050,
      O => cortexm0_u_logic_Qjhvx42_22006
    );
  cortexm0_u_logic_Lw53z4_cortexm0_u_logic_Lw53z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qfzvx42_pack_14,
      O => cortexm0_u_logic_Qfzvx42_27141
    );
  cortexm0_u_logic_Qfzvx42 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y130"
    )
    port map (
      IA => N1608,
      IB => N1609,
      O => cortexm0_u_logic_Qfzvx42_pack_14,
      SEL => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o
    );
  cortexm0_u_logic_Qfzvx42_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y130",
      INIT => X"8880CCC000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798,
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR5 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR0 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR2 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o,
      O => N1608
    );
  cortexm0_u_logic_Qfzvx42_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y130",
      INIT => X"CC88FFAA0000F000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Crtwx4_Jrtwx4_AND_3968_o_26798,
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR2 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR1 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR0 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o,
      O => N1609
    );
  cortexm0_u_logic_Qfzvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y130",
      INIT => X"FAFA00FAC8C800C0"
    )
    port map (
      ADR3 => cortexm0_u_logic_W6iwx4,
      ADR1 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR2 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR4 => cortexm0_u_logic_Mitwx4_Titwx4_AND_3934_o,
      ADR0 => cortexm0_u_logic_Zltwx4_Gmtwx4_AND_3949_o,
      ADR5 => cortexm0_u_logic_Uttwx4_Butwx4_AND_3979_o,
      O => cortexm0_u_logic_Qfzvx43_27140
    );
  cortexm0_u_logic_Lw53z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lw53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lw53z4_IN,
      O => cortexm0_u_logic_Lw53z4_26927,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qfzvx44_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y130",
      INIT => X"FF33F030FF330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_Kgnwx4_Lcvwx4_AND_4161_o,
      ADR1 => cortexm0_u_logic_Pri3z4_28_0,
      ADR2 => cortexm0_u_logic_Qfzvx43_27140,
      ADR4 => cortexm0_u_logic_Qfzvx42_27141,
      O => N628
    );
  cortexm0_u_logic_Pvd3z4_cortexm0_u_logic_Pvd3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gm1wx414,
      O => cortexm0_u_logic_Gm1wx414_0
    );
  cortexm0_u_logic_Gm1wx413 : X_MUX2
    generic map(
      LOC => "SLICE_X36Y133"
    )
    port map (
      IA => N1830,
      IB => N1831,
      O => cortexm0_u_logic_Gm1wx414,
      SEL => cortexm0_u_logic_T1d3z4_26219
    );
  cortexm0_u_logic_Gm1wx413_F : X_LUT6
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => X"FFFF33FFFF550FFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yaz2z4_3_27042,
      ADR5 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR3 => cortexm0_u_logic_Svk2z4_26218,
      ADR0 => cortexm0_u_logic_I0e3z4_26017,
      ADR1 => cortexm0_u_logic_Lsd3z4_26022,
      ADR2 => cortexm0_u_logic_Hpd3z4_26026,
      O => N1830
    );
  cortexm0_u_logic_Gm1wx413_G : X_LUT6
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => X"FFFFFFFFFF0F5500"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR0 => cortexm0_u_logic_Exd3z4_27068,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_Pvd3z4_27066,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1831
    );
  cortexm0_u_logic_Pvd3z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pvd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pvd3z4_IN,
      O => cortexm0_u_logic_Pvd3z4_27066,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_13_1 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y133",
      INIT => X"EAC0FFFFEAC0EAC0"
    )
    port map (
      ADR1 => cortexm0_u_logic_n16534_11_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_Ra1wx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_14_0,
      O => haddr(13)
    );
  cortexm0_u_logic_Ylc3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y99",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ylc3z4_CLK,
      I => cortexm0_u_logic_U1nvx4,
      O => cortexm0_u_logic_Ylc3z4_27477,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_U1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y99",
      INIT => X"FF7FFFFF00200000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y9t2z4_26783,
      ADR2 => cortexm0_u_logic_K3l2z4_26454,
      ADR0 => cortexm0_u_logic_M5tvx4,
      ADR5 => cortexm0_u_logic_Ylc3z4_27477,
      ADR3 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_U1nvx4
    );
  cortexm0_u_logic_hwdata_o_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => X"000C888C440CCC8C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR2 => cortexm0_u_logic_Djzvx4,
      ADR3 => cortexm0_u_logic_Qr42z4_26784,
      ADR0 => cortexm0_u_logic_Oq42z4,
      ADR5 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o,
      O => hwdata(26)
    );
  cortexm0_u_logic_S3i3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_S3i3z4_CLK,
      I => cortexm0_u_logic_Pomvx4,
      O => cortexm0_u_logic_S3i3z4_27972,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y112",
      INIT => X"DFCF5F0FDDCC5500"
    )
    port map (
      ADR4 => cortexm0_u_logic_Iwh2z4_17_0,
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => cortexm0_u_logic_S3i3z4_27972,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR3 => cortexm0_u_logic_B2i3z4_28475,
      O => cortexm0_u_logic_Pomvx4
    );
  cortexm0_u_logic_Sx3wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y110",
      INIT => X"F5A0C4C4FFFFFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Izpvx4,
      ADR4 => cortexm0_u_logic_Qr42z4_26784,
      ADR2 => cortexm0_u_logic_Ze1wx4,
      ADR0 => cortexm0_u_logic_Oq42z4,
      ADR3 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR5 => cortexm0_u_logic_Y9t2z4_26783,
      O => cortexm0_u_logic_Sx3wx4
    );
  cortexm0_u_logic_Mmux_H3ivx4115 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y110",
      INIT => X"4444F4F4FF44FFF4"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y1ivx4_27459,
      ADR0 => cortexm0_u_logic_Hub3z4_26706,
      ADR3 => cortexm0_u_logic_R1ivx4,
      ADR5 => cortexm0_u_logic_Ipb3z4_27461,
      ADR2 => cortexm0_u_logic_Mmux_H3ivx4113_0,
      ADR4 => cortexm0_u_logic_Sx3wx4,
      O => cortexm0_u_logic_Mmux_H3ivx4114_26524
    );
  cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5362_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y114",
      INIT => X"F7F7D5D5F755F755"
    )
    port map (
      ADR3 => cortexm0_u_logic_Pdbwx4,
      ADR5 => cortexm0_u_logic_Qr42z4_26784,
      ADR2 => cortexm0_u_logic_Gm1wx4,
      ADR1 => cortexm0_u_logic_Oq42z4,
      ADR4 => cortexm0_u_logic_R40wx4,
      ADR0 => cortexm0_u_logic_Y9t2z4_26783,
      O => cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5362_o
    );
  cortexm0_u_logic_hwdata_o_27_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y114",
      INIT => X"0C003F005D005D00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Y9t2z4_26783,
      ADR0 => cortexm0_u_logic_Pdbwx4,
      ADR5 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Oq42z4,
      ADR4 => cortexm0_u_logic_R40wx4,
      ADR2 => cortexm0_u_logic_Gm1wx4,
      O => hwdata(27)
    );
  cortexm0_u_logic_Xyn2z4_cortexm0_u_logic_Xyn2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_2_pack_6,
      O => hwdata(2)
    );
  cortexm0_u_logic_Mmux_H3ivx417 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => X"0B0B0A0A03030000"
    )
    port map (
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_S5b3z4_28176,
      ADR2 => cortexm0_u_logic_Hzj2z4_26979,
      ADR4 => cortexm0_u_logic_Pmvvx4,
      ADR0 => cortexm0_u_logic_Rbmvx42,
      ADR1 => cortexm0_u_logic_E132z4_L132z4_AND_5465_o,
      O => cortexm0_u_logic_Mmux_H3ivx417_28175
    );
  cortexm0_u_logic_Xyn2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xyn2z4_CLK,
      I => hwdata(18),
      O => cortexm0_u_logic_Xyn2z4_28258,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_18_11 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => X"505F5555505F5555"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR2 => cortexm0_u_logic_Qr42z4_26784,
      ADR4 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_St0wx4,
      ADR5 => '1',
      O => hwdata(18)
    );
  cortexm0_u_logic_hwdata_o_2_1 : X_LUT5
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => X"55550000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => '1',
      O => hwdata_2_pack_6
    );
  cortexm0_u_logic_E132z4_L132z4_AND_5465_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => X"FFAF0F0FDF8FDF8F"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR0 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Wa32z4_Db32z4_AND_5502_o,
      ADR3 => cortexm0_u_logic_Djzvx4,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR4 => cortexm0_u_logic_S132z4_Z132z4_AND_5467_o,
      O => cortexm0_u_logic_E132z4_L132z4_AND_5465_o
    );
  cortexm0_u_logic_Gha3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gha3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gha3z4_IN,
      O => cortexm0_u_logic_Gha3z4_28916,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_H3ivx412 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y116",
      INIT => X"DFFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_O24wx4,
      ADR1 => hwdata(18),
      ADR2 => cortexm0_u_logic_Zz0xx4_G01xx4_AND_4731_o,
      ADR5 => cortexm0_u_logic_P54xx4_W54xx4_AND_5154_o,
      ADR4 => cortexm0_u_logic_Rn1xx4,
      ADR3 => cortexm0_u_logic_E132z4_L132z4_AND_5465_o,
      O => cortexm0_u_logic_Mmux_H3ivx412_26776
    );
  cortexm0_u_logic_Jjuwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y101",
      INIT => X"8CCC888C8CCC8CCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jjuwx41_27489,
      ADR0 => cortexm0_u_logic_Jjuwx42_27492,
      ADR2 => cortexm0_u_logic_N10xx4,
      ADR5 => cortexm0_u_logic_Jzzwx4,
      ADR4 => cortexm0_u_logic_Qzzwx4,
      ADR3 => cortexm0_u_logic_F40xx4,
      O => cortexm0_u_logic_Jjuwx4
    );
  cortexm0_u_logic_Mmux_Qzzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y101",
      INIT => X"FF3FFFFFC0000000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Q6l2z4_26496,
      ADR3 => cortexm0_u_logic_G8n2z4_27476,
      ADR1 => cortexm0_u_logic_Jkc3z4_27473,
      ADR2 => cortexm0_u_logic_F4c3z4_27474,
      ADR4 => cortexm0_u_logic_Ayzwx41_27475,
      O => cortexm0_u_logic_Qzzwx4
    );
  cortexm0_u_logic_U5pwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y101",
      INIT => X"00000000ECA0A0A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ylc3z4_27477,
      ADR4 => cortexm0_u_logic_Jkc3z4_27473,
      ADR2 => cortexm0_u_logic_X0c3z4_27478,
      ADR1 => cortexm0_u_logic_F4c3z4_27474,
      ADR3 => cortexm0_u_logic_Ayzwx41_27475,
      ADR5 => cortexm0_u_logic_Jjuwx43_26645,
      O => cortexm0_u_logic_U5pwx42_26651
    );
  cortexm0_u_logic_Jjuwx43_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y101",
      INIT => X"A2A2AAAAA0A2A2AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jjuwx41_27489,
      ADR2 => cortexm0_u_logic_Jjuwx42_27492,
      ADR1 => cortexm0_u_logic_N10xx4,
      ADR3 => cortexm0_u_logic_Jzzwx4,
      ADR5 => cortexm0_u_logic_Qzzwx4,
      ADR4 => cortexm0_u_logic_F40xx4,
      O => cortexm0_u_logic_Jjuwx43_26645
    );
  cortexm0_u_logic_B943z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_B943z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B943z4_IN,
      O => cortexm0_u_logic_B943z4_28404,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Y1n2z4 : X_FF
    generic map(
      LOC => "SLICE_X36Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y1n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Y1n2z4_IN,
      O => cortexm0_u_logic_Y1n2z4_26268,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Hdzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y103",
      INIT => X"5555555555CC5CCC"
    )
    port map (
      ADR2 => N875,
      ADR1 => cortexm0_u_logic_B90xx4,
      ADR0 => cortexm0_u_logic_Tb0xx4,
      ADR4 => cortexm0_u_logic_K0wwx4,
      ADR5 => cortexm0_u_logic_Cjuwx42_27188,
      ADR3 => cortexm0_u_logic_Cjuwx43_27189,
      O => cortexm0_u_logic_Hdzwx4
    );
  cortexm0_u_logic_U5pwx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y103",
      INIT => X"FFDFFFFF5F5F0010"
    )
    port map (
      ADR0 => cortexm0_u_logic_N10xx4,
      ADR3 => cortexm0_u_logic_Qzzwx4,
      ADR4 => cortexm0_u_logic_F40xx4,
      ADR2 => cortexm0_u_logic_Jjuwx43_26645,
      ADR5 => cortexm0_u_logic_Hdzwx4,
      ADR1 => cortexm0_u_logic_Kbzwx4,
      O => N452
    );
  cortexm0_u_logic_U5pwx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y103",
      INIT => X"DFDFDDFF020B00BB"
    )
    port map (
      ADR2 => cortexm0_u_logic_Jzzwx4,
      ADR3 => cortexm0_u_logic_Qzzwx4,
      ADR0 => cortexm0_u_logic_F40xx4,
      ADR4 => cortexm0_u_logic_Jjuwx43_26645,
      ADR1 => cortexm0_u_logic_Hdzwx4,
      ADR5 => cortexm0_u_logic_Kbzwx4,
      O => N449
    );
  cortexm0_u_logic_Mmux_Kbzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y103",
      INIT => X"05055500AFAFFFAA"
    )
    port map (
      ADR1 => '1',
      ADR5 => N872,
      ADR3 => cortexm0_u_logic_S00xx4,
      ADR0 => cortexm0_u_logic_Cjuwx42_27188,
      ADR2 => N873,
      ADR4 => cortexm0_u_logic_Cjuwx43_27189,
      O => cortexm0_u_logic_Kbzwx4
    );
  cortexm0_u_logic_Pazwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y106",
      INIT => X"FFFFFFFF0F007F15"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mis2z4_26692,
      ADR0 => cortexm0_u_logic_Vgs2z4_26100,
      ADR3 => cortexm0_u_logic_Kizwx4,
      ADR5 => cortexm0_u_logic_V6zwx4,
      ADR4 => cortexm0_u_logic_Zxvwx4,
      ADR2 => cortexm0_u_logic_Iazwx4,
      O => cortexm0_u_logic_Pazwx42_27574
    );
  cortexm0_u_logic_Mmux_Fczwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y106",
      INIT => X"AAACAACCAACCAACC"
    )
    port map (
      ADR2 => cortexm0_u_logic_D4g3z4_26873,
      ADR4 => cortexm0_u_logic_Wuq2z4_26874,
      ADR1 => cortexm0_u_logic_Kizwx4,
      ADR0 => N1115,
      ADR5 => cortexm0_u_logic_Pazwx42_27574,
      ADR3 => cortexm0_u_logic_Pazwx41_27116,
      O => cortexm0_u_logic_Fczwx4
    );
  cortexm0_u_logic_Pazwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y106",
      INIT => X"DCFD0000FCFF0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pab3z4_26697,
      ADR3 => cortexm0_u_logic_Tib3z4_26733,
      ADR2 => cortexm0_u_logic_Kizwx4,
      ADR1 => cortexm0_u_logic_V6zwx4,
      ADR4 => cortexm0_u_logic_Zxvwx4,
      ADR5 => cortexm0_u_logic_Iazwx4,
      O => cortexm0_u_logic_Pazwx41_27116
    );
  cortexm0_u_logic_Mmux_Iazwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y106",
      INIT => X"0000C0003FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Dks2z4_27601,
      ADR5 => cortexm0_u_logic_Lns2z4_26495,
      ADR1 => cortexm0_u_logic_Tqc3z4_26880,
      ADR2 => cortexm0_u_logic_Rym2z4_26879,
      ADR3 => cortexm0_u_logic_Wg0xx4_T1i2z4_14_AND_4671_o1_27510,
      O => cortexm0_u_logic_Iazwx4
    );
  cortexm0_u_logic_H8l2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y100",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_H8l2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_H8l2z4_IN,
      O => cortexm0_u_logic_H8l2z4_27364,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Ayzwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y100",
      INIT => X"DFFF5D5FFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Z4l2z4_27472,
      ADR1 => cortexm0_u_logic_Q6l2z4_26496,
      ADR3 => cortexm0_u_logic_G8n2z4_27476,
      ADR4 => cortexm0_u_logic_H8l2z4_27364,
      ADR0 => cortexm0_u_logic_Ylc3z4_27477,
      ADR5 => cortexm0_u_logic_X0c3z4_27478,
      O => cortexm0_u_logic_Ayzwx41_27475
    );
  cortexm0_u_logic_Mmux_F40xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y100",
      INIT => X"05F5555555555555"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_H8l2z4_27364,
      ADR3 => cortexm0_u_logic_Z4l2z4_27472,
      ADR4 => cortexm0_u_logic_Jkc3z4_27473,
      ADR2 => cortexm0_u_logic_F4c3z4_27474,
      ADR5 => cortexm0_u_logic_Ayzwx41_27475,
      O => cortexm0_u_logic_F40xx4
    );
  cortexm0_u_logic_Mmux_Yizwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y108",
      INIT => X"4055FF5555555555"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lee3z4_25918,
      ADR0 => cortexm0_u_logic_Azs2z4_25915,
      ADR4 => cortexm0_u_logic_Svs2z4_25914,
      ADR3 => cortexm0_u_logic_Nnc3z4_26920,
      ADR1 => cortexm0_u_logic_Ble3z4_25919,
      ADR5 => cortexm0_u_logic_Ipn2z4_26916,
      O => cortexm0_u_logic_Yizwx4
    );
  cortexm0_u_logic_Mmux_Ihzwx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y108",
      INIT => X"00FF000FF0FFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Jxs2z4_25912,
      ADR5 => cortexm0_u_logic_Bus2z4_25913,
      ADR4 => cortexm0_u_logic_Svs2z4_25914,
      ADR2 => cortexm0_u_logic_Azs2z4_25915,
      O => N841
    );
  cortexm0_u_logic_Bus2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y108",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bus2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bus2z4_IN,
      O => cortexm0_u_logic_Bus2z4_25913,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_Ozywx411_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y108",
      INIT => X"00555555FF55FF55"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR5 => cortexm0_u_logic_A6zwx4,
      ADR0 => cortexm0_u_logic_H6zwx4_0,
      O => N1079
    );
  cortexm0_u_logic_Jxs2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y108",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jxs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jxs2z4_IN,
      O => cortexm0_u_logic_Jxs2z4_25912,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y108",
      INIT => X"00035547000F550F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Viuwx4,
      ADR2 => N1245,
      ADR4 => N1246_0,
      ADR1 => cortexm0_u_logic_Fczwx4,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212,
      ADR5 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_28213,
      O => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y102",
      INIT => X"F000F505FA0AFF0F"
    )
    port map (
      ADR1 => '1',
      ADR3 => N450,
      ADR4 => cortexm0_u_logic_Kbzwx4,
      ADR0 => cortexm0_u_logic_U5pwx42_26651,
      ADR5 => N449,
      ADR2 => cortexm0_u_logic_U5pwx41_26642,
      O => N116
    );
  cortexm0_u_logic_U5pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X36Y102",
      INIT => X"FFFF000CFFFFC0CC"
    )
    port map (
      ADR0 => '1',
      ADR3 => N690,
      ADR5 => N691,
      ADR1 => cortexm0_u_logic_Jjuwx43_26645,
      ADR4 => cortexm0_u_logic_Ywzwx4_Fxzwx4_AND_4621_o,
      ADR2 => cortexm0_u_logic_Cjuwx4,
      O => cortexm0_u_logic_U5pwx41_26642
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y105",
      INIT => X"FAFFF0FFF0FFF0FF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_D4g3z4_26873,
      ADR5 => cortexm0_u_logic_Wuq2z4_26874,
      ADR3 => cortexm0_u_logic_V6zwx4,
      ADR4 => cortexm0_u_logic_Pazwx42_27574,
      ADR2 => cortexm0_u_logic_Pazwx41_27116,
      O => N1245
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o3_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y107",
      INIT => X"FFAAFF00AAAA0000"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Nnc3z4_26920,
      ADR0 => cortexm0_u_logic_Ipn2z4_26916,
      ADR5 => cortexm0_u_logic_Lee3z4_25918,
      ADR3 => cortexm0_u_logic_Ble3z4_25919,
      O => N1253
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y107",
      INIT => X"55540004FFFEAAAE"
    )
    port map (
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR4 => N710,
      ADR2 => N948,
      ADR3 => cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o1_28212,
      ADR1 => N709,
      ADR5 => N116,
      O => N447
    );
  cortexm0_u_logic_Viuwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y107",
      INIT => X"0000055F000005FF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Kss2z4_27366,
      ADR3 => cortexm0_u_logic_Tqs2z4_26093,
      ADR2 => cortexm0_u_logic_Yizwx4,
      ADR4 => cortexm0_u_logic_Nyvwx4,
      ADR5 => cortexm0_u_logic_Ihzwx4,
      O => cortexm0_u_logic_Viuwx44_27931
    );
  cortexm0_u_logic_Mis2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y104",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Vytvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mis2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mis2z4_IN,
      O => cortexm0_u_logic_Mis2z4_26692,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_A6zwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y104",
      INIT => X"F000F0FFF055F055"
    )
    port map (
      ADR1 => '1',
      ADR2 => N453,
      ADR0 => cortexm0_u_logic_Hdzwx4,
      ADR5 => cortexm0_u_logic_U5pwx42_26651,
      ADR4 => N452,
      ADR3 => cortexm0_u_logic_U5pwx41_26642,
      O => cortexm0_u_logic_A6zwx4
    );
  cortexm0_u_logic_Qztvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => X"0000400000000000"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR1 => cortexm0_u_logic_Kop2z4_26582,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR5 => cortexm0_u_logic_Mjl2z4_26580,
      ADR3 => cortexm0_u_logic_K3l2z4_26454,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_Qztvx4
    );
  cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => X"FFFF000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Lee3z4_25918,
      ADR5 => cortexm0_u_logic_Ble3z4_25919,
      O => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o
    );
  cortexm0_u_logic_Mmux_Ihzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y109",
      INIT => X"23330303F373F3F3"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jxs2z4_25912,
      ADR5 => cortexm0_u_logic_Bus2z4_25913,
      ADR0 => cortexm0_u_logic_Svs2z4_25914,
      ADR3 => cortexm0_u_logic_Azs2z4_25915,
      ADR2 => N262,
      ADR4 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      O => cortexm0_u_logic_Ihzwx4
    );
  cortexm0_u_logic_Gm1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y130",
      INIT => X"F0F5303150551011"
    )
    port map (
      ADR0 => cortexm0_u_logic_Q6e3z4_26466,
      ADR3 => cortexm0_u_logic_B5e3z4_26021,
      ADR1 => cortexm0_u_logic_Wce3z4_26467,
      ADR4 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR2 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_Gm1wx41_29850
    );
  cortexm0_u_logic_D1p2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_D1p2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D1p2z4_IN,
      O => cortexm0_u_logic_D1p2z4_26931,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gm1wx42 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y130",
      INIT => X"51F3000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_U9e3z4_26463,
      ADR1 => cortexm0_u_logic_Tyd3z4_26464,
      ADR2 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR3 => cortexm0_u_logic_C51xx4,
      ADR5 => cortexm0_u_logic_SF27911,
      ADR4 => cortexm0_u_logic_Gm1wx41_29850,
      O => cortexm0_u_logic_Gm1wx43_26462
    );
  cortexm0_u_logic_Nd3wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y131",
      INIT => X"0333CFCF00330000"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR2 => cortexm0_u_logic_Cgt2z4_26716,
      ADR1 => cortexm0_u_logic_T1d3z4_26219,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_Koj2z4_26717,
      O => cortexm0_u_logic_Nd3wx43_26715
    );
  cortexm0_u_logic_N3ywx45_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y131",
      INIT => X"55550F0F333300FF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Lpu2z4_26721,
      ADR1 => cortexm0_u_logic_Cgt2z4_26716,
      ADR0 => cortexm0_u_logic_Isi2z4_26726,
      ADR2 => cortexm0_u_logic_Glj2z4_26720,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR5 => cortexm0_u_logic_Sjj2z4_26041,
      O => N1325
    );
  cortexm0_u_logic_Wqd3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wqd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wqd3z4_IN,
      O => cortexm0_u_logic_Wqd3z4_26038,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_N3ywx45 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y131",
      INIT => X"FFFFF0FFFFF0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => N1324,
      ADR4 => N1325,
      O => cortexm0_u_logic_N3ywx4
    );
  cortexm0_u_logic_Rix2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y123",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rix2z4_CLK,
      I => cortexm0_u_logic_Xjhvx4_22645,
      O => cortexm0_u_logic_Rix2z4_28680,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xjhvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y123",
      INIT => X"AEBFAEBFAFAFAEBF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => N634,
      ADR2 => N635,
      ADR0 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      ADR4 => cortexm0_u_logic_X61wx43_28961,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Xjhvx4_22645
    );
  cortexm0_u_logic_Vcuvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"AA88A080AA88A080"
    )
    port map (
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR0 => cortexm0_u_logic_H4uwx4_O4uwx4_AND_4014_o_26518,
      ADR1 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520,
      ADR4 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR2 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => cortexm0_u_logic_Vcuvx41_26584
    );
  cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"FFF0CCC0AAA08080"
    )
    port map (
      ADR1 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR5 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR3 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR4 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      ADR2 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR0 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o1_26133
    );
  cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y120",
      INIT => X"FFCCF0C0AA88A080"
    )
    port map (
      ADR2 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR4 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR1 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      ADR3 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR0 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR5 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => cortexm0_u_logic_O4nwx4_V4nwx4_AND_3218_o2_26132
    );
  cortexm0_u_logic_Nl53z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nl53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nl53z4_IN,
      O => cortexm0_u_logic_Nl53z4_27277,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y125",
      INIT => X"FFF4FF44F4F44444"
    )
    port map (
      ADR5 => cortexm0_u_logic_n16534_2_0,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_A272z4_H272z4_AND_6015_o,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_5_0,
      O => haddr(4)
    );
  cortexm0_u_logic_Nd3wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"FF0F550533031101"
    )
    port map (
      ADR0 => cortexm0_u_logic_Yd03z4_26725,
      ADR2 => cortexm0_u_logic_Isi2z4_26726,
      ADR1 => cortexm0_u_logic_Ehz2z4_26727,
      ADR4 => cortexm0_u_logic_Zk52z4_Cc52z4_OR_1168_o,
      ADR5 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      ADR3 => cortexm0_u_logic_Vp52z4_Gl52z4_OR_1177_o,
      O => cortexm0_u_logic_Nd3wx48_29846
    );
  cortexm0_u_logic_Nd3wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"C4F5000000000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ll73z4_26722,
      ADR3 => cortexm0_u_logic_Kt33z4_26723,
      ADR2 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR1 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      ADR4 => cortexm0_u_logic_Nd3wx47_26718,
      ADR5 => cortexm0_u_logic_Nd3wx48_29846,
      O => cortexm0_u_logic_Nd3wx49_29845
    );
  cortexm0_u_logic_Cztvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"101010D0F0F010D0"
    )
    port map (
      ADR2 => N102,
      ADR1 => cortexm0_u_logic_Qr42z4_26784,
      ADR5 => cortexm0_u_logic_Z62wx4,
      ADR3 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR4 => cortexm0_u_logic_Oq42z4,
      ADR0 => cortexm0_u_logic_Nd3wx4,
      O => cortexm0_u_logic_Cztvx4_28168
    );
  cortexm0_u_logic_Nd3wx410 : X_LUT6
    generic map(
      LOC => "SLICE_X35Y118",
      INIT => X"FFFDF3F100000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR3 => cortexm0_u_logic_Nd3wx44_28512,
      ADR2 => cortexm0_u_logic_Nd3wx43_26715,
      ADR4 => cortexm0_u_logic_Nd3wx42_26708,
      ADR0 => N1486,
      ADR5 => cortexm0_u_logic_Nd3wx49_29845,
      O => cortexm0_u_logic_Nd3wx4
    );
  cortexm0_u_logic_Nehvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y121",
      INIT => X"3333202233332222"
    )
    port map (
      ADR1 => cortexm0_u_logic_Tme3z4_26537,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => ahbmi_hready_IBUF_0,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR2 => ahbmi_hresp_1_IBUF_0,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => N640
    );
  cortexm0_u_logic_haddr_o_7_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y126",
      INIT => X"FBF3BB33FAF0AA00"
    )
    port map (
      ADR4 => cortexm0_u_logic_n16534_5_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_8_0,
      O => haddr(7)
    );
  cortexm0_u_logic_Nehvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y126",
      INIT => X"F0FF505530333033"
    )
    port map (
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => cortexm0_u_logic_Pri3z4_14_0,
      ADR1 => cortexm0_u_logic_Tme3z4_26537,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR3 => cortexm0_u_logic_Roh2z4_12_0,
      O => N641
    );
  cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6449_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y126",
      INIT => X"055501110FFF0333"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ra1wx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_14_0,
      ADR0 => cortexm0_u_logic_n16534_11_0,
      O => cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6449_o
    );
  cortexm0_u_logic_Slr2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Slr2z4_CLK,
      I => cortexm0_u_logic_A9jvx4,
      O => cortexm0_u_logic_Slr2z4_26349,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_A9jvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y126",
      INIT => X"5F0F5500DF8FDD88"
    )
    port map (
      ADR4 => cortexm0_u_logic_H3wvx4_25946,
      ADR2 => cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6449_o,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_Slr2z4_26349,
      ADR1 => cortexm0_u_logic_Tme3z4_26537,
      ADR5 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_A9jvx4
    );
  cortexm0_u_logic_Vcuvx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"FFEF0000FFEC0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Fyzvx42_26583,
      ADR2 => cortexm0_u_logic_Pfnwx4_Wfnwx4_AND_3245_o_26130,
      ADR3 => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o51,
      ADR5 => N419,
      ADR1 => cortexm0_u_logic_Vcuvx41_26584,
      ADR0 => N418,
      O => N965
    );
  cortexm0_u_logic_Vcuvx42_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"A8A0A8A0A800A800"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR2 => cortexm0_u_logic_Kuuwx4_Ruuwx4_AND_4090_o,
      ADR5 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR3 => cortexm0_u_logic_Rnuwx4_Ynuwx4_AND_4069_o_26520,
      ADR1 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => N419
    );
  cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"FFFF0000AFAFAFAF"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_R9nwx4,
      ADR2 => cortexm0_u_logic_Wxp2z4_26401,
      ADR0 => N56,
      ADR4 => cortexm0_u_logic_Iwdwx4,
      O => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393
    );
  cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o511 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y119",
      INIT => X"A0A0000020000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Sgj2z4_25959,
      ADR1 => N114,
      ADR5 => cortexm0_u_logic_R9nwx4,
      ADR0 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR2 => cortexm0_u_logic_S9rwx4_Vhvwx4_AND_4177_o,
      ADR4 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      O => cortexm0_u_logic_Niyvx4_Uiyvx4_AND_982_o51
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5884_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y128",
      INIT => X"0080000080800000"
    )
    port map (
      ADR5 => cortexm0_u_logic_Ymo2z4_27345,
      ADR3 => cortexm0_u_logic_Bf9wx4,
      ADR0 => cortexm0_u_logic_L562z4_S562z4_AND_5884_o2_27339,
      ADR4 => cortexm0_u_logic_L562z4_S562z4_AND_5884_o1_27335,
      ADR2 => cortexm0_u_logic_L562z4_S562z4_AND_5884_o3_27341,
      ADR1 => cortexm0_u_logic_Eruwx4,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5884_o4_27305
    );
  cortexm0_u_logic_Eruwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y128",
      INIT => X"00000000535350FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ll63z4_27453,
      ADR3 => cortexm0_u_logic_Jw83z4_27454,
      ADR1 => cortexm0_u_logic_Uu73z4_27455,
      ADR5 => cortexm0_u_logic_Wzy2z4_2_26019,
      ADR2 => cortexm0_u_logic_Sjj2z4_4_25908,
      ADR4 => cortexm0_u_logic_Fgm2z4_3_25910,
      O => cortexm0_u_logic_Eruwx43_29848
    );
  cortexm0_u_logic_Eruwx45 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y128",
      INIT => X"C0F04050CCFF4455"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ptc2z4_U9h2z4_OR_1394_o,
      ADR0 => cortexm0_u_logic_Fio2z4_27023,
      ADR1 => cortexm0_u_logic_Ptc2z4_Bah2z4_OR_1392_o,
      ADR3 => cortexm0_u_logic_Ujo2z4_27025,
      ADR2 => cortexm0_u_logic_Eruwx44_27026,
      ADR5 => N497,
      O => cortexm0_u_logic_Eruwx4
    );
  cortexm0_u_logic_K423z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_K423z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_K423z4_IN,
      O => cortexm0_u_logic_K423z4_26930,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Eruwx45_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y128",
      INIT => X"0000000000E300F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lpt2z4_27020,
      ADR2 => cortexm0_u_logic_Fgm2z4_26040,
      ADR1 => cortexm0_u_logic_Sjj2z4_26041,
      ADR3 => cortexm0_u_logic_Rni2z4_26029,
      ADR4 => cortexm0_u_logic_Wzy2z4_26030,
      ADR5 => cortexm0_u_logic_Eruwx43_29848,
      O => N497
    );
  cortexm0_u_logic_Anq2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Anq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Anq2z4_IN,
      O => cortexm0_u_logic_Anq2z4_26850,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hy0wx42_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y129",
      INIT => X"F5F0FFFF5500FFFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_K423z4_26930,
      ADR2 => cortexm0_u_logic_D1p2z4_26931,
      ADR5 => cortexm0_u_logic_Bf9wx4,
      ADR0 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR4 => cortexm0_u_logic_Hy0wx43_29849,
      O => N547
    );
  cortexm0_u_logic_Ec43z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ec43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ec43z4_IN,
      O => cortexm0_u_logic_Ec43z4_27278,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hy0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y129",
      INIT => X"FFFFBFBFFFFFAFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Lw53z4_26927,
      ADR1 => cortexm0_u_logic_Cn43z4_26928,
      ADR4 => cortexm0_u_logic_Fgm2z4_26040,
      ADR5 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR0 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Hy0wx43_29849
    );
  cortexm0_u_logic_Vihvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y127",
      INIT => X"FFFFFFFF8080FF00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nox2z4_27837,
      ADR1 => cortexm0_u_logic_Roh2z4_21_0,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => cortexm0_u_logic_Vihvx41_27836
    );
  cortexm0_u_logic_haddr_o_30_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y127",
      INIT => X"EAEAC0C0FFEAFFC0"
    )
    port map (
      ADR1 => cortexm0_u_logic_n16534_28_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_Q8zvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_31_0,
      O => haddr(30)
    );
  cortexm0_u_logic_Mxor_Wnnvx4_Pnnvx4_XOR_8_o_xo_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y124",
      INIT => X"55AA55AA7F807788"
    )
    port map (
      ADR0 => cortexm0_u_logic_Tyx2z4_28249,
      ADR3 => cortexm0_u_logic_J4x2z4_27919,
      ADR2 => cortexm0_u_logic_Aok2z4_25957,
      ADR4 => cortexm0_u_logic_Qp3wx4,
      ADR1 => cortexm0_u_logic_Kvfwx4,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_8_o
    );
  cortexm0_u_logic_Tyx2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y124",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tyx2z4_CLK,
      I => cortexm0_u_logic_Yghvx4,
      O => cortexm0_u_logic_Tyx2z4_28249,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yghvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y124",
      INIT => X"FCB8B8B8F0B0B0B0"
    )
    port map (
      ADR1 => hready,
      ADR5 => cortexm0_u_logic_Hxx2z4_27437,
      ADR0 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => cortexm0_u_logic_Tyx2z4_28249,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      O => cortexm0_u_logic_Yghvx4
    );
  cortexm0_u_logic_Fvovx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y124",
      INIT => X"C333C333C333C333"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR5 => '1',
      ADR3 => cortexm0_u_logic_Fcj2z4_27742,
      ADR1 => cortexm0_u_logic_Wnnvx4_Pnnvx4_XOR_8_o,
      ADR2 => cortexm0_u_logic_Hlsvx4,
      O => N106
    );
  cortexm0_u_logic_Fvovx4 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y124",
      INIT => X"31310031F5F500F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_Jhbwx4_Qhbwx4_AND_2093_o,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_3_0,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR4 => N106,
      O => cortexm0_u_logic_Fvovx4_26788
    );
  cortexm0_u_logic_Thhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y135",
      INIT => X"CCCCDFCFCCCCCFCF"
    )
    port map (
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR5 => ahbmi_hready_IBUF_0,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR1 => cortexm0_u_logic_Jux2z4_27776,
      O => N394
    );
  cortexm0_u_logic_Md93z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Md93z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Md93z4_IN,
      O => cortexm0_u_logic_Md93z4_26255,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wa0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y135",
      INIT => X"FFFFFFFFF3F305F5"
    )
    port map (
      ADR3 => cortexm0_u_logic_Dq53z4_27102,
      ADR1 => cortexm0_u_logic_V883z4_26256,
      ADR4 => cortexm0_u_logic_H3d3z4_4_26225,
      ADR0 => cortexm0_u_logic_Md93z4_26255,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Wa0wx43_27101
    );
  cortexm0_u_logic_Wnh3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wnh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wnh3z4_IN,
      O => cortexm0_u_logic_Wnh3z4_28311,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jjuwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"000F00FF0F0FFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_Ylc3z4_27477,
      ADR3 => cortexm0_u_logic_X0c3z4_27478,
      ADR4 => cortexm0_u_logic_F4c3z4_27474,
      ADR2 => cortexm0_u_logic_Jkc3z4_27473,
      O => cortexm0_u_logic_Jjuwx42_27492
    );
  cortexm0_u_logic_Jkc3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jkc3z4_CLK,
      I => cortexm0_u_logic_N1nvx4,
      O => cortexm0_u_logic_Jkc3z4_27473,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_N1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"BFFF0000FFFF4000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Y9t2z4_26783,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR2 => cortexm0_u_logic_K3l2z4_26454,
      ADR4 => cortexm0_u_logic_Jkc3z4_27473,
      ADR0 => cortexm0_u_logic_Uvzvx4,
      ADR5 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_N1nvx4
    );
  cortexm0_u_logic_F4c3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_F4c3z4_CLK,
      I => cortexm0_u_logic_D1ivx4_29852,
      O => cortexm0_u_logic_F4c3z4_27474,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_D1ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"0B080A0ABB88AAAA"
    )
    port map (
      ADR1 => cortexm0_u_logic_Uvzvx4,
      ADR5 => cortexm0_u_logic_Fsyvx4,
      ADR2 => cortexm0_u_logic_Jruvx4,
      ADR0 => cortexm0_u_logic_F4c3z4_27474,
      ADR4 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => N40,
      O => cortexm0_u_logic_D1ivx4_29852
    );
  cortexm0_u_logic_Mmux_H3ivx416 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y100",
      INIT => X"33FF00FF33330000"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_T2ivx4_28912,
      ADR3 => cortexm0_u_logic_Gxk2z4_26315,
      ADR4 => cortexm0_u_logic_D1ivx4_29852,
      ADR1 => cortexm0_u_logic_F4c3z4_27474,
      O => cortexm0_u_logic_Mmux_H3ivx416_28911
    );
  cortexm0_u_logic_Ztc3z4_cortexm0_u_logic_Ztc3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N42,
      O => N42_0
    );
  cortexm0_u_logic_D1ivx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"0FCCCCCC0FCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_F4c3z4_27474,
      ADR3 => cortexm0_u_logic_Ts5wx4,
      ADR4 => cortexm0_u_logic_K3l2z4_26454,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      ADR5 => '1',
      O => N40
    );
  cortexm0_u_logic_T2ivx4_SW0 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"0FAAAAAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Gxk2z4_26315,
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Ts5wx4,
      ADR4 => cortexm0_u_logic_K3l2z4_26454,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      O => N42
    );
  cortexm0_u_logic_Ztc3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ztc3z4_CLK,
      I => cortexm0_u_logic_Cknvx4,
      O => cortexm0_u_logic_Ztc3z4_26314,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Cknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"F700FF00FF08FF00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y9t2z4_26783,
      ADR0 => cortexm0_u_logic_M5tvx4,
      ADR1 => cortexm0_u_logic_K3l2z4_26454,
      ADR3 => cortexm0_u_logic_Ztc3z4_26314,
      ADR2 => cortexm0_u_logic_Zhyvx4,
      ADR5 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_Cknvx4
    );
  cortexm0_u_logic_Mmux_Tb0xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"DCFC0C0CCCCCCCCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zad3z4_27947,
      ADR1 => cortexm0_u_logic_T7d3z4_26092,
      ADR5 => cortexm0_u_logic_Ztc3z4_26314,
      ADR2 => cortexm0_u_logic_Gxk2z4_26315,
      ADR3 => cortexm0_u_logic_Mcc3z4_27185,
      ADR0 => cortexm0_u_logic_Vac3z4_27186,
      O => cortexm0_u_logic_Tb0xx4
    );
  cortexm0_u_logic_Cjuwx42 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y103",
      INIT => X"0F07FF7700040044"
    )
    port map (
      ADR0 => cortexm0_u_logic_J9d3z4_27951,
      ADR3 => N660,
      ADR5 => cortexm0_u_logic_Cjuwx41_27183,
      ADR1 => cortexm0_u_logic_K0wwx4_2(0),
      ADR4 => cortexm0_u_logic_B90xx4,
      ADR2 => cortexm0_u_logic_Tb0xx4,
      O => cortexm0_u_logic_Cjuwx42_27188
    );
  cortexm0_u_logic_Zad3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y104",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zad3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zad3z4_IN,
      O => cortexm0_u_logic_Zad3z4_27947,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_T8f3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y105",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_T8f3z4_CLK,
      I => cortexm0_u_logic_P0ivx4,
      O => cortexm0_u_logic_T8f3z4_28479,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_P0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y105",
      INIT => X"23AF22AA33FF0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Wgb2z4_Cdb2z4_AND_6610_o,
      ADR2 => cortexm0_u_logic_Yz4wx4,
      ADR0 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_T8f3z4_28479,
      ADR3 => cortexm0_u_logic_Fsyvx4,
      ADR5 => hwdata(8),
      O => cortexm0_u_logic_P0ivx4
    );
  cortexm0_u_logic_X1e3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_X1e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X1e3z4_IN,
      O => cortexm0_u_logic_X1e3z4_26027,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qk1wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y133",
      INIT => X"FFFF5F3FFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_F8e3z4_26479,
      ADR1 => cortexm0_u_logic_Exd3z4_27068,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      ADR2 => cortexm0_u_logic_Rni2z4_26029,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Qk1wx43_27067
    );
  cortexm0_u_logic_Zdhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y132",
      INIT => X"D000D0DDDD00DDDD"
    )
    port map (
      ADR3 => cortexm0_u_logic_G6pvx4,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_Pri3z4_24_0,
      ADR4 => cortexm0_u_logic_Kaf3z4_27554,
      ADR1 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR0 => cortexm0_u_logic_Roh2z4_22_0,
      O => N682
    );
  cortexm0_u_logic_Q6e3z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q6e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Q6e3z4_IN,
      O => cortexm0_u_logic_Q6e3z4_26466,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qk1wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y132",
      INIT => X"0F0F000FFFFF00FF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Ibe3z4_27061,
      ADR3 => cortexm0_u_logic_Q6e3z4_26466,
      ADR4 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_Qk1wx41_27060
    );
  cortexm0_u_logic_Zu23z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zu23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zu23z4_IN,
      O => cortexm0_u_logic_Zu23z4_27438,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_N10xx411 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"F7F70080F7F78080"
    )
    port map (
      ADR4 => cortexm0_u_logic_Usl2z4_26098,
      ADR3 => cortexm0_u_logic_Uic3z4_27490,
      ADR2 => cortexm0_u_logic_Bmb3z4_27495,
      ADR5 => cortexm0_u_logic_N7c3z4_26499,
      ADR1 => cortexm0_u_logic_Fhc3z4_27491,
      ADR0 => cortexm0_u_logic_Ipb3z4_27461,
      O => cortexm0_u_logic_N10xx4
    );
  cortexm0_u_logic_Jjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"FFFFF000F000F000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Uic3z4_27490,
      ADR5 => cortexm0_u_logic_N7c3z4_26499,
      ADR3 => cortexm0_u_logic_Fhc3z4_27491,
      ADR2 => cortexm0_u_logic_Ipb3z4_27461,
      O => cortexm0_u_logic_Jjuwx41_27489
    );
  cortexm0_u_logic_Uic3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uic3z4_CLK,
      I => cortexm0_u_logic_G1nvx4,
      O => cortexm0_u_logic_Uic3z4_27490,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_G1nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"AAAAAAAA2EAAAAAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => cortexm0_u_logic_K3l2z4_26454,
      ADR1 => cortexm0_u_logic_M5tvx4,
      ADR0 => cortexm0_u_logic_Uic3z4_27490,
      ADR5 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_G1nvx4
    );
  cortexm0_u_logic_Ipb3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ipb3z4_CLK,
      I => cortexm0_u_logic_R1ivx4,
      O => cortexm0_u_logic_Ipb3z4_27461,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_R1ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y101",
      INIT => X"33FF020A22AA22AA"
    )
    port map (
      ADR5 => hwdata_4_0,
      ADR2 => cortexm0_u_logic_Yz4wx4,
      ADR4 => cortexm0_u_logic_D9ovx4,
      ADR0 => cortexm0_u_logic_Ipb3z4_27461,
      ADR1 => cortexm0_u_logic_Fsyvx4,
      ADR3 => cortexm0_u_logic_Oxuvx4,
      O => cortexm0_u_logic_R1ivx4
    );
  cortexm0_u_logic_Bmb3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y99",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bmb3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bmb3z4_IN,
      O => cortexm0_u_logic_Bmb3z4_27495,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Cy13z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cy13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cy13z4_IN,
      O => cortexm0_u_logic_Cy13z4_27100,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ug43z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ug43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ug43z4_IN,
      O => cortexm0_u_logic_Ug43z4_27099,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Cjuwx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"FF00FF0000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Mcc3z4_27185,
      ADR3 => cortexm0_u_logic_Vac3z4_27186,
      O => N875
    );
  cortexm0_u_logic_K0wwx4_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"F3FF71FFFFFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_T7d3z4_26092,
      ADR1 => cortexm0_u_logic_Zad3z4_27947,
      ADR4 => cortexm0_u_logic_Pcd3z4_27184,
      ADR0 => cortexm0_u_logic_J9d3z4_27951,
      ADR5 => cortexm0_u_logic_Vac3z4_27186,
      ADR3 => cortexm0_u_logic_Mcc3z4_27185,
      O => cortexm0_u_logic_K0wwx4_2(0)
    );
  cortexm0_u_logic_J9d3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J9d3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J9d3z4_IN,
      O => cortexm0_u_logic_J9d3z4_27951,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_K0wwx4_0_2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"F000F00000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Ztc3z4_26314,
      ADR2 => cortexm0_u_logic_Gxk2z4_26315,
      ADR3 => cortexm0_u_logic_K0wwx4_2(0),
      O => cortexm0_u_logic_K0wwx4
    );
  cortexm0_u_logic_T7d3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T7d3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T7d3z4_IN,
      O => cortexm0_u_logic_T7d3z4_26092,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_U5pwx43_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y102",
      INIT => X"FF738800FF338C00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jjuwx41_27489,
      ADR0 => cortexm0_u_logic_Jjuwx42_27492,
      ADR2 => cortexm0_u_logic_N10xx4,
      ADR3 => cortexm0_u_logic_Jzzwx4,
      ADR4 => cortexm0_u_logic_Qzzwx4,
      ADR5 => cortexm0_u_logic_F40xx4,
      O => N450
    );
  cortexm0_u_logic_Df3wx46 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y134",
      INIT => X"00000000FFFFCCEC"
    )
    port map (
      ADR5 => cortexm0_u_logic_L8t2z4_25956,
      ADR1 => cortexm0_u_logic_V6swx4_Pcyvx4_AND_6854_o,
      ADR4 => cortexm0_u_logic_Df3wx45_26049,
      ADR3 => cortexm0_u_logic_Tki2z4_25936,
      ADR2 => cortexm0_u_logic_Npk2z4_26050,
      ADR0 => cortexm0_u_logic_Jp3wx4,
      O => cortexm0_u_logic_Df3wx46_26047
    );
  cortexm0_u_logic_Df3wx47 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y134",
      INIT => X"55DD555550D05050"
    )
    port map (
      ADR1 => ahbmi_hready_IBUF_0,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR3 => ahbmi_hresp_1_IBUF_0,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => cortexm0_u_logic_Df3wx44_26046,
      ADR5 => cortexm0_u_logic_Df3wx46_26047,
      O => cortexm0_u_logic_Df3wx4
    );
  cortexm0_u_logic_Fc0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y134",
      INIT => X"0045454500CFCFCF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lf0wx4,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_22_0,
      ADR3 => cortexm0_u_logic_n16534_19_0,
      O => cortexm0_u_logic_Fc0wx4
    );
  cortexm0_u_logic_Llq2z4 : X_FF
    generic map(
      LOC => "SLICE_X37Y134",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Llq2z4_CLK,
      I => cortexm0_u_logic_B5kvx4,
      O => cortexm0_u_logic_Llq2z4_25945,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_B5kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X37Y134",
      INIT => X"44FFE4FF4444E4E4"
    )
    port map (
      ADR2 => cortexm0_u_logic_Foe3z4_25942,
      ADR4 => cortexm0_u_logic_Pxyvx4,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR1 => cortexm0_u_logic_Llq2z4_25945,
      ADR5 => cortexm0_u_logic_H3wvx4_25946,
      ADR3 => cortexm0_u_logic_Fc0wx4,
      O => cortexm0_u_logic_B5kvx4
    );
  cortexm0_u_logic_Vve3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vve3z4_CLK,
      I => cortexm0_u_logic_I2nvx4,
      O => cortexm0_u_logic_Vve3z4_26295,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_I2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y108",
      INIT => X"FFDF00107F5F4050"
    )
    port map (
      ADR3 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o,
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR5 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR4 => cortexm0_u_logic_Vve3z4_26295,
      ADR2 => cortexm0_u_logic_Zyovx4,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_I2nvx4
    );
  cortexm0_u_logic_Ipn2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ipn2z4_CLK,
      I => cortexm0_u_logic_B0ivx4,
      O => cortexm0_u_logic_Ipn2z4_26916,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_B0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y108",
      INIT => X"55155000FF3FF000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Wva2z4,
      ADR1 => cortexm0_u_logic_Yz4wx4,
      ADR3 => cortexm0_u_logic_D9ovx4,
      ADR4 => cortexm0_u_logic_Ipn2z4_26916,
      ADR5 => cortexm0_u_logic_Fsyvx4,
      ADR2 => hwdata(10),
      O => cortexm0_u_logic_B0ivx4
    );
  cortexm0_u_logic_Mmux_H3ivx418 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y108",
      INIT => X"FFFFFFFFF5F0FDFC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y9l2z4_26296,
      ADR0 => cortexm0_u_logic_Ipn2z4_26916,
      ADR5 => cortexm0_u_logic_Mmux_H3ivx416_28911,
      ADR1 => cortexm0_u_logic_I0ivx4,
      ADR2 => cortexm0_u_logic_Mmux_H3ivx417_28175,
      ADR3 => cortexm0_u_logic_B0ivx4,
      O => cortexm0_u_logic_Mmux_H3ivx418_26528
    );
  cortexm0_u_logic_H2f3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_H2f3z4_CLK,
      I => cortexm0_u_logic_B2nvx4,
      O => cortexm0_u_logic_H2f3z4_28478,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_B2nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y108",
      INIT => X"EF4FFFFF010B0000"
    )
    port map (
      ADR1 => cortexm0_u_logic_P12wx4,
      ADR0 => cortexm0_u_logic_Wq5wx4,
      ADR3 => cortexm0_u_logic_Zhyvx4,
      ADR5 => cortexm0_u_logic_H2f3z4_28478,
      ADR4 => cortexm0_u_logic_Zyovx4,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_B2nvx4
    );
  cortexm0_u_logic_Gcb3z4_cortexm0_u_logic_Gcb3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1299,
      O => N1299_0
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW8 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y106"
    )
    port map (
      IA => N1598,
      IB => N1599,
      O => N1299,
      SEL => cortexm0_u_logic_A6zwx4
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW8_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y106",
      INIT => X"CCF0CCF0FFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Jjuwx4,
      ADR2 => cortexm0_u_logic_Cjuwx4,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR3 => cortexm0_u_logic_U5pwx4,
      O => N1598
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW8_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y106",
      INIT => X"DDF5DDF5DDF5FFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Jjuwx4,
      ADR2 => cortexm0_u_logic_Cjuwx4,
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR3 => cortexm0_u_logic_U5pwx4,
      ADR5 => cortexm0_u_logic_H6zwx4_0,
      O => N1599
    );
  cortexm0_u_logic_Gcb3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y106",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gcb3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Gcb3z4_IN,
      O => cortexm0_u_logic_Gcb3z4_26845,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Xeo2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xeo2z4_CLK,
      I => cortexm0_u_logic_Womvx4,
      O => cortexm0_u_logic_Xeo2z4_27977,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Womvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"D5FFC0FFD5D5C0C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Iwh2z4_16_0,
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => cortexm0_u_logic_Xeo2z4_27977,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR4 => cortexm0_u_logic_Gdo2z4_28324,
      O => cortexm0_u_logic_Womvx4
    );
  cortexm0_u_logic_Ara3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ara3z4_CLK,
      I => cortexm0_u_logic_Dpmvx4,
      O => cortexm0_u_logic_Ara3z4_26091,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Dpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"CECE0A0AFFCEFF0A"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iwh2z4_15_0,
      ADR4 => cortexm0_u_logic_X7tvx4,
      ADR5 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR3 => cortexm0_u_logic_Ara3z4_26091,
      ADR2 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => cortexm0_u_logic_D4a3z4_26088,
      O => cortexm0_u_logic_Dpmvx4
    );
  cortexm0_u_logic_Oytvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"0000000000000101"
    )
    port map (
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Ara3z4_26091,
      ADR2 => cortexm0_u_logic_Xeo2z4_27977,
      ADR5 => cortexm0_u_logic_W0b3z4_27978,
      ADR4 => cortexm0_u_logic_M2b3z4_27979,
      ADR0 => cortexm0_u_logic_Uei3z4_27607,
      O => cortexm0_u_logic_Oytvx44_27976
    );
  cortexm0_u_logic_Rbmvx421 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y113",
      INIT => X"8000000000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_F2o2z4_27921,
      ADR1 => cortexm0_u_logic_Tna3z4_27610,
      ADR0 => cortexm0_u_logic_Oytvx41_27957,
      ADR4 => cortexm0_u_logic_Oytvx42_27963,
      ADR3 => cortexm0_u_logic_Oytvx43_27969,
      ADR2 => cortexm0_u_logic_Oytvx44_27976,
      O => cortexm0_u_logic_Rbmvx42
    );
  cortexm0_u_logic_Adt2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y116",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U1uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Adt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Adt2z4_IN,
      O => cortexm0_u_logic_Adt2z4_26547,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Kxe3z4_cortexm0_u_logic_Kxe3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(1),
      O => hwdata_1_0
    );
  cortexm0_u_logic_Kxe3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y111",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kxe3z4_CLK,
      I => hwdata(9),
      O => cortexm0_u_logic_Kxe3z4_26293,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_9_11 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y111",
      INIT => X"4444777744447777"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR1 => cortexm0_u_logic_Wq5wx4,
      ADR4 => cortexm0_u_logic_Js32z4_Qs32z4_AND_5571_o,
      ADR5 => '1',
      O => hwdata(9)
    );
  cortexm0_u_logic_hwdata_o_1_1 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y111",
      INIT => X"50505050"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR0 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR3 => '1',
      ADR4 => '1',
      O => hwdata(1)
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o6_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => X"153F153F153F153F"
    )
    port map (
      ADR5 => '1',
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Gza3z4_27968,
      ADR2 => cortexm0_u_logic_Japwx4,
      ADR0 => cortexm0_u_logic_H6tvx4,
      ADR3 => cortexm0_u_logic_Taa3z4_28951,
      O => N1616
    );
  cortexm0_u_logic_Gza3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gza3z4_CLK,
      I => cortexm0_u_logic_Csmvx4,
      O => cortexm0_u_logic_Gza3z4_27968,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Csmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y119",
      INIT => X"CE0AFFFFCE0ACE0A"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iwh2z4_4_0,
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR4 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => cortexm0_u_logic_Gza3z4_27968,
      ADR2 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => cortexm0_u_logic_Taa3z4_28951,
      O => cortexm0_u_logic_Csmvx4
    );
  cortexm0_u_logic_Nfb3z4_cortexm0_u_logic_Nfb3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_H6tvx4_pack_2,
      O => cortexm0_u_logic_H6tvx4
    );
  cortexm0_u_logic_Nfb3z4_cortexm0_u_logic_Nfb3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mmux_H3ivx4113_23316,
      O => cortexm0_u_logic_Mmux_H3ivx4113_0
    );
  cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"0000153F153F153F"
    )
    port map (
      ADR0 => cortexm0_u_logic_Nfb3z4_28930,
      ADR4 => cortexm0_u_logic_Ylc3z4_27477,
      ADR2 => cortexm0_u_logic_X0c3z4_27478,
      ADR1 => cortexm0_u_logic_Ts5wx4,
      ADR5 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_H6tvx4,
      O => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o2_29854
    );
  cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"C040CC4400000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Bmb3z4_27495,
      ADR0 => cortexm0_u_logic_Tib3z4_26733,
      ADR2 => cortexm0_u_logic_K7pwx4,
      ADR3 => cortexm0_u_logic_Qwowx4_0,
      ADR5 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o1_28519,
      ADR1 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o2_29854,
      O => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o3_29209
    );
  cortexm0_u_logic_Wfuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"FFFFDFFFFFFFDFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_J6i2z4_26101,
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Kop2z4_26582,
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      ADR5 => '1',
      O => cortexm0_u_logic_Wfuwx4
    );
  cortexm0_u_logic_H6tvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"00000400"
    )
    port map (
      ADR2 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_J6i2z4_26101,
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Kop2z4_26582,
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      O => cortexm0_u_logic_H6tvx4_pack_2
    );
  cortexm0_u_logic_Nfb3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Nfb3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Nfb3z4_IN,
      O => cortexm0_u_logic_Nfb3z4_28930,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_E4wwx4_L4wwx4_AND_4238_o_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"5555111155551111"
    )
    port map (
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Z4wwx4_0,
      ADR1 => cortexm0_u_logic_Wbk2z4_26381,
      ADR4 => cortexm0_u_logic_Wfuwx4,
      ADR5 => '1',
      O => N104
    );
  cortexm0_u_logic_Mmux_H3ivx4114 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y120",
      INIT => X"30303030"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_Pmvvx4,
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Wbk2z4_26381,
      ADR4 => '1',
      O => cortexm0_u_logic_Mmux_H3ivx4113_23316
    );
  cortexm0_u_logic_U5pwx4_cortexm0_u_logic_U5pwx4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1291,
      O => N1291_0
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y107"
    )
    port map (
      IA => N1878,
      IB => N1879,
      O => N1291,
      SEL => cortexm0_u_logic_H6zwx4_0
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => X"FA50000000000000"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR5 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR0 => cortexm0_u_logic_U5pwx4,
      ADR2 => cortexm0_u_logic_Cjuwx4,
      ADR3 => cortexm0_u_logic_Jjuwx4,
      O => N1878
    );
  cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o4_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => X"80A0800088AA8800"
    )
    port map (
      ADR0 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o1_27117,
      ADR2 => cortexm0_u_logic_C7zwx4_J7zwx4_AND_4564_o2_27819,
      ADR5 => cortexm0_u_logic_A6zwx4,
      ADR3 => cortexm0_u_logic_U5pwx4,
      ADR4 => cortexm0_u_logic_Cjuwx4,
      ADR1 => cortexm0_u_logic_Jjuwx4,
      O => N1879
    );
  cortexm0_u_logic_U5pwx43 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => X"FFFFFFFF04CC0004"
    )
    port map (
      ADR4 => cortexm0_u_logic_F40xx4,
      ADR0 => cortexm0_u_logic_Qzzwx4,
      ADR2 => cortexm0_u_logic_Kbzwx4,
      ADR3 => cortexm0_u_logic_Hdzwx4,
      ADR1 => cortexm0_u_logic_U5pwx42_26651,
      ADR5 => cortexm0_u_logic_U5pwx41_26642,
      O => cortexm0_u_logic_U5pwx4
    );
  cortexm0_u_logic_Kkrvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y107",
      INIT => X"00FFF0F05555F0F0"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_0,
      ADR0 => cortexm0_u_logic_Ayzwx4,
      ADR5 => cortexm0_u_logic_Jjuwx4,
      ADR2 => cortexm0_u_logic_Kkrvx43_26663,
      ADR4 => cortexm0_u_logic_U5pwx4,
      O => cortexm0_u_logic_Kkrvx44_26659
    );
  hwdata_22_hwdata_22_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(6),
      O => hwdata_6_0
    );
  cortexm0_u_logic_Mmux_hwdata_o_22_11 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y110",
      INIT => X"2373237323732373"
    )
    port map (
      ADR4 => '1',
      ADR1 => cortexm0_u_logic_Uvzvx4,
      ADR0 => cortexm0_u_logic_Qr42z4_26784,
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_Wa0wx4,
      ADR5 => '1',
      O => hwdata(22)
    );
  cortexm0_u_logic_hwdata_o_6_1 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y110",
      INIT => X"30303030"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Uvzvx4,
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => '1',
      O => hwdata(6)
    );
  cortexm0_u_logic_Bge3z4_cortexm0_u_logic_Bge3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(4),
      O => hwdata_4_0
    );
  cortexm0_u_logic_Bge3z4_cortexm0_u_logic_Bge3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_3_pack_5,
      O => hwdata(3)
    );
  cortexm0_u_logic_Bge3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bge3z4_CLK,
      I => hwdata(11),
      O => cortexm0_u_logic_Bge3z4_27298,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_11_11 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => X"0055AAFF0055AAFF"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR0 => cortexm0_u_logic_Wq5wx4,
      ADR3 => cortexm0_u_logic_Gm1wx4,
      ADR4 => cortexm0_u_logic_R40wx4,
      O => hwdata(11)
    );
  cortexm0_u_logic_I1h3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_I1h3z4_CLK,
      I => hwdata(20),
      O => cortexm0_u_logic_I1h3z4_28485,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_20_11 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => X"330333F3330333F3"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR3 => cortexm0_u_logic_Qr42z4_26784,
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => cortexm0_u_logic_Hk0wx4,
      ADR5 => '1',
      O => hwdata(20)
    );
  cortexm0_u_logic_hwdata_o_4_1 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => X"30303030"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => '1',
      O => hwdata(4)
    );
  cortexm0_u_logic_L8m2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_L8m2z4_CLK,
      I => hwdata(19),
      O => cortexm0_u_logic_L8m2z4_27546,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_hwdata_o_19_11 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => X"00AF50FF00AF50FF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_R40wx4,
      ADR0 => cortexm0_u_logic_Qr42z4_26784,
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => cortexm0_u_logic_Nn0wx4,
      ADR5 => '1',
      O => hwdata(19)
    );
  cortexm0_u_logic_hwdata_o_3_1 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => X"00F000F0"
    )
    port map (
      ADR0 => '1',
      ADR3 => cortexm0_u_logic_R40wx4,
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR4 => '1',
      O => hwdata_3_pack_5
    );
  cortexm0_u_logic_Wia3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wia3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Wia3z4_IN,
      O => cortexm0_u_logic_Wia3z4_28588,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C5ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y112",
      INIT => X"0000020000000000"
    )
    port map (
      ADR5 => cortexm0_u_logic_K3l2z4_26454,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      ADR1 => cortexm0_u_logic_Kop2z4_26582,
      ADR3 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Lz93z4_26581,
      ADR2 => cortexm0_u_logic_Ffs2z4_26452,
      O => cortexm0_u_logic_C5ovx4
    );
  cortexm0_u_logic_Z2h3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Z2h3z4_CLK,
      I => cortexm0_u_logic_Unmvx4,
      O => cortexm0_u_logic_Z2h3z4_27961,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Unmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y114",
      INIT => X"8FFF8F8F88FF8888"
    )
    port map (
      ADR0 => cortexm0_u_logic_X7tvx4,
      ADR1 => cortexm0_u_logic_Iwh2z4_20_0,
      ADR3 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => cortexm0_u_logic_Z2h3z4_27961,
      ADR4 => cortexm0_u_logic_I1h3z4_28485,
      ADR2 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => cortexm0_u_logic_Unmvx4
    );
  cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o_cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1496,
      O => N1496_0
    );
  cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o_cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o_pack_8,
      O => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o3_SW0 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y118"
    )
    port map (
      IA => N1768,
      IB => N1769,
      O => N1496,
      SEL => cortexm0_u_logic_J6i2z4_26101
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o3_SW0_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"FEEEFCCCFAAAF000"
    )
    port map (
      ADR2 => cortexm0_u_logic_D3uvx4,
      ADR3 => cortexm0_u_logic_Uqi2z4_26383,
      ADR1 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR5 => cortexm0_u_logic_Vfd3z4_26702,
      ADR0 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR4 => cortexm0_u_logic_Svs2z4_25914,
      O => N1768
    );
  cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o3_SW0_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"FEFAFCF0EEAACC00"
    )
    port map (
      ADR5 => cortexm0_u_logic_D3uvx4,
      ADR2 => cortexm0_u_logic_Uqi2z4_26383,
      ADR3 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR1 => cortexm0_u_logic_Z4l2z4_27472,
      ADR4 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR0 => cortexm0_u_logic_Uls2z4_27627,
      O => N1769
    );
  cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"0000C0000000C000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR4 => cortexm0_u_logic_Kop2z4_26582,
      ADR5 => '1',
      O => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o
    );
  cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"00C00000"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR4 => cortexm0_u_logic_Kop2z4_26582,
      O => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o_pack_8
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y118",
      INIT => X"0A1F1F1FAABFBFBF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR3 => cortexm0_u_logic_Bjd3z4_26705,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      ADR4 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR1 => cortexm0_u_logic_Azs2z4_25915,
      ADR5 => cortexm0_u_logic_Cps2z4_27365,
      O => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o1_28423
    );
  cortexm0_u_logic_B5e3z4_cortexm0_u_logic_B5e3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(27),
      O => cortexm0_u_logic_n16534_27_0
    );
  cortexm0_u_logic_B5e3z4_cortexm0_u_logic_B5e3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(26),
      O => cortexm0_u_logic_n16534_26_0
    );
  cortexm0_u_logic_B5e3z4_cortexm0_u_logic_B5e3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(25),
      O => cortexm0_u_logic_n16534_25_0
    );
  cortexm0_u_logic_B5e3z4_cortexm0_u_logic_B5e3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(24),
      O => cortexm0_u_logic_n16534_24_0
    );
  cortexm0_u_logic_B5e3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_B5e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B5e3z4_IN,
      O => cortexm0_u_logic_B5e3z4_26021,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vvx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Vvx2z4_27317,
      ADR5 => '1',
      O => cortexm0_u_logic_Vvx2z4_rt_23446
    );
  ahbmo_htrans_0_OBUF_1_38_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_38_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y130"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_23_Q_28687,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_27_Q_28688,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(27),
      O(2) => cortexm0_u_logic_n16534(26),
      O(1) => cortexm0_u_logic_n16534(25),
      O(0) => cortexm0_u_logic_n16534(24),
      S(3) => cortexm0_u_logic_Vvx2z4_rt_23446,
      S(2) => cortexm0_u_logic_Jux2z4_rt_23439,
      S(1) => cortexm0_u_logic_Xsx2z4_rt_23449,
      S(0) => cortexm0_u_logic_Lrx2z4_rt_23455
    );
  cortexm0_u_logic_Jux2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Jux2z4_27776,
      ADR5 => '1',
      O => cortexm0_u_logic_Jux2z4_rt_23439
    );
  ahbmo_htrans_0_OBUF_1_39_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_39_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Xsx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Xsx2z4_27894,
      ADR5 => '1',
      O => cortexm0_u_logic_Xsx2z4_rt_23449
    );
  ahbmo_htrans_0_OBUF_1_40_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_40_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Lrx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Lrx2z4_27615,
      ADR5 => '1',
      O => cortexm0_u_logic_Lrx2z4_rt_23455
    );
  ahbmo_htrans_0_OBUF_1_41_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_41_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Ibe3z4_cortexm0_u_logic_Ibe3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(29),
      O => cortexm0_u_logic_n16534_29_0
    );
  cortexm0_u_logic_Ibe3z4_cortexm0_u_logic_Ibe3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(28),
      O => cortexm0_u_logic_n16534_28_0
    );
  cortexm0_u_logic_Ibe3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ibe3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ibe3z4_IN,
      O => cortexm0_u_logic_Ibe3z4_27061,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_n16534_xor_29_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y131"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_27_Q_28688,
      CYINIT => '0',
      CO(3) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_3_UNCONNECTED,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_CO_0_UNCONNECTED,
      DI(3) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_3_UNCONNECTED,
      DI(2) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_2_UNCONNECTED,
      DI(1) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_DI_1_UNCONNECTED,
      DI(0) => '0',
      O(3) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_O_3_UNCONNECTED,
      O(2) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_O_2_UNCONNECTED,
      O(1) => cortexm0_u_logic_n16534(29),
      O(0) => cortexm0_u_logic_n16534(28),
      S(3) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_S_3_UNCONNECTED,
      S(2) => NLW_cortexm0_u_logic_Madd_n16534_xor_29_S_2_UNCONNECTED,
      S(1) => cortexm0_u_logic_J0l2z4_rt_23469,
      S(0) => cortexm0_u_logic_Omk2z4_rt_23473
    );
  cortexm0_u_logic_J0l2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_J0l2z4_28086,
      O => cortexm0_u_logic_J0l2z4_rt_23469
    );
  cortexm0_u_logic_Omk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Omk2z4_27994,
      ADR5 => '1',
      O => cortexm0_u_logic_Omk2z4_rt_23473
    );
  ahbmo_htrans_0_OBUF_1_37_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y131",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_37_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_haddr_o_16_1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y123",
      INIT => X"FFFFCE0ACE0ACE0A"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_n16534_14_0,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_U11wx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_17_0,
      O => haddr(16)
    );
  cortexm0_u_logic_Kev2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kev2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kev2z4_IN,
      O => cortexm0_u_logic_Kev2z4_26856,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Lpt2z4_cortexm0_u_logic_Lpt2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(19),
      O => cortexm0_u_logic_n16534_19_0
    );
  cortexm0_u_logic_Lpt2z4_cortexm0_u_logic_Lpt2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(18),
      O => cortexm0_u_logic_n16534_18_0
    );
  cortexm0_u_logic_Lpt2z4_cortexm0_u_logic_Lpt2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(17),
      O => cortexm0_u_logic_n16534_17_0
    );
  cortexm0_u_logic_Lpt2z4_cortexm0_u_logic_Lpt2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(16),
      O => cortexm0_u_logic_n16534_16_0
    );
  cortexm0_u_logic_Lpt2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lpt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lpt2z4_IN,
      O => cortexm0_u_logic_Lpt2z4_27020,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Foe3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Foe3z4_25942,
      ADR5 => '1',
      O => cortexm0_u_logic_Foe3z4_rt_23392
    );
  ahbmo_htrans_0_OBUF_1_46_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_46_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y128"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_15_Q_28683,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_19_Q_28684,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(19),
      O(2) => cortexm0_u_logic_n16534(18),
      O(1) => cortexm0_u_logic_n16534(17),
      O(0) => cortexm0_u_logic_n16534(16),
      S(3) => cortexm0_u_logic_Foe3z4_rt_23392,
      S(2) => cortexm0_u_logic_B9g3z4_rt_23385,
      S(1) => cortexm0_u_logic_Zjq2z4_rt_23395,
      S(0) => cortexm0_u_logic_Bnx2z4_rt_23401
    );
  cortexm0_u_logic_B9g3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_B9g3z4_27149,
      ADR5 => '1',
      O => cortexm0_u_logic_B9g3z4_rt_23385
    );
  ahbmo_htrans_0_OBUF_1_47_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_47_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Zjq2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Zjq2z4_27078,
      ADR5 => '1',
      O => cortexm0_u_logic_Zjq2z4_rt_23395
    );
  ahbmo_htrans_0_OBUF_1_48_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_48_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Bnx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Bnx2z4_26994,
      ADR5 => '1',
      O => cortexm0_u_logic_Bnx2z4_rt_23401
    );
  ahbmo_htrans_0_OBUF_1_49_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_49_A5LUT_O_UNCONNECTED
    );
  N22_N22_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1050,
      O => N1050_0
    );
  cortexm0_u_logic_Zuzvx4_SW2_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y121"
    )
    port map (
      IA => N1866,
      IB => N1867,
      O => N1050,
      SEL => N22
    );
  cortexm0_u_logic_Zuzvx4_SW2_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => X"FF00FFFFFF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR5 => cortexm0_u_logic_Roh2z4_5_0,
      ADR4 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR3 => N361,
      O => N1866
    );
  cortexm0_u_logic_Zuzvx4_SW2_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => X"CCFFCAFFCCCCCACA"
    )
    port map (
      ADR1 => N362,
      ADR4 => cortexm0_u_logic_Sdnwx4_Zdnwx4_AND_3239_o_26397,
      ADR2 => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o,
      ADR3 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR5 => cortexm0_u_logic_Roh2z4_5_0,
      ADR0 => N361,
      O => N1867
    );
  cortexm0_u_logic_Zuzvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => X"FCFCFCFCFCFC0000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Dtowx4_Ktowx4_AND_3407_o_26391,
      ADR2 => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o,
      ADR4 => cortexm0_u_logic_Q5nwx4_X5nwx4_AND_3221_o_26393,
      ADR1 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      O => N22
    );
  cortexm0_u_logic_Glhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y121",
      INIT => X"CC5CCC55CC0CCC00"
    )
    port map (
      ADR1 => cortexm0_u_logic_Nbx2z4_27598,
      ADR4 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => ahblite_bridge_dmao_ready,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => cortexm0_u_logic_Pri3z4_7_0,
      O => N362
    );
  cortexm0_u_logic_Cn43z4_cortexm0_u_logic_Cn43z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(23),
      O => cortexm0_u_logic_n16534_23_0
    );
  cortexm0_u_logic_Cn43z4_cortexm0_u_logic_Cn43z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(22),
      O => cortexm0_u_logic_n16534_22_0
    );
  cortexm0_u_logic_Cn43z4_cortexm0_u_logic_Cn43z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(21),
      O => cortexm0_u_logic_n16534_21_0
    );
  cortexm0_u_logic_Cn43z4_cortexm0_u_logic_Cn43z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(20),
      O => cortexm0_u_logic_n16534_20_0
    );
  cortexm0_u_logic_Cn43z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cn43z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cn43z4_IN,
      O => cortexm0_u_logic_Cn43z4_26928,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zpx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Zpx2z4_27826,
      ADR5 => '1',
      O => cortexm0_u_logic_Zpx2z4_rt_23419
    );
  ahbmo_htrans_0_OBUF_1_42_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_42_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y129"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_19_Q_28684,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_23_Q_28687,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(23),
      O(2) => cortexm0_u_logic_n16534(22),
      O(1) => cortexm0_u_logic_n16534(21),
      O(0) => cortexm0_u_logic_n16534(20),
      S(3) => cortexm0_u_logic_Zpx2z4_rt_23419,
      S(2) => cortexm0_u_logic_Xyk2z4_rt_23412,
      S(1) => cortexm0_u_logic_Kaf3z4_rt_23422,
      S(0) => cortexm0_u_logic_Nox2z4_rt_23428
    );
  cortexm0_u_logic_Xyk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Xyk2z4_27219,
      ADR5 => '1',
      O => cortexm0_u_logic_Xyk2z4_rt_23412
    );
  ahbmo_htrans_0_OBUF_1_43_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_43_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Kaf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Kaf3z4_27554,
      ADR5 => '1',
      O => cortexm0_u_logic_Kaf3z4_rt_23422
    );
  ahbmo_htrans_0_OBUF_1_44_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_44_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Nox2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Nox2z4_27837,
      ADR5 => '1',
      O => cortexm0_u_logic_Nox2z4_rt_23428
    );
  ahbmo_htrans_0_OBUF_1_45_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_45_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Ebh3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(7),
      O => cortexm0_u_logic_n16534_7_0
    );
  cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Ebh3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(6),
      O => cortexm0_u_logic_n16534_6_0
    );
  cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Ebh3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(5),
      O => cortexm0_u_logic_n16534_5_0
    );
  cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Ebh3z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16534(4),
      O => cortexm0_u_logic_n16534_4_0
    );
  cortexm0_u_logic_Ebh3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ebh3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ebh3z4_IN,
      O => cortexm0_u_logic_Ebh3z4_26606,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_V4d3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y125",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_V4d3z4_28256,
      ADR5 => '1',
      O => cortexm0_u_logic_V4d3z4_rt_23365
    );
  ahbmo_htrans_0_OBUF_1_58_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y125",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_58_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_n16534_cy_7_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X38Y125"
    )
    port map (
      CI => cortexm0_u_logic_Madd_n16534_cy_3_Q_28677,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_n16534_cy_7_Q_28678,
      CO(2) => NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_n16534_cy_7_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_n16534(7),
      O(2) => cortexm0_u_logic_n16534(6),
      O(1) => cortexm0_u_logic_n16534(5),
      O(0) => cortexm0_u_logic_n16534(4),
      S(3) => cortexm0_u_logic_V4d3z4_rt_23365,
      S(2) => cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Jex2z4_rt,
      S(1) => cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Ycx2z4_rt,
      S(0) => cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Nbx2z4_rt
    );
  cortexm0_u_logic_Jex2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y125",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Jex2z4_26933,
      ADR5 => '1',
      O => cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Jex2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_59_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y125",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_59_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Ycx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y125",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Ycx2z4_26359,
      ADR5 => '1',
      O => cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Ycx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_60_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y125",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_60_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Nbx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X38Y125",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Nbx2z4_27598,
      ADR5 => '1',
      O => cortexm0_u_logic_Ebh3z4_cortexm0_u_logic_Nbx2z4_rt
    );
  ahbmo_htrans_0_OBUF_1_61_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X38Y125",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_61_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_U5pwx41_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y101",
      INIT => X"CC0CCC44FFCFFFDD"
    )
    port map (
      ADR0 => cortexm0_u_logic_Pcd3z4_27184,
      ADR2 => cortexm0_u_logic_J9d3z4_27951,
      ADR5 => cortexm0_u_logic_Tb0xx4,
      ADR1 => cortexm0_u_logic_N10xx4,
      ADR3 => cortexm0_u_logic_Jzzwx4,
      ADR4 => cortexm0_u_logic_K0wwx4,
      O => N691
    );
  cortexm0_u_logic_Z0uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y103",
      INIT => X"0040000000000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR5 => cortexm0_u_logic_Mjl2z4_26580,
      ADR3 => cortexm0_u_logic_Kop2z4_26582,
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR1 => cortexm0_u_logic_K3l2z4_26454,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_Z0uvx4
    );
  cortexm0_u_logic_K0wwx4_0_2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y103",
      INIT => X"0F0F0F0FFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ztc3z4_26314,
      ADR5 => cortexm0_u_logic_Gxk2z4_26315,
      O => N660
    );
  cortexm0_u_logic_Cjuwx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y103",
      INIT => X"FFA05F00FF00FF00"
    )
    port map (
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_J9d3z4_27951,
      ADR2 => cortexm0_u_logic_Ztc3z4_26314,
      ADR3 => cortexm0_u_logic_Pcd3z4_27184,
      ADR0 => cortexm0_u_logic_Gxk2z4_26315,
      ADR5 => cortexm0_u_logic_K0wwx4_2(0),
      O => N872
    );
  cortexm0_u_logic_Mcc3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y103",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mcc3z4_CLK,
      I => cortexm0_u_logic_E0nvx4,
      O => cortexm0_u_logic_Mcc3z4_27185,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_E0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y103",
      INIT => X"BFFFFFFF10000000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Y9t2z4_26783,
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR4 => cortexm0_u_logic_K3l2z4_26454,
      ADR5 => cortexm0_u_logic_Mcc3z4_27185,
      ADR0 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_E0nvx4
    );
  cortexm0_u_logic_Lsd3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lsd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lsd3z4_IN,
      O => cortexm0_u_logic_Lsd3z4_26022,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gm1wx4511 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => X"000000000000000F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Exd3z4_27068,
      ADR3 => cortexm0_u_logic_Lsd3z4_26022,
      ADR4 => cortexm0_u_logic_Pvd3z4_27066,
      ADR5 => cortexm0_u_logic_I0e3z4_26017,
      O => cortexm0_u_logic_Gm1wx451
    );
  cortexm0_u_logic_Cc63z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cc63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cc63z4_IN,
      O => cortexm0_u_logic_Cc63z4_26719,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gxk2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y104",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Gxk2z4_CLK,
      I => cortexm0_u_logic_T2ivx4_28912,
      O => cortexm0_u_logic_Gxk2z4_26315,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_T2ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y104",
      INIT => X"5F5F4C5F00004C00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Zhyvx4,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR2 => cortexm0_u_logic_K9ovx4,
      ADR5 => cortexm0_u_logic_Gxk2z4_26315,
      ADR3 => cortexm0_u_logic_Y9t2z4_26783,
      ADR1 => N42_0,
      O => cortexm0_u_logic_T2ivx4_28912
    );
  cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => X"F3FFFFFF73FFF7FF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xdb3z4_27950,
      ADR5 => cortexm0_u_logic_Axm2z4_27675,
      ADR2 => cortexm0_u_logic_Usl2z4_26098,
      ADR1 => cortexm0_u_logic_Uic3z4_27490,
      ADR4 => cortexm0_u_logic_Bmb3z4_27495,
      ADR3 => cortexm0_u_logic_N7c3z4_26499,
      O => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_Q
    );
  cortexm0_u_logic_Mmux_Jzzwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => X"AAF0F0F0F0F0F0F0"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Xdb3z4_27950,
      ADR2 => cortexm0_u_logic_Axm2z4_27675,
      ADR3 => cortexm0_u_logic_Fhc3z4_27491,
      ADR4 => cortexm0_u_logic_Ipb3z4_27461,
      ADR5 => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_Q,
      O => cortexm0_u_logic_Jzzwx4
    );
  cortexm0_u_logic_G8n2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_G8n2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_G8n2z4_IN,
      O => cortexm0_u_logic_G8n2z4_27476,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Axm2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y100",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Axm2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Axm2z4_IN,
      O => cortexm0_u_logic_Axm2z4_27675,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_hwdata_o_29_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y105",
      INIT => X"0044C0C4084CC8CC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_Rtpvx4,
      ADR0 => cortexm0_u_logic_Qr42z4_26784,
      ADR2 => cortexm0_u_logic_Oq42z4,
      ADR5 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR4 => cortexm0_u_logic_Hc1wx4,
      O => hwdata(29)
    );
  cortexm0_u_logic_Tqs2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y106",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tqs2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Tqs2z4_IN,
      O => cortexm0_u_logic_Tqs2z4_26093,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Odzwx4_Vdzwx4_AND_4574_o2_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y106",
      INIT => X"0A00CECC0A000A00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Svs2z4_25914,
      ADR0 => cortexm0_u_logic_Ipn2z4_26916,
      ADR3 => cortexm0_u_logic_Nnc3z4_26920,
      ADR1 => cortexm0_u_logic_Ble3z4_25919,
      ADR5 => cortexm0_u_logic_Lee3z4_25918,
      ADR4 => cortexm0_u_logic_Azs2z4_25915,
      O => N1276
    );
  cortexm0_u_logic_Oihvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y137",
      INIT => X"AAAABBFBAAAABBBB"
    )
    port map (
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => ahbmi_hready_IBUF_0,
      ADR5 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR3 => ahbmi_hresp_1_IBUF_0,
      ADR0 => cortexm0_u_logic_Zpx2z4_27826,
      O => N397
    );
  cortexm0_u_logic_Dq53z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dq53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Dq53z4_IN,
      O => cortexm0_u_logic_Dq53z4_27102,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_M3e3z4_cortexm0_u_logic_M3e3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gm1wx417_23496,
      O => cortexm0_u_logic_Gm1wx417_0
    );
  cortexm0_u_logic_Gm1wx416 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y132"
    )
    port map (
      IA => N1824,
      IB => N1825,
      O => cortexm0_u_logic_Gm1wx417_23496,
      SEL => cortexm0_u_logic_Svk2z4_26218
    );
  cortexm0_u_logic_Gm1wx416_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => X"FFF05FF0FFF05FFF"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_H3d3z4_3_26364,
      ADR4 => cortexm0_u_logic_T1d3z4_26219,
      ADR0 => cortexm0_u_logic_M3e3z4_26039,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_Snd3z4_26018,
      O => N1824
    );
  cortexm0_u_logic_Gm1wx416_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => X"FFFFAAAFFFFFFAFF"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR2 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_X1e3z4_26027,
      ADR3 => cortexm0_u_logic_Hpd3z4_26026,
      ADR4 => cortexm0_u_logic_H3d3z4_26335,
      O => N1825
    );
  cortexm0_u_logic_Ll1wx44_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => X"00FF0000AAFFAAAA"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Xd8wx4,
      ADR3 => cortexm0_u_logic_Gm1wx4,
      ADR0 => cortexm0_u_logic_Pri3z4_12_0,
      ADR5 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      O => N618
    );
  cortexm0_u_logic_M3e3z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_M3e3z4_CLK,
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => cortexm0_u_logic_M3e3z4_26039,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Aj1wx4 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y132",
      INIT => X"FFFFFFFFFFFFF2F3"
    )
    port map (
      ADR0 => cortexm0_u_logic_Imnwx4_27734,
      ADR2 => N339,
      ADR4 => N618,
      ADR3 => cortexm0_u_logic_Ll1wx43_28397,
      ADR1 => cortexm0_u_logic_Ll1wx42_26800,
      ADR5 => cortexm0_u_logic_B8nwx4_Havwx4_AND_4151_o_26536,
      O => cortexm0_u_logic_Aj1wx4_29069
    );
  cortexm0_u_logic_Xdb3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y99",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_L0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xdb3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xdb3z4_IN,
      O => cortexm0_u_logic_Xdb3z4_27950,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6041_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => X"CF00CFCF45004545"
    )
    port map (
      ADR0 => cortexm0_u_logic_T253z4_27147,
      ADR4 => cortexm0_u_logic_Kt33z4_26723,
      ADR2 => cortexm0_u_logic_Ehz2z4_26727,
      ADR3 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      ADR1 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      O => cortexm0_u_logic_F872z4_M872z4_AND_6041_o2_27146
    );
  cortexm0_u_logic_Isi2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Isi2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Isi2z4_IN,
      O => cortexm0_u_logic_Isi2z4_26726,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zwcvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y135",
      INIT => X"1010101155555555"
    )
    port map (
      ADR5 => cortexm0_u_logic_Pdi2z4_26491,
      ADR2 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o9_26674,
      ADR3 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o7,
      ADR1 => cortexm0_u_logic_H67wx4_O67wx4_AND_1705_o5,
      ADR0 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o,
      O => cortexm0_u_logic_Zwcvx4
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6041_o5_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y135",
      INIT => X"CCFF00FFFFFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_X2j2z4_28497,
      ADR4 => cortexm0_u_logic_Bf9wx4,
      ADR3 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o3_27148,
      ADR5 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o2_27146,
      O => N1427
    );
  cortexm0_u_logic_Kt33z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kt33z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kt33z4_IN,
      O => cortexm0_u_logic_Kt33z4_26723,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6041_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y135",
      INIT => X"0505F50535353535"
    )
    port map (
      ADR1 => cortexm0_u_logic_V1l2z4_26711,
      ADR0 => cortexm0_u_logic_Rhi2z4_26378,
      ADR3 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o1_27144,
      ADR2 => cortexm0_u_logic_Duc2z4_0,
      ADR4 => N1427,
      ADR5 => cortexm0_u_logic_Kuc2z4,
      O => cortexm0_u_logic_F872z4_M872z4_AND_6041_o
    );
  cortexm0_u_logic_Fhc3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fhc3z4_CLK,
      I => cortexm0_u_logic_Z0nvx4,
      O => cortexm0_u_logic_Fhc3z4_27491,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Z0nvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y102",
      INIT => X"DF02FF00FF00FF00"
    )
    port map (
      ADR4 => cortexm0_u_logic_Y9t2z4_26783,
      ADR0 => cortexm0_u_logic_K3l2z4_26454,
      ADR5 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_Fhc3z4_27491,
      ADR1 => cortexm0_u_logic_K55xx4_R55xx4_AND_5295_o,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_Z0nvx4
    );
  cortexm0_u_logic_Zpx2z4_cortexm0_u_logic_Zpx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N696_pack_10,
      O => N696
    );
  cortexm0_u_logic_Ppzvx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X38Y136"
    )
    port map (
      IA => N1526,
      IB => N1527,
      O => N696_pack_10,
      SEL => cortexm0_u_logic_Pri3z4_26_0
    );
  cortexm0_u_logic_Ppzvx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X38Y136",
      INIT => X"FFBBFFBBFABAFABA"
    )
    port map (
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502,
      ADR3 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR2 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      O => N1526
    );
  cortexm0_u_logic_Ppzvx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X38Y136",
      INIT => X"FFF30000FAF20000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_W6iwx4,
      ADR3 => cortexm0_u_logic_S0twx4_Z0twx4_AND_3870_o,
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR5 => cortexm0_u_logic_Vctwx4_Cdtwx4_AND_3918_o_26502,
      O => N1527
    );
  cortexm0_u_logic_Oihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y136",
      INIT => X"FAF0FCFCF0F0FCFC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Zpx2z4_27826,
      ADR5 => cortexm0_u_logic_Roh2z4_24_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_G6pvx4,
      ADR2 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N398
    );
  cortexm0_u_logic_Zpx2z4 : X_FF
    generic map(
      LOC => "SLICE_X38Y136",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zpx2z4_CLK,
      I => cortexm0_u_logic_Oihvx4_23565,
      O => cortexm0_u_logic_Zpx2z4_27826,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Oihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X38Y136",
      INIT => X"FFF00F00FFB84700"
    )
    port map (
      ADR3 => N397,
      ADR1 => N36,
      ADR2 => N695,
      ADR0 => N696,
      ADR4 => N398,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Oihvx4_23565
    );
  cortexm0_u_logic_Aea3z4_cortexm0_u_logic_Aea3z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1052_o,
      O => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1052_o_0
    );
  cortexm0_u_logic_Aea3z4_cortexm0_u_logic_Aea3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M5tvx4_pack_8,
      O => cortexm0_u_logic_M5tvx4
    );
  cortexm0_u_logic_X3pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => X"FFFBFFFFFFFBFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      ADR2 => cortexm0_u_logic_Kop2z4_26582,
      ADR1 => cortexm0_u_logic_Lz93z4_26581,
      ADR5 => '1',
      O => cortexm0_u_logic_X3pwx4
    );
  cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1052_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => X"20000080"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      ADR2 => cortexm0_u_logic_Kop2z4_26582,
      ADR1 => cortexm0_u_logic_Lz93z4_26581,
      O => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1052_o
    );
  cortexm0_u_logic_Ts5wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => X"00000A0000000A00"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Kop2z4_26582,
      ADR3 => cortexm0_u_logic_Lz93z4_26581,
      ADR0 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR5 => '1',
      O => cortexm0_u_logic_Ts5wx4
    );
  cortexm0_u_logic_M5tvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => X"00000500"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Kop2z4_26582,
      ADR3 => cortexm0_u_logic_Lz93z4_26581,
      ADR0 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      O => cortexm0_u_logic_M5tvx4_pack_8
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => X"0000055505550555"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Aea3z4_28262,
      ADR4 => cortexm0_u_logic_Ztc3z4_26314,
      ADR2 => cortexm0_u_logic_Gxk2z4_26315,
      ADR5 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o1_27922
    );
  cortexm0_u_logic_Aea3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aea3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aea3z4_IN,
      O => cortexm0_u_logic_Aea3z4_28262,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y119",
      INIT => X"003000F03030F0F0"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_Lul2z4_26877,
      ADR1 => cortexm0_u_logic_Ts5wx4,
      ADR2 => cortexm0_u_logic_X3pwx4,
      ADR3 => cortexm0_u_logic_Jsc3z4_26878,
      ADR5 => cortexm0_u_logic_M5tvx4,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o4_26090
    );
  cortexm0_u_logic_Nyvwx4_8_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y107",
      INIT => X"8CFFEFFFFFFFFFFF"
    )
    port map (
      ADR5 => cortexm0_u_logic_Vve3z4_26295,
      ADR2 => cortexm0_u_logic_Gcb3z4_26845,
      ADR3 => cortexm0_u_logic_Y9l2z4_26296,
      ADR0 => cortexm0_u_logic_Kss2z4_27366,
      ADR4 => cortexm0_u_logic_Kkb3z4_26846,
      ADR1 => cortexm0_u_logic_Tqs2z4_26093,
      O => cortexm0_u_logic_Nyvwx4_3(8)
    );
  cortexm0_u_logic_Kss2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y107",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Qztvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kss2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kss2z4_IN,
      O => cortexm0_u_logic_Kss2z4_27366,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Nyvwx4_8_2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y107",
      INIT => X"F0F0000000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_H2f3z4_28478,
      ADR2 => cortexm0_u_logic_T8f3z4_28479,
      ADR4 => cortexm0_u_logic_Nyvwx4_3(8),
      O => cortexm0_u_logic_Nyvwx4
    );
  cortexm0_u_logic_Y9l2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y108",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Y9l2z4_CLK,
      I => cortexm0_u_logic_I0ivx4,
      O => cortexm0_u_logic_Y9l2z4_26296,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_I0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y108",
      INIT => X"44CC50F054FC50F0"
    )
    port map (
      ADR3 => cortexm0_u_logic_Mxa2z4,
      ADR5 => cortexm0_u_logic_Yz4wx4,
      ADR1 => cortexm0_u_logic_D9ovx4,
      ADR2 => cortexm0_u_logic_Y9l2z4_26296,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR4 => hwdata(9),
      O => cortexm0_u_logic_I0ivx4
    );
  cortexm0_u_logic_Mmux_Mczwx411 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y108",
      INIT => X"F5FFD5FFF500D500"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kkb3z4_26846,
      ADR1 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR2 => cortexm0_u_logic_Yizwx4,
      ADR3 => cortexm0_u_logic_Nyvwx4,
      ADR4 => cortexm0_u_logic_Gyvwx4,
      ADR5 => N1170,
      O => cortexm0_u_logic_Mczwx4
    );
  cortexm0_u_logic_Mmux_Mczwx411_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y108",
      INIT => X"FFFFF7FF44004400"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vve3z4_26295,
      ADR3 => cortexm0_u_logic_Y9l2z4_26296,
      ADR0 => cortexm0_u_logic_Tqs2z4_26093,
      ADR2 => N262,
      ADR4 => cortexm0_u_logic_T1i2z4_11_L0i2z4_11_AND_4596_o,
      ADR5 => cortexm0_u_logic_Yizwx4,
      O => N1170
    );
  cortexm0_u_logic_Oytvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => X"0000000000000001"
    )
    port map (
      ADR0 => cortexm0_u_logic_M5f3z4_27958,
      ADR1 => cortexm0_u_logic_Aze3z4_26306,
      ADR4 => cortexm0_u_logic_Dhb3z4_27959,
      ADR5 => cortexm0_u_logic_Ddi3z4_27960,
      ADR3 => cortexm0_u_logic_Ogo2z4_27123,
      ADR2 => cortexm0_u_logic_Z2h3z4_27961,
      O => cortexm0_u_logic_Oytvx41_27957
    );
  cortexm0_u_logic_M5f3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_M5f3z4_CLK,
      I => cortexm0_u_logic_Armvx4,
      O => cortexm0_u_logic_M5f3z4_27958,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Armvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => X"CF0FCC00EFAFEEAA"
    )
    port map (
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_Iwh2z4_8_0,
      ADR5 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR4 => cortexm0_u_logic_M5f3z4_27958,
      ADR0 => cortexm0_u_logic_W3f3z4_27502,
      ADR2 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => cortexm0_u_logic_Armvx4
    );
  cortexm0_u_logic_Ogo2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ogo2z4_CLK,
      I => cortexm0_u_logic_Nnmvx4,
      O => cortexm0_u_logic_Ogo2z4_27123,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nnmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => X"BF3FBB33AF0FAA00"
    )
    port map (
      ADR0 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_Iwh2z4_21_0,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR4 => cortexm0_u_logic_Ogo2z4_27123,
      ADR5 => cortexm0_u_logic_Ieh3z4_27122,
      ADR2 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => cortexm0_u_logic_Nnmvx4
    );
  cortexm0_u_logic_Aze3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aze3z4_CLK,
      I => cortexm0_u_logic_Tqmvx4,
      O => cortexm0_u_logic_Aze3z4_26306,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y114",
      INIT => X"F2FF22FFF2F22222"
    )
    port map (
      ADR4 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_Iwh2z4_9_0,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => cortexm0_u_logic_Aze3z4_26306,
      ADR0 => cortexm0_u_logic_Kxe3z4_26293,
      ADR3 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => cortexm0_u_logic_Tqmvx4
    );
  hwdata_23_hwdata_23_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4,
      O => cortexm0_u_logic_V4ovx4_0
    );
  hwdata_23_hwdata_23_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o,
      O => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_0
    );
  cortexm0_u_logic_Mmux_hwdata_o_23_11 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y109",
      INIT => X"000CF3FF000CF3FF"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR2 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o,
      ADR5 => '1',
      O => hwdata(23)
    );
  cortexm0_u_logic_V4ovx41 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y109",
      INIT => X"0008A2AA"
    )
    port map (
      ADR0 => cortexm0_u_logic_K3l2z4_26454,
      ADR4 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR2 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_U052z4_B152z4_AND_5742_o,
      O => cortexm0_u_logic_V4ovx4
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y109",
      INIT => X"0000033300000333"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Adt2z4_26547,
      ADR4 => cortexm0_u_logic_Fhc3z4_27491,
      ADR3 => cortexm0_u_logic_Ipb3z4_27461,
      ADR2 => cortexm0_u_logic_Ts5wx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o7
    );
  cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_2 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y109",
      INIT => X"AA000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o_4_Q,
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Fhc3z4_27491,
      ADR3 => cortexm0_u_logic_Ipb3z4_27461,
      ADR2 => '1',
      O => cortexm0_u_logic_Q60xx4_T1i2z4_4_AND_4640_o
    );
  cortexm0_u_logic_hwdata_o_24_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y111",
      INIT => X"04CC04CC04048C8C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR2 => cortexm0_u_logic_Xr42z4_Es42z4_AND_5708_o,
      ADR0 => cortexm0_u_logic_Qr42z4_26784,
      ADR5 => cortexm0_u_logic_Oq42z4,
      ADR4 => cortexm0_u_logic_Zhyvx4,
      ADR3 => cortexm0_u_logic_P12wx4,
      O => hwdata(24)
    );
  cortexm0_u_logic_J7b3z4_cortexm0_u_logic_J7b3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_E0uvx4_pack_4,
      O => cortexm0_u_logic_E0uvx4
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"0031313100F5F5F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_E0uvx4,
      ADR0 => cortexm0_u_logic_Gcb3z4_26845,
      ADR5 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_J7b3z4_28377,
      ADR3 => cortexm0_u_logic_F4c3z4_27474,
      ADR4 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o4_28376
    );
  cortexm0_u_logic_N1uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"FFF7FFFFFFF7FFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_Kop2z4_26582,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      ADR5 => '1',
      O => cortexm0_u_logic_N1uvx4
    );
  cortexm0_u_logic_E0uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"FFFFF7FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_Kop2z4_26582,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      O => cortexm0_u_logic_E0uvx4_pack_4
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"5F005F5F13001313"
    )
    port map (
      ADR2 => cortexm0_u_logic_Japwx4,
      ADR0 => cortexm0_u_logic_Rsa3z4_27965,
      ADR3 => cortexm0_u_logic_N1uvx4,
      ADR4 => cortexm0_u_logic_Pcd3z4_27184,
      ADR5 => cortexm0_u_logic_E0uvx4,
      ADR1 => cortexm0_u_logic_Kss2z4_27366,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o2_27728
    );
  cortexm0_u_logic_J7b3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_J7b3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_J7b3z4_IN,
      O => cortexm0_u_logic_J7b3z4_28377,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ujpwx4_Bkpwx4_AND_3462_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y118",
      INIT => X"DD0D0000DD0DDD0D"
    )
    port map (
      ADR3 => cortexm0_u_logic_K7pwx4,
      ADR2 => cortexm0_u_logic_Xdb3z4_27950,
      ADR4 => cortexm0_u_logic_Qwowx4_0,
      ADR5 => cortexm0_u_logic_Pab3z4_26697,
      ADR1 => cortexm0_u_logic_N1uvx4,
      ADR0 => cortexm0_u_logic_J9d3z4_27951,
      O => N1618
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y117",
      INIT => X"0F3F3F3F0FFFFFFF"
    )
    port map (
      ADR0 => '1',
      ADR5 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR3 => cortexm0_u_logic_Usl2z4_26098,
      ADR4 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR1 => cortexm0_u_logic_Vgs2z4_26100,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o3_29866
    );
  cortexm0_u_logic_N4rvx41_SW0_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y117",
      INIT => X"DDCCDDCCDDCCD5C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_U7w2z4_26111,
      ADR5 => cortexm0_u_logic_Ywi2z4_26112,
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR4 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_Lstwx42_26294,
      ADR1 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_26087,
      O => N1467
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y117",
      INIT => X"00F5F5F500313131"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ara3z4_26091,
      ADR0 => cortexm0_u_logic_T7d3z4_26092,
      ADR1 => cortexm0_u_logic_Tqs2z4_26093,
      ADR5 => cortexm0_u_logic_E0uvx4,
      ADR2 => cortexm0_u_logic_N1uvx4,
      ADR4 => cortexm0_u_logic_Japwx4,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o2_29867
    );
  cortexm0_u_logic_D4a3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y117",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_D4a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_D4a3z4_IN,
      O => cortexm0_u_logic_D4a3z4_26088,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y117",
      INIT => X"50F0000000000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_H6tvx4,
      ADR2 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o3_29866,
      ADR3 => cortexm0_u_logic_D4a3z4_26088,
      ADR5 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o4_26090,
      ADR4 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o2_29867,
      O => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o5_26087
    );
  cortexm0_u_logic_B2i3z4_cortexm0_u_logic_B2i3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_17_pack_5,
      O => hwdata(17)
    );
  cortexm0_u_logic_Mmux_H3ivx413 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y112",
      INIT => X"FFFFFFFFFF45FF75"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR1 => cortexm0_u_logic_Qr42z4_26784,
      ADR0 => cortexm0_u_logic_Uvzvx4,
      ADR4 => cortexm0_u_logic_Wa0wx4,
      ADR3 => hwdata(17),
      ADR5 => cortexm0_u_logic_Cztvx4_28168,
      O => cortexm0_u_logic_Mmux_H3ivx413_29862
    );
  cortexm0_u_logic_Yw0wx49 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y112",
      INIT => X"CC00CC00CC00CC00"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Yw0wx43_26575,
      ADR3 => cortexm0_u_logic_Yw0wx48_26576,
      ADR5 => '1',
      O => cortexm0_u_logic_Yw0wx4
    );
  cortexm0_u_logic_Mmux_hwdata_o_17_11 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y112",
      INIT => X"1050BFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR2 => cortexm0_u_logic_Y9t2z4_26783,
      ADR0 => cortexm0_u_logic_Qr42z4_26784,
      ADR1 => cortexm0_u_logic_Yw0wx43_26575,
      ADR3 => cortexm0_u_logic_Yw0wx48_26576,
      O => hwdata_17_pack_5
    );
  cortexm0_u_logic_B2i3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y112",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_B2i3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_B2i3z4_IN,
      O => cortexm0_u_logic_B2i3z4_28475,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_H3ivx414 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y112",
      INIT => X"FFFFFFFFFFFFFFCF"
    )
    port map (
      ADR0 => '1',
      ADR3 => hwdata(21),
      ADR5 => cortexm0_u_logic_V4ovx4_0,
      ADR2 => cortexm0_u_logic_Vr32z4_Cs32z4_AND_5569_o,
      ADR4 => cortexm0_u_logic_Mmux_H3ivx412_26776,
      ADR1 => cortexm0_u_logic_Mmux_H3ivx413_29862,
      O => cortexm0_u_logic_Mmux_H3ivx414_29861
    );
  cortexm0_u_logic_Mmux_H3ivx415 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y112",
      INIT => X"CCCCCC8CCCCCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_D9ovx4,
      ADR3 => hwdata(20),
      ADR2 => cortexm0_u_logic_Jm5xx4_Qm5xx4_AND_5362_o,
      ADR5 => cortexm0_u_logic_Sx3wx4,
      ADR0 => hwdata(19),
      ADR4 => cortexm0_u_logic_Mmux_H3ivx414_29861,
      O => cortexm0_u_logic_Mmux_H3ivx415_26525
    );
  cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"040744770F0FFFFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => cortexm0_u_logic_Mbt2z4_29865,
      ADR3 => ahbmi_hrdata_26_IBUF_0,
      ADR5 => cortexm0_u_logic_Vssvx4,
      ADR2 => cortexm0_u_logic_Pxb3z4_26589,
      ADR4 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o4_29863
    );
  cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"FEFCEECCFAF0AA00"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bec3z4_26703,
      ADR0 => cortexm0_u_logic_M5tvx4,
      ADR1 => cortexm0_u_logic_H6tvx4,
      ADR5 => cortexm0_u_logic_Gha3z4_28916,
      ADR4 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_M2b3z4_27979,
      O => N1369
    );
  cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"FFFFF0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR5 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_26590,
      ADR2 => cortexm0_u_logic_Lcowx4_Yw7wx4_OR_973_o,
      ADR4 => cortexm0_u_logic_Zoqwx4_Gpqwx4_AND_3581_o,
      O => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o
    );
  cortexm0_u_logic_Mbt2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_U1uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mbt2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Mbt2z4_IN,
      O => cortexm0_u_logic_Mbt2z4_29865,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y116",
      INIT => X"ABABAAAA00AB00AA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Bzowx4,
      ADR0 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      ADR4 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o4_29863,
      ADR2 => cortexm0_u_logic_A6tvx4,
      ADR1 => N1369,
      ADR5 => cortexm0_u_logic_Tkdwx4,
      O => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o5_26590
    );
  cortexm0_u_logic_C4b3z4_cortexm0_u_logic_C4b3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o_pack_6,
      O => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o
    );
  cortexm0_u_logic_C4b3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_C4b3z4_CLK,
      I => cortexm0_u_logic_Xsmvx4,
      O => cortexm0_u_logic_C4b3z4_27970,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => X"DDFD55F5CCFC00F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iwh2z4_1_0,
      ADR4 => cortexm0_u_logic_X7tvx4,
      ADR0 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => cortexm0_u_logic_C4b3z4_27970,
      ADR3 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR2 => cortexm0_u_logic_Qfa3z4_28908,
      O => cortexm0_u_logic_Xsmvx4
    );
  cortexm0_u_logic_X7tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => X"5F1300005F130000"
    )
    port map (
      ADR0 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_K3l2z4_26454,
      ADR4 => cortexm0_u_logic_Tna3z4_27610,
      ADR3 => cortexm0_u_logic_F2o2z4_27921,
      ADR1 => cortexm0_u_logic_Oytvx4,
      ADR5 => '1',
      O => cortexm0_u_logic_X7tvx4
    );
  cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o1 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => X"FFB3FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Japwx4,
      ADR2 => cortexm0_u_logic_K3l2z4_26454,
      ADR4 => cortexm0_u_logic_Tna3z4_27610,
      ADR3 => cortexm0_u_logic_F2o2z4_27921,
      ADR1 => cortexm0_u_logic_Oytvx4,
      O => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o_pack_6
    );
  cortexm0_u_logic_Ddi3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ddi3z4_CLK,
      I => cortexm0_u_logic_Gnmvx4,
      O => cortexm0_u_logic_Ddi3z4_27960,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Gnmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => X"F222F222FFFFF222"
    )
    port map (
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_Iwh2z4_22_0,
      ADR5 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => cortexm0_u_logic_Ddi3z4_27960,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => cortexm0_u_logic_Cma3z4_27985,
      O => cortexm0_u_logic_Gnmvx4
    );
  cortexm0_u_logic_Oytvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y113",
      INIT => X"A0000000A0000000"
    )
    port map (
      ADR5 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Oytvx41_27957,
      ADR3 => cortexm0_u_logic_Oytvx42_27963,
      ADR2 => cortexm0_u_logic_Oytvx43_27969,
      ADR0 => cortexm0_u_logic_Oytvx44_27976,
      O => cortexm0_u_logic_Oytvx4
    );
  cortexm0_u_logic_Fvz2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y123",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fvz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fvz2z4_IN,
      O => cortexm0_u_logic_Fvz2z4_27909,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mmux_Kih2z411 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y129",
      INIT => X"10301133EFCFEECC"
    )
    port map (
      ADR3 => cortexm0_u_logic_C3z2z4_27135,
      ADR1 => cortexm0_u_logic_Bx9vx4_H1cwx4_AND_2232_o,
      ADR0 => cortexm0_u_logic_Y29wx4,
      ADR4 => cortexm0_u_logic_W19wx4,
      ADR2 => cortexm0_u_logic_Rtpvx4,
      ADR5 => cortexm0_u_logic_Wzawx4,
      O => cortexm0_u_logic_Kih2z4
    );
  cortexm0_u_logic_haddr_o_9_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y129",
      INIT => X"F888F888FFFFF888"
    )
    port map (
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_n16534_7_0,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_10_0,
      O => haddr(9)
    );
  cortexm0_u_logic_Rtpvx44 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y129",
      INIT => X"00F3F3F300515151"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uu73z4_27455,
      ADR1 => cortexm0_u_logic_Cc53z4_27344,
      ADR3 => cortexm0_u_logic_Ymo2z4_27345,
      ADR5 => cortexm0_u_logic_Op52z4_Zk52z4_OR_1169_o,
      ADR2 => cortexm0_u_logic_Sk52z4_Bm52z4_OR_1166_o,
      ADR4 => cortexm0_u_logic_C51xx4,
      O => cortexm0_u_logic_Rtpvx44_27941
    );
  cortexm0_u_logic_haddr_o_20_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y131",
      INIT => X"EAFFEAEAC0FFC0C0"
    )
    port map (
      ADR0 => cortexm0_u_logic_n16534_18_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_Fj0wx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_21_0,
      O => haddr(20)
    );
  cortexm0_u_logic_Y92wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y131",
      INIT => X"0707777700070077"
    )
    port map (
      ADR5 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_24_0,
      ADR1 => cortexm0_u_logic_n16534_21_0,
      O => cortexm0_u_logic_Y92wx4
    );
  cortexm0_u_logic_B6j2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y131",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_B6j2z4_CLK,
      I => cortexm0_u_logic_K8ivx4,
      O => cortexm0_u_logic_B6j2z4_28412,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K8ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y131",
      INIT => X"3B0A3B0AFFFF0A0A"
    )
    port map (
      ADR3 => cortexm0_u_logic_Kaf3z4_27554,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR5 => cortexm0_u_logic_Df3wx4,
      ADR4 => cortexm0_u_logic_B6j2z4_28412,
      ADR0 => cortexm0_u_logic_H3wvx4_25946,
      ADR2 => cortexm0_u_logic_Y92wx4,
      O => cortexm0_u_logic_K8ivx4
    );
  cortexm0_u_logic_P54xx4_W54xx4_AND_5154_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y128",
      INIT => X"DDDDF5FFDD55F555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => cortexm0_u_logic_Qr42z4_26784,
      ADR2 => cortexm0_u_logic_Hf4xx4_Of4xx4_AND_5191_o,
      ADR4 => cortexm0_u_logic_Oq42z4,
      ADR1 => cortexm0_u_logic_Hc1wx4,
      ADR5 => cortexm0_u_logic_Rtpvx4,
      O => cortexm0_u_logic_P54xx4_W54xx4_AND_5154_o
    );
  cortexm0_u_logic_Ll63z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ll63z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ll63z4_IN,
      O => cortexm0_u_logic_Ll63z4_27453,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx48 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y128",
      INIT => X"8000000000000000"
    )
    port map (
      ADR3 => N1435,
      ADR0 => cortexm0_u_logic_Rtpvx41_27939,
      ADR2 => cortexm0_u_logic_Rtpvx42_27940,
      ADR4 => cortexm0_u_logic_Rtpvx47_27944,
      ADR1 => cortexm0_u_logic_Rtpvx44_27941,
      ADR5 => cortexm0_u_logic_Rtpvx46_0,
      O => cortexm0_u_logic_Rtpvx4
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6041_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y132",
      INIT => X"0F05FF5500000000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Sa13z4_26709,
      ADR2 => cortexm0_u_logic_Pfz2z4_27145,
      ADR3 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      ADR4 => cortexm0_u_logic_Ue9wx4,
      ADR5 => cortexm0_u_logic_N3ywx4,
      O => cortexm0_u_logic_F872z4_M872z4_AND_6041_o1_27144
    );
  cortexm0_u_logic_Ug0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y132",
      INIT => X"0045454500CFCFCF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Fj0wx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_21_0,
      ADR0 => cortexm0_u_logic_n16534_18_0,
      O => cortexm0_u_logic_Ug0wx4
    );
  cortexm0_u_logic_Tzg3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y132",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Tzg3z4_CLK,
      I => cortexm0_u_logic_M0kvx4,
      O => cortexm0_u_logic_Tzg3z4_26241,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_M0kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y132",
      INIT => X"33F3BBFB00F088F8"
    )
    port map (
      ADR0 => cortexm0_u_logic_B9g3z4_27149,
      ADR4 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Tzg3z4_26241,
      ADR2 => cortexm0_u_logic_H3wvx4_25946,
      ADR3 => cortexm0_u_logic_Ug0wx4,
      O => cortexm0_u_logic_M0kvx4
    );
  cortexm0_u_logic_Zr03z4_cortexm0_u_logic_Zr03z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qwowx4,
      O => cortexm0_u_logic_Qwowx4_0
    );
  cortexm0_u_logic_Zr03z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y122",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zr03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Zr03z4_IN,
      O => cortexm0_u_logic_Zr03z4_27912,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K7pwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y122",
      INIT => X"BFFFFFFFBFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kop2z4_26582,
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_Lz93z4_26581,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      ADR5 => '1',
      O => cortexm0_u_logic_K7pwx4
    );
  cortexm0_u_logic_Qwowx41 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y122",
      INIT => X"FFFF7FFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kop2z4_26582,
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR3 => cortexm0_u_logic_Lz93z4_26581,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_Qwowx4
    );
  cortexm0_u_logic_Taa3z4_cortexm0_u_logic_Taa3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o3_23986,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o3_0
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"0111033305550FFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Gza3z4_27968,
      ADR3 => cortexm0_u_logic_Japwx4,
      ADR5 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_Taa3z4_28951,
      ADR4 => cortexm0_u_logic_Ipb3z4_27461,
      ADR0 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o3
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"FF02FF02FF0AFFAA"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o3,
      ADR2 => cortexm0_u_logic_B2uvx4_0,
      ADR5 => cortexm0_u_logic_M5tvx4,
      ADR1 => cortexm0_u_logic_Fhc3z4_27491,
      ADR4 => cortexm0_u_logic_Adt2z4_26547,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o4
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o11 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"FB3BFB3BFB3BFB3B"
    )
    port map (
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_Vgwwx4_Chwwx4_AND_4288_o,
      ADR2 => cortexm0_u_logic_Oldwx4,
      ADR3 => cortexm0_u_logic_Zbwwx4_Gcwwx4_AND_4268_o,
      ADR1 => cortexm0_u_logic_L5owx4,
      ADR5 => '1',
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o1_29868
    );
  cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o3 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"3333FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_U18wx4,
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_L5owx4,
      O => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o3_23986
    );
  cortexm0_u_logic_Taa3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Taa3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Taa3z4_IN,
      O => cortexm0_u_logic_Taa3z4_28951,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y120",
      INIT => X"5F4C00004C4C0000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o1_29868,
      ADR0 => ahbmi_hrdata_28_IBUF_0,
      ADR1 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o4,
      ADR5 => N1616,
      ADR3 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o7,
      ADR2 => cortexm0_u_logic_B7owx4,
      O => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o
    );
  cortexm0_u_logic_Mjl2z4_cortexm0_u_logic_Mjl2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4wwx4,
      O => cortexm0_u_logic_Z4wwx4_0
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW4_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y124",
      INIT => X"FFFFFF0AFFFFFF00"
    )
    port map (
      ADR1 => '1',
      ADR3 => cortexm0_u_logic_Z6ovx4,
      ADR2 => ahblite_bridge_dmao_ready,
      ADR0 => cortexm0_u_logic_Mjl2z4_26580,
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o8_26790,
      O => N1227
    );
  cortexm0_u_logic_Mjl2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Mjl2z4_CLK,
      I => cortexm0_u_logic_Nmnvx4,
      O => cortexm0_u_logic_Mjl2z4_26580,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Nmnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y124",
      INIT => X"FFFEFFFFFFFE0000"
    )
    port map (
      ADR5 => N1226,
      ADR4 => cortexm0_u_logic_S6ovx4,
      ADR2 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o5_28917,
      ADR1 => N1227,
      ADR0 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o3_28918,
      ADR3 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o7_28919,
      O => cortexm0_u_logic_Nmnvx4
    );
  cortexm0_u_logic_Japwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y124",
      INIT => X"0200000002000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kop2z4_26582,
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => cortexm0_u_logic_Mjl2z4_26580,
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      ADR5 => '1',
      O => cortexm0_u_logic_Japwx4
    );
  cortexm0_u_logic_Z4wwx41 : X_LUT5
    generic map(
      LOC => "SLICE_X39Y124",
      INIT => X"00400000"
    )
    port map (
      ADR4 => cortexm0_u_logic_Kop2z4_26582,
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      ADR0 => cortexm0_u_logic_Mjl2z4_26580,
      ADR2 => cortexm0_u_logic_Lz93z4_26581,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_Z4wwx4
    );
  cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y124",
      INIT => X"5505FF0F11013303"
    )
    port map (
      ADR2 => cortexm0_u_logic_Zad3z4_27947,
      ADR0 => cortexm0_u_logic_Dhb3z4_27959,
      ADR1 => cortexm0_u_logic_Kkb3z4_26846,
      ADR5 => cortexm0_u_logic_E0uvx4,
      ADR3 => cortexm0_u_logic_N1uvx4,
      ADR4 => cortexm0_u_logic_Japwx4,
      O => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o1_28519
    );
  cortexm0_u_logic_S4qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y126",
      INIT => X"030133110F05FF55"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qi62z4_Xi62z4_AND_5937_o,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_8_0,
      ADR5 => cortexm0_u_logic_n16534_5_0,
      O => cortexm0_u_logic_S4qvx4
    );
  cortexm0_u_logic_I793z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_I793z4_CLK,
      I => cortexm0_u_logic_Pgnvx4,
      O => cortexm0_u_logic_I793z4_26413,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Pgnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y126",
      INIT => X"77334400F7F3F4F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_H3wvx4_25946,
      ADR5 => cortexm0_u_logic_S4qvx4,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR4 => cortexm0_u_logic_I793z4_26413,
      ADR3 => cortexm0_u_logic_Ycx2z4_26359,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_Pgnvx4
    );
  cortexm0_u_logic_Bv0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y126",
      INIT => X"02030A0F2233AAFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hy0wx4,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_18_0,
      ADR1 => cortexm0_u_logic_n16534_15_0,
      O => cortexm0_u_logic_Bv0wx4
    );
  cortexm0_u_logic_H4p2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_H4p2z4_CLK,
      I => cortexm0_u_logic_Tmjvx4,
      O => cortexm0_u_logic_H4p2z4_26387,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Tmjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y126",
      INIT => X"5C0CFFFF5C0C5C0C"
    )
    port map (
      ADR5 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => cortexm0_u_logic_Bv0wx4,
      ADR2 => cortexm0_u_logic_Df3wx4,
      ADR1 => cortexm0_u_logic_H4p2z4_26387,
      ADR3 => cortexm0_u_logic_Plx2z4_26388,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_Tmjvx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y127",
      INIT => X"D500FFFF0000FFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Fvovx4_26788,
      ADR5 => cortexm0_u_logic_Ekovx4,
      ADR3 => cortexm0_u_logic_Yuovx4,
      ADR1 => cortexm0_u_logic_Xxovx4,
      ADR4 => cortexm0_u_logic_Owovx4,
      ADR2 => cortexm0_u_logic_Z6ovx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o2_29874
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y127",
      INIT => X"EFFFFFFFCFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Jxovx4,
      ADR2 => cortexm0_u_logic_Ql0wx4,
      ADR3 => cortexm0_u_logic_Ug0wx4,
      ADR4 => cortexm0_u_logic_Fc0wx4,
      ADR1 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o1_29873,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o2_29874,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o3_28918
    );
  cortexm0_u_logic_Xxovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y127",
      INIT => X"004500CF4545CFCF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mtbwx4_Ttbwx4_AND_2138_o,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_10_0,
      ADR0 => cortexm0_u_logic_n16534_7_0,
      O => cortexm0_u_logic_Xxovx4
    );
  cortexm0_u_logic_Jlo2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Afyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jlo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jlo2z4_IN,
      O => cortexm0_u_logic_Jlo2z4_27456,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y127",
      INIT => X"FFFF070FFFFF77FF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ekovx4,
      ADR0 => cortexm0_u_logic_Yuovx4,
      ADR2 => cortexm0_u_logic_S4qvx4,
      ADR3 => cortexm0_u_logic_Jxovx4,
      ADR4 => cortexm0_u_logic_Gv92z4_Nv92z4_AND_6423_o,
      ADR5 => cortexm0_u_logic_Xxovx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o1_29873
    );
  cortexm0_u_logic_haddr_o_8_1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y130",
      INIT => X"FAF0FEFCAA00EECC"
    )
    port map (
      ADR5 => cortexm0_u_logic_n16534_6_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_F32wx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_9_0,
      O => haddr(8)
    );
  cortexm0_u_logic_Eruwx44 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y130",
      INIT => X"330000003F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Jlo2z4_27456,
      ADR2 => cortexm0_u_logic_Uyu2z4_27457,
      ADR5 => cortexm0_u_logic_Fgm2z4_26040,
      ADR4 => cortexm0_u_logic_Sjj2z4_26041,
      ADR3 => cortexm0_u_logic_Wzy2z4_26030,
      O => cortexm0_u_logic_Eruwx44_27026
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW3_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y125",
      INIT => X"FF30FFBAFF30FF30"
    )
    port map (
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => ahblite_bridge_dmao_ready,
      ADR3 => cortexm0_u_logic_Yuovx4,
      ADR1 => cortexm0_u_logic_Z6ovx4,
      ADR2 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o8_26790,
      O => N1224
    );
  cortexm0_u_logic_Lz93z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y125",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lz93z4_CLK,
      I => cortexm0_u_logic_Jknvx4,
      O => cortexm0_u_logic_Lz93z4_26581,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Jknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y125",
      INIT => X"FFFFFEFFFF00FE00"
    )
    port map (
      ADR5 => N1223,
      ADR3 => cortexm0_u_logic_S6ovx4,
      ADR4 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o5_28917,
      ADR0 => N1224,
      ADR2 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o3_28918,
      ADR1 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o7_28919,
      O => cortexm0_u_logic_Jknvx4
    );
  cortexm0_u_logic_Z6ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y125",
      INIT => X"005F5F5F00131313"
    )
    port map (
      ADR5 => cortexm0_u_logic_F32wx4,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_9_0,
      ADR0 => cortexm0_u_logic_n16534_6_0,
      O => cortexm0_u_logic_Z6ovx4
    );
  cortexm0_u_logic_Szr2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Szr2z4_CLK,
      I => cortexm0_u_logic_Ohivx4,
      O => cortexm0_u_logic_Szr2z4_26934,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ohivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y125",
      INIT => X"5D0CFFFF5D0C0C0C"
    )
    port map (
      ADR3 => cortexm0_u_logic_Jex2z4_26933,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR4 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Szr2z4_26934,
      ADR1 => cortexm0_u_logic_H3wvx4_25946,
      ADR2 => cortexm0_u_logic_Z6ovx4,
      O => cortexm0_u_logic_Ohivx4
    );
  cortexm0_u_logic_X0c3z4_cortexm0_u_logic_X0c3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_7_pack_2,
      O => hwdata(7)
    );
  cortexm0_u_logic_Mmux_hwdata_o_15_11 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y100",
      INIT => X"0A0A5F5F0A0A5F5F"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Z62wx4,
      ADR2 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR0 => cortexm0_u_logic_Wq5wx4,
      ADR5 => '1',
      O => hwdata(15)
    );
  cortexm0_u_logic_hwdata_o_7_1 : X_LUT5
    generic map(
      LOC => "SLICE_X40Y100",
      INIT => X"0C0C0C0C"
    )
    port map (
      ADR0 => '1',
      ADR1 => cortexm0_u_logic_Y9t2z4_26783,
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_K952z4_R952z4_AND_5775_o,
      ADR4 => '1',
      O => hwdata_7_pack_2
    );
  cortexm0_u_logic_X0c3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y100",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_X0c3z4_CLK,
      I => cortexm0_u_logic_W0ivx4,
      O => cortexm0_u_logic_X0c3z4_27478,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_W0ivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y100",
      INIT => X"33FF135F30F00000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Douvx4,
      ADR0 => cortexm0_u_logic_Yz4wx4,
      ADR4 => cortexm0_u_logic_D9ovx4,
      ADR5 => cortexm0_u_logic_X0c3z4_27478,
      ADR1 => cortexm0_u_logic_Fsyvx4,
      ADR2 => hwdata(7),
      O => cortexm0_u_logic_W0ivx4
    );
  cortexm0_u_logic_Rnovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y133",
      INIT => X"101150553033F0FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Nozvx4,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_26_0,
      ADR1 => cortexm0_u_logic_n16534_23_0,
      O => cortexm0_u_logic_Rnovx4
    );
  cortexm0_u_logic_Lgi3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y133",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lgi3z4_CLK,
      I => cortexm0_u_logic_C1lvx4,
      O => cortexm0_u_logic_Lgi3z4_27054,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C1lvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y133",
      INIT => X"0AFF0A00CEFFCECC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Zpx2z4_27826,
      ADR2 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR4 => cortexm0_u_logic_Lgi3z4_27054,
      ADR1 => cortexm0_u_logic_H3wvx4_25946,
      ADR5 => cortexm0_u_logic_Rnovx4,
      O => cortexm0_u_logic_C1lvx4
    );
  cortexm0_u_logic_Ql0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y133",
      INIT => X"0031313100F5F5F5"
    )
    port map (
      ADR2 => cortexm0_u_logic_Wo0wx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_20_0,
      ADR1 => cortexm0_u_logic_n16534_17_0,
      O => cortexm0_u_logic_Ql0wx4
    );
  cortexm0_u_logic_L7p2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y133",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_L7p2z4_CLK,
      I => cortexm0_u_logic_Xvjvx4,
      O => cortexm0_u_logic_L7p2z4_26240,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Xvjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y133",
      INIT => X"7520FFFF75207520"
    )
    port map (
      ADR2 => cortexm0_u_logic_Zjq2z4_27078,
      ADR1 => cortexm0_u_logic_Pxyvx4,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_L7p2z4_26240,
      ADR5 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => cortexm0_u_logic_Ql0wx4,
      O => cortexm0_u_logic_Xvjvx4
    );
  cortexm0_u_logic_F8v2z4_cortexm0_u_logic_F8v2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(11),
      O => cortexm0_u_logic_Roh2z4_11_0
    );
  cortexm0_u_logic_F8v2z4_cortexm0_u_logic_F8v2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(10),
      O => cortexm0_u_logic_Roh2z4_10_0
    );
  cortexm0_u_logic_F8v2z4_cortexm0_u_logic_F8v2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(9),
      O => cortexm0_u_logic_Roh2z4_9_0
    );
  cortexm0_u_logic_F8v2z4_cortexm0_u_logic_F8v2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(8),
      O => cortexm0_u_logic_Roh2z4_8_0
    );
  cortexm0_u_logic_F8v2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_F8v2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F8v2z4_IN,
      O => cortexm0_u_logic_F8v2z4_27525,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Fhx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y125",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Fhx2z4_27309,
      ADR5 => '1',
      O => cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Fhx2z4_rt_24445
    );
  ahbmo_htrans_0_OBUF_1_84_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y125",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_84_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_11_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y125"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_7_Q_28696,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_11_Q_28700,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_11_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(11),
      O(2) => cortexm0_u_logic_Roh2z4(10),
      O(1) => cortexm0_u_logic_Roh2z4(9),
      O(0) => cortexm0_u_logic_Roh2z4(8),
      S(3) => cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Fhx2z4_rt_24445,
      S(2) => cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Gmd3z4_rt_24438,
      S(1) => cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Ufx2z4_rt_24448,
      S(0) => cortexm0_u_logic_F8v2z4_cortexm0_u_logic_V4d3z4_rt_24454
    );
  cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Gmd3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y125",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Gmd3z4_27869,
      ADR5 => '1',
      O => cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Gmd3z4_rt_24438
    );
  ahbmo_htrans_0_OBUF_1_85_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y125",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_85_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Ufx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y125",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Ufx2z4_27663,
      ADR5 => '1',
      O => cortexm0_u_logic_F8v2z4_cortexm0_u_logic_Ufx2z4_rt_24448
    );
  ahbmo_htrans_0_OBUF_1_86_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y125",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_86_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_F8v2z4_cortexm0_u_logic_V4d3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y125",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_V4d3z4_28256,
      ADR5 => '1',
      O => cortexm0_u_logic_F8v2z4_cortexm0_u_logic_V4d3z4_rt_24454
    );
  ahbmo_htrans_0_OBUF_1_87_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y125",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_87_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Poq2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(15),
      O => cortexm0_u_logic_Roh2z4_15_0
    );
  cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Poq2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(14),
      O => cortexm0_u_logic_Roh2z4_14_0
    );
  cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Poq2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(13),
      O => cortexm0_u_logic_Roh2z4_13_0
    );
  cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Poq2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(12),
      O => cortexm0_u_logic_Roh2z4_12_0
    );
  cortexm0_u_logic_Poq2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Poq2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Poq2z4_IN,
      O => cortexm0_u_logic_Poq2z4_26855,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Dkx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Dkx2z4_27596,
      ADR5 => '1',
      O => cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Dkx2z4_rt_24472
    );
  ahbmo_htrans_0_OBUF_1_80_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_80_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_15_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y126"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_11_Q_28700,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_15_Q_28704,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_15_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(15),
      O(2) => cortexm0_u_logic_Roh2z4(14),
      O(1) => cortexm0_u_logic_Roh2z4(13),
      O(0) => cortexm0_u_logic_Roh2z4(12),
      S(3) => cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Dkx2z4_rt_24472,
      S(2) => cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Jwf3z4_rt_24465,
      S(1) => cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Rix2z4_rt_24475,
      S(0) => cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Tme3z4_rt_24481
    );
  cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Jwf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Jwf3z4_28483,
      ADR5 => '1',
      O => cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Jwf3z4_rt_24465
    );
  ahbmo_htrans_0_OBUF_1_81_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_81_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Rix2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Rix2z4_28680,
      ADR5 => '1',
      O => cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Rix2z4_rt_24475
    );
  ahbmo_htrans_0_OBUF_1_82_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_82_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Tme3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Tme3z4_26537,
      ADR5 => '1',
      O => cortexm0_u_logic_Poq2z4_cortexm0_u_logic_Tme3z4_rt_24481
    );
  ahbmo_htrans_0_OBUF_1_83_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y126",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_83_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Art2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y138",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Hfyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Art2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Art2z4_IN,
      O => cortexm0_u_logic_Art2z4_27427,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Aihvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y136",
      INIT => X"CCCCCCCCDDDDFDDD"
    )
    port map (
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => ahbmi_hready_IBUF_0,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR4 => ahbmi_hresp_1_IBUF_0,
      ADR1 => cortexm0_u_logic_Xsx2z4_27894,
      O => N391
    );
  cortexm0_u_logic_Qfzvx44_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y136",
      INIT => X"F7F7F3F3FFFFFFFF"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Tki2z4_25936,
      ADR0 => cortexm0_u_logic_Nsk2z4_25962,
      ADR4 => cortexm0_u_logic_Aok2z4_25957,
      ADR5 => cortexm0_u_logic_Npk2z4_26050,
      ADR1 => cortexm0_u_logic_Pri3z4_28_0,
      O => N629
    );
  cortexm0_u_logic_Aihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y136",
      INIT => X"FFFFFFFFE2222222"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xsx2z4_27894,
      ADR2 => cortexm0_u_logic_Roh2z4_26_0,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N392
    );
  cortexm0_u_logic_Xsx2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y136",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xsx2z4_CLK,
      I => cortexm0_u_logic_Aihvx4_24315,
      O => cortexm0_u_logic_Xsx2z4_27894,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Aihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X39Y136",
      INIT => X"FF887700FFD82700"
    )
    port map (
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR3 => N391,
      ADR1 => N629,
      ADR4 => N392,
      ADR2 => N628,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Aihvx4_24315
    );
  cortexm0_u_logic_Glj2z4_cortexm0_u_logic_Glj2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vmj2z4_24308,
      O => cortexm0_u_logic_Vmj2z4_0
    );
  cortexm0_u_logic_Glj2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Glj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Glj2z4_IN,
      O => cortexm0_u_logic_Glj2z4_26720,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rqzvx4_rt : X_LUT5
    generic map(
      LOC => "SLICE_X39Y135",
      INIT => X"FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Rqzvx4,
      O => cortexm0_u_logic_Rqzvx4_rt_24306
    );
  cortexm0_u_logic_Vmj2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vmj2z4_CLK,
      I => cortexm0_u_logic_Rqzvx4_rt_24306,
      O => cortexm0_u_logic_Vmj2z4_24308,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  N1052_N1052_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1053,
      O => N1053_0
    );
  cortexm0_u_logic_Leuvx4_SW3_SW1 : X_MUX2
    generic map(
      LOC => "SLICE_X40Y121"
    )
    port map (
      IA => N1870,
      IB => N1871,
      O => N1053,
      SEL => N26
    );
  cortexm0_u_logic_Leuvx4_SW3_SW1_F : X_LUT6
    generic map(
      LOC => "SLICE_X40Y121",
      INIT => X"FFFF0A0AFFFF0A0A"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR5 => '1',
      ADR0 => cortexm0_u_logic_Roh2z4_3_0,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR4 => N379,
      O => N1870
    );
  cortexm0_u_logic_Leuvx4_SW3_SW1_G : X_LUT6
    generic map(
      LOC => "SLICE_X40Y121",
      INIT => X"FFFF0F00EFEE4F44"
    )
    port map (
      ADR4 => N380,
      ADR0 => cortexm0_u_logic_Xawwx4_Ebwwx4_AND_4265_o,
      ADR5 => cortexm0_u_logic_Tanwx4_Abnwx4_AND_3231_o_26394,
      ADR2 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR3 => cortexm0_u_logic_Roh2z4_3_0,
      ADR1 => N379,
      O => N1871
    );
  cortexm0_u_logic_Leuvx4_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y121",
      INIT => X"FFFFFFFF33330000"
    )
    port map (
      ADR0 => '1',
      ADR3 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Roh2z4_3_0,
      ADR1 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR5 => N379,
      O => N1052
    );
  cortexm0_u_logic_Ulhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y121",
      INIT => X"F0F07755F0F0F0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_R8x2z4_28252,
      ADR5 => hready,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR3 => cortexm0_u_logic_Pri3z4_5_0,
      O => N379
    );
  cortexm0_u_logic_F8e3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_F8e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_F8e3z4_IN,
      O => cortexm0_u_logic_F8e3z4_26479,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y107",
      INIT => X"000C0C0C00CCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR2 => cortexm0_u_logic_M5tvx4,
      ADR5 => cortexm0_u_logic_Tqc3z4_26880,
      ADR1 => cortexm0_u_logic_X3pwx4,
      ADR3 => cortexm0_u_logic_Rym2z4_26879,
      ADR4 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o4_29880
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y107",
      INIT => X"30000000F0000000"
    )
    port map (
      ADR0 => '1',
      ADR4 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o3_29879,
      ADR3 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o4_29880,
      ADR2 => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o2_27728,
      ADR5 => cortexm0_u_logic_H6tvx4,
      ADR1 => cortexm0_u_logic_U5a3z4_27729,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o5_27727
    );
  cortexm0_u_logic_U5a3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y107",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_C5ovx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_U5a3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U5a3z4_IN,
      O => cortexm0_u_logic_U5a3z4_27729,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y107",
      INIT => X"57575F5F7777FFFF"
    )
    port map (
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Aeywx4_L9hvx4_AND_4487_o,
      ADR4 => cortexm0_u_logic_Egywx4_B5hvx4_AND_4492_o,
      ADR1 => cortexm0_u_logic_Axm2z4_27675,
      ADR5 => cortexm0_u_logic_Mis2z4_26692,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_K0pwx4_R0pwx4_AND_3424_o3_29879
    );
  cortexm0_u_logic_Fli3z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y139",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fli3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fli3z4_IN,
      O => cortexm0_u_logic_Fli3z4_28084,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vzz2z4 : X_FF
    generic map(
      LOC => "SLICE_X39Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vzz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Vzz2z4_IN,
      O => cortexm0_u_logic_Vzz2z4_27110,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vac3z4_cortexm0_u_logic_Vac3z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N1664_pack_3,
      O => N1664
    );
  cortexm0_u_logic_hwdata_o_0_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y102",
      INIT => X"0F000F000F000F00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR2 => cortexm0_u_logic_Zhyvx4,
      ADR3 => cortexm0_u_logic_Y9t2z4_26783,
      ADR5 => '1',
      O => hwdata(0)
    );
  cortexm0_u_logic_M2ivx4_SW1 : X_LUT5
    generic map(
      LOC => "SLICE_X40Y102",
      INIT => X"55CCCCCC"
    )
    port map (
      ADR1 => cortexm0_u_logic_Vac3z4_27186,
      ADR4 => cortexm0_u_logic_Ts5wx4,
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Y9t2z4_26783,
      O => N1664_pack_3
    );
  cortexm0_u_logic_Vac3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y102",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Vac3z4_CLK,
      I => cortexm0_u_logic_M2ivx4_28594,
      O => cortexm0_u_logic_Vac3z4_27186,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_M2ivx4 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y102",
      INIT => X"55FF51F3040C0000"
    )
    port map (
      ADR2 => cortexm0_u_logic_N142z4_U142z4_AND_5606_o,
      ADR3 => cortexm0_u_logic_Acb2z4_Hcb2z4_AND_6581_o,
      ADR0 => cortexm0_u_logic_Fsyvx4,
      ADR5 => cortexm0_u_logic_Vac3z4_27186,
      ADR1 => cortexm0_u_logic_K3l2z4_26454,
      ADR4 => N1664,
      O => cortexm0_u_logic_M2ivx4_28594
    );
  cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Uu73z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(19),
      O => cortexm0_u_logic_Roh2z4_19_0
    );
  cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Uu73z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(18),
      O => cortexm0_u_logic_Roh2z4_18_0
    );
  cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Uu73z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(17),
      O => cortexm0_u_logic_Roh2z4_17_0
    );
  cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Uu73z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(16),
      O => cortexm0_u_logic_Roh2z4_16_0
    );
  cortexm0_u_logic_Uu73z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uu73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uu73z4_IN,
      O => cortexm0_u_logic_Uu73z4_27455,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Uu73z4_cortexm0_u_logic_B9g3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y127",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_B9g3z4_27149,
      ADR5 => '1',
      O => cortexm0_u_logic_Uu73z4_cortexm0_u_logic_B9g3z4_rt_24499
    );
  ahbmo_htrans_0_OBUF_1_76_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_76_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_19_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y127"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_15_Q_28704,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_19_Q_28705,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_19_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(19),
      O(2) => cortexm0_u_logic_Roh2z4(18),
      O(1) => cortexm0_u_logic_Roh2z4(17),
      O(0) => cortexm0_u_logic_Roh2z4(16),
      S(3) => cortexm0_u_logic_Uu73z4_cortexm0_u_logic_B9g3z4_rt_24499,
      S(2) => cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Zjq2z4_rt_24492,
      S(1) => cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Bnx2z4_rt_24502,
      S(0) => cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Plx2z4_rt_24508
    );
  cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Zjq2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y127",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Zjq2z4_27078,
      ADR5 => '1',
      O => cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Zjq2z4_rt_24492
    );
  ahbmo_htrans_0_OBUF_1_77_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_77_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Bnx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y127",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Bnx2z4_26994,
      ADR5 => '1',
      O => cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Bnx2z4_rt_24502
    );
  ahbmo_htrans_0_OBUF_1_78_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_78_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Plx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y127",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Plx2z4_26388,
      ADR5 => '1',
      O => cortexm0_u_logic_Uu73z4_cortexm0_u_logic_Plx2z4_rt_24508
    );
  ahbmo_htrans_0_OBUF_1_79_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y127",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_79_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Pcd3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y102",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_Z0uvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pcd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pcd3z4_IN,
      O => cortexm0_u_logic_Pcd3z4_27184,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Cjuwx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y103",
      INIT => X"0000F0F000000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Pcd3z4_27184,
      ADR2 => cortexm0_u_logic_Mcc3z4_27185,
      ADR5 => cortexm0_u_logic_Vac3z4_27186,
      O => cortexm0_u_logic_Cjuwx41_27183
    );
  cortexm0_u_logic_W0b3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y110",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_W0b3z4_CLK,
      I => cortexm0_u_logic_Jsmvx4,
      O => cortexm0_u_logic_W0b3z4_27978,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Jsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y110",
      INIT => X"FF737373FF505050"
    )
    port map (
      ADR4 => cortexm0_u_logic_Iwh2z4_3_0,
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR1 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => cortexm0_u_logic_W0b3z4_27978,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR2 => cortexm0_u_logic_Wia3z4_28588,
      O => cortexm0_u_logic_Jsmvx4
    );
  cortexm0_u_logic_Oytvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => cortexm0_u_logic_K7g3z4_27964,
      ADR5 => cortexm0_u_logic_Rsa3z4_27965,
      ADR0 => cortexm0_u_logic_Iua3z4_27966,
      ADR4 => cortexm0_u_logic_Z8b3z4_27967,
      ADR1 => cortexm0_u_logic_Qxa3z4_26507,
      ADR2 => cortexm0_u_logic_Gza3z4_27968,
      O => cortexm0_u_logic_Oytvx42_27963
    );
  cortexm0_u_logic_Iua3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Iua3z4_CLK,
      I => cortexm0_u_logic_Ypmvx4,
      O => cortexm0_u_logic_Iua3z4_27966,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Ypmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => X"DFDDCFCC5F550F00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Iwh2z4_12_0,
      ADR1 => cortexm0_u_logic_X7tvx4,
      ADR0 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => cortexm0_u_logic_Iua3z4_27966,
      ADR2 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR3 => cortexm0_u_logic_L7a3z4_28472,
      O => cortexm0_u_logic_Ypmvx4
    );
  cortexm0_u_logic_Rsa3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Rsa3z4_CLK,
      I => cortexm0_u_logic_Kpmvx4,
      O => cortexm0_u_logic_Rsa3z4_27965,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Kpmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => X"A0FFA0A0ECFFECEC"
    )
    port map (
      ADR0 => cortexm0_u_logic_Iwh2z4_14_0,
      ADR2 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => cortexm0_u_logic_Rsa3z4_27965,
      ADR5 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR1 => cortexm0_u_logic_U5a3z4_27729,
      O => cortexm0_u_logic_Kpmvx4
    );
  cortexm0_u_logic_Qxa3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Qxa3z4_CLK,
      I => cortexm0_u_logic_Vrmvx4,
      O => cortexm0_u_logic_Qxa3z4_26507,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vrmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y111",
      INIT => X"F7F57755F3F03300"
    )
    port map (
      ADR4 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_Iwh2z4_5_0,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => cortexm0_u_logic_Qxa3z4_26507,
      ADR3 => cortexm0_u_logic_Mka3z4_26514,
      ADR0 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => cortexm0_u_logic_Vrmvx4
    );
  cortexm0_u_logic_R5zvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"EEEEE0E0EEEEE0E0"
    )
    port map (
      ADR3 => '1',
      ADR5 => '1',
      ADR4 => cortexm0_u_logic_Huwwx4_Ouwwx4_AND_4335_o,
      ADR0 => cortexm0_u_logic_S9rwx4_Z9rwx4_AND_3655_o,
      ADR2 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR1 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o,
      O => N34
    );
  cortexm0_u_logic_Exd3z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Exd3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Exd3z4_IN,
      O => cortexm0_u_logic_Exd3z4_27068,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_J3qvx41_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y132",
      INIT => X"44FFFFFF50FFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_I5xwx4_P5xwx4_AND_4367_o,
      ADR5 => cortexm0_u_logic_R9nwx4,
      ADR1 => cortexm0_u_logic_Wkwwx4_Ay7wx4_AND_4307_o,
      ADR2 => cortexm0_u_logic_Jp3wx4,
      ADR3 => cortexm0_u_logic_Y5zvx42_27806,
      ADR4 => N34,
      O => N409
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW1_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"7733FFFF3333FFFF"
    )
    port map (
      ADR2 => '1',
      ADR5 => ahbmi_hready_IBUF_0,
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => cortexm0_u_logic_J6i2z4_26101,
      O => N1217
    );
  cortexm0_u_logic_T253z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_T253z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T253z4_IN,
      O => cortexm0_u_logic_T253z4_27147,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_19_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y133",
      INIT => X"FFFF8F888F888F88"
    )
    port map (
      ADR4 => cortexm0_u_logic_n16534_17_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Wo0wx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_20_0,
      O => haddr(19)
    );
  cortexm0_u_logic_Lpu2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lpu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Lpu2z4_IN,
      O => cortexm0_u_logic_Lpu2z4_26721,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_N3ywx45_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y131",
      INIT => X"333300FF0F0F5555"
    )
    port map (
      ADR0 => cortexm0_u_logic_Xti2z4_28513,
      ADR2 => cortexm0_u_logic_Ll73z4_26722,
      ADR1 => cortexm0_u_logic_Cc63z4_26719,
      ADR3 => cortexm0_u_logic_Koj2z4_26717,
      ADR5 => cortexm0_u_logic_Sjj2z4_1_26028,
      ADR4 => cortexm0_u_logic_Fgm2z4_1_26490,
      O => N1324
    );
  cortexm0_u_logic_haddr_o_28_1 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y131",
      INIT => X"FFAEFF0CAEAE0C0C"
    )
    port map (
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_n16534_26_0,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Re72z4_Ye72z4_AND_6067_o,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_29_0,
      O => haddr(28)
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y131",
      INIT => X"7F5F7F5F5F5F5F5F"
    )
    port map (
      ADR4 => '1',
      ADR5 => ahbmi_hready_IBUF_0,
      ADR1 => ahbmi_hresp_1_IBUF_0,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR2 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR0 => cortexm0_u_logic_Kop2z4_26582,
      O => N1214
    );
  cortexm0_u_logic_J3qvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"FFFFFFFFF2FFF2F2"
    )
    port map (
      ADR0 => cortexm0_u_logic_W6iwx4,
      ADR1 => cortexm0_u_logic_Hfxwx4_Ofxwx4_AND_4393_o,
      ADR2 => N409,
      ADR4 => cortexm0_u_logic_Pri3z4_32_0,
      ADR3 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_J3qvx4
    );
  cortexm0_u_logic_Bk23z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ydyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bk23z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bk23z4_IN,
      O => cortexm0_u_logic_Bk23z4_26710,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_F872z4_M872z4_AND_6041_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X40Y134",
      INIT => X"BBBBBBBB00BB00BB"
    )
    port map (
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Yd03z4_26725,
      ADR1 => cortexm0_u_logic_Bk23z4_26710,
      ADR5 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR0 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      O => cortexm0_u_logic_F872z4_M872z4_AND_6041_o3_27148
    );
  cortexm0_u_logic_U5pwx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y101",
      INIT => X"F0000000FF00FFFF"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => cortexm0_u_logic_Jjuwx41_27489,
      ADR2 => cortexm0_u_logic_Jjuwx42_27492,
      ADR3 => cortexm0_u_logic_N10xx4,
      ADR5 => cortexm0_u_logic_F40xx4,
      O => N453
    );
  cortexm0_u_logic_U573z4_cortexm0_u_logic_U573z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(27),
      O => cortexm0_u_logic_Roh2z4_27_0
    );
  cortexm0_u_logic_U573z4_cortexm0_u_logic_U573z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(26),
      O => cortexm0_u_logic_Roh2z4_26_0
    );
  cortexm0_u_logic_U573z4_cortexm0_u_logic_U573z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(25),
      O => cortexm0_u_logic_Roh2z4_25_0
    );
  cortexm0_u_logic_U573z4_cortexm0_u_logic_U573z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(24),
      O => cortexm0_u_logic_Roh2z4_24_0
    );
  cortexm0_u_logic_U573z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ddyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_U573z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U573z4_IN,
      O => cortexm0_u_logic_U573z4_28875,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_U573z4_cortexm0_u_logic_Jux2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y129",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Jux2z4_27776,
      ADR5 => '1',
      O => cortexm0_u_logic_U573z4_cortexm0_u_logic_Jux2z4_rt_24553
    );
  ahbmo_htrans_0_OBUF_1_68_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_68_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_27_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y129"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_23_Q_28706,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_27_Q_28708,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_27_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(27),
      O(2) => cortexm0_u_logic_Roh2z4(26),
      O(1) => cortexm0_u_logic_Roh2z4(25),
      O(0) => cortexm0_u_logic_Roh2z4(24),
      S(3) => cortexm0_u_logic_U573z4_cortexm0_u_logic_Jux2z4_rt_24553,
      S(2) => cortexm0_u_logic_U573z4_cortexm0_u_logic_Xsx2z4_rt_24546,
      S(1) => cortexm0_u_logic_U573z4_cortexm0_u_logic_Lrx2z4_rt_24556,
      S(0) => cortexm0_u_logic_U573z4_cortexm0_u_logic_Zpx2z4_rt_24562
    );
  cortexm0_u_logic_U573z4_cortexm0_u_logic_Xsx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y129",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Xsx2z4_27894,
      ADR5 => '1',
      O => cortexm0_u_logic_U573z4_cortexm0_u_logic_Xsx2z4_rt_24546
    );
  ahbmo_htrans_0_OBUF_1_69_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_69_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_U573z4_cortexm0_u_logic_Lrx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y129",
      INIT => X"CCCCCCCCCCCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR4 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR1 => cortexm0_u_logic_Lrx2z4_27615,
      ADR5 => '1',
      O => cortexm0_u_logic_U573z4_cortexm0_u_logic_Lrx2z4_rt_24556
    );
  ahbmo_htrans_0_OBUF_1_70_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_70_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_U573z4_cortexm0_u_logic_Zpx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y129",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Zpx2z4_27826,
      ADR5 => '1',
      O => cortexm0_u_logic_U573z4_cortexm0_u_logic_Zpx2z4_rt_24562
    );
  ahbmo_htrans_0_OBUF_1_71_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y129",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_71_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Fio2z4_DMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(23),
      O => cortexm0_u_logic_Roh2z4_23_0
    );
  cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Fio2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(22),
      O => cortexm0_u_logic_Roh2z4_22_0
    );
  cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Fio2z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(21),
      O => cortexm0_u_logic_Roh2z4_21_0
    );
  cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Fio2z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(20),
      O => cortexm0_u_logic_Roh2z4_20_0
    );
  cortexm0_u_logic_Fio2z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Fio2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Fio2z4_IN,
      O => cortexm0_u_logic_Fio2z4_27023,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Xyk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y128",
      INIT => X"FF00FF00FF00FF00"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => '1',
      ADR3 => cortexm0_u_logic_Xyk2z4_27219,
      ADR5 => '1',
      O => cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Xyk2z4_rt_24526
    );
  ahbmo_htrans_0_OBUF_1_72_D5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_72_D5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Madd_Roh2z4_cy_23_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y128"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_19_Q_28705,
      CYINIT => '0',
      CO(3) => cortexm0_u_logic_Madd_Roh2z4_cy_23_Q_28706,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_cy_23_CO_0_UNCONNECTED,
      DI(3) => '0',
      DI(2) => '0',
      DI(1) => '0',
      DI(0) => '0',
      O(3) => cortexm0_u_logic_Roh2z4(23),
      O(2) => cortexm0_u_logic_Roh2z4(22),
      O(1) => cortexm0_u_logic_Roh2z4(21),
      O(0) => cortexm0_u_logic_Roh2z4(20),
      S(3) => cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Xyk2z4_rt_24526,
      S(2) => cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Kaf3z4_rt_24519,
      S(1) => cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Nox2z4_rt_24529,
      S(0) => cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Foe3z4_rt_24535
    );
  cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Kaf3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y128",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Kaf3z4_27554,
      ADR5 => '1',
      O => cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Kaf3z4_rt_24519
    );
  ahbmo_htrans_0_OBUF_1_73_C5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_73_C5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Nox2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y128",
      INIT => X"F0F0F0F0F0F0F0F0"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR4 => '1',
      ADR3 => '1',
      ADR2 => cortexm0_u_logic_Nox2z4_27837,
      ADR5 => '1',
      O => cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Nox2z4_rt_24529
    );
  ahbmo_htrans_0_OBUF_1_74_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_74_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Foe3z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y128",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Foe3z4_25942,
      ADR5 => '1',
      O => cortexm0_u_logic_Fio2z4_cortexm0_u_logic_Foe3z4_rt_24535
    );
  ahbmo_htrans_0_OBUF_1_75_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y128",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_75_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Sa13z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sa13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sa13z4_IN,
      O => cortexm0_u_logic_Sa13z4_26709,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Yd03z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(30),
      O => cortexm0_u_logic_Roh2z4_30_0
    );
  cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Yd03z4_BMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(29),
      O => cortexm0_u_logic_Roh2z4_29_0
    );
  cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Yd03z4_AMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Roh2z4(28),
      O => cortexm0_u_logic_Roh2z4_28_0
    );
  cortexm0_u_logic_Yd03z4 : X_FF
    generic map(
      LOC => "SLICE_X40Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yd03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yd03z4_IN,
      O => cortexm0_u_logic_Yd03z4_26725,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Madd_Roh2z4_xor_30_Q : X_CARRY4
    generic map(
      LOC => "SLICE_X40Y130"
    )
    port map (
      CI => cortexm0_u_logic_Madd_Roh2z4_cy_27_Q_28708,
      CYINIT => '0',
      CO(3) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_3_UNCONNECTED,
      CO(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_2_UNCONNECTED,
      CO(1) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_1_UNCONNECTED,
      CO(0) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_CO_0_UNCONNECTED,
      DI(3) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_3_UNCONNECTED,
      DI(2) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_DI_2_UNCONNECTED,
      DI(1) => '0',
      DI(0) => '0',
      O(3) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_O_3_UNCONNECTED,
      O(2) => cortexm0_u_logic_Roh2z4(30),
      O(1) => cortexm0_u_logic_Roh2z4(29),
      O(0) => cortexm0_u_logic_Roh2z4(28),
      S(3) => NLW_cortexm0_u_logic_Madd_Roh2z4_xor_30_S_3_UNCONNECTED,
      S(2) => cortexm0_u_logic_Yd03z4_cortexm0_u_logic_J0l2z4_rt_24583,
      S(1) => cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Omk2z4_rt_24577,
      S(0) => cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Vvx2z4_rt_24587
    );
  cortexm0_u_logic_Yd03z4_cortexm0_u_logic_J0l2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y130",
      INIT => X"FFFFFFFF00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      ADR5 => cortexm0_u_logic_J0l2z4_28086,
      O => cortexm0_u_logic_Yd03z4_cortexm0_u_logic_J0l2z4_rt_24583
    );
  cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Omk2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y130",
      INIT => X"FFFF0000FFFF0000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => cortexm0_u_logic_Omk2z4_27994,
      ADR5 => '1',
      O => cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Omk2z4_rt_24577
    );
  ahbmo_htrans_0_OBUF_1_66_B5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_66_B5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Vvx2z4_rt : X_LUT6
    generic map(
      LOC => "SLICE_X40Y130",
      INIT => X"AAAAAAAAAAAAAAAA"
    )
    port map (
      ADR4 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR0 => cortexm0_u_logic_Vvx2z4_27317,
      ADR5 => '1',
      O => cortexm0_u_logic_Yd03z4_cortexm0_u_logic_Vvx2z4_rt_24587
    );
  ahbmo_htrans_0_OBUF_1_67_A5LUT : X_LUT5
    generic map(
      LOC => "SLICE_X40Y130",
      INIT => X"00000000"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR3 => '1',
      ADR4 => '1',
      O => NLW_ahbmo_htrans_0_OBUF_1_67_A5LUT_O_UNCONNECTED
    );
  cortexm0_u_logic_haddr_o_14_1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y128",
      INIT => X"EEFECCFCAAFA00F0"
    )
    port map (
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_15_0,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_C61wx4,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_n16534_12_0,
      O => haddr(14)
    );
  cortexm0_u_logic_Sl03z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Meyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Sl03z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Sl03z4_IN,
      O => cortexm0_u_logic_Sl03z4_27340,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx42 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y128",
      INIT => X"FF550F0533110301"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lpt2z4_27020,
      ADR2 => cortexm0_u_logic_Yoz2z4_27337,
      ADR0 => cortexm0_u_logic_Cqo2z4_27304,
      ADR5 => cortexm0_u_logic_Vp52z4_Zk52z4_OR_1170_o,
      ADR3 => cortexm0_u_logic_Gl52z4_Cc52z4_OR_1163_o,
      ADR4 => cortexm0_u_logic_Bm52z4_Cc52z4_OR_1164_o,
      O => cortexm0_u_logic_Rtpvx42_27940
    );
  cortexm0_u_logic_Yw0wx43_SW2 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y129",
      INIT => X"0000000000AAF000"
    )
    port map (
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Lw53z4_26927,
      ADR0 => cortexm0_u_logic_Kwo2z4_28880,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR3 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => N1376
    );
  cortexm0_u_logic_Kwo2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kwo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Kwo2z4_IN,
      O => cortexm0_u_logic_Kwo2z4_28880,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Yw0wx43 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y129",
      INIT => X"C4C400C4F5F531F5"
    )
    port map (
      ADR0 => cortexm0_u_logic_Uj93z4_28881,
      ADR3 => cortexm0_u_logic_K423z4_26930,
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Op52z4_Bm52z4_OR_1174_o,
      ADR4 => cortexm0_u_logic_SF1101,
      ADR5 => N1376,
      O => cortexm0_u_logic_Yw0wx43_26575
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW1_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y124",
      INIT => X"C4000000F5000000"
    )
    port map (
      ADR0 => cortexm0_u_logic_J6i2z4_26101,
      ADR2 => hready,
      ADR4 => cortexm0_u_logic_Fvovx4_26788,
      ADR3 => cortexm0_u_logic_S4qvx4,
      ADR1 => cortexm0_u_logic_Z6ovx4,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o8_26790,
      O => N1218
    );
  cortexm0_u_logic_J6i2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y124",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_J6i2z4_CLK,
      I => cortexm0_u_logic_Elnvx4,
      O => cortexm0_u_logic_J6i2z4_26101,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Elnvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y124",
      INIT => X"FFFBFFFB0000FFFF"
    )
    port map (
      ADR4 => N1217,
      ADR5 => cortexm0_u_logic_S6ovx4,
      ADR0 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o5_28917,
      ADR1 => N1218,
      ADR2 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o3_28918,
      ADR3 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o7_28919,
      O => cortexm0_u_logic_Elnvx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o8 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y124",
      INIT => X"4F4EFFFFCFCEFFFF"
    )
    port map (
      ADR3 => cortexm0_u_logic_Fvovx4_26788,
      ADR2 => cortexm0_u_logic_Ekovx4,
      ADR5 => cortexm0_u_logic_Yuovx4,
      ADR0 => cortexm0_u_logic_Jxovx4,
      ADR4 => cortexm0_u_logic_Xxovx4,
      ADR1 => cortexm0_u_logic_Owovx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o8_26790
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y124",
      INIT => X"8800AA0008000A00"
    )
    port map (
      ADR2 => cortexm0_u_logic_Kop2z4_26582,
      ADR5 => hready,
      ADR3 => cortexm0_u_logic_Rxzvx4,
      ADR0 => cortexm0_u_logic_Ekovx4,
      ADR1 => cortexm0_u_logic_Z6ovx4,
      ADR4 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o8_26790,
      O => N1215
    );
  cortexm0_u_logic_O0o2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_O0o2z4_CLK,
      I => cortexm0_u_logic_Iomvx4,
      O => cortexm0_u_logic_O0o2z4_27971,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Iomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => X"F333FBBBF000FAAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_Iwh2z4_18_0,
      ADR1 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => cortexm0_u_logic_O0o2z4_27971,
      ADR4 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR0 => cortexm0_u_logic_Xyn2z4_28258,
      O => cortexm0_u_logic_Iomvx4
    );
  cortexm0_u_logic_M2b3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_M2b3z4_CLK,
      I => cortexm0_u_logic_Qsmvx4,
      O => cortexm0_u_logic_M2b3z4_27979,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Qsmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => X"88FF8888F8FFF8F8"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iwh2z4_2_0,
      ADR0 => cortexm0_u_logic_X7tvx4,
      ADR3 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => cortexm0_u_logic_M2b3z4_27979,
      ADR5 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR2 => cortexm0_u_logic_Gha3z4_28916,
      O => cortexm0_u_logic_Qsmvx4
    );
  cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => X"FFCCCCCCFFCCCCCC"
    )
    port map (
      ADR0 => '1',
      ADR5 => '1',
      ADR2 => '1',
      ADR1 => cortexm0_u_logic_Tna3z4_27610,
      ADR4 => cortexm0_u_logic_Japwx4,
      ADR3 => cortexm0_u_logic_K3l2z4_26454,
      O => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o
    );
  cortexm0_u_logic_Uei3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uei3z4_CLK,
      I => cortexm0_u_logic_Zmmvx4,
      O => cortexm0_u_logic_Uei3z4_27607,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Zmmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y113",
      INIT => X"B3A0FFFFB3A0B3A0"
    )
    port map (
      ADR2 => cortexm0_u_logic_X7tvx4,
      ADR0 => cortexm0_u_logic_Iwh2z4_23_0,
      ADR1 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => cortexm0_u_logic_Uei3z4_27607,
      ADR3 => cortexm0_u_logic_Jca3z4_27608,
      ADR4 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => cortexm0_u_logic_Zmmvx4
    );
  cortexm0_u_logic_Oytvx43 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y112",
      INIT => X"0000000000000001"
    )
    port map (
      ADR3 => cortexm0_u_logic_Jpa3z4_27547,
      ADR5 => cortexm0_u_logic_C4b3z4_27970,
      ADR2 => cortexm0_u_logic_O0o2z4_27971,
      ADR0 => cortexm0_u_logic_She3z4_27794,
      ADR1 => cortexm0_u_logic_Zva3z4_26919,
      ADR4 => cortexm0_u_logic_S3i3z4_27972,
      O => cortexm0_u_logic_Oytvx43_27969
    );
  cortexm0_u_logic_She3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_She3z4_CLK,
      I => cortexm0_u_logic_Fqmvx4,
      O => cortexm0_u_logic_She3z4_27794,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y112",
      INIT => X"D5C0D5C0FFFFD5C0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Iwh2z4_11_0,
      ADR2 => cortexm0_u_logic_X7tvx4,
      ADR5 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => cortexm0_u_logic_She3z4_27794,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR3 => cortexm0_u_logic_Bge3z4_27298,
      O => cortexm0_u_logic_Fqmvx4
    );
  cortexm0_u_logic_Jpa3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jpa3z4_CLK,
      I => cortexm0_u_logic_Bomvx4,
      O => cortexm0_u_logic_Jpa3z4_27547,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Bomvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y112",
      INIT => X"B3B3A0A0FFB3FFA0"
    )
    port map (
      ADR0 => cortexm0_u_logic_X7tvx4,
      ADR2 => cortexm0_u_logic_Iwh2z4_19_0,
      ADR1 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR4 => cortexm0_u_logic_Jpa3z4_27547,
      ADR5 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR3 => cortexm0_u_logic_L8m2z4_27546,
      O => cortexm0_u_logic_Bomvx4
    );
  cortexm0_u_logic_Zva3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y112",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zva3z4_CLK,
      I => cortexm0_u_logic_Mqmvx4,
      O => cortexm0_u_logic_Zva3z4_26919,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mqmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y112",
      INIT => X"DC50FFFFDC50DC50"
    )
    port map (
      ADR3 => cortexm0_u_logic_X7tvx4,
      ADR1 => cortexm0_u_logic_Iwh2z4_10_0,
      ADR4 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      ADR5 => cortexm0_u_logic_Zva3z4_26919,
      ADR0 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR2 => cortexm0_u_logic_C9a3z4_26938,
      O => cortexm0_u_logic_Mqmvx4
    );
  cortexm0_u_logic_S5b3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y116",
      INIT => '0'
    )
    port map (
      CE => cortexm0_u_logic_T5tvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_S5b3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_S5b3z4_IN,
      O => cortexm0_u_logic_S5b3z4_28176,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_T5tvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y116",
      INIT => X"0000000000100000"
    )
    port map (
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      ADR2 => cortexm0_u_logic_Mjl2z4_26580,
      ADR0 => cortexm0_u_logic_Kop2z4_26582,
      ADR4 => cortexm0_u_logic_K3l2z4_26454,
      ADR5 => cortexm0_u_logic_Lz93z4_26581,
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      O => cortexm0_u_logic_T5tvx4
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o3_cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o3_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D3uvx4_pack_4,
      O => cortexm0_u_logic_D3uvx4
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y120",
      INIT => X"FF40FF40FF00FF40"
    )
    port map (
      ADR0 => cortexm0_u_logic_Z4wwx4_Zgywx4_OR_1052_o_0,
      ADR2 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o2_29882,
      ADR1 => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o1_28423,
      ADR5 => cortexm0_u_logic_K7pwx4,
      ADR4 => cortexm0_u_logic_H8l2z4_27364,
      ADR3 => cortexm0_u_logic_K1owx4_R1owx4_AND_3319_o4,
      O => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o3_28422
    );
  cortexm0_u_logic_P2uvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y120",
      INIT => X"0000004000000040"
    )
    port map (
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      ADR4 => cortexm0_u_logic_Lz93z4_26581,
      ADR2 => cortexm0_u_logic_Kop2z4_26582,
      ADR0 => cortexm0_u_logic_Mjl2z4_26580,
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      ADR5 => '1',
      O => cortexm0_u_logic_P2uvx4
    );
  cortexm0_u_logic_D3uvx41 : X_LUT5
    generic map(
      LOC => "SLICE_X41Y120",
      INIT => X"10000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_J6i2z4_26101,
      ADR4 => cortexm0_u_logic_Lz93z4_26581,
      ADR2 => cortexm0_u_logic_Kop2z4_26582,
      ADR0 => cortexm0_u_logic_Mjl2z4_26580,
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      O => cortexm0_u_logic_D3uvx4_pack_4
    );
  cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y120",
      INIT => X"050055000F00FF00"
    )
    port map (
      ADR1 => '1',
      ADR5 => cortexm0_u_logic_B1a3z4_26385,
      ADR0 => cortexm0_u_logic_P2uvx4,
      ADR3 => cortexm0_u_logic_X3pwx4,
      ADR2 => cortexm0_u_logic_Aqp2z4_27112,
      ADR4 => cortexm0_u_logic_D3uvx4,
      O => cortexm0_u_logic_Zbpwx4_Gcpwx4_AND_3447_o3_26511
    );
  cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y120",
      INIT => X"15153F3F0015003F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Wfuwx4,
      ADR3 => cortexm0_u_logic_Ywi2z4_26112,
      ADR4 => cortexm0_u_logic_Qrp2z4_27113,
      ADR0 => cortexm0_u_logic_D3uvx4,
      ADR2 => cortexm0_u_logic_P2a3z4_26382,
      ADR1 => cortexm0_u_logic_P2uvx4,
      O => cortexm0_u_logic_Fsxwx4_Msxwx4_AND_4433_o2_29882
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW2_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y126",
      INIT => X"C4C4313100C40031"
    )
    port map (
      ADR0 => cortexm0_u_logic_Ffs2z4_26452,
      ADR2 => hready,
      ADR4 => cortexm0_u_logic_Jxovx4,
      ADR1 => cortexm0_u_logic_Ekovx4,
      ADR5 => cortexm0_u_logic_Z6ovx4,
      ADR3 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o8_26790,
      O => N1221
    );
  cortexm0_u_logic_Ffs2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ffs2z4_CLK,
      I => cortexm0_u_logic_Qknvx4,
      O => cortexm0_u_logic_Ffs2z4_26452,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Qknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y126",
      INIT => X"CCCCC8CCFFFFFBFF"
    )
    port map (
      ADR5 => N1220,
      ADR1 => cortexm0_u_logic_S6ovx4,
      ADR4 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o5_28917,
      ADR3 => N1221,
      ADR2 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o3_28918,
      ADR0 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o7_28919,
      O => cortexm0_u_logic_Qknvx4
    );
  cortexm0_u_logic_K3l2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_K3l2z4_CLK,
      I => cortexm0_u_logic_F4nvx4,
      O => cortexm0_u_logic_K3l2z4_26454,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Mmux_F4nvx411 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y126",
      INIT => X"00FF00FF50500000"
    )
    port map (
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Ffs2z4_26452,
      ADR2 => cortexm0_u_logic_Vssvx4,
      ADR4 => cortexm0_u_logic_K3l2z4_26454,
      ADR3 => cortexm0_u_logic_L0mwx4_S0mwx4_AND_3073_o,
      ADR5 => cortexm0_u_logic_S6ovx4,
      O => cortexm0_u_logic_F4nvx4
    );
  cortexm0_u_logic_S6ovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y126",
      INIT => X"0000000000000400"
    )
    port map (
      ADR0 => N807_0,
      ADR1 => cortexm0_u_logic_V2qvx4,
      ADR3 => haddr(29),
      ADR2 => cortexm0_u_logic_Cb62z4_Jb62z4_AND_5907_o,
      ADR4 => cortexm0_u_logic_O362z4_K772z4_AND_6037_o,
      ADR5 => cortexm0_u_logic_W6qvx4,
      O => cortexm0_u_logic_S6ovx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o4 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y125",
      INIT => X"33FF33FF00DD00FF"
    )
    port map (
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Fvovx4_26788,
      ADR3 => cortexm0_u_logic_Rxzvx4,
      ADR0 => cortexm0_u_logic_Yuovx4,
      ADR1 => cortexm0_u_logic_Owovx4,
      ADR5 => cortexm0_u_logic_Z6ovx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o4_29885
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y125",
      INIT => X"FFFFFFFF77FF75FF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Qr42z4_26784,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Cqovx4,
      ADR0 => cortexm0_u_logic_C70wx4,
      ADR1 => cortexm0_u_logic_Lma2z4_Sma2z4_AND_6530_o,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o4_29885,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o5_28917
    );
  cortexm0_u_logic_Owovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y125",
      INIT => X"115533FF0105030F"
    )
    port map (
      ADR5 => cortexm0_u_logic_Qk1wx4,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_12_0,
      ADR1 => cortexm0_u_logic_n16534_9_0,
      O => cortexm0_u_logic_Owovx4
    );
  cortexm0_u_logic_Wce3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y125",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Wce3z4_CLK,
      I => cortexm0_u_logic_Wzivx4,
      O => cortexm0_u_logic_Wce3z4_26467,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Wzivx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y125",
      INIT => X"0AFFCEFF0A0ACE0A"
    )
    port map (
      ADR0 => cortexm0_u_logic_H3wvx4_25946,
      ADR2 => cortexm0_u_logic_Owovx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Wce3z4_26467,
      ADR1 => cortexm0_u_logic_Gmd3z4_27869,
      ADR4 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_Wzivx4
    );
  cortexm0_u_logic_Uf1wx4_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y127",
      INIT => X"AAAAAAAAEAAAAAAA"
    )
    port map (
      ADR3 => cortexm0_u_logic_Roh2z4_11_0,
      ADR4 => hready,
      ADR2 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR0 => N364,
      O => N1046
    );
  cortexm0_u_logic_Hszvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y127",
      INIT => X"003F00153F3F1515"
    )
    port map (
      ADR4 => cortexm0_u_logic_Euzvx4,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_7_0,
      ADR1 => cortexm0_u_logic_n16534_4_0,
      O => cortexm0_u_logic_Hszvx4
    );
  cortexm0_u_logic_U593z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y127",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_U593z4_CLK,
      I => cortexm0_u_logic_Fskvx4,
      O => cortexm0_u_logic_U593z4_27486,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fskvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y127",
      INIT => X"55F5DDFD00F088F8"
    )
    port map (
      ADR2 => cortexm0_u_logic_H3wvx4_25946,
      ADR3 => cortexm0_u_logic_Hszvx4,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_U593z4_27486,
      ADR1 => cortexm0_u_logic_Nbx2z4_27598,
      ADR4 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_Fskvx4
    );
  cortexm0_u_logic_Dhb3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y114",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dhb3z4_CLK,
      I => cortexm0_u_logic_Hrmvx4,
      O => cortexm0_u_logic_Dhb3z4_27959,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hrmvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y114",
      INIT => X"BFBB3F33AFAA0F00"
    )
    port map (
      ADR4 => cortexm0_u_logic_X7tvx4,
      ADR0 => cortexm0_u_logic_Iwh2z4_7_0,
      ADR2 => cortexm0_u_logic_Aytvx4_Mxtvx4_OR_98_o,
      ADR5 => cortexm0_u_logic_Dhb3z4_27959,
      ADR3 => cortexm0_u_logic_Nfb3z4_28930,
      ADR1 => cortexm0_u_logic_F2hvx4_Txtvx4_OR_101_o,
      O => cortexm0_u_logic_Hrmvx4
    );
  cortexm0_u_logic_Xti2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y137",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Xti2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Xti2z4_IN,
      O => cortexm0_u_logic_Xti2z4_28513,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Etmvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y113",
      INIT => X"0400000000000000"
    )
    port map (
      ADR1 => cortexm0_u_logic_Mjl2z4_26580,
      ADR3 => cortexm0_u_logic_K3l2z4_26454,
      ADR0 => cortexm0_u_logic_Lz93z4_26581,
      ADR5 => cortexm0_u_logic_Kop2z4_26582,
      ADR4 => cortexm0_u_logic_Ffs2z4_26452,
      ADR2 => cortexm0_u_logic_J6i2z4_26101,
      O => N48
    );
  cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o5 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y113",
      INIT => X"0007007707077777"
    )
    port map (
      ADR0 => cortexm0_u_logic_F2o2z4_27921,
      ADR1 => cortexm0_u_logic_Japwx4,
      ADR5 => cortexm0_u_logic_M5tvx4,
      ADR3 => cortexm0_u_logic_Ztc3z4_26314,
      ADR2 => cortexm0_u_logic_Gxk2z4_26315,
      ADR4 => cortexm0_u_logic_Ts5wx4,
      O => cortexm0_u_logic_Kfowx4_Rfowx4_AND_3355_o5_27927
    );
  cortexm0_u_logic_F2o2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y113",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_F2o2z4_CLK,
      I => cortexm0_u_logic_Etmvx4_25120,
      O => cortexm0_u_logic_F2o2z4_27921,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Etmvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y113",
      INIT => X"5055540050551000"
    )
    port map (
      ADR0 => N48,
      ADR2 => cortexm0_u_logic_Iwh2z4_0_0,
      ADR1 => cortexm0_u_logic_Oytvx4,
      ADR4 => cortexm0_u_logic_F2o2z4_27921,
      ADR3 => cortexm0_u_logic_Tna3z4_27610,
      ADR5 => cortexm0_u_logic_Aea3z4_28262,
      O => cortexm0_u_logic_Etmvx4_25120
    );
  cortexm0_u_logic_Cc53z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Cc53z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Cc53z4_IN,
      O => cortexm0_u_logic_Cc53z4_27344,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5884_o1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y127",
      INIT => X"55005555FF00FFFF"
    )
    port map (
      ADR2 => '1',
      ADR1 => '1',
      ADR0 => cortexm0_u_logic_Noo2z4_27336,
      ADR4 => cortexm0_u_logic_Yoz2z4_27337,
      ADR3 => cortexm0_u_logic_Lrc2z4_Tja2z4_OR_1315_o,
      ADR5 => cortexm0_u_logic_Ue9wx4,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5884_o1_27335
    );
  cortexm0_u_logic_Ldhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y130",
      INIT => X"FFACFF0CFF0CFF0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_B9g3z4_27149,
      ADR5 => cortexm0_u_logic_Roh2z4_19_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR4 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => cortexm0_u_logic_Ldhvx41_27331
    );
  cortexm0_u_logic_Gehvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y130",
      INIT => X"FFB8FF30FF30FF30"
    )
    port map (
      ADR2 => cortexm0_u_logic_Foe3z4_25942,
      ADR4 => cortexm0_u_logic_Roh2z4_20_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR1 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => cortexm0_u_logic_Gehvx41_27083
    );
  cortexm0_u_logic_Cjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y130",
      INIT => X"FFFF8800FFFFF0F0"
    )
    port map (
      ADR2 => cortexm0_u_logic_Bnx2z4_26994,
      ADR0 => cortexm0_u_logic_Roh2z4_17_0,
      ADR1 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR3 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR5 => cortexm0_u_logic_G6pvx4,
      ADR4 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => cortexm0_u_logic_Cjhvx41_26993
    );
  cortexm0_u_logic_Uyu2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Vfyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Uyu2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Uyu2z4_IN,
      O => cortexm0_u_logic_Uyu2z4_27457,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_G6pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y130",
      INIT => X"0022AAAAA0A2AAAA"
    )
    port map (
      ADR0 => hready,
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o18_29103,
      ADR2 => cortexm0_u_logic_Nsk2z4_25962,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o14_29105,
      ADR1 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o22_29101,
      ADR3 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o27_29104,
      O => cortexm0_u_logic_G6pvx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y124",
      INIT => X"DFDF000000000000"
    )
    port map (
      ADR3 => '1',
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR4 => cortexm0_u_logic_Mjl2z4_26580,
      ADR1 => ahbmi_hresp_1_IBUF_0,
      ADR2 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahbmi_hready_IBUF_0,
      O => N1226
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o7 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y126",
      INIT => X"FFFFFFFF7FFFFFFF"
    )
    port map (
      ADR2 => cortexm0_u_logic_Y1pvx4,
      ADR0 => cortexm0_u_logic_Y92wx4,
      ADR1 => cortexm0_u_logic_Rnovx4,
      ADR3 => cortexm0_u_logic_Vezvx4,
      ADR4 => cortexm0_u_logic_Nhzvx4,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o6_26561,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o7_28919
    );
  cortexm0_u_logic_Kop2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y126",
      INIT => '0'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Kop2z4_CLK,
      I => cortexm0_u_logic_Xknvx4,
      O => cortexm0_u_logic_Kop2z4_26582,
      RST => ahblite_bridge_state_machine_1_rstn_inv,
      SET => GND
    );
  cortexm0_u_logic_Xknvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y126",
      INIT => X"FFFF5555FCFF5555"
    )
    port map (
      ADR0 => N1214,
      ADR4 => cortexm0_u_logic_S6ovx4,
      ADR2 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o5_28917,
      ADR3 => N1215,
      ADR1 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o3_28918,
      ADR5 => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o7_28919,
      O => cortexm0_u_logic_Xknvx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW3_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y133",
      INIT => X"88CCCCCC00000000"
    )
    port map (
      ADR2 => '1',
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR1 => cortexm0_u_logic_Lz93z4_26581,
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR4 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR3 => ahbmi_hready_IBUF_0,
      O => N1223
    );
  cortexm0_u_logic_U9e3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_U9e3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_U9e3z4_IN,
      O => cortexm0_u_logic_U9e3z4_26463,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vpovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y130",
      INIT => X"02030A0F2233AAFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_U11wx4,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_17_0,
      ADR1 => cortexm0_u_logic_n16534_14_0,
      O => cortexm0_u_logic_Vpovx4
    );
  cortexm0_u_logic_Ym93z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y130",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ym93z4_CLK,
      I => cortexm0_u_logic_Eijvx4,
      O => cortexm0_u_logic_Ym93z4_27997,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Eijvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y130",
      INIT => X"0ACEFFFF0ACE00CC"
    )
    port map (
      ADR1 => cortexm0_u_logic_H3wvx4_25946,
      ADR3 => cortexm0_u_logic_Vpovx4,
      ADR4 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Ym93z4_27997,
      ADR0 => cortexm0_u_logic_Dkx2z4_27596,
      ADR2 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_Eijvx4
    );
  cortexm0_u_logic_haddr_o_15_1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y125",
      INIT => X"FFFFCE0ACE0ACE0A"
    )
    port map (
      ADR1 => cortexm0_u_logic_n16534_13_0,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_P82wx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_16_0,
      O => haddr(15)
    );
  cortexm0_u_logic_Qjhvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y125",
      INIT => X"FF80FFFFFF80FF00"
    )
    port map (
      ADR5 => cortexm0_u_logic_Dkx2z4_27596,
      ADR1 => cortexm0_u_logic_Roh2z4_15_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR4 => cortexm0_u_logic_G6pvx4,
      ADR3 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => cortexm0_u_logic_Qjhvx41_27595
    );
  cortexm0_u_logic_X2j2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y136",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_X2j2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_X2j2z4_IN,
      O => cortexm0_u_logic_X2j2z4_28497,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_C70wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y131",
      INIT => X"02030A0F2233AAFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_N90wx4,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_23_0,
      ADR1 => cortexm0_u_logic_n16534_20_0,
      O => cortexm0_u_logic_C70wx4
    );
  cortexm0_u_logic_Zfh3z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y131",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Zfh3z4_CLK,
      I => cortexm0_u_logic_Q9kvx4,
      O => cortexm0_u_logic_Zfh3z4_27108,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Q9kvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y131",
      INIT => X"5D5D0C0CFF5DAE0C"
    )
    port map (
      ADR3 => cortexm0_u_logic_Nox2z4_27837,
      ADR5 => cortexm0_u_logic_Pxyvx4,
      ADR0 => cortexm0_u_logic_Df3wx4,
      ADR4 => cortexm0_u_logic_Zfh3z4_27108,
      ADR1 => cortexm0_u_logic_H3wvx4_25946,
      ADR2 => cortexm0_u_logic_C70wx4,
      O => cortexm0_u_logic_Q9kvx4
    );
  cortexm0_u_logic_Pfz2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y134",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Pfz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Pfz2z4_IN,
      O => cortexm0_u_logic_Pfz2z4_27145,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Nd3wx46_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y134",
      INIT => X"AACC0F0F0000FFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Yaz2z4_26220,
      ADR5 => cortexm0_u_logic_T1d3z4_26219,
      ADR3 => cortexm0_u_logic_M1j2z4_26600,
      ADR0 => cortexm0_u_logic_Pfz2z4_27145,
      ADR1 => cortexm0_u_logic_X2j2z4_28497,
      ADR2 => cortexm0_u_logic_Svk2z4_26218,
      O => N1486
    );
  cortexm0_u_logic_Ll73z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y135",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Wcyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ll73z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ll73z4_IN,
      O => cortexm0_u_logic_Ll73z4_26722,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Mhhvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y132",
      INIT => X"0000FFFF00008CCC"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vvx2z4_27317,
      ADR1 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => ahbmi_hready_IBUF_0,
      ADR3 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR0 => ahbmi_hresp_1_IBUF_0,
      ADR5 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      O => N649
    );
  cortexm0_u_logic_Koj2z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y132",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Siqvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Koj2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Koj2z4_IN,
      O => cortexm0_u_logic_Koj2z4_26717,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o9_SW2_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y132",
      INIT => X"08FF08FFFFFFFFFF"
    )
    port map (
      ADR4 => '1',
      ADR0 => ahbmi_hready_IBUF_0,
      ADR2 => ahbmi_hresp_1_IBUF_0,
      ADR1 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR3 => cortexm0_u_logic_Ffs2z4_26452,
      O => N1220
    );
  cortexm0_u_logic_Rtpvx43_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y128",
      INIT => X"FFFF333300FF0033"
    )
    port map (
      ADR0 => '1',
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_T243z4_27343,
      ADR1 => cortexm0_u_logic_Bk13z4_29890,
      ADR4 => cortexm0_u_logic_Sk52z4_Gl52z4_OR_1165_o,
      ADR5 => cortexm0_u_logic_Sk52z4_Vb52z4_OR_1167_o,
      O => N1435
    );
  cortexm0_u_logic_Bk13z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Feyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Bk13z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Bk13z4_IN,
      O => cortexm0_u_logic_Bk13z4_29890,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5884_o2 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y128",
      INIT => X"FF0F0000FF0FFF0F"
    )
    port map (
      ADR0 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_Sl03z4_27340,
      ADR5 => cortexm0_u_logic_Bk13z4_29890,
      ADR3 => cortexm0_u_logic_Erc2z4_Tja2z4_OR_1314_o,
      ADR4 => cortexm0_u_logic_Gsc2z4_Nsc2z4_OR_1316_o,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5884_o2_27339
    );
  cortexm0_u_logic_Aud3z4_cortexm0_u_logic_Aud3z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rtpvx46_25045,
      O => cortexm0_u_logic_Rtpvx46_0
    );
  cortexm0_u_logic_Gm1wx48 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y131",
      INIT => X"0000AAAA0000AAAA"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => '1',
      ADR4 => cortexm0_u_logic_Aud3z4_27065,
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => '1',
      O => cortexm0_u_logic_Gm1wx49_27942
    );
  cortexm0_u_logic_Rtpvx46 : X_LUT5
    generic map(
      LOC => "SLICE_X41Y131",
      INIT => X"FF23FF23"
    )
    port map (
      ADR1 => cortexm0_u_logic_H3d3z4_26335,
      ADR2 => cortexm0_u_logic_Fio2z4_27023,
      ADR3 => cortexm0_u_logic_Rtpvx45_29888,
      ADR4 => '1',
      ADR0 => cortexm0_u_logic_T1d3z4_26219,
      O => cortexm0_u_logic_Rtpvx46_25045
    );
  cortexm0_u_logic_Aud3z4 : X_FF
    generic map(
      LOC => "SLICE_X41Y131",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Kdyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Aud3z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Aud3z4_IN,
      O => cortexm0_u_logic_Aud3z4_27065,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx45 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y131",
      INIT => X"FFFFFFFFF2F20FFF"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ll63z4_27453,
      ADR3 => cortexm0_u_logic_Kt23z4_27342,
      ADR0 => cortexm0_u_logic_H3d3z4_26335,
      ADR4 => cortexm0_u_logic_Svk2z4_26218,
      ADR2 => cortexm0_u_logic_T1d3z4_26219,
      ADR5 => cortexm0_u_logic_Yaz2z4_26220,
      O => cortexm0_u_logic_Rtpvx45_29888
    );
  cortexm0_u_logic_Mhhvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X41Y131",
      INIT => X"80A08CAFC0F0CCFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_Vvx2z4_27317,
      ADR3 => cortexm0_u_logic_Roh2z4_28_0,
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR1 => cortexm0_u_logic_S5pvx4_Qaiwx4_OR_957_o,
      ADR5 => cortexm0_u_logic_Pri3z4_30_0,
      O => N650
    );
  cortexm0_u_logic_haddr_o_22_1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y129",
      INIT => X"FF8FFF888F8F8888"
    )
    port map (
      ADR3 => cortexm0_u_logic_n16534_20_0,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_N90wx4,
      ADR1 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_23_0,
      O => haddr(22)
    );
  cortexm0_u_logic_Yoz2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Yoz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Yoz2z4_IN,
      O => cortexm0_u_logic_Yoz2z4_27337,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_23_1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y129",
      INIT => X"FFFFBA30BA30BA30"
    )
    port map (
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_n16534_21_0,
      ADR2 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_Za82z4_Gb82z4_AND_6197_o,
      ADR0 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_24_0,
      O => haddr(23)
    );
  cortexm0_u_logic_Ymo2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y125",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Pu1wx4_inv_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ymo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ymo2z4_IN,
      O => cortexm0_u_logic_Ymo2z4_27345,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_18_1 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y125",
      INIT => X"FFB3FFA0B3B3A0A0"
    )
    port map (
      ADR0 => cortexm0_u_logic_n16534_16_0,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_Qs0wx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_19_0,
      O => haddr(18)
    );
  cortexm0_u_logic_Jw83z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y129",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Xppvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_Jw83z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Jw83z4_IN,
      O => cortexm0_u_logic_Jw83z4_27454,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Rtpvx47 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y129",
      INIT => X"0F030501FF335511"
    )
    port map (
      ADR1 => cortexm0_u_logic_Ujo2z4_27025,
      ADR0 => cortexm0_u_logic_Uyu2z4_27457,
      ADR2 => cortexm0_u_logic_Noo2z4_27336,
      ADR3 => cortexm0_u_logic_Vp52z4_Vb52z4_OR_1171_o,
      ADR4 => cortexm0_u_logic_Vp52z4_Bm52z4_OR_1172_o,
      ADR5 => cortexm0_u_logic_Y21xx4,
      O => cortexm0_u_logic_Rtpvx47_27944
    );
  cortexm0_u_logic_Hihvx4_SW0_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y134",
      INIT => X"CCCCCCECCCCCFFFF"
    )
    port map (
      ADR4 => cortexm0_u_logic_D9c2z4_K9c2z4_AND_6705_o,
      ADR5 => ahblite_bridge_state_machine_1_current_state_26045,
      ADR2 => ahbmi_hready_IBUF_0,
      ADR0 => ahblite_bridge_ahbmst_1_r_active(0),
      ADR3 => ahbmi_hresp_1_IBUF_0,
      ADR1 => cortexm0_u_logic_Lrx2z4_27615,
      O => N388
    );
  cortexm0_u_logic_Fq0wx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y126",
      INIT => X"0700070777007777"
    )
    port map (
      ADR3 => cortexm0_u_logic_Qs0wx4,
      ADR1 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_19_0,
      ADR0 => cortexm0_u_logic_n16534_16_0,
      O => cortexm0_u_logic_Fq0wx4
    );
  cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o6 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y126",
      INIT => X"FDFFFFFFFFFFFFFF"
    )
    port map (
      ADR0 => cortexm0_u_logic_Hszvx4,
      ADR2 => cortexm0_u_logic_S1a2z4_Z1a2z4_AND_6449_o,
      ADR1 => cortexm0_u_logic_O42wx4_V42wx4_AND_1277_o,
      ADR4 => cortexm0_u_logic_Vpovx4,
      ADR3 => cortexm0_u_logic_Bv0wx4,
      ADR5 => cortexm0_u_logic_Fq0wx4,
      O => cortexm0_u_logic_S6ovx4_Nlovx4_AND_78_o6_26561
    );
  cortexm0_u_logic_Cqovx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y126",
      INIT => X"0051515100F3F3F3"
    )
    port map (
      ADR2 => cortexm0_u_logic_Pg1wx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR3 => cortexm0_u_logic_Pri3z4_13_0,
      ADR0 => cortexm0_u_logic_n16534_10_0,
      O => cortexm0_u_logic_Cqovx4
    );
  cortexm0_u_logic_Dkr2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y126",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Dkr2z4_CLK,
      I => cortexm0_u_logic_L4jvx4,
      O => cortexm0_u_logic_Dkr2z4_27308,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_L4jvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y126",
      INIT => X"33F3BBFB00F088F8"
    )
    port map (
      ADR2 => cortexm0_u_logic_H3wvx4_25946,
      ADR3 => cortexm0_u_logic_Cqovx4,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Dkr2z4_27308,
      ADR0 => cortexm0_u_logic_Fhx2z4_27309,
      ADR4 => cortexm0_u_logic_Pxyvx4,
      O => cortexm0_u_logic_L4jvx4
    );
  cortexm0_u_logic_Vjnvx4_SW0 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y132",
      INIT => X"80AA808000AA0000"
    )
    port map (
      ADR0 => cortexm0_u_logic_O5t2z4_25961,
      ADR5 => cortexm0_u_logic_Aok2z4_25957,
      ADR2 => cortexm0_u_logic_Z7i2z4_27581,
      ADR1 => cortexm0_u_logic_Ffj2z4_25963,
      ADR4 => cortexm0_u_logic_Xyk2z4_27219,
      ADR3 => cortexm0_u_logic_Ark2z4_26081,
      O => N138
    );
  cortexm0_u_logic_Y1pvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y132",
      INIT => X"002A003F2A2A3F3F"
    )
    port map (
      ADR0 => cortexm0_u_logic_N482z4_U482z4_AND_6171_o,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_Gzvvx4,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_25_0,
      ADR1 => cortexm0_u_logic_n16534_22_0,
      O => cortexm0_u_logic_Y1pvx4
    );
  cortexm0_u_logic_Q7j2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y132",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Q7j2z4_CLK,
      I => cortexm0_u_logic_Vjnvx4_25271,
      O => cortexm0_u_logic_Q7j2z4_26738,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Vjnvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y132",
      INIT => X"AAFFEEFFAA00EECC"
    )
    port map (
      ADR2 => '1',
      ADR0 => N138,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR5 => cortexm0_u_logic_Q7j2z4_26738,
      ADR1 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => cortexm0_u_logic_Y1pvx4,
      O => cortexm0_u_logic_Vjnvx4_25271
    );
  cortexm0_u_logic_Lrx2z4_cortexm0_u_logic_Lrx2z4_CMUX_Delay : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => N701_pack_10,
      O => N701
    );
  cortexm0_u_logic_Yjzvx4_SW3 : X_MUX2
    generic map(
      LOC => "SLICE_X42Y134"
    )
    port map (
      IA => N1528,
      IB => N1529,
      O => N701_pack_10,
      SEL => cortexm0_u_logic_Pri3z4_27_0
    );
  cortexm0_u_logic_Yjzvx4_SW3_F : X_LUT6
    generic map(
      LOC => "SLICE_X42Y134",
      INIT => X"EEEEEECCFFFFFFCC"
    )
    port map (
      ADR2 => '1',
      ADR3 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR0 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o,
      ADR5 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      O => N1528
    );
  cortexm0_u_logic_Yjzvx4_SW3_G : X_LUT6
    generic map(
      LOC => "SLICE_X42Y134",
      INIT => X"AAAA8A8AAA888A88"
    )
    port map (
      ADR0 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR5 => cortexm0_u_logic_Xnqwx4_Eoqwx4_AND_3578_o,
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR4 => cortexm0_u_logic_Hfqwx4_Ofqwx4_AND_3552_o,
      ADR3 => cortexm0_u_logic_Uenwx4_V7rwx4_AND_3647_o,
      ADR1 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      O => N1529
    );
  cortexm0_u_logic_Hihvx4_SW0_SW1 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y134",
      INIT => X"FFFFFFFFAC0C0C0C"
    )
    port map (
      ADR1 => cortexm0_u_logic_Lrx2z4_27615,
      ADR4 => cortexm0_u_logic_Roh2z4_25_0,
      ADR3 => cortexm0_u_logic_Kvfwx4_W8c2z4_AND_6701_o,
      ADR0 => cortexm0_u_logic_Keqvx4_Ync2z4_AND_6755_o,
      ADR2 => cortexm0_u_logic_G6pvx4,
      ADR5 => cortexm0_u_logic_G6pvx4_Alywx4_AND_4511_o,
      O => N389
    );
  cortexm0_u_logic_Lrx2z4 : X_FF
    generic map(
      LOC => "SLICE_X42Y134",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_Lrx2z4_CLK,
      I => cortexm0_u_logic_Hihvx4_25292,
      O => cortexm0_u_logic_Lrx2z4_27615,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Hihvx4 : X_LUT6
    generic map(
      LOC => "SLICE_X42Y134",
      INIT => X"FFAA5500FFCA3500"
    )
    port map (
      ADR3 => N388,
      ADR2 => N30,
      ADR0 => N700,
      ADR1 => N701,
      ADR4 => N389,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Hihvx4_25292
    );
  cortexm0_u_logic_haddr_o_5_1 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y124",
      INIT => X"FFFFAE0CAE0CAE0C"
    )
    port map (
      ADR5 => cortexm0_u_logic_n16534_3_0,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Ov62z4_Vv62z4_AND_5989_o,
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR0 => cortexm0_u_logic_Pri3z4_6_0,
      O => haddr(5)
    );
  cortexm0_u_logic_haddr_o_21_1 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y124",
      INIT => X"FFFFAE0CAE0CAE0C"
    )
    port map (
      ADR0 => cortexm0_u_logic_n16534_19_0,
      ADR3 => cortexm0_u_logic_Mrsvx4,
      ADR1 => cortexm0_u_logic_Gzvvx4,
      ADR2 => cortexm0_u_logic_Lf0wx4,
      ADR5 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_22_0,
      O => haddr(21)
    );
  cortexm0_u_logic_Bspvx43_SW3 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y128",
      INIT => X"F5F5F5F5FFFFF5F5"
    )
    port map (
      ADR3 => '1',
      ADR1 => '1',
      ADR2 => cortexm0_u_logic_W6iwx4,
      ADR0 => cortexm0_u_logic_Mdzvx42_25926,
      ADR5 => cortexm0_u_logic_Bspvx41_27313,
      ADR4 => N421,
      O => N1017
    );
  cortexm0_u_logic_Bspvx43_SW4 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y128",
      INIT => X"FFEEFFAF00000000"
    )
    port map (
      ADR4 => cortexm0_u_logic_W6iwx4,
      ADR5 => cortexm0_u_logic_Mdzvx42_25926,
      ADR3 => cortexm0_u_logic_Bspvx461,
      ADR1 => N422,
      ADR0 => cortexm0_u_logic_Bspvx41_27313,
      ADR2 => N421,
      O => N1018
    );
  cortexm0_u_logic_L562z4_S562z4_AND_5884_o3 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y128",
      INIT => X"F3F300F351510051"
    )
    port map (
      ADR1 => cortexm0_u_logic_Kt23z4_27342,
      ADR3 => cortexm0_u_logic_T243z4_27343,
      ADR0 => cortexm0_u_logic_Cc53z4_27344,
      ADR4 => cortexm0_u_logic_Gsc2z4_Ptc2z4_OR_1318_o,
      ADR2 => cortexm0_u_logic_Gsc2z4_Erc2z4_OR_1317_o,
      ADR5 => cortexm0_u_logic_Gsc2z4_Lrc2z4_OR_1319_o,
      O => cortexm0_u_logic_L562z4_S562z4_AND_5884_o3_27341
    );
  cortexm0_u_logic_Noo2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y128",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_G02wx4_inv,
      CLK => NlwBufferSignal_cortexm0_u_logic_Noo2z4_CLK,
      I => cortexm0_u_logic_Fdzvx4,
      O => cortexm0_u_logic_Noo2z4_27336,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Fdzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y128",
      INIT => X"FFFFFFFF3BFF3B0A"
    )
    port map (
      ADR3 => cortexm0_u_logic_Tauwx4_Abuwx4_AND_4036_o,
      ADR1 => N1018,
      ADR0 => cortexm0_u_logic_Pri3z4_30_0,
      ADR2 => cortexm0_u_logic_Omcwx4_Vmcwx4_AND_2244_o,
      ADR4 => N1017,
      ADR5 => cortexm0_u_logic_Q8rwx4_X8rwx4_AND_3649_o_27142,
      O => cortexm0_u_logic_Fdzvx4
    );
  cortexm0_u_logic_T243z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y130",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Rdyvx4_0,
      CLK => NlwBufferSignal_cortexm0_u_logic_T243z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_T243z4_IN,
      O => cortexm0_u_logic_T243z4_27343,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_31_1 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y130",
      INIT => X"FFFFD5C0D5C0D5C0"
    )
    port map (
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR1 => cortexm0_u_logic_Pri3z4_32_0,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_F872z4_M872z4_AND_6041_o,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR5 => cortexm0_u_logic_n16534_29_0,
      O => haddr(31)
    );
  cortexm0_u_logic_Nhzvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y132",
      INIT => X"00003F153F153F15"
    )
    port map (
      ADR3 => cortexm0_u_logic_Hlzvx4,
      ADR2 => cortexm0_u_logic_Mrsvx4,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR4 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_27_0,
      ADR1 => cortexm0_u_logic_n16534_24_0,
      O => cortexm0_u_logic_Nhzvx4
    );
  cortexm0_u_logic_S8k2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y132",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_S8k2z4_CLK,
      I => cortexm0_u_logic_R5lvx4,
      O => cortexm0_u_logic_S8k2z4_27055,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_R5lvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y132",
      INIT => X"7340FFFF73407340"
    )
    port map (
      ADR2 => cortexm0_u_logic_Lrx2z4_27615,
      ADR0 => cortexm0_u_logic_Pxyvx4,
      ADR1 => cortexm0_u_logic_Df3wx4,
      ADR3 => cortexm0_u_logic_S8k2z4_27055,
      ADR5 => cortexm0_u_logic_H3wvx4_25946,
      ADR4 => cortexm0_u_logic_Nhzvx4,
      O => cortexm0_u_logic_R5lvx4
    );
  cortexm0_u_logic_haddr_o_3_1 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y127",
      INIT => X"FFB3B3B3FFA0A0A0"
    )
    port map (
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR4 => cortexm0_u_logic_Pri3z4_4_0,
      ADR5 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_B6bwx4_I6bwx4_AND_2058_o,
      ADR0 => cortexm0_u_logic_Mrsvx4,
      ADR2 => cortexm0_u_logic_n16534_1_0,
      O => haddr(3)
    );
  cortexm0_u_logic_Ujo2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y127",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Ofyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ujo2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ujo2z4_IN,
      O => cortexm0_u_logic_Ujo2z4_27025,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_haddr_o_6_1 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y127",
      INIT => X"FFFFF222F222F222"
    )
    port map (
      ADR3 => cortexm0_u_logic_K1wvx4,
      ADR2 => cortexm0_u_logic_Pri3z4_7_0,
      ADR0 => cortexm0_u_logic_Gzvvx4,
      ADR1 => cortexm0_u_logic_Euzvx4,
      ADR5 => cortexm0_u_logic_Mrsvx4,
      ADR4 => cortexm0_u_logic_n16534_4_0,
      O => haddr(6)
    );
  cortexm0_u_logic_haddr_o_26_1 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y131",
      INIT => X"FDFCF5F0DDCC5500"
    )
    port map (
      ADR1 => cortexm0_u_logic_n16534_24_0,
      ADR4 => cortexm0_u_logic_Mrsvx4,
      ADR3 => cortexm0_u_logic_Gzvvx4,
      ADR0 => cortexm0_u_logic_Hlzvx4,
      ADR2 => cortexm0_u_logic_K1wvx4,
      ADR5 => cortexm0_u_logic_Pri3z4_27_0,
      O => haddr(26)
    );
  cortexm0_u_logic_W5p2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y131",
      INIT => '1'
    )
    port map (
      CE => VCC,
      CLK => NlwBufferSignal_cortexm0_u_logic_W5p2z4_CLK,
      I => cortexm0_u_logic_Irjvx4,
      O => cortexm0_u_logic_W5p2z4_27432,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  cortexm0_u_logic_Irjvx41 : X_LUT6
    generic map(
      LOC => "SLICE_X43Y131",
      INIT => X"55F500F0DDF5CCF0"
    )
    port map (
      ADR1 => cortexm0_u_logic_Bnx2z4_26994,
      ADR5 => cortexm0_u_logic_Pxyvx4,
      ADR3 => cortexm0_u_logic_Df3wx4,
      ADR2 => cortexm0_u_logic_W5p2z4_27432,
      ADR4 => cortexm0_u_logic_H3wvx4_25946,
      ADR0 => cortexm0_u_logic_Fq0wx4,
      O => cortexm0_u_logic_Irjvx4
    );
  cortexm0_u_logic_Ehz2z4 : X_FF
    generic map(
      LOC => "SLICE_X43Y133",
      INIT => '1'
    )
    port map (
      CE => cortexm0_u_logic_Teyvx4,
      CLK => NlwBufferSignal_cortexm0_u_logic_Ehz2z4_CLK,
      I => NlwBufferSignal_cortexm0_u_logic_Ehz2z4_IN,
      O => cortexm0_u_logic_Ehz2z4_26727,
      SET => ahblite_bridge_state_machine_1_rstn_inv,
      RST => GND
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_n16585_1_0,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_Pri3z4_cy_4_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Y5cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_16_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J7cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_16_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_U8cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Facvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_16_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_20_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qbcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_20_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bdcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mecvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_20_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xfcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_20_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ihcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ticvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ekcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Plcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_24_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I0cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_12_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_S1cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_12_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_N4cvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_12_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_32_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Sscvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ducvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_32_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ovcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zwcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_32_DI_3_Q
    );
  NlwBufferBlock_ahbmo_hsize_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hsize(1),
      O => NlwBufferSignal_ahbmo_hsize_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwrite_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwrite,
      O => NlwBufferSignal_ahbmo_hwrite_OBUF_I
    );
  NlwBufferBlock_ahbmo_hsize_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hsize_0_0,
      O => NlwBufferSignal_ahbmo_hsize_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_29_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(29),
      O => NlwBufferSignal_ahbmo_hwdata_29_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(17),
      O => NlwBufferSignal_ahbmo_hwdata_17_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(19),
      O => NlwBufferSignal_ahbmo_hwdata_19_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_27_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(27),
      O => NlwBufferSignal_ahbmo_hwdata_27_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_25_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(25),
      O => NlwBufferSignal_ahbmo_hwdata_25_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_24_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(24),
      O => NlwBufferSignal_ahbmo_hwdata_24_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(18),
      O => NlwBufferSignal_ahbmo_hwdata_18_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_28_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(28),
      O => NlwBufferSignal_ahbmo_hwdata_28_OBUF_I
    );
  NlwBufferBlock_ahbmo_htrans_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ahbmo_htrans_1_OBUF_0,
      O => NlwBufferSignal_ahbmo_htrans_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_26_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(26),
      O => NlwBufferSignal_ahbmo_hwdata_26_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_21_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(21),
      O => NlwBufferSignal_ahbmo_hwdata_21_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_4_0,
      O => NlwBufferSignal_ahbmo_hwdata_4_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(3),
      O => NlwBufferSignal_ahbmo_hwdata_3_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(14),
      O => NlwBufferSignal_ahbmo_hwdata_14_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(0),
      O => NlwBufferSignal_ahbmo_hwdata_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(2),
      O => NlwBufferSignal_ahbmo_hwdata_2_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(7),
      O => NlwBufferSignal_ahbmo_hwdata_7_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(9),
      O => NlwBufferSignal_ahbmo_hwdata_9_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(10),
      O => NlwBufferSignal_ahbmo_hwdata_10_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(11),
      O => NlwBufferSignal_ahbmo_hwdata_11_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_20_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(20),
      O => NlwBufferSignal_ahbmo_hwdata_20_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(13),
      O => NlwBufferSignal_ahbmo_hwdata_13_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(8),
      O => NlwBufferSignal_ahbmo_hwdata_8_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_6_0,
      O => NlwBufferSignal_ahbmo_hwdata_6_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(5),
      O => NlwBufferSignal_ahbmo_hwdata_5_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_1_0,
      O => NlwBufferSignal_ahbmo_hwdata_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(12),
      O => NlwBufferSignal_ahbmo_hwdata_12_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_23_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(23),
      O => NlwBufferSignal_ahbmo_hwdata_23_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(15),
      O => NlwBufferSignal_ahbmo_hwdata_15_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(31),
      O => NlwBufferSignal_ahbmo_hwdata_31_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(30),
      O => NlwBufferSignal_ahbmo_hwdata_30_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_22_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(22),
      O => NlwBufferSignal_ahbmo_hwdata_22_OBUF_I
    );
  NlwBufferBlock_ahbmo_hwdata_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(16),
      O => NlwBufferSignal_ahbmo_hwdata_16_OBUF_I
    );
  NlwBufferBlock_cm0_led_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cm0_led_OBUF_28766,
      O => NlwBufferSignal_cm0_led_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_21_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(21),
      O => NlwBufferSignal_ahbmo_haddr_21_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_17_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(17),
      O => NlwBufferSignal_ahbmo_haddr_17_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_31_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(31),
      O => NlwBufferSignal_ahbmo_haddr_31_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_11_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(11),
      O => NlwBufferSignal_ahbmo_haddr_11_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_15_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(15),
      O => NlwBufferSignal_ahbmo_haddr_15_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_22_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(22),
      O => NlwBufferSignal_ahbmo_haddr_22_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_12_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(12),
      O => NlwBufferSignal_ahbmo_haddr_12_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_20_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(20),
      O => NlwBufferSignal_ahbmo_haddr_20_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_13_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(13),
      O => NlwBufferSignal_ahbmo_haddr_13_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_23_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(23),
      O => NlwBufferSignal_ahbmo_haddr_23_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_24_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(24),
      O => NlwBufferSignal_ahbmo_haddr_24_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_14_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(14),
      O => NlwBufferSignal_ahbmo_haddr_14_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_16_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(16),
      O => NlwBufferSignal_ahbmo_haddr_16_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_10_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(10),
      O => NlwBufferSignal_ahbmo_haddr_10_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_30_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(30),
      O => NlwBufferSignal_ahbmo_haddr_30_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_29_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(29),
      O => NlwBufferSignal_ahbmo_haddr_29_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_18_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(18),
      O => NlwBufferSignal_ahbmo_haddr_18_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_26_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(26),
      O => NlwBufferSignal_ahbmo_haddr_26_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_19_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(19),
      O => NlwBufferSignal_ahbmo_haddr_19_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_2_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(2),
      O => NlwBufferSignal_ahbmo_haddr_2_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_6_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(6),
      O => NlwBufferSignal_ahbmo_haddr_6_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_4_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(4),
      O => NlwBufferSignal_ahbmo_haddr_4_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_0_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr_0_0,
      O => NlwBufferSignal_ahbmo_haddr_0_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_25_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(25),
      O => NlwBufferSignal_ahbmo_haddr_25_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_5_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(5),
      O => NlwBufferSignal_ahbmo_haddr_5_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_1_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(1),
      O => NlwBufferSignal_ahbmo_haddr_1_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_7_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(7),
      O => NlwBufferSignal_ahbmo_haddr_7_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_8_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(8),
      O => NlwBufferSignal_ahbmo_haddr_8_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_28_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(28),
      O => NlwBufferSignal_ahbmo_haddr_28_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_3_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(3),
      O => NlwBufferSignal_ahbmo_haddr_3_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_9_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(9),
      O => NlwBufferSignal_ahbmo_haddr_9_OBUF_I
    );
  NlwBufferBlock_ahbmo_haddr_27_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => haddr(27),
      O => NlwBufferSignal_ahbmo_haddr_27_OBUF_I
    );
  NlwBufferBlock_cm0_led_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cm0_led_OBUF_INV_cm0_ledCLK,
      O => NlwBufferSignal_cm0_led_CLK
    );
  NlwBufferBlock_cm0_led_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => GND_12_o_hrdata_31_equal_1_o,
      O => NlwBufferSignal_cm0_led_IN
    );
  NlwBufferBlock_ahbmo_hbusreq_OBUF_I : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => ahblite_bridge_dmai_start,
      O => NlwBufferSignal_ahbmo_hbusreq_OBUF_I
    );
  NlwBufferBlock_clkm_BUFGP_BUFG_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP_IBUFG_0,
      O => NlwBufferSignal_clkm_BUFGP_BUFG_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qz43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qz43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qz43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Qz43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Enw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Enw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pet2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pet2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bsy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bsy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gqw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gqw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zcn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zcn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I6z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I6z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cyq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cyq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uup2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uup2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Auk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Auk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y9t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y9t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U5x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U5x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xg33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xg33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xg33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_Xg33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ftf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ftf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ftf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ftf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vr33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vr33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vr33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Vr33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zgr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zgr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zgr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Zgr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ii73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ii73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ii73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Ii73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Avg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Avg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Avg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Avg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jcw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jcw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Duu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Duu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Duu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Duu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I6w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I6w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hqg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hqg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hqg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Hqg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H903z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H903z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H903z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_H903z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Psh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Psh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Psh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Psh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F4q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F4q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F4q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_F4q2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ft83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ft83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ft83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Ft83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ydw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ydw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L8t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L8t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W7z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W7z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Iwp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Iwp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kc03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kc03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kc03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Kc03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_K9z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K9z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zoy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zoy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I2t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I2t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Urw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Urw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pty2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pty2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K1z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K1z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sow2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sow2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lny2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lny2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nen2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nen2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mzp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mzp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mzp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_Mzp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Byw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Byw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Swy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Swy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qem2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qem2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O5t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O5t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O5t2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ushvx4,
      O => NlwBufferSignal_cortexm0_u_logic_O5t2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Emi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Emi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Emi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qxhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Emi2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Euh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Euh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Euh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Euh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_O723z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O723z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O723z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_O723z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_A4t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_A4t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fij2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fij2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fij2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hwhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fij2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_L753z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L753z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L753z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_L753z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_To33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_To33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_To33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_To33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kig3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kig3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kig3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Kig3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M4j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M4j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M4j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_M4j2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xly2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xly2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y6t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y6t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qlw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qlw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wnu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Wnu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nqy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nqy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mfw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mfw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ckw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ckw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S4w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S4w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ahw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ahw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Itw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Itw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gq43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gq43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y873z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y873z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y873z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_Y873z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C3w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C3w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pz53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pz53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pz53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_Pz53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Oiw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Oiw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rxl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rxl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hue3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hue3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hue3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Hue3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U5q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U5q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Na63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Na63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Na63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Na63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tse3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tse3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tse3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tse3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hq33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hq33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hq33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Hq33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Viy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Viy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hyy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hyy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O5t2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O5t2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O5t2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ushvx4,
      O => NlwBufferSignal_cortexm0_u_logic_O5t2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Npk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Npk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Npk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fvhvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Npk2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U2x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U2x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mww2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mww2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Emi2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Emi2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Emi2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qxhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Emi2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ark2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ark2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ark2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aok2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aok2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aok2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mvhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Aok2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aok2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aok2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aok2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mvhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Aok2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sog3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sog3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sog3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Sog3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qzw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qzw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mi23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mi23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mi23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Mi23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xuw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xuw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dvy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dvy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D603z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D603z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D603z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_D603z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Arh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Arh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Arh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Arh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jky2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jky2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Arv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Arv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Arv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Arv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wlz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wlz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wlz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wlz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rpe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rpe3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rpe3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rpe3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kf23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kf23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kf23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kf23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U4z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U4z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Otr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Otr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Otr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Otr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H9i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H9i2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F1x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F1x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tki2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tki2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tki2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xxhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tki2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B1q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B1q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B1q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_B1q2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jhy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jhy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fzl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fzl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X213z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X213z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X213z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_X213z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Unm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Unm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Unm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Unm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rr93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rr93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rr93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Rr93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yx63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yx63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yx63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_Yx63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cc73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cc73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q273z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q273z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q273z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Q273z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_N3v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N3v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N3v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_N3v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ukt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ukt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ukt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ukt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dq73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dq73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dq73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Dq73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ll83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ll83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J5i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J5i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J5i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_J5i3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mhn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mhn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mhn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Mhn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rvu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rvu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rvu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rvu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G123z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G123z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G123z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_G123z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vu93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vu93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vu93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vu93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_V3m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V3m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V3m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_V3m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vg53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vg53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vg53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Vg53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G6d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G6d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E143z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E143z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E143z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_E143z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yj43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yj43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yj43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Yj43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Skm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Skm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Skm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Skm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_A9p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_A9p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_A9p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_A9p2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rro2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rro2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rro2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rro2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z863z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z863z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z863z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Z863z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Emi2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Emi2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Emi2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qxhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Emi2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sgj2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sgj2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Owhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E0d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E0d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E0d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_E0d3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hi83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hi83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hi83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_Hi83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wj73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wj73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wj73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Wj73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nsk2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nsk2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ruhvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ark2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ark2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ark2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yuhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ark2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ffj2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Vwhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ffj2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nsk2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nsk2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ruhvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ycu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ycu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ycu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_Ycu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eyr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eyr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eyr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Eyr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nsk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nsk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ruhvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Nsk2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Npk2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Npk2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Npk2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fvhvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Npk2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Npk2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Npk2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Npk2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fvhvx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Npk2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pa33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pa33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pa33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Pa33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zjg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zjg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zjg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Zjg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ccg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ccg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ccg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Ccg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nag3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nag3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nag3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Nag3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gfg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gfg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gfg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Gfg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qdj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qdj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wxp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wxp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ruj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ruj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ruj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ruj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E1r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E1r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E1r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_E1r2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yzi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yzi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E913z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E913z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E913z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_E913z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dtj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dtj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dtj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Dtj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q2q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q2q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q2q2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_Q2q2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Naq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Naq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Naq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Naq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rdq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rdq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rdq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Rdq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wrg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wrg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wrg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Wrg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hyz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hyz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hyz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_Hyz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ufy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ufy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sgj2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sgj2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Owhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fij2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fij2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pwg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pwg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pwg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Pwg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Olg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Olg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rdg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rdg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rdg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Rdg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fey2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fey2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hmv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hmv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hmv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_Hmv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E153z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E153z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ltg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ltg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ltg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Ltg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sgj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sgj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U2s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U2s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U2s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_U2s2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rhu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rhu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rhu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rhu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ejm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ejm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ejm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ejm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qz33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qz33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ek03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ek03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ek03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ek03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ug63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ug63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ii63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ii63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ii63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ii63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fwj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fwj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fwj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fwj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gcr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gcr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gcr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Gcr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rvv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rvv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rvv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Rvv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Duv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Duv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Duv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Duv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yg13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yg13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yg13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yg13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Imu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Imu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Imu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Imu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Csz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Csz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Csz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Csz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Owq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Owq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G9w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G9w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pdi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pdi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fpi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fpi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fpi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fpi2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Orj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Orj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Orj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Orj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eyg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eyg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eyg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Eyg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tjf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tjf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tjf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tjf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ilf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ilf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ilf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ilf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vgg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vgg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vgg3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Vgg3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xyh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xyh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xyh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Xyh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ccq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ccq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ccq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Ccq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Oas2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Oas2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Oas2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Oas2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_No93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_No93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_No93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_M41wx4_29042,
      O => NlwBufferSignal_cortexm0_u_logic_No93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uku2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uku2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uku2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uku2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tki2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tki2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tki2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xxhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tki2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kf13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kf13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kf13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kf13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Knz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Knz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Knz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Knz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z853z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z853z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z853z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Z853z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Txj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Txj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Txj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Txj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yfn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yfn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yfn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yfn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rr73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rr73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rr73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rr73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fn33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fn33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fn33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fn33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Imt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Imt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Imt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Imt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wai2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wai2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gmm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gmm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gmm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gmm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qrf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qrf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qrf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Qrf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yb93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yb93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yb93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_Yb93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rds2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rds2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rds2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rds2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uuf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uuf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uuf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uuf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T0m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T0m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T0m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_T0m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kfr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kfr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kfr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Kfr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cai3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cai3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cai3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cai3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hq23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hq23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hq23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_G5qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Hq23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tvh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tvh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tvh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Tvh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hbv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hbv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hbv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_Hbv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M0i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M0i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M0i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_M0i3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_S2r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S2r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S2r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_S2r2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ht53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ht53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ht53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Ht53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dng3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dng3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dng3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Bh0wx4_29117,
      O => NlwBufferSignal_cortexm0_u_logic_Dng3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gf43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gf43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_Gf43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_To23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_To23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_To23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_To23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cy33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cy33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cy33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cy33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xmf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xmf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xmf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Xmf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ql33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ql33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ql33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ql33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dq83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dq83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dq83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Dq83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bqf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bqf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bqf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Bqf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wbf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wbf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wbf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wbf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Po53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Po53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Po53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_Po53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lpv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lpv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lpv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Lpv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lph3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lph3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lph3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Lph3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fre3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fre3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fre3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fre3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eif3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eif3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eif3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Eif3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z8s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z8s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z8s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Z8s2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ggswx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fxv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fxv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fxv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Q52wx4_29039,
      O => NlwBufferSignal_cortexm0_u_logic_Fxv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aok2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aok2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qwr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qwr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qwr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Qwr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q6u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q6u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q6u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Q6u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gt93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gt93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gt93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gt93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Oir2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Oir2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Oir2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Oir2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Twz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Twz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Twz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Twz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B613z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B613z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B613z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_B613z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kt43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kt43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kt43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Kt43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ixh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ixh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ixh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Ixh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qg93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qg93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ecp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ecp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ecp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Ecp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tel2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tel2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tel2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Tel2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vuo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vuo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cmn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cmn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cmn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cmn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gf73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gf73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gf73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vr23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vr23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vr23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vr23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y7y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y7y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T9v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T9v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T9v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_T9v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xhl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xhl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xhl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Xhl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q713z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q713z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q713z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Q713z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M413z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M413z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vdr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vdr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vdr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Vdr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zb83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zb83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zb83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Zb83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I7r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I7r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I7r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_I7r2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qyc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qyc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qyc3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Qyc3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cxc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cxc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cxc3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cxc3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ldf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ldf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ldf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ldf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_W5s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W5s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V4d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V4d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S703z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S703z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S703z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_S703z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qzq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qzq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X6m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X6m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X6m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_X6m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_L763z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L763z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L763z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_L763z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Plx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Plx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Thm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Thm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wj63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wj63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wj63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wj63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cao2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cao2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cao2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Cao2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wnt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wnt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wnt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Igl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Igl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Igl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Igl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sa23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sa23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sa23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Sa23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wa03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wa03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wa03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wa03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ay53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ay53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ay53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Ay53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Psv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Psv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Psv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Psv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hxx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hxx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gto2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gto2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gto2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gto2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y6i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y6i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y6i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Y6i3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Na53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Na53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Na53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Na53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ka93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ka93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ka93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ka93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cvr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cvr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cvr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Cvr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nbm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nbm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wai2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wai2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wai2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Lyhvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wai2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cy43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cy43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cy43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cy43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rd73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rd73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rd73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rd73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aff3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aff3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aff3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Aff3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rr83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rr83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rr83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Rr83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_An83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_An83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_An83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_An83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Okn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Okn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Okn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Okn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Asr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Asr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Asr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Asr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H783z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H783z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H783z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_H783z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pgf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pgf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pgf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Pgf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M743z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M743z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M743z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_M743z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uu83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uu83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uu83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uu83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I463z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I463z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I463z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_I463z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pap2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pap2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pap2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Pap2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_N8i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N8i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N8i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_N8i3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uo13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uo13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uo13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Uo13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mi13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mi13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dwl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dwl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lbn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lbn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zfv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zfv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zfv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xl0wx4_29045,
      O => NlwBufferSignal_cortexm0_u_logic_Zfv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nz73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nz73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nz73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Nz73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ft73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ft73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ft73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ft73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dy23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dy23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dy23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Dy23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fxu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fxu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fxu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_F6zvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fxu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wd23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wd23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wd23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wd23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U7w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U7w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O403z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O403z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O403z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_O403z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gtp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gtp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wd13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wd13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wd13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wd13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ajn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ajn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ajn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ajn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jl93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jl93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jl93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Jl93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ow43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ow43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ro43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ro43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ro43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Ro43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T1y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gju2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gju2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gju2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gju2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Gpbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_4_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qqbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Asbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ktbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_4_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_I4s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I4s2z4_CLK
    );
  NlwBufferBlock_ahblite_bridge_state_machine_1_current_state_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_ahblite_bridge_state_machine_1_current_state_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U5r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U5r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_28_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ancvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Locvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Wpcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Hrcvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_28_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Cgu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cgu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cgu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Cgu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M1j2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M1j2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_8_DI_0_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uubvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_0_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ewbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_1_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oxbvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_2_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yybvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Madd_n16585_cy_8_DI_3_Q
    );
  NlwBufferBlock_cortexm0_u_logic_Edl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Edl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Edl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Edl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qcy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qcy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M9y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M9y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N8o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N8o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N8o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_N8o2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z523z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z523z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z523z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Z523z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rbo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rbo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rbo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Rbo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eq63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eq63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eq63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Eq63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J773z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J773z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ixn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ixn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ixn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Ixn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bby2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bby2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W4y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W4y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K6y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K6y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y6o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y6o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y6o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Y6o2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jbu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jbu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jbu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Jbu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bdm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bdm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pbl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pbl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pbl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Pbl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_If33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_If33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_If33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_If33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zu33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zu33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zu33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zu33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ow23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ow23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ow23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Ow23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rni2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rni2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rni2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rafwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rni2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Igi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Igi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J5m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J5m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J5m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_J5m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kaf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kaf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zu43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zu43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zu43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zu43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bk33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bk33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bk33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_Bk33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T263z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T263z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T263z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qd1wx4_29063,
      O => NlwBufferSignal_cortexm0_u_logic_T263z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y1u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y1u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y1u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_Y1u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_K7s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K7s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K7s2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_K7s2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_3_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_A2iwx4_29085,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_3_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Po83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Po83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Po83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Po83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Psn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Psn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Psn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Psn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dcs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dcs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dcs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Dcs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C193z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C193z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C193z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_C193z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F473z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F473z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F473z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_F473z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eut2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eut2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eut2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Eut2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wo03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wo03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wo03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Xmzvx4_29035,
      O => NlwBufferSignal_cortexm0_u_logic_Wo03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I3y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I3y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zjq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zjq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qi03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qi03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qi03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qppvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Qi03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Grl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Grl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Grl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Grl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G4r2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G4r2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G4r2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_G4r2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kxkwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_3_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ggswx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_3_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ggswx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Ggswx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Skv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Skv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Skv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Skv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G7x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G7x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T583z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T583z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T583z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_T583z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qml2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qml2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qml2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Qml2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_S2p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S2p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S2p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_S2p2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zei2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zei2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Herwx4_29148,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Herwx4_29148,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_A2iwx4_29085,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J433z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J433z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J433z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_J433z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_A2iwx4_29085,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sjj2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_A2iwx4_29085,
      O => NlwBufferSignal_cortexm0_u_logic_Sjj2z4_1_IN
    );
  NlwBufferBlock_ahblite_bridge_ahbmst_1_r_active_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_ahblite_bridge_ahbmst_1_r_active_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rblwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_3_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_3_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_3_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Po73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Po73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Po73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Po73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F8u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F8u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F8u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_F8u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jw93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jw93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F0y2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F0y2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wu53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wu53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kyi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kyi2z4_CLK
    );
  NlwBufferBlock_ahblite_bridge_ahbmst_1_r_active_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_ahblite_bridge_ahbmst_1_r_active_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R0t2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R0t2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R0t2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_1_0,
      O => NlwBufferSignal_cortexm0_u_logic_R0t2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ey03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ey03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ey03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Ey03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sg83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sg83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sg83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_Sg83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J5o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J5o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J5o2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_J5o2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_5_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K0u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K0u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K0u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_K0u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fn23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fn23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fn23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fn23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ow13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ow13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ow13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_Ow13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rblwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kxkwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kxkwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D6yvx4,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bn53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bn53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bn53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Bn53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_3_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svk2z4_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Kxkwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Svk2z4_3_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T1d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fjswx4,
      O => NlwBufferSignal_cortexm0_u_logic_T1d3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X9n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X9n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X9n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(22),
      O => NlwBufferSignal_cortexm0_u_logic_X9n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Od83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Od83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Od83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Od83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nl43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nl43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nl43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Nl43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C3z2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C3z2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fi93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fi93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fi93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Fi93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_K103z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K103z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K103z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_K103z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uyv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uyv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eun2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eun2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eun2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Eun2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Arn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Arn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Arn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Arn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qfa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qfa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qfa3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_1_0,
      O => NlwBufferSignal_cortexm0_u_logic_Qfa3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kw63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kw63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kw63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kw63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X533z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X533z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nt03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nt03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nt03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Nt03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H2m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H2m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H2m2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_H2m2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gjt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gjt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gjt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gjt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mcz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mcz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mcz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Mcz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Eol2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eol2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eol2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Eol2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ec33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ec33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ec33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Ec33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_V3o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V3o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I113z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I113z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I113z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Qz0wx4_29048,
      O => NlwBufferSignal_cortexm0_u_logic_I113z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tna3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tna3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tna3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(0),
      O => NlwBufferSignal_cortexm0_u_logic_Tna3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ohv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ohv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ohv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Ohv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wu63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wu63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wu63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wu63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G493z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G493z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G493z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_G493z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X563z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X563z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X563z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cr1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_X563z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rni2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rni2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rni2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rafwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rni2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D6yvx4,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_E163z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_E163z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_E163z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_E163z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D6yvx4,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_3_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_3_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_3_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D6yvx4,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_3_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_1_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_1_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_D6yvx4,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_1_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H3d3z4_5_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H3d3z4_5_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hmh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hmh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hmh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Hmh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mof3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mof3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mof3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fa2wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Mof3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_V223z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V223z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V223z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_V223z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_O5k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O5k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O5k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_O5k2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ql13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ql13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ql13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ql13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kjk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kjk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kjk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kjk2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tvn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tvn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tvn2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mq0wx4_29051,
      O => NlwBufferSignal_cortexm0_u_logic_Tvn2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tiz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tiz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tiz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tiz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uqi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uqi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uqi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Uqi2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B1a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B1a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B1a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(30),
      O => NlwBufferSignal_cortexm0_u_logic_B1a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_An73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_An73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_An73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_An73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Spl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Spl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Spl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Spl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wbk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wbk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X553z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X553z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X553z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_X553z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z7i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z7i2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gmd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gmd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Av13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Av13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Av13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Av13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aru2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aru2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aru2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Aru2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_R6v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R6v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R6v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_R6v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_2_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fgm2z4_2_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rblwx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fgm2z4_2_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bv03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bv03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bv03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_I30wx4_29058,
      O => NlwBufferSignal_cortexm0_u_logic_Bv03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aez2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aez2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aez2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Aez2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hc23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hc23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hc23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Pn1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Hc23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bnx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bnx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Foe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Foe3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nox2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nox2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qrp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qrp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qrp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_28168,
      O => NlwBufferSignal_cortexm0_u_logic_Qrp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rhi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rhi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J0v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J0v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J0v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_J0v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_V0k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V0k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V0k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_V0k2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_K7g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K7g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G0w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G0w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fcj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fcj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_P2a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_P2a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_P2a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_28168,
      O => NlwBufferSignal_cortexm0_u_logic_P2a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cax2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cax2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kiq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kiq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kiq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kiq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gip2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gip2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gip2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gip2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qa43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qa43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qa43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Qa43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yg23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yg23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yg23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Zz1wx4_29050,
      O => NlwBufferSignal_cortexm0_u_logic_Yg23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sd43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sd43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sd43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C00wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sd43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zj53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zj53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zj53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Zj53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gf63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gf63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gf63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mvm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mvm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mvm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Mvm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M1j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M1j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M1j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Otyvx4,
      O => NlwBufferSignal_cortexm0_u_logic_M1j2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yx73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yx73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yx73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Yx73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Po63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Po63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Po63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Po63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I453z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I453z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I453z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_I453z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y1v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y1v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y1v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Y1v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zkk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zkk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zkk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zkk2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U9u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U9u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U9u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_U9u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cam2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cam2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K2k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K2k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K2k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_K2k2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Djv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Djv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Djv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Djv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cll2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cll2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cll2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cll2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Psu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Psu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uaj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uaj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tdp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tdp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ch03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ch03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ch03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ch03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ixt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ixt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ixt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Ixt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ycx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ycx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wnv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Wnv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_R283z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R283z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R283z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_R283z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yaz2z4_4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yaz2z4_4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z203z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z203z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z203z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Z203z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vaw2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vaw2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rbi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rbi3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rz13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rz13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rz13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Rz13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ug73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ug73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ug73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iu1wx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ug73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ieh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ieh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mka3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mka3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mka3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(5),
      O => NlwBufferSignal_cortexm0_u_logic_Mka3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sgp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sgp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sgp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sgp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_X543z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X543z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X543z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_X543z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z3k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z3k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z3k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Z3k2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fn13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fn13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fn13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Fn13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gf53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gf53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gf53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Gf53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hc13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hc13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pst2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pst2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rht2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rht2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rht2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rht2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Trq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Trq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rym2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rym2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R1w2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R1w2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C5v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C5v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C5v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_C5v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jex2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jex2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B9g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B9g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ikz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ikz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ikz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ikz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wqm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wqm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wqm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Wqm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ow33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ow33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ow33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Z4qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ow33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zxo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zxo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zxo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Zxo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yr13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yr13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yr13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Yr13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nz83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nz83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nz83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Nz83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Djh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Djh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Djh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Djh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nqz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nqz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nqz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Nqz2z4_IN
    );
  NlwBufferBlock_ahblite_bridge_ahbmst_1_r_active_0_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_ahblite_bridge_ahbmst_1_r_active_0_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rd63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rd63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rd63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rd63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Idk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Idk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ujp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ujp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ujp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ujp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ql23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ql23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ql23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ql23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vhk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vhk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vhk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vhk2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nf03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nf03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nf03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Nf03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jca3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jca3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jca3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Jca3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wj83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wj83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wj83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Wj83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mi33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mi33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mi33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Mi33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hub3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hub3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lns2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lns2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lns2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(30),
      O => NlwBufferSignal_cortexm0_u_logic_Lns2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hn03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hn03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hn03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_Hn03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rkd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rkd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Neu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Neu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Neu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Neu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jwf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jwf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rtz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rtz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rtz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Rtz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B173z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B173z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B173z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_B173z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_It63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_It63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_It63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_It63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dkx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dkx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ufx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ufx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wzy2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Herwx4_29148,
      O => NlwBufferSignal_cortexm0_u_logic_Wzy2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jq13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jq13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jq13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Jq13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Qji3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qji3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qji3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Qji3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pxb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pxb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jw73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jw73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jw73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Jw73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vgq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vgq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vgq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Vgq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_An63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_An63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_An63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_An63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ji43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ji43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ji43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Ji43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F9j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F9j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F9j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_F9j2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Joi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Joi3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Joi3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Joi3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sz23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sz23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sz23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sz23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lul2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lul2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tz03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tz03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tz03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Tz03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ipm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ipm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ipm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Ipm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cq93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cq93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cq93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Cq93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hnr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hnr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hnr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Hnr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ksm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ksm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ksm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Ksm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H133z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H133z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ytm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ytm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ytm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Ytm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nbx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nbx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lqr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lqr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lqr2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Lqr2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gji2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gji2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C5n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C5n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C5n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_C5n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ka83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ka83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ka83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Ka83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_R8x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R8x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ovc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ovc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hpd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hpd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Hpd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Hpd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Umi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Umi3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Umi3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Umi3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uj93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uj93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uj93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Uj93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ohh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ohh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eqq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Eqq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Eqq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Eqq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bf93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bf93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bf93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Bf93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Omk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Omk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rek2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rek2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rek2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rek2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ki53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ki53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D7k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D7k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D7k2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Uhzvx4_29078,
      O => NlwBufferSignal_cortexm0_u_logic_D7k2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_R293z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R293z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R293z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_R293z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Nnc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nnc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gfq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gfq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gfq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Gfq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lee3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lee3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Skh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Skh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D4g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D4g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lhd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lhd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lhd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(30),
      O => NlwBufferSignal_cortexm0_u_logic_Lhd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fed3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fed3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fed3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(22),
      O => NlwBufferSignal_cortexm0_u_logic_Fed3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pab3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pab3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pab3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_Pab3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aqp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aqp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aqp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(30),
      O => NlwBufferSignal_cortexm0_u_logic_Aqp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_N7c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N7c3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cps2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cps2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cps2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_28168,
      O => NlwBufferSignal_cortexm0_u_logic_Cps2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dks2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dks2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dks2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(22),
      O => NlwBufferSignal_cortexm0_u_logic_Dks2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uls2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uls2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uls2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Uls2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z0g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z0g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z0g3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Z0g3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vr43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vr43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vr43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Vr43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F483z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F483z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F483z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_F483z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fhx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fhx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kzf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kzf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kzf3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Kzf3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Na73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Na73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Na73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Na73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_V233z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V233z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V233z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_V233z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_A8h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_A8h3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_A8h3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_A8h3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_P9h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_P9h3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_P9h3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_P9h3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J4x2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J4x2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V883z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V883z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V883z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_V883z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zpj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zpj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zpj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zpj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_I443z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I443z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I443z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_I443z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Df83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Df83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Df83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Df83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xyk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xyk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I0e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I0e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I0e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_I0e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_A933z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_A933z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_A933z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_A933z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_L733z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L733z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L733z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_L733z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hak2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hak2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tyd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tyd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tyd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Tyd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sr53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sr53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sr53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Sr53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ble3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ble3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Svs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Svs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Svs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yx83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yx83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yx83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yx83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vfd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vfd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vfd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Vfd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bjd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bjd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bjd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_28168,
      O => NlwBufferSignal_cortexm0_u_logic_Bjd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tvt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tvt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tvt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tvt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tqc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tqc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bec3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bec3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qfc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qfc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jsc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jsc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vcv2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vcv2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vcv2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_Vcv2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Efp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Efp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tch3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tch3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tch3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Tch3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wmp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wmp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wmp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wmp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wor2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wor2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wor2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_Wor2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_D923z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D923z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D923z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_D923z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ywi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ywi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vxf3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vxf3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W3f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W3f3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T5g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T5g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lq03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lq03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lq03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Oszvx4_29046,
      O => NlwBufferSignal_cortexm0_u_logic_Lq03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B5u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B5u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B5u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_B5u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_W893z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W893z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_W893z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_W893z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J0n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J0n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J0n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_J0n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M3u2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M3u2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M3u2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_M3u2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pw03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pw03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pw03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_Pw03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tr63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tr63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tr63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Tr63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mz63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mz63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rd53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rd53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rd53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Rd53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_G1s2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G1s2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J7q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J7q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cgt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cgt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cgt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cgt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ggk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ggk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ggk2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_C3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ggk2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C183z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C183z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_C183z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_C183z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vvx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vvx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xx93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xx93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Td33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Td33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Td33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Td33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Snd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Snd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Snd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Snd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z4l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z4l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Z4l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_V4ovx4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Z4l2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dpc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dpc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Oar2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Oar2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q6l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q6l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q6l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(30),
      O => NlwBufferSignal_cortexm0_u_logic_Q6l2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C9a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C9a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L7a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L7a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L7a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(12),
      O => NlwBufferSignal_cortexm0_u_logic_L7a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tib3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tib3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tib3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(7),
      O => NlwBufferSignal_cortexm0_u_logic_Tib3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vgs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vgs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vgs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(15),
      O => NlwBufferSignal_cortexm0_u_logic_Vgs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Azs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Azs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Azs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_28168,
      O => NlwBufferSignal_cortexm0_u_logic_Azs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kkb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kkb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kkb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(7),
      O => NlwBufferSignal_cortexm0_u_logic_Kkb3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wuq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wuq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Usl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Usl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Usl2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(15),
      O => NlwBufferSignal_cortexm0_u_logic_Usl2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cma3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cma3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cma3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(22),
      O => NlwBufferSignal_cortexm0_u_logic_Cma3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ilp2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ilp2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ilp2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ilp2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z8b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z8b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y8q2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y8q2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J0l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J0l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tme3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tme3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O2g3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O2g3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O2g3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_B91wx4_29044,
      O => NlwBufferSignal_cortexm0_u_logic_O2g3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gdo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gdo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gdo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(16),
      O => NlwBufferSignal_cortexm0_u_logic_Gdo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mt13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mt13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mt13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Mt13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Hzj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Hzj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wyt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wyt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kt23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kt23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kt23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kt23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ozo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ozo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ozo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Ozo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_R6n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_R6n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_R6n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_R6n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_N3n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_N3n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_N3n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_N3n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cqo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cqo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jux2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jux2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gci2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gci2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_V1l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_V1l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lw53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lw53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lw53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Lw53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pvd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pvd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pvd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Pvd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ylc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ylc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S3i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S3i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xyn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xyn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gha3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gha3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gha3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(2),
      O => NlwBufferSignal_cortexm0_u_logic_Gha3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B943z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B943z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B943z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_B943z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y1n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y1n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Y1n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_Y1n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_H8l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H8l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H8l2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cztvx4_28168,
      O => NlwBufferSignal_cortexm0_u_logic_H8l2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bus2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bus2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bus2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(22),
      O => NlwBufferSignal_cortexm0_u_logic_Bus2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jxs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jxs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jxs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(30),
      O => NlwBufferSignal_cortexm0_u_logic_Jxs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mis2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mis2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mis2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(14),
      O => NlwBufferSignal_cortexm0_u_logic_Mis2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_D1p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D1p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D1p2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_D1p2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wqd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wqd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wqd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Wqd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Rix2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rix2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nl53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nl53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nl53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Nl53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Slr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Slr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K423z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K423z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K423z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_K423z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Anq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Anq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Anq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Anq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ec43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ec43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ec43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ec43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tyx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tyx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Md93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Md93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Md93z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_Md93z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Wnh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wnh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wnh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Wnh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jkc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jkc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F4c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F4c3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ztc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ztc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zad3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zad3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zad3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(7),
      O => NlwBufferSignal_cortexm0_u_logic_Zad3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T8f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T8f3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X1e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X1e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X1e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_X1e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Q6e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q6e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q6e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Q6e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zu23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zu23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zu23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zu23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uic3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uic3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ipb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ipb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bmb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bmb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bmb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(7),
      O => NlwBufferSignal_cortexm0_u_logic_Bmb3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cy13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cy13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cy13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_Cy13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ug43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ug43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ug43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_Ug43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J9d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J9d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J9d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_J9d3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T7d3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T7d3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T7d3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(15),
      O => NlwBufferSignal_cortexm0_u_logic_T7d3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Llq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Llq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vve3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vve3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ipn2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ipn2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H2f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H2f3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gcb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gcb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gcb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_Gcb3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xeo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xeo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ara3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ara3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Adt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Adt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Adt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Adt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kxe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kxe3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Gza3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gza3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nfb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Nfb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Nfb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(7),
      O => NlwBufferSignal_cortexm0_u_logic_Nfb3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bge3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bge3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I1h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I1h3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L8m2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L8m2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wia3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wia3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wia3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(3),
      O => NlwBufferSignal_cortexm0_u_logic_Wia3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Z2h3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Z2h3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B5e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B5e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B5e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_B5e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ibe3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ibe3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ibe3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Ibe3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kev2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kev2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kev2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Kev2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lpt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lpt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lpt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Lpt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cn43z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cn43z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cn43z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Cn43z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ebh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ebh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ebh3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Ebh3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mcc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mcc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lsd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lsd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lsd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Lsd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Cc63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cc63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cc63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cc63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Gxk2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Gxk2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G8n2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_G8n2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_G8n2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(22),
      O => NlwBufferSignal_cortexm0_u_logic_G8n2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Axm2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Axm2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Axm2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(14),
      O => NlwBufferSignal_cortexm0_u_logic_Axm2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tqs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tqs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Tqs2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(15),
      O => NlwBufferSignal_cortexm0_u_logic_Tqs2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dq53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dq53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dq53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_Dq53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_M3e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M3e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xdb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xdb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xdb3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_Xdb3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Isi2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Isi2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Isi2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Isi2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kt33z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kt33z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kt33z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Kt33z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fhc3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fhc3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zpx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zpx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aea3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aea3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aea3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(0),
      O => NlwBufferSignal_cortexm0_u_logic_Aea3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kss2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kss2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kss2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(14),
      O => NlwBufferSignal_cortexm0_u_logic_Kss2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Y9l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Y9l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M5f3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M5f3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ogo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ogo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aze3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aze3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J7b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J7b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_J7b3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_6_0,
      O => NlwBufferSignal_cortexm0_u_logic_J7b3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_D4a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_D4a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_D4a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(15),
      O => NlwBufferSignal_cortexm0_u_logic_D4a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B2i3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B2i3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_B2i3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(17),
      O => NlwBufferSignal_cortexm0_u_logic_B2i3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mbt2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mbt2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Mbt2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(2),
      O => NlwBufferSignal_cortexm0_u_logic_Mbt2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_C4b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_C4b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ddi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ddi3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fvz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fvz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fvz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fvz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_B6j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_B6j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ll63z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ll63z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ll63z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ll63z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Tzg3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Tzg3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zr03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zr03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zr03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Zr03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Taa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Taa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Taa3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_4_0,
      O => NlwBufferSignal_cortexm0_u_logic_Taa3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Mjl2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Mjl2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_I793z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_I793z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_H4p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_H4p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jlo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jlo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jlo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Jlo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lz93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lz93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Szr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Szr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X0c3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X0c3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lgi3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lgi3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_L7p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_L7p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F8v2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F8v2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F8v2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Yxzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_F8v2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Poq2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Poq2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Poq2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Mc0wx4_29028,
      O => NlwBufferSignal_cortexm0_u_logic_Poq2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Art2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Art2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Art2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Cfzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Art2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Xsx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xsx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Glj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Glj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Glj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Glj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vmj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vmj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F8e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F8e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_F8e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_F8e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U5a3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U5a3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U5a3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(14),
      O => NlwBufferSignal_cortexm0_u_logic_U5a3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fli3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fli3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fli3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Rqzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fli3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vzz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vzz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Vzz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J70wx4_29064,
      O => NlwBufferSignal_cortexm0_u_logic_Vzz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Vac3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Vac3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uu73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uu73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uu73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uu73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Pcd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pcd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pcd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata(14),
      O => NlwBufferSignal_cortexm0_u_logic_Pcd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_W0b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W0b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Iua3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Iua3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Rsa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Rsa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Qxa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Qxa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Exd3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Exd3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Exd3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Exd3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_T253z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T253z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T253z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_T253z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Lpu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lpu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lpu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Lpu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bk23z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bk23z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bk23z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Bk23z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_U573z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U573z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U573z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_U573z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Fio2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Fio2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Fio2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Fio2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sa13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sa13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sa13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sa13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yd03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yd03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yd03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yd03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Sl03z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Sl03z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Sl03z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Sl03z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kwo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kwo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Kwo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Iv0wx4_26182,
      O => NlwBufferSignal_cortexm0_u_logic_Kwo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_J6i2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_J6i2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_O0o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_O0o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_M2b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_M2b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uei3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uei3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_She3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_She3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jpa3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jpa3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Zva3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zva3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S5b3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S5b3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_S5b3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => hwdata_1_0,
      O => NlwBufferSignal_cortexm0_u_logic_S5b3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ffs2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ffs2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_K3l2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_K3l2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Wce3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Wce3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U593z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U593z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Dhb3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dhb3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xti2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Xti2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Xti2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Xti2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_F2o2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_F2o2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cc53z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Cc53z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Cc53z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Cc53z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Uyu2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Uyu2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Uyu2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Uyu2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Kop2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Kop2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U9e3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_U9e3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_U9e3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_U9e3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ym93z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ym93z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X2j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_X2j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_X2j2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_X2j2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Zfh3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Zfh3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pfz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Pfz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Pfz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Pfz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ll73z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ll73z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ll73z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ll73z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Koj2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Koj2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Koj2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Koj2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Bk13z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Bk13z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Bk13z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Bk13z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Aud3z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Aud3z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Aud3z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Aj1wx4_29069,
      O => NlwBufferSignal_cortexm0_u_logic_Aud3z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Yoz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Yoz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Yoz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Yoz2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Ymo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ymo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ymo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ymo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Jw83z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Jw83z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Jw83z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Jw83z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_Dkr2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Dkr2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Q7j2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Q7j2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Lrx2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Lrx2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Noo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Noo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T243z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_T243z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_T243z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_T243z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_S8k2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_S8k2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ujo2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ujo2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ujo2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_Fdzvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ujo2z4_IN
    );
  NlwBufferBlock_cortexm0_u_logic_W5p2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_W5p2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ehz2z4_CLK : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => clkm_BUFGP,
      O => NlwBufferSignal_cortexm0_u_logic_Ehz2z4_CLK
    );
  NlwBufferBlock_cortexm0_u_logic_Ehz2z4_IN : X_BUF
    generic map(
      PATHPULSE => 115 ps
    )
    port map (
      I => cortexm0_u_logic_J3qvx4,
      O => NlwBufferSignal_cortexm0_u_logic_Ehz2z4_IN
    );
  NlwBlock_cm0_wrapper_VCC : X_ONE
    port map (
      O => VCC
    );
  NlwBlock_cm0_wrapper_GND : X_ZERO
    port map (
      O => GND
    );
  NlwBlockROC : X_ROC
    generic map (ROC_WIDTH => 100 ns)
    port map (O => GSR);
  NlwBlockTOC : X_TOC
    port map (O => GTS);

end Structure;

