--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 288 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.899ns.
--------------------------------------------------------------------------------
Slack:                  6.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/clk_div_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.873ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.848 - 0.839)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.B       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>3
    OLOGIC_X0Y119.OCE    net (fanout=2)        0.978   div/count[31]_GND_2_o_equal_2_o
    OLOGIC_X0Y119.CLK    Tooceck               0.504   div/clk_div_1
                                                       div/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      3.873ns (1.270ns logic, 2.603ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  6.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.526ns logic, 2.337ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  6.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.526ns logic, 2.337ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  6.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.526ns logic, 2.337ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  6.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (1.526ns logic, 2.337ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  6.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/clk_div_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 2)
  Clock Path Skew:      0.009ns (0.848 - 0.839)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.B       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>3
    OLOGIC_X0Y119.OCE    net (fanout=2)        0.978   div/count[31]_GND_2_o_equal_2_o
    OLOGIC_X0Y119.CLK    Tooceck               0.504   div/clk_div_1
                                                       div/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (1.270ns logic, 2.595ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.526ns logic, 2.329ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.526ns logic, 2.329ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.526ns logic, 2.329ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  6.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.855ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (1.526ns logic, 2.329ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  6.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y113.SR      net (fanout=4)        0.572   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y113.CLK     Tsrck                 0.524   div/count<7>
                                                       div/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.526ns logic, 2.197ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y113.SR      net (fanout=4)        0.572   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y113.CLK     Tsrck                 0.524   div/count<7>
                                                       div/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.526ns logic, 2.197ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y113.SR      net (fanout=4)        0.572   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y113.CLK     Tsrck                 0.524   div/count<7>
                                                       div/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.526ns logic, 2.197ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y113.SR      net (fanout=4)        0.572   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y113.CLK     Tsrck                 0.524   div/count<7>
                                                       div/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (1.526ns logic, 2.197ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_11 (FF)
  Destination:          div/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.166 - 0.190)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_11 to div/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y114.DQ      Tcko                  0.518   div/count<11>
                                                       div/count_11
    SLICE_X9Y114.A1      net (fanout=2)        0.676   div/count<11>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.721ns (1.526ns logic, 2.195ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_11 (FF)
  Destination:          div/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.166 - 0.190)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_11 to div/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y114.DQ      Tcko                  0.518   div/count<11>
                                                       div/count_11
    SLICE_X9Y114.A1      net (fanout=2)        0.676   div/count<11>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_2
    -------------------------------------------------  ---------------------------
    Total                                      3.721ns (1.526ns logic, 2.195ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_11 (FF)
  Destination:          div/count_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.166 - 0.190)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_11 to div/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y114.DQ      Tcko                  0.518   div/count<11>
                                                       div/count_11
    SLICE_X9Y114.A1      net (fanout=2)        0.676   div/count<11>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_1
    -------------------------------------------------  ---------------------------
    Total                                      3.721ns (1.526ns logic, 2.195ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_11 (FF)
  Destination:          div/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.721ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.166 - 0.190)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_11 to div/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y114.DQ      Tcko                  0.518   div/count<11>
                                                       div/count_11
    SLICE_X9Y114.A1      net (fanout=2)        0.676   div/count<11>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y112.SR      net (fanout=4)        0.712   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y112.CLK     Tsrck                 0.524   div/count<3>
                                                       div/count_0
    -------------------------------------------------  ---------------------------
    Total                                      3.721ns (1.526ns logic, 2.195ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  6.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y113.SR      net (fanout=4)        0.572   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y113.CLK     Tsrck                 0.524   div/count<7>
                                                       div/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.526ns logic, 2.189ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y113.SR      net (fanout=4)        0.572   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y113.CLK     Tsrck                 0.524   div/count<7>
                                                       div/count_7
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.526ns logic, 2.189ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y113.SR      net (fanout=4)        0.572   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y113.CLK     Tsrck                 0.524   div/count<7>
                                                       div/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.526ns logic, 2.189ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.165 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y113.SR      net (fanout=4)        0.572   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y113.CLK     Tsrck                 0.524   div/count<7>
                                                       div/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (1.526ns logic, 2.189ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_3 (FF)
  Destination:          div/count_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.713ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.164 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_3 to div/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.DQ      Tcko                  0.518   div/count<3>
                                                       div/count_3
    SLICE_X9Y114.A3      net (fanout=2)        0.818   div/count<3>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y115.SR      net (fanout=4)        0.562   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y115.CLK     Tsrck                 0.524   div/count<12>
                                                       div/count_12
    -------------------------------------------------  ---------------------------
    Total                                      3.713ns (1.526ns logic, 2.187ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  6.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_1 (FF)
  Destination:          div/count_12 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.164 - 0.191)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_1 to div/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y112.BQ      Tcko                  0.518   div/count<3>
                                                       div/count_1
    SLICE_X9Y114.A2      net (fanout=2)        0.810   div/count<1>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.BMUX    Tilo                  0.360   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o_01
    SLICE_X8Y115.SR      net (fanout=4)        0.562   div/count[31]_GND_2_o_equal_2_o_0
    SLICE_X8Y115.CLK     Tsrck                 0.524   div/count<12>
                                                       div/count_12
    -------------------------------------------------  ---------------------------
    Total                                      3.705ns (1.526ns logic, 2.179ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  6.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div/count_11 (FF)
  Destination:          div/clk_div_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.731ns (Levels of Logic = 2)
  Clock Path Skew:      0.010ns (0.848 - 0.838)
  Source Clock:         clk_in_BUFGP rising at 0.000ns
  Destination Clock:    clk_in_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div/count_11 to div/clk_div_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y114.DQ      Tcko                  0.518   div/count<11>
                                                       div/count_11
    SLICE_X9Y114.A1      net (fanout=2)        0.676   div/count<11>
    SLICE_X9Y114.A       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>1
    SLICE_X9Y114.B1      net (fanout=1)        0.807   div/count[31]_GND_2_o_equal_2_o<31>
    SLICE_X9Y114.B       Tilo                  0.124   div/count[31]_GND_2_o_equal_2_o
                                                       div/count[31]_GND_2_o_equal_2_o<31>3
    OLOGIC_X0Y119.OCE    net (fanout=2)        0.978   div/count[31]_GND_2_o_equal_2_o
    OLOGIC_X0Y119.CLK    Tooceck               0.504   div/clk_div_1
                                                       div/clk_div_1
    -------------------------------------------------  ---------------------------
    Total                                      3.731ns (1.270ns logic, 2.461ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_in_BUFGP/BUFG/I0
  Logical resource: clk_in_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: div/clk_div_1/CLK
  Logical resource: div/clk_div_1/CK
  Location pin: OLOGIC_X0Y119.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: div/clk_div_1/SR
  Logical resource: div/clk_div_1/SR
  Location pin: OLOGIC_X0Y119.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_0/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_0/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_0/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_1/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_1/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_1/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_2/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_2/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_2/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_3/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_3/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<3>/CLK
  Logical resource: div/count_3/CK
  Location pin: SLICE_X8Y112.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_4/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_4/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_4/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_5/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_5/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_5/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_6/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_6/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_6/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: div/count<7>/CLK
  Logical resource: div/count_7/CK
  Location pin: SLICE_X8Y113.CLK
  Clock network: clk_in_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_in         |    3.899|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 288 paths, 0 nets, and 46 connections

Design statistics:
   Minimum period:   3.899ns{1}   (Maximum frequency: 256.476MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  1 11:57:00 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 775 MB



