

================================================================
== Vitis HLS Report for 'tagAB'
================================================================
* Date:           Wed Jun 14 16:04:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5133|     5133|  17.108 us|  17.108 us|  5133|  5133|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                            |                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                          |                      Module                      |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_fu_24  |tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2  |     5122|     5122|  17.072 us|  17.072 us|  5122|  5122|       no|
        |grp_tagAB_Pipeline_VITIS_LOOP_283_3_fu_36                   |tagAB_Pipeline_VITIS_LOOP_283_3                   |        7|        7|  23.331 ns|  23.331 ns|     7|     7|       no|
        +------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       45|      267|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      113|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       54|      382|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |                          Instance                          |                      Module                      | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |grp_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_fu_24  |tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2  |        0|   0|  38|  180|    0|
    |grp_tagAB_Pipeline_VITIS_LOOP_283_3_fu_36                   |tagAB_Pipeline_VITIS_LOOP_283_3                   |        0|   0|   7|   87|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                       |                                                  |        0|   0|  45|  267|    0|
    +------------------------------------------------------------+--------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  31|          6|    1|          6|
    |ap_done        |   9|          2|    1|          2|
    |l_aStr1_din    |   9|          2|   66|        132|
    |l_aStr1_write  |  14|          3|    1|          3|
    |l_bStr2_din    |   9|          2|   64|        128|
    |l_bStr2_write  |  14|          3|    1|          3|
    |l_strA7_read   |   9|          2|    1|          2|
    |l_strB8_read   |   9|          2|    1|          2|
    |real_start     |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 113|         24|  137|        280|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |                                   Name                                  | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                |  5|   0|    5|          0|
    |ap_done_reg                                                              |  1|   0|    1|          0|
    |grp_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_fu_24_ap_start_reg  |  1|   0|    1|          0|
    |grp_tagAB_Pipeline_VITIS_LOOP_283_3_fu_36_ap_start_reg                   |  1|   0|    1|          0|
    |start_once_reg                                                           |  1|   0|    1|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                    |  9|   0|    9|          0|
    +-------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|         tagAB|  return value|
|l_strA7_dout            |   in|   64|     ap_fifo|       l_strA7|       pointer|
|l_strA7_num_data_valid  |   in|    2|     ap_fifo|       l_strA7|       pointer|
|l_strA7_fifo_cap        |   in|    2|     ap_fifo|       l_strA7|       pointer|
|l_strA7_empty_n         |   in|    1|     ap_fifo|       l_strA7|       pointer|
|l_strA7_read            |  out|    1|     ap_fifo|       l_strA7|       pointer|
|l_strB8_dout            |   in|   64|     ap_fifo|       l_strB8|       pointer|
|l_strB8_num_data_valid  |   in|    2|     ap_fifo|       l_strB8|       pointer|
|l_strB8_fifo_cap        |   in|    2|     ap_fifo|       l_strB8|       pointer|
|l_strB8_empty_n         |   in|    1|     ap_fifo|       l_strB8|       pointer|
|l_strB8_read            |  out|    1|     ap_fifo|       l_strB8|       pointer|
|l_aStr1_din             |  out|   66|     ap_fifo|       l_aStr1|       pointer|
|l_aStr1_num_data_valid  |   in|    2|     ap_fifo|       l_aStr1|       pointer|
|l_aStr1_fifo_cap        |   in|    2|     ap_fifo|       l_aStr1|       pointer|
|l_aStr1_full_n          |   in|    1|     ap_fifo|       l_aStr1|       pointer|
|l_aStr1_write           |  out|    1|     ap_fifo|       l_aStr1|       pointer|
|l_bStr2_din             |  out|   64|     ap_fifo|       l_bStr2|       pointer|
|l_bStr2_num_data_valid  |   in|    2|     ap_fifo|       l_bStr2|       pointer|
|l_bStr2_fifo_cap        |   in|    2|     ap_fifo|       l_bStr2|       pointer|
|l_bStr2_full_n          |   in|    1|     ap_fifo|       l_bStr2|       pointer|
|l_bStr2_write           |  out|    1|     ap_fifo|       l_bStr2|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 6 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2, i64 %l_strA7, i64 %l_strB8, i66 %l_aStr1, i64 %l_bStr2"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2, i64 %l_strA7, i64 %l_strB8, i66 %l_aStr1, i64 %l_bStr2"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%empty_52 = wait i32 @_ssdm_op_Wait"   --->   Operation 9 'wait' 'empty_52' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [2/2] (0.00ns)   --->   "%call_ln0 = call void @tagAB_Pipeline_VITIS_LOOP_283_3, i66 %l_aStr1, i64 %l_bStr2"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_bStr2, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %l_aStr1, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strA7, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_strB8, void @empty_23, i32 0, i32 0, void @empty_33, i32 0, i32 0, void @empty_33, void @empty_33, void @empty_33, i32 0, i32 0, i32 0, i32 0, void @empty_33, void @empty_33, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @tagAB_Pipeline_VITIS_LOOP_283_3, i66 %l_aStr1, i64 %l_bStr2"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln292 = ret" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:292]   --->   Operation 17 'ret' 'ret_ln292' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_strA7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_strB8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_aStr1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_bStr2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (wait         ) [ 000000]
call_ln0          (call         ) [ 000000]
empty_52          (wait         ) [ 000000]
empty_53          (wait         ) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
specinterface_ln0 (specinterface) [ 000000]
call_ln0          (call         ) [ 000000]
ret_ln292         (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_strA7">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strA7"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_strB8">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_strB8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_aStr1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_aStr1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="l_bStr2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_bStr2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tagAB_Pipeline_VITIS_LOOP_283_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="grp_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="0" slack="0"/>
<pin id="26" dir="0" index="1" bw="64" slack="0"/>
<pin id="27" dir="0" index="2" bw="64" slack="0"/>
<pin id="28" dir="0" index="3" bw="66" slack="0"/>
<pin id="29" dir="0" index="4" bw="64" slack="0"/>
<pin id="30" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="grp_tagAB_Pipeline_VITIS_LOOP_283_3_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="0" slack="0"/>
<pin id="38" dir="0" index="1" bw="66" slack="0"/>
<pin id="39" dir="0" index="2" bw="64" slack="0"/>
<pin id="40" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="10" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="32"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="24" pin=2"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="24" pin=3"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="24" pin=4"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="36" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_strA7 | {}
	Port: l_strB8 | {}
	Port: l_aStr1 | {1 2 4 5 }
	Port: l_bStr2 | {1 2 4 5 }
 - Input state : 
	Port: tagAB : l_strA7 | {1 2 }
	Port: tagAB : l_strB8 | {1 2 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------|---------|---------|
| Operation|                       Functional Unit                      |    FF   |   LUT   |
|----------|------------------------------------------------------------|---------|---------|
|   call   | grp_tagAB_Pipeline_VITIS_LOOP_271_1_VITIS_LOOP_272_2_fu_24 |    35   |    83   |
|          |          grp_tagAB_Pipeline_VITIS_LOOP_283_3_fu_36         |    4    |    26   |
|----------|------------------------------------------------------------|---------|---------|
|   Total  |                                                            |    39   |   109   |
|----------|------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   39   |   109  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |   39   |   109  |
+-----------+--------+--------+
