// Seed: 3733523899
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd15
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output logic [7:0] id_2;
  input wire _id_1;
  wire [id_1  ^  -1  ==  1 'b0 : 1] id_7;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_3,
      id_3,
      id_4,
      id_3,
      id_6,
      id_6,
      id_5,
      id_7
  );
  wire \id_8 = \id_8 ;
  assign id_2[1] = id_7 ? 1 : -1 - id_6;
  logic id_9 = 1;
endmodule
