module partsel_00134(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [5:26] x4;
  wire [4:29] x5;
  wire signed [2:26] x6;
  wire [28:2] x7;
  wire [1:26] x8;
  wire [6:31] x9;
  wire [2:25] x10;
  wire signed [4:27] x11;
  wire [25:5] x12;
  wire signed [27:1] x13;
  wire signed [24:2] x14;
  wire [28:3] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [30:6] p0 = 967047178;
  localparam [3:29] p1 = 909393128;
  localparam [29:6] p2 = 122648598;
  localparam [27:1] p3 = 475024763;
  assign x4 = ({2{{{(p3[23 + s2 -: 7] ^ p2), p2}, {(x1[18 -: 2] + x1), x1[10 + s3 -: 1]}}}} - (x0[29 + s2 +: 7] + ((p2[12 -: 3] & {2{p3[9 +: 3]}}) ^ x0[23 + s2 -: 4])));
  assign x5 = x1[20 + s1 -: 5];
  assign x6 = x4[22 -: 3];
  assign x7 = (ctrl[0] && ctrl[0] || !ctrl[3] ? (((ctrl[1] || !ctrl[3] && ctrl[1] ? p0 : {2{(x0 - x5[17 -: 4])}}) - x1[15 -: 2]) ^ (x6[13 + s2] & x6[13 + s3])) : x2);
  assign x8 = p2[28 + s2 -: 8];
  assign x9 = p3[8 +: 4];
  assign x10 = {(!ctrl[0] || !ctrl[2] || ctrl[2] ? ({2{(p2[9 +: 3] | x6[20 + s2 +: 4])}} + {2{(x5[14 + s0] + p0[10 +: 2])}}) : p0), x6[5 + s0 -: 2]};
  assign x11 = p2[15 + s2 -: 6];
  assign x12 = (p1[17 -: 4] + p2[27 + s0 +: 6]);
  assign x13 = p2[3 + s2 -: 4];
  assign x14 = x11;
  assign x15 = p3[14];
  assign y0 = {2{x14[22 + s1 +: 5]}};
  assign y1 = (!ctrl[2] || !ctrl[3] && !ctrl[0] ? ({({p3[13 + s0 -: 3], p0} | p2[20 -: 1]), (!ctrl[1] && ctrl[2] || ctrl[3] ? (p2 ^ (p2[8 +: 4] - (x2 & x15[23]))) : (x1[14 + s3] & x1[13 + s1]))} - p2[15 -: 4]) : {2{p2}});
  assign y2 = (!ctrl[3] || ctrl[1] && !ctrl[2] ? ((((p0[9 + s3 +: 2] - p0[18 + s2]) - x8) & (ctrl[1] || ctrl[0] || ctrl[3] ? (ctrl[2] && ctrl[3] || ctrl[0] ? p2[7 + s1 -: 2] : x2[20]) : x12[18 +: 3])) ^ {(x2[22 -: 1] & {2{x5[23 + s3 +: 1]}}), p0[17 + s3]}) : p2[15]);
  assign y3 = ((!ctrl[3] && ctrl[2] || ctrl[1] ? p2[26 + s1 +: 5] : x1[19 + s2]) & x11[13 + s1]);
endmodule
