

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Oct 27 06:09:51 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.208 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       65|  10.000 ns|  0.650 us|    2|   66|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_48_1_fu_113  |cordiccart2pol_Pipeline_VITIS_LOOP_48_1  |       63|       63|  0.630 us|  0.630 us|   62|   62|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     81|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|     566|    636|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     56|    -|
|Register         |        -|    -|      55|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     621|    773|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_48_1_fu_113  |cordiccart2pol_Pipeline_VITIS_LOOP_48_1  |        0|   4|  566|  630|    0|
    |mul_12s_9ns_20_1_1_U11                              |mul_12s_9ns_20_1_1                       |        0|   1|    0|    6|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   5|  566|  636|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |x_2_fu_146_p2          |         -|   0|  0|  12|           1|          12|
    |y_2_fu_152_p2          |         -|   0|  0|  12|           1|          12|
    |icmp_ln32_fu_132_p2    |      icmp|   0|  0|  12|          12|           1|
    |or_ln32_fu_126_p2      |        or|   0|  0|  12|          12|          12|
    |select_ln48_fu_176_p3  |    select|   0|  0|   9|           1|           9|
    |x_3_fu_158_p3          |    select|   0|  0|  12|           1|          12|
    |y_3_fu_167_p3          |    select|   0|  0|  12|           1|          12|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  81|          29|          70|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  20|          4|    1|          4|
    |ap_phi_mux_storemerge10_phi_fu_94_p4  |   9|          2|   12|         24|
    |ap_phi_mux_storemerge_phi_fu_106_p4   |   9|          2|   11|         22|
    |storemerge10_reg_90                   |   9|          2|   12|         24|
    |storemerge_reg_102                    |   9|          2|   11|         22|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  56|         12|   47|         96|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   3|   0|    3|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_48_1_fu_113_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln32_reg_230                                                |   1|   0|    1|          0|
    |select_ln48_reg_244                                              |   3|   0|    9|          6|
    |storemerge10_reg_90                                              |  12|   0|   12|          0|
    |storemerge_reg_102                                               |  11|   0|   11|          0|
    |x_3_reg_234                                                      |  12|   0|   12|          0|
    |y_3_reg_239                                                      |  12|   0|   12|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  55|   0|   61|          6|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   12|     ap_none|               x|        scalar|
|y             |   in|   12|     ap_none|               y|        scalar|
|r             |  out|   12|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   12|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

