INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling decode.cpp_pre.cpp.tb.cpp
   Compiling apatb_decode.cpp
   Compiling decode_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_decode_util.cpp
   Compiling apatb_decode_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
1722	486	7	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2	7	29	16	25	83	57	239	 
5	1	0	0	0	0	0	0	0	0	0	0	67108863	67108863	67108863	67108863	67108863	67108863	67108863	0	0	0	0	0	0	0	0	52	 
4	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	349	 
5	5	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	137	 
4	74	198	239	485	434	440	255	96	9	3	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	5	169	 
24	468	1362	3462	28745	174900	276399	246979	112837	21485	8894	4266	4737	1880	535	61	34	34	29	40	32	61	24	5	3	7	5	176	 
4	57	273	1811	57369	1552046	5370352	10351267	6585430	1429368	603377	300887	283716	123022	79187	17332	10343	11073	12523	14495	7635	12788	2830	104	26	32	13	238	 
5	84	167	1100	56818	3507522	30307577	54185055	53987472	36643601	24353329	13113178	12166069	10073742	11795621	8627685	4615661	2559742	4143691	4797842	1385763	606919	16358	192	97	44	7	146	 
98	1756	828	1555	45201	3236350	38726850	61240789	63560429	59329917	53572837	48706985	49739933	52917344	53798991	52831396	45322330	36866073	44344158	50836270	29882854	3101363	24882	381	476	96	13	168	 
230	1077	408	1164	21629	1124664	14306414	45048934	54604360	41697346	34395057	36305421	39105983	43655980	45457705	38651397	31204276	31935251	48226724	62093259	58879402	20457154	188072	1651	992	50	5	51	 
78	260	138	470	4005	73953	713695	4152786	8688486	5017325	5977935	8259085	9306816	9718976	10888886	8030081	8815593	17904191	41100438	63170773	62380455	30024887	305908	2810	1137	51	6	59	 
96	203	237	821	1889	11837	35073	117768	209628	163833	335402	943463	1291030	1687035	2024309	1402046	2651407	8821285	38597741	63791029	58983809	13485725	162754	2454	1385	34	5	89	 
229	339	679	676	432	815	735	2024	4382	12029	46607	193813	298221	414455	585830	810209	3064664	16245761	53961756	62974447	34761842	1148920	15015	749	893	14	3	67	 
274	255	331	90	51	27	20	69	245	1599	7796	54060	127014	252212	548257	1240053	6401452	40383133	61303955	53259648	4847699	38167	1275	188	245	11	2	27	 
283	85	22	2	1	0	0	2	9	78	945	13036	79565	441327	1607188	6619770	31991185	59615184	60435571	21692566	389441	4033	235	92	249	20	3	30	 
569	656	237	30	6	1	0	0	0	13	306	3376	14531	105230	1783720	31177097	62336867	64722954	49722261	1888676	52834	683	105	225	759	68	8	131	 
1288	552	111	5	0	0	0	0	0	3	85	516	1911	30654	3317024	51993650	64246545	59073458	9965615	167716	16580	313	156	214	369	83	9	254	 
607	94	6	0	0	0	0	0	0	2	75	334	2151	175421	16070056	63122676	65425968	40264425	1235810	27203	3876	90	63	75	205	234	44	1224	 
298	24	1	0	0	0	0	0	0	3	158	1663	37119	4197727	51588531	65640788	62701463	6300841	81346	2946	1228	110	306	677	1288	1133	371	5146	 
436	80	6	0	0	0	0	0	0	3	158	3942	310133	25772169	64660199	64589352	28618172	160675	5442	1870	1996	340	2347	2292	971	619	155	3531	 
723	127	2	0	1	5	4	2	1	14	1151	46684	4997811	56908058	65532229	48493823	1634906	8455	980	831	904	121	833	947	640	730	166	5897	 
1510	258	3	0	6	52	53	18	17	307	20694	691934	34213842	65367807	64653237	13724682	100751	750	221	156	106	28	155	159	307	295	99	3507	 
1208	226	3	0	9	133	112	49	145	4219	203877	5349824	57848991	65577659	54254861	790351	3369	42	33	22	11	4	20	29	100	145	56	2221	 
1482	258	3	0	1	9	8	13	105	4652	513112	28981717	65408961	63353464	13838494	72084	899	22	13	12	15	11	50	78	271	265	74	4142	 
766	262	2	0	2	5	5	9	82	7208	2042035	52000673	66142984	59704343	4891798	36612	728	10	4	3	4	10	62	108	280	269	103	11629	 
2294	1209	9	0	11	56	31	36	265	50314	10230711	63362889	66263044	47732427	2640387	21509	538	4	0	0	3	36	341	370	487	138	81	11097	 
2544	886	10	0	75	1244	413	415	1846	142501	16176716	61151117	63096498	17526553	835122	25435	1824	12	0	0	4	61	659	443	235	28	11	1505	 
768	82	1	0	297	772	722	2035	7765	350217	5712112	22385477	18575086	2862355	436560	39131	7736	76	7	4	6	71	337	253	106	11	6	489	 
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_decode_top glbl -Oenable_linking_all_libraries -prj decode.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s decode -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/ip/xil_defaultlib/decode_fexp_32ns_32ns_32_8_fueOg_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fexp_32ns_32ns_32_8_fueOg_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/ip/xil_defaultlib/decode_fpext_32ns_64_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fpext_32ns_64_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/ip/xil_defaultlib/decode_dadd_64ns_64ns_64_5_fufYi_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_dadd_64ns_64ns_64_5_fufYi_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/ip/xil_defaultlib/decode_ddiv_64ns_64ns_64_22_ng8j_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ddiv_64ns_64ns_64_22_ng8j_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_26s_57_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_26s_57_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_17ns_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_17ns_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_19ns_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_19ns_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_25s_56_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_25s_56_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_20ns_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_20ns_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_start_for_conv4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_conv4_U0_shiftReg
INFO: [VRFC 10-311] analyzing module decode_start_for_conv4_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mux_104_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mux_104_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_23ns_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_23ns_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_17s_49_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_17s_49_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_21s_52_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_21s_52_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_22ns_53_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_22ns_53_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_16ns_48_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_16ns_48_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_castOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_castOut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_conv4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_conv4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_start_for_castOut_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_castOut_U0_shiftReg
INFO: [VRFC 10-311] analyzing module decode_start_for_castOut_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_start_for_conv6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_conv6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module decode_start_for_conv6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_fpext_32ns_64_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fpext_32ns_64_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_start_for_conv5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_conv5_U0_shiftReg
INFO: [VRFC 10-311] analyzing module decode_start_for_conv5_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_23s_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_23s_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:48]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_21ns_52_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_21ns_52_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_15ns_47_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_15ns_47_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_start_for_upsamp4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp4_U0_shiftReg
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp4_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_decode_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_18ns_50_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_18ns_50_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_20s_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_20s_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_upsamp4_upsam_buf4_V_Rbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp4_upsam_buf4_V_Rbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_upsamp6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_upsamp4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_18s_50_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_18s_50_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_axi_s_full_in_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_full_in_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_start_for_upsamp6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_14ns_46_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_14ns_46_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_25ns_56_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_25ns_56_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_conv6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_conv6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_24ns_55_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_24ns_55_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_16s_48_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_16s_48_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_24s_55_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_24s_55_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_start_for_upsamp5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp5_U0_shiftReg
INFO: [VRFC 10-311] analyzing module decode_start_for_upsamp5_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mux_165_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mux_165_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_28ns_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_28ns_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_ddiv_64ns_64ns_64_22_ng8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_ddiv_64ns_64ns_64_22_ng8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_axi_s_full_out_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_full_out_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module decode_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_upsamp5_upsam_buf5_V_Rcud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp5_upsam_buf5_V_Rcud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_dadd_64ns_64ns_64_5_fufYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_dadd_64ns_64ns_64_5_fufYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_26ns_57_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_26ns_57_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_conv5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_conv5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_22s_53_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_22s_53_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_start_for_conv7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_start_for_conv7_U0_shiftReg
INFO: [VRFC 10-311] analyzing module decode_start_for_conv7_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mux_63_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mux_63_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mux_305_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mux_305_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_fexp_32ns_32ns_32_8_fueOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_fexp_32ns_32ns_32_8_fueOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_27s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_27s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_castIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_castIn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_27ns_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_27ns_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_regslice_both
INFO: [VRFC 10-311] analyzing module decode_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_upsamp6_upsam_buf6_V_RdEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp6_upsam_buf6_V_RdEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_28s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_28s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_19s_51_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_19s_51_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_conv7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_conv7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_mul_32s_29s_58_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_mul_32s_29s_58_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode_upsamp5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_upsamp5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:38]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:70]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.decode_flow_control_loop_pipe
Compiling module xil_defaultlib.decode_regslice_both
Compiling module xil_defaultlib.decode_regslice_both(DataWidth=4...
Compiling module xil_defaultlib.decode_regslice_both(DataWidth=2...
Compiling module xil_defaultlib.decode_regslice_both(DataWidth=1...
Compiling module xil_defaultlib.decode_regslice_both(DataWidth=5...
Compiling module xil_defaultlib.decode_regslice_both(DataWidth=6...
Compiling module xil_defaultlib.decode_castIn
Compiling module xil_defaultlib.decode_mux_63_32_1_1(ID=1,din6_W...
Compiling module xil_defaultlib.decode_mul_32s_23s_54_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_19ns_51_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_23ns_54_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_24s_55_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_25s_56_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_25ns_56_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_24ns_55_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_22ns_53_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_26ns_57_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_22s_53_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_26s_57_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_21s_52_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_18s_50_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_21ns_52_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_20s_51_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_18ns_50_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_17s_49_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_27ns_58_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_27s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_16s_48_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_17ns_49_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_20ns_51_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_28ns_58_1_1(NUM_S...
Compiling module xil_defaultlib.decode_mul_32s_19s_51_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_29s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_15ns_47_1_1(NUM_S...
Compiling module xil_defaultlib.decode_conv4
Compiling module xil_defaultlib.decode_upsamp4_upsam_buf4_V_Rbkb
Compiling module xil_defaultlib.decode_upsamp4
Compiling module xil_defaultlib.decode_mux_104_32_1_1(ID=1,din10...
Compiling module xil_defaultlib.decode_mul_32s_16ns_48_1_1(NUM_S...
Compiling module xil_defaultlib.decode_conv5
Compiling module xil_defaultlib.decode_upsamp5_upsam_buf5_V_Rcud
Compiling module xil_defaultlib.decode_upsamp5
Compiling module xil_defaultlib.decode_mux_165_32_1_1(ID=1,din16...
Compiling module xil_defaultlib.decode_mul_32s_28s_58_1_1(NUM_ST...
Compiling module xil_defaultlib.decode_mul_32s_14ns_46_1_1(NUM_S...
Compiling module xil_defaultlib.decode_conv6
Compiling module xil_defaultlib.decode_upsamp6_upsam_buf6_V_RdEe
Compiling module xil_defaultlib.decode_upsamp6
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.decode_fpext_32ns_64_2_no_dsp_1_...
Compiling module xil_defaultlib.decode_fpext_32ns_64_2_no_dsp_1(...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=43,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=9,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=36)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xczu7ev...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xczu7ev...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp [\flt_exp(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.decode_fexp_32ns_32ns_32_8_fueOg...
Compiling module xil_defaultlib.decode_fexp_32ns_32ns_32_8_fueOg...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_14.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.addsub [\addsub(c_xdevicefamily="zynqupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.decode_dadd_64ns_64ns_64_5_fufYi...
Compiling module xil_defaultlib.decode_dadd_64ns_64ns_64_5_fufYi...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=19,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=18,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=18,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=18,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.decode_ddiv_64ns_64ns_64_22_ng8j...
Compiling module xil_defaultlib.decode_ddiv_64ns_64ns_64_22_ng8j...
Compiling module xil_defaultlib.decode_mux_305_32_1_1(ID=1,din30...
Compiling module xil_defaultlib.decode_conv7
Compiling module xil_defaultlib.decode_castOut
Compiling module xil_defaultlib.decode_fifo_w32_d2_S_shiftReg
Compiling module xil_defaultlib.decode_fifo_w32_d2_S
Compiling module xil_defaultlib.decode_start_for_conv4_U0_shiftR...
Compiling module xil_defaultlib.decode_start_for_conv4_U0
Compiling module xil_defaultlib.decode_start_for_upsamp4_U0_shif...
Compiling module xil_defaultlib.decode_start_for_upsamp4_U0
Compiling module xil_defaultlib.decode_start_for_conv5_U0_shiftR...
Compiling module xil_defaultlib.decode_start_for_conv5_U0
Compiling module xil_defaultlib.decode_start_for_upsamp5_U0_shif...
Compiling module xil_defaultlib.decode_start_for_upsamp5_U0
Compiling module xil_defaultlib.decode_start_for_conv6_U0_shiftR...
Compiling module xil_defaultlib.decode_start_for_conv6_U0
Compiling module xil_defaultlib.decode_start_for_upsamp6_U0_shif...
Compiling module xil_defaultlib.decode_start_for_upsamp6_U0
Compiling module xil_defaultlib.decode_start_for_conv7_U0_shiftR...
Compiling module xil_defaultlib.decode_start_for_conv7_U0
Compiling module xil_defaultlib.decode_start_for_castOut_U0_shif...
Compiling module xil_defaultlib.decode_start_for_castOut_U0
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=128,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_full_in_AXI
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_full_out_AXI
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:70]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:78]
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=8)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=16)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_decode_top
Compiling module work.glbl
Built simulation snapshot decode

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/decode/xsim_script.tcl
# xsim {decode} -view {{decode_dataflow_ana.wcfg}} -tclbatch {decode.tcl} -protoinst {decode.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file decode.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode//AESL_inst_decode_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode/castIn_U0/castIn_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode/castOut_U0/castOut_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode/conv4_U0/conv4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode/conv5_U0/conv5_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode/conv6_U0/conv6_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode/conv7_U0/conv7_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode/upsamp4_U0/upsamp4_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode/upsamp5_U0/upsamp5_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_decode_top/AESL_inst_decode/upsamp6_U0/upsamp6_U0_activity
Time resolution is 1 ps
open_wave_config decode_dataflow_ana.wcfg
source decode.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TDEST -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TID -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TUSER -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TSTRB -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TKEEP -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_out_AXI_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TDEST -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TID -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TUSER -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TSTRB -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TKEEP -into $return_group -radix hex
## add_wave /apatb_decode_top/AESL_inst_decode/full_in_AXI_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_decode_top/AESL_inst_decode/ap_start -into $blocksiggroup
## add_wave /apatb_decode_top/AESL_inst_decode/ap_done -into $blocksiggroup
## add_wave /apatb_decode_top/AESL_inst_decode/ap_ready -into $blocksiggroup
## add_wave /apatb_decode_top/AESL_inst_decode/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_decode_top/AESL_inst_decode/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_decode_top/AESL_inst_decode/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_decode_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_decode_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_decode_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_in_AXI_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_decode_top/LENGTH_full_out_AXI_V_dest_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_decode_top/full_out_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/full_out_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/full_out_AXI_TDEST -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_out_AXI_TID -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_out_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/full_out_AXI_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_out_AXI_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_out_AXI_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_out_AXI_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_decode_top/full_in_AXI_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/full_in_AXI_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/full_in_AXI_TDEST -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_in_AXI_TID -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_in_AXI_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_decode_top/full_in_AXI_TUSER -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_in_AXI_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_in_AXI_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_decode_top/full_in_AXI_TDATA -into $tb_return_group -radix hex
## save_wave_config decode.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
find kernel block.
// RTL Simulation : 1 / 1 [100.00%] @ "147725000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 147785 ns : File "/home/edabk/Downloads/son/LSI_CONTEST_CNN_EDABK/CNN_decode/decode/decode_11/solution1/sim/verilog/decode.autotb.v" Line 343
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3491.473 ; gain = 0.000 ; free physical = 7694 ; free virtual = 13840
## quit
INFO: xsimkernel Simulation Memory Usage: 167796 KB (Peak: 200740 KB), Simulation CPU Usage: 11190 ms
INFO: [Common 17-206] Exiting xsim at Tue Feb 27 15:40:40 2024...
1722	486	7	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	2	7	29	16	25	83	57	239	 
5	1	0	0	0	0	0	0	0	0	0	0	67108863	67108863	67108863	67108863	67108863	67108863	67108863	0	0	0	0	0	0	0	0	52	 
4	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	349	 
5	5	4	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	137	 
4	74	198	239	485	434	440	255	96	9	3	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	5	169	 
24	468	1362	3462	28745	174900	276399	246979	112837	21485	8894	4266	4737	1880	535	61	34	34	29	40	32	61	24	5	3	7	5	176	 
4	57	273	1811	57369	1552046	5370352	10351267	6585430	1429368	603377	300887	283716	123022	79187	17332	10343	11073	12523	14495	7635	12788	2830	104	26	32	13	238	 
5	84	167	1100	56818	3507522	30307577	54185055	53987472	36643601	24353329	13113178	12166069	10073742	11795621	8627685	4615661	2559742	4143691	4797842	1385763	606919	16358	192	97	44	7	146	 
98	1756	828	1555	45201	3236350	38726850	61240789	63560429	59329917	53572837	48706985	49739933	52917344	53798991	52831396	45322330	36866073	44344158	50836270	29882854	3101363	24882	381	476	96	13	168	 
230	1077	408	1164	21629	1124664	14306414	45048934	54604360	41697346	34395057	36305421	39105983	43655980	45457705	38651397	31204276	31935251	48226724	62093259	58879402	20457154	188072	1651	992	50	5	51	 
78	260	138	470	4005	73953	713695	4152786	8688486	5017325	5977935	8259085	9306816	9718976	10888886	8030081	8815593	17904191	41100438	63170773	62380455	30024887	305908	2810	1137	51	6	59	 
96	203	237	821	1889	11837	35073	117768	209628	163833	335402	943463	1291030	1687035	2024309	1402046	2651407	8821285	38597741	63791029	58983809	13485725	162754	2454	1385	34	5	89	 
229	339	679	676	432	815	735	2024	4382	12029	46607	193813	298221	414455	585830	810209	3064664	16245761	53961756	62974447	34761842	1148920	15015	749	893	14	3	67	 
274	255	331	90	51	27	20	69	245	1599	7796	54060	127014	252212	548257	1240053	6401452	40383133	61303955	53259648	4847699	38167	1275	188	245	11	2	27	 
283	85	22	2	1	0	0	2	9	78	945	13036	79565	441327	1607188	6619770	31991185	59615184	60435571	21692566	389441	4033	235	92	249	20	3	30	 
569	656	237	30	6	1	0	0	0	13	306	3376	14531	105230	1783720	31177097	62336867	64722954	49722261	1888676	52834	683	105	225	759	68	8	131	 
1288	552	111	5	0	0	0	0	0	3	85	516	1911	30654	3317024	51993650	64246545	59073458	9965615	167716	16580	313	156	214	369	83	9	254	 
607	94	6	0	0	0	0	0	0	2	75	334	2151	175421	16070056	63122676	65425968	40264425	1235810	27203	3876	90	63	75	205	234	44	1224	 
298	24	1	0	0	0	0	0	0	3	158	1663	37119	4197727	51588531	65640788	62701463	6300841	81346	2946	1228	110	306	677	1288	1133	371	5146	 
436	80	6	0	0	0	0	0	0	3	158	3942	310133	25772169	64660199	64589352	28618172	160675	5442	1870	1996	340	2347	2292	971	619	155	3531	 
723	127	2	0	1	5	4	2	1	14	1151	46684	4997811	56908058	65532229	48493823	1634906	8455	980	831	904	121	833	947	640	730	166	5897	 
1510	258	3	0	6	52	53	18	17	307	20694	691934	34213842	65367807	64653237	13724682	100751	750	221	156	106	28	155	159	307	295	99	3507	 
1208	226	3	0	9	133	112	49	145	4219	203877	5349824	57848991	65577659	54254861	790351	3369	42	33	22	11	4	20	29	100	145	56	2221	 
1482	258	3	0	1	9	8	13	105	4652	513112	28981717	65408961	63353464	13838494	72084	899	22	13	12	15	11	50	78	271	265	74	4142	 
766	262	2	0	2	5	5	9	82	7208	2042035	52000673	66142984	59704343	4891798	36612	728	10	4	3	4	10	62	108	280	269	103	11629	 
2294	1209	9	0	11	56	31	36	265	50314	10230711	63362889	66263044	47732427	2640387	21509	538	4	0	0	3	36	341	370	487	138	81	11097	 
2544	886	10	0	75	1244	413	415	1846	142501	16176716	61151117	63096498	17526553	835122	25435	1824	12	0	0	4	61	659	443	235	28	11	1505	 
768	82	1	0	297	772	722	2035	7765	350217	5712112	22385477	18575086	2862355	436560	39131	7736	76	7	4	6	71	337	253	106	11	6	489	 
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
