

================================================================
== Vitis HLS Report for 'load_graph'
================================================================
* Date:           Fri May  3 00:25:23 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.259 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      454|      479|  1.513 us|  1.597 us|  454|  479|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188  |load_graph_Pipeline_VITIS_LOOP_109_1  |       21|       21|  69.993 ns|  69.993 ns|   21|   21|       no|
        |grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198  |load_graph_Pipeline_VITIS_LOOP_122_3  |      194|      194|   0.647 us|   0.647 us|  194|  194|       no|
        |grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212  |load_graph_Pipeline_VITIS_LOOP_145_5  |       23|       23|  76.659 ns|  76.659 ns|   23|   23|       no|
        |grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239  |load_graph_Pipeline_VITIS_LOOP_171_7  |      234|      234|   0.780 us|   0.780 us|  234|  234|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      20|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|    66902|   12315|    -|
|Memory               |       10|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|     683|    -|
|Register             |        -|     -|      186|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       10|     0|    67088|   13018|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|        7|       2|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|        3|       1|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-------+------+-----+
    |grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188  |load_graph_Pipeline_VITIS_LOOP_109_1  |        0|   0|     34|    95|    0|
    |grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198  |load_graph_Pipeline_VITIS_LOOP_122_3  |        0|   0|  26279|  5916|    0|
    |grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212  |load_graph_Pipeline_VITIS_LOOP_145_5  |        0|   0|    770|   891|    0|
    |grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239  |load_graph_Pipeline_VITIS_LOOP_171_7  |        0|   0|  39819|  5413|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-------+------+-----+
    |Total                                            |                                      |        0|   0|  66902| 12315|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |            Memory           |               Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |degree_table_1_U             |load_graph_degree_table_1          |        1|  0|   0|    0|   500|   32|     1|        16000|
    |full_pe_degree_tables_U      |load_graph_full_pe_degree_tables   |        4|  0|   0|    0|   500|  128|     1|        64000|
    |neighbor_table_offsets_U     |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    |neighbor_tables_offsets_0_U  |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    |neighbor_tables_offsets_1_U  |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    |neighbor_tables_offsets_2_U  |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    |neighbor_tables_offsets_3_U  |load_graph_neighbor_table_offsets  |        1|  0|   0|    0|   500|   32|     1|        16000|
    +-----------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                        |                                   |       10|  0|   0|    0|  3500|  320|     7|       160000|
    +-----------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln109_fu_275_p2  |      icmp|   0|  0|  20|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|          32|           1|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  49|          9|    1|          9|
    |degree_table_1_address0                |  20|          4|    9|         36|
    |degree_table_1_ce0                     |  20|          4|    1|          4|
    |degree_table_1_d0                      |  14|          3|   32|         96|
    |degree_table_1_we0                     |  14|          3|    1|          3|
    |full_pe_degree_tables_address0         |  20|          4|    9|         36|
    |full_pe_degree_tables_ce0              |  20|          4|    1|          4|
    |full_pe_degree_tables_d0               |  14|          3|  128|        384|
    |full_pe_degree_tables_we0              |  14|          3|   16|         48|
    |m_axi_mem_ARADDR                       |  14|          3|   64|        192|
    |m_axi_mem_ARBURST                      |  14|          3|    2|          6|
    |m_axi_mem_ARCACHE                      |  14|          3|    4|         12|
    |m_axi_mem_ARID                         |  14|          3|    1|          3|
    |m_axi_mem_ARLEN                        |  14|          3|   32|         96|
    |m_axi_mem_ARLOCK                       |  14|          3|    2|          6|
    |m_axi_mem_ARPROT                       |  14|          3|    3|          9|
    |m_axi_mem_ARQOS                        |  14|          3|    4|         12|
    |m_axi_mem_ARREGION                     |  14|          3|    4|         12|
    |m_axi_mem_ARSIZE                       |  14|          3|    3|          9|
    |m_axi_mem_ARUSER                       |  14|          3|    1|          3|
    |m_axi_mem_ARVALID                      |  14|          3|    1|          3|
    |m_axi_mem_RREADY                       |  14|          3|    1|          3|
    |neighbor_table_offsets_address0        |  14|          3|    9|         27|
    |neighbor_table_offsets_ce0             |  14|          3|    1|          3|
    |neighbor_table_offsets_d0              |  14|          3|   32|         96|
    |neighbor_table_offsets_we0             |  14|          3|    1|          3|
    |neighbor_tables_offsets_0_address0     |  14|          3|    9|         27|
    |neighbor_tables_offsets_0_ce0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_0_d0           |  14|          3|   32|         96|
    |neighbor_tables_offsets_0_we0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_1_address0     |  14|          3|    9|         27|
    |neighbor_tables_offsets_1_ce0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_1_d0           |  14|          3|   32|         96|
    |neighbor_tables_offsets_1_we0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_2_address0     |  14|          3|    9|         27|
    |neighbor_tables_offsets_2_ce0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_2_d0           |  14|          3|   32|         96|
    |neighbor_tables_offsets_2_we0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_3_address0     |  14|          3|    9|         27|
    |neighbor_tables_offsets_3_ce0          |  14|          3|    1|          3|
    |neighbor_tables_offsets_3_d0           |  14|          3|   32|         96|
    |neighbor_tables_offsets_3_we0          |  14|          3|    1|          3|
    |num_of_edges_per_pe_1_0_new_0_reg_144  |   9|          2|   32|         64|
    |num_of_edges_per_pe_1_1_new_0_reg_155  |   9|          2|   32|         64|
    |num_of_edges_per_pe_1_2_new_0_reg_166  |   9|          2|   32|         64|
    |num_of_edges_per_pe_1_3_new_0_reg_177  |   9|          2|   32|         64|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 683|        144|  663|       1887|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   8|   0|    8|          0|
    |empty_reg_331                                                 |  31|   0|   31|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212_ap_start_reg  |   1|   0|    1|          0|
    |grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln109_reg_360                                            |   1|   0|    1|          0|
    |num_of_edges_per_pe_1_0_new_0_reg_144                         |  32|   0|   32|          0|
    |num_of_edges_per_pe_1_1_new_0_reg_155                         |  32|   0|   32|          0|
    |num_of_edges_per_pe_1_2_new_0_reg_166                         |  32|   0|   32|          0|
    |num_of_edges_per_pe_1_3_new_0_reg_177                         |  32|   0|   32|          0|
    |trunc_ln127_reg_376                                           |   7|   0|    7|          0|
    |trunc_ln185_reg_400                                           |   7|   0|    7|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         | 186|   0|  186|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+------+------------+-------------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|               load_graph|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|               load_graph|  return value|
|m_axi_mem_AWVALID               |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY               |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR                |  out|    64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID                  |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN                 |  out|    32|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE                |  out|     3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST               |  out|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK                |  out|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE               |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT                |  out|     3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS                 |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION              |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY                |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA                 |  out|  1024|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB                 |  out|   128|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST                 |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID                   |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER                 |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID               |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY               |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR                |  out|    64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID                  |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN                 |  out|    32|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE                |  out|     3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST               |  out|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK                |  out|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE               |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT                |  out|     3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS                 |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION              |  out|     4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID                |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA                 |   in|  1024|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST                 |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID                   |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER                 |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP                 |   in|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID                |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY                |  out|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP                 |   in|     2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID                   |   in|     1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER                 |   in|     1|       m_axi|                      mem|       pointer|
|edge_list_in                    |   in|    64|     ap_none|             edge_list_in|        scalar|
|edge_attr_in                    |   in|    64|     ap_none|             edge_attr_in|        scalar|
|num_of_nodes                    |   in|    32|     ap_none|             num_of_nodes|        scalar|
|num_of_edges                    |   in|    32|     ap_none|             num_of_edges|        scalar|
|pes_per_node_address0           |  out|     8|   ap_memory|             pes_per_node|         array|
|pes_per_node_ce0                |  out|     1|   ap_memory|             pes_per_node|         array|
|pes_per_node_we0                |  out|     1|   ap_memory|             pes_per_node|         array|
|pes_per_node_d0                 |  out|     8|   ap_memory|             pes_per_node|         array|
|pes_per_node_address1           |  out|     8|   ap_memory|             pes_per_node|         array|
|pes_per_node_ce1                |  out|     1|   ap_memory|             pes_per_node|         array|
|pes_per_node_q1                 |   in|     8|   ap_memory|             pes_per_node|         array|
|degree_tables_1_0_address0      |  out|     9|   ap_memory|        degree_tables_1_0|         array|
|degree_tables_1_0_ce0           |  out|     1|   ap_memory|        degree_tables_1_0|         array|
|degree_tables_1_0_we0           |  out|     1|   ap_memory|        degree_tables_1_0|         array|
|degree_tables_1_0_d0            |  out|    64|   ap_memory|        degree_tables_1_0|         array|
|degree_tables_1_1_address0      |  out|     9|   ap_memory|        degree_tables_1_1|         array|
|degree_tables_1_1_ce0           |  out|     1|   ap_memory|        degree_tables_1_1|         array|
|degree_tables_1_1_we0           |  out|     1|   ap_memory|        degree_tables_1_1|         array|
|degree_tables_1_1_d0            |  out|    64|   ap_memory|        degree_tables_1_1|         array|
|degree_tables_1_2_address0      |  out|     9|   ap_memory|        degree_tables_1_2|         array|
|degree_tables_1_2_ce0           |  out|     1|   ap_memory|        degree_tables_1_2|         array|
|degree_tables_1_2_we0           |  out|     1|   ap_memory|        degree_tables_1_2|         array|
|degree_tables_1_2_d0            |  out|    64|   ap_memory|        degree_tables_1_2|         array|
|degree_tables_1_3_address0      |  out|     9|   ap_memory|        degree_tables_1_3|         array|
|degree_tables_1_3_ce0           |  out|     1|   ap_memory|        degree_tables_1_3|         array|
|degree_tables_1_3_we0           |  out|     1|   ap_memory|        degree_tables_1_3|         array|
|degree_tables_1_3_d0            |  out|    64|   ap_memory|        degree_tables_1_3|         array|
|num_of_edges_per_pe_1_3         |  out|    32|      ap_vld|  num_of_edges_per_pe_1_3|       pointer|
|num_of_edges_per_pe_1_3_ap_vld  |  out|     1|      ap_vld|  num_of_edges_per_pe_1_3|       pointer|
|num_of_edges_per_pe_1_2         |  out|    32|      ap_vld|  num_of_edges_per_pe_1_2|       pointer|
|num_of_edges_per_pe_1_2_ap_vld  |  out|     1|      ap_vld|  num_of_edges_per_pe_1_2|       pointer|
|num_of_edges_per_pe_1_1         |  out|    32|      ap_vld|  num_of_edges_per_pe_1_1|       pointer|
|num_of_edges_per_pe_1_1_ap_vld  |  out|     1|      ap_vld|  num_of_edges_per_pe_1_1|       pointer|
|num_of_edges_per_pe_1_0         |  out|    32|      ap_vld|  num_of_edges_per_pe_1_0|       pointer|
|num_of_edges_per_pe_1_0_ap_vld  |  out|     1|      ap_vld|  num_of_edges_per_pe_1_0|       pointer|
|edge_attrs_1_0_address0         |  out|     9|   ap_memory|           edge_attrs_1_0|         array|
|edge_attrs_1_0_ce0              |  out|     1|   ap_memory|           edge_attrs_1_0|         array|
|edge_attrs_1_0_we0              |  out|     1|   ap_memory|           edge_attrs_1_0|         array|
|edge_attrs_1_0_d0               |  out|    71|   ap_memory|           edge_attrs_1_0|         array|
|neighbor_tables_1_0_address0    |  out|     9|   ap_memory|      neighbor_tables_1_0|         array|
|neighbor_tables_1_0_ce0         |  out|     1|   ap_memory|      neighbor_tables_1_0|         array|
|neighbor_tables_1_0_we0         |  out|     1|   ap_memory|      neighbor_tables_1_0|         array|
|neighbor_tables_1_0_d0          |  out|     7|   ap_memory|      neighbor_tables_1_0|         array|
|neighbor_tables_1_1_address0    |  out|     9|   ap_memory|      neighbor_tables_1_1|         array|
|neighbor_tables_1_1_ce0         |  out|     1|   ap_memory|      neighbor_tables_1_1|         array|
|neighbor_tables_1_1_we0         |  out|     1|   ap_memory|      neighbor_tables_1_1|         array|
|neighbor_tables_1_1_d0          |  out|     7|   ap_memory|      neighbor_tables_1_1|         array|
|neighbor_tables_1_2_address0    |  out|     9|   ap_memory|      neighbor_tables_1_2|         array|
|neighbor_tables_1_2_ce0         |  out|     1|   ap_memory|      neighbor_tables_1_2|         array|
|neighbor_tables_1_2_we0         |  out|     1|   ap_memory|      neighbor_tables_1_2|         array|
|neighbor_tables_1_2_d0          |  out|     7|   ap_memory|      neighbor_tables_1_2|         array|
|neighbor_tables_1_3_address0    |  out|     9|   ap_memory|      neighbor_tables_1_3|         array|
|neighbor_tables_1_3_ce0         |  out|     1|   ap_memory|      neighbor_tables_1_3|         array|
|neighbor_tables_1_3_we0         |  out|     1|   ap_memory|      neighbor_tables_1_3|         array|
|neighbor_tables_1_3_d0          |  out|     7|   ap_memory|      neighbor_tables_1_3|         array|
|edge_attrs_1_1_address0         |  out|     9|   ap_memory|           edge_attrs_1_1|         array|
|edge_attrs_1_1_ce0              |  out|     1|   ap_memory|           edge_attrs_1_1|         array|
|edge_attrs_1_1_we0              |  out|     1|   ap_memory|           edge_attrs_1_1|         array|
|edge_attrs_1_1_d0               |  out|    71|   ap_memory|           edge_attrs_1_1|         array|
|edge_attrs_1_2_address0         |  out|     9|   ap_memory|           edge_attrs_1_2|         array|
|edge_attrs_1_2_ce0              |  out|     1|   ap_memory|           edge_attrs_1_2|         array|
|edge_attrs_1_2_we0              |  out|     1|   ap_memory|           edge_attrs_1_2|         array|
|edge_attrs_1_2_d0               |  out|    71|   ap_memory|           edge_attrs_1_2|         array|
|edge_attrs_1_3_address0         |  out|     9|   ap_memory|           edge_attrs_1_3|         array|
|edge_attrs_1_3_ce0              |  out|     1|   ap_memory|           edge_attrs_1_3|         array|
|edge_attrs_1_3_we0              |  out|     1|   ap_memory|           edge_attrs_1_3|         array|
|edge_attrs_1_3_d0               |  out|    71|   ap_memory|           edge_attrs_1_3|         array|
+--------------------------------+-----+------+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 9 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = trunc i32 %num_of_nodes_read"   --->   Operation 10 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc190 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc189 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc188 = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.20ns)   --->   "%full_pe_degree_tables = alloca i64 1" [example-4/src/load_inputs.cc:97]   --->   Operation 15 'alloca' 'full_pe_degree_tables' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 16 [1/1] (1.19ns)   --->   "%neighbor_table_offsets = alloca i64 1" [example-4/src/load_inputs.cc:98]   --->   Operation 16 'alloca' 'neighbor_table_offsets' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 17 [1/1] (1.19ns)   --->   "%neighbor_tables_offsets_0 = alloca i64 1" [example-4/src/load_inputs.cc:99]   --->   Operation 17 'alloca' 'neighbor_tables_offsets_0' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 18 [1/1] (1.19ns)   --->   "%neighbor_tables_offsets_1 = alloca i64 1" [example-4/src/load_inputs.cc:99]   --->   Operation 18 'alloca' 'neighbor_tables_offsets_1' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 19 [1/1] (1.19ns)   --->   "%neighbor_tables_offsets_2 = alloca i64 1" [example-4/src/load_inputs.cc:99]   --->   Operation 19 'alloca' 'neighbor_tables_offsets_2' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 20 [1/1] (1.19ns)   --->   "%neighbor_tables_offsets_3 = alloca i64 1" [example-4/src/load_inputs.cc:99]   --->   Operation 20 'alloca' 'neighbor_tables_offsets_3' <Predicate = true> <Delay = 1.19>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp_sgt  i32 %num_of_nodes_read, i32 0" [example-4/src/load_inputs.cc:109]   --->   Operation 21 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [2/2] (2.05ns)   --->   "%call_ln0 = call void @load_graph_Pipeline_VITIS_LOOP_109_1, i32 %num_of_nodes_read, i128 %full_pe_degree_tables, i32 %degree_table_1"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 2.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_graph_Pipeline_VITIS_LOOP_109_1, i32 %num_of_nodes_read, i128 %full_pe_degree_tables, i32 %degree_table_1"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges"   --->   Operation 24 'read' 'num_of_edges_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in"   --->   Operation 25 'read' 'edge_list_in_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i64 %edge_list_in_read" [example-4/src/load_inputs.cc:127]   --->   Operation 26 'trunc' 'trunc_ln127' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.58ns)   --->   "%call_ln127 = call void @load_graph_Pipeline_VITIS_LOOP_122_3, i32 %num_of_edges_read, i128 %full_pe_degree_tables, i64 %edge_list_in_read, i7 %trunc_ln127, i1024 %mem, i32 %degree_table_1" [example-4/src/load_inputs.cc:127]   --->   Operation 27 'call' 'call_ln127' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%edge_attr_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_attr_in"   --->   Operation 28 'read' 'edge_attr_in_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %mem, void @empty_30, i32 0, i32 0, void @empty_8, i32 64, i32 1, void @empty_13, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %full_pe_degree_tables"   --->   Operation 30 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln127 = call void @load_graph_Pipeline_VITIS_LOOP_122_3, i32 %num_of_edges_read, i128 %full_pe_degree_tables, i64 %edge_list_in_read, i7 %trunc_ln127, i1024 %mem, i32 %degree_table_1" [example-4/src/load_inputs.cc:127]   --->   Operation 31 'call' 'call_ln127' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln145 = br i1 %icmp_ln109, void %mergeST98, void %.lr.ph55.preheader" [example-4/src/load_inputs.cc:145]   --->   Operation 32 'br' 'br_ln145' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 33 [2/2] (1.23ns)   --->   "%call_ln0 = call void @load_graph_Pipeline_VITIS_LOOP_145_5, i31 %empty, i32 %neighbor_tables_offsets_3, i32 %neighbor_tables_offsets_2, i32 %neighbor_tables_offsets_1, i32 %neighbor_table_offsets, i128 %full_pe_degree_tables, i32 %neighbor_tables_offsets_0, i32 %p_loc, i32 %p_loc188, i32 %p_loc189, i32 %p_loc190, i8 %pes_per_node, i32 %degree_table_1, i64 %degree_tables_1_0, i64 %degree_tables_1_1, i64 %degree_tables_1_2, i64 %degree_tables_1_3"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_graph_Pipeline_VITIS_LOOP_145_5, i31 %empty, i32 %neighbor_tables_offsets_3, i32 %neighbor_tables_offsets_2, i32 %neighbor_tables_offsets_1, i32 %neighbor_table_offsets, i128 %full_pe_degree_tables, i32 %neighbor_tables_offsets_0, i32 %p_loc, i32 %p_loc188, i32 %p_loc189, i32 %p_loc190, i8 %pes_per_node, i32 %degree_table_1, i64 %degree_tables_1_0, i64 %degree_tables_1_1, i64 %degree_tables_1_2, i64 %degree_tables_1_3"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 35 'load' 'p_loc_load' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%p_loc188_load = load i32 %p_loc188"   --->   Operation 36 'load' 'p_loc188_load' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%p_loc189_load = load i32 %p_loc189"   --->   Operation 37 'load' 'p_loc189_load' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%p_loc190_load = load i32 %p_loc190"   --->   Operation 38 'load' 'p_loc190_load' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln0 = br void %mergeST98"   --->   Operation 39 'br' 'br_ln0' <Predicate = (icmp_ln109)> <Delay = 0.38>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %edge_attr_in_read" [example-4/src/load_inputs.cc:185]   --->   Operation 40 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [2/2] (1.58ns)   --->   "%call_ln185 = call void @load_graph_Pipeline_VITIS_LOOP_171_7, i32 %num_of_edges_read, i64 %edge_attr_in_read, i7 %trunc_ln185, i1024 %mem, i32 %neighbor_table_offsets, i32 %neighbor_tables_offsets_0, i32 %neighbor_tables_offsets_1, i32 %neighbor_tables_offsets_2, i32 %neighbor_tables_offsets_3, i64 %edge_list_in_read, i7 %trunc_ln127, i71 %edge_attrs_1_0, i7 %neighbor_tables_1_0, i7 %neighbor_tables_1_1, i7 %neighbor_tables_1_2, i7 %neighbor_tables_1_3, i71 %edge_attrs_1_1, i71 %edge_attrs_1_2, i71 %edge_attrs_1_3" [example-4/src/load_inputs.cc:185]   --->   Operation 41 'call' 'call_ln185' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%num_of_edges_per_pe_1_0_new_0 = phi i32 %p_loc190_load, void %.lr.ph55.preheader, i32 0, void %.lr.ph67"   --->   Operation 42 'phi' 'num_of_edges_per_pe_1_0_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%num_of_edges_per_pe_1_1_new_0 = phi i32 %p_loc189_load, void %.lr.ph55.preheader, i32 0, void %.lr.ph67"   --->   Operation 43 'phi' 'num_of_edges_per_pe_1_1_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%num_of_edges_per_pe_1_2_new_0 = phi i32 %p_loc188_load, void %.lr.ph55.preheader, i32 0, void %.lr.ph67"   --->   Operation 44 'phi' 'num_of_edges_per_pe_1_2_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%num_of_edges_per_pe_1_3_new_0 = phi i32 %p_loc_load, void %.lr.ph55.preheader, i32 0, void %.lr.ph67"   --->   Operation 45 'phi' 'num_of_edges_per_pe_1_3_new_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln142 = store i32 %num_of_edges_per_pe_1_3_new_0, i32 %num_of_edges_per_pe_1_3" [example-4/src/load_inputs.cc:142]   --->   Operation 46 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln142 = store i32 %num_of_edges_per_pe_1_2_new_0, i32 %num_of_edges_per_pe_1_2" [example-4/src/load_inputs.cc:142]   --->   Operation 47 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln142 = store i32 %num_of_edges_per_pe_1_1_new_0, i32 %num_of_edges_per_pe_1_1" [example-4/src/load_inputs.cc:142]   --->   Operation 48 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln142 = store i32 %num_of_edges_per_pe_1_0_new_0, i32 %num_of_edges_per_pe_1_0" [example-4/src/load_inputs.cc:142]   --->   Operation 49 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln185 = call void @load_graph_Pipeline_VITIS_LOOP_171_7, i32 %num_of_edges_read, i64 %edge_attr_in_read, i7 %trunc_ln185, i1024 %mem, i32 %neighbor_table_offsets, i32 %neighbor_tables_offsets_0, i32 %neighbor_tables_offsets_1, i32 %neighbor_tables_offsets_2, i32 %neighbor_tables_offsets_3, i64 %edge_list_in_read, i7 %trunc_ln127, i71 %edge_attrs_1_0, i7 %neighbor_tables_1_0, i7 %neighbor_tables_1_1, i7 %neighbor_tables_1_2, i7 %neighbor_tables_1_3, i71 %edge_attrs_1_1, i71 %edge_attrs_1_2, i71 %edge_attrs_1_3" [example-4/src/load_inputs.cc:185]   --->   Operation 50 'call' 'call_ln185' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln187 = ret" [example-4/src/load_inputs.cc:187]   --->   Operation 51 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ edge_list_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ edge_attr_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_of_edges]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ degree_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ pes_per_node]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ degree_tables_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ degree_tables_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ degree_tables_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ degree_tables_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ num_of_edges_per_pe_1_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_of_edges_per_pe_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_of_edges_per_pe_1_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ num_of_edges_per_pe_1_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ edge_attrs_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neighbor_tables_1_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neighbor_tables_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neighbor_tables_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ neighbor_tables_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ edge_attrs_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ edge_attrs_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ edge_attrs_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
num_of_nodes_read             (read                  ) [ 001000000]
empty                         (trunc                 ) [ 001111100]
p_loc190                      (alloca                ) [ 001111110]
p_loc189                      (alloca                ) [ 001111110]
p_loc188                      (alloca                ) [ 001111110]
p_loc                         (alloca                ) [ 001111110]
full_pe_degree_tables         (alloca                ) [ 001111100]
neighbor_table_offsets        (alloca                ) [ 001111111]
neighbor_tables_offsets_0     (alloca                ) [ 001111111]
neighbor_tables_offsets_1     (alloca                ) [ 001111111]
neighbor_tables_offsets_2     (alloca                ) [ 001111111]
neighbor_tables_offsets_3     (alloca                ) [ 001111111]
icmp_ln109                    (icmp                  ) [ 001111110]
call_ln0                      (call                  ) [ 000000000]
num_of_edges_read             (read                  ) [ 000011111]
edge_list_in_read             (read                  ) [ 000011111]
trunc_ln127                   (trunc                 ) [ 000011111]
edge_attr_in_read             (read                  ) [ 000001111]
specinterface_ln0             (specinterface         ) [ 000000000]
specbramwithbyteenable_ln0    (specbramwithbyteenable) [ 000000000]
call_ln127                    (call                  ) [ 000000000]
br_ln145                      (br                    ) [ 000011111]
call_ln0                      (call                  ) [ 000000000]
p_loc_load                    (load                  ) [ 000010011]
p_loc188_load                 (load                  ) [ 000010011]
p_loc189_load                 (load                  ) [ 000010011]
p_loc190_load                 (load                  ) [ 000010011]
br_ln0                        (br                    ) [ 000010011]
trunc_ln185                   (trunc                 ) [ 000000001]
num_of_edges_per_pe_1_0_new_0 (phi                   ) [ 000000001]
num_of_edges_per_pe_1_1_new_0 (phi                   ) [ 000000001]
num_of_edges_per_pe_1_2_new_0 (phi                   ) [ 000000001]
num_of_edges_per_pe_1_3_new_0 (phi                   ) [ 000000001]
store_ln142                   (store                 ) [ 000000000]
store_ln142                   (store                 ) [ 000000000]
store_ln142                   (store                 ) [ 000000000]
store_ln142                   (store                 ) [ 000000000]
call_ln185                    (call                  ) [ 000000000]
ret_ln187                     (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="edge_list_in">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_list_in"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="edge_attr_in">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attr_in"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_of_nodes">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_of_edges">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="degree_table_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="degree_table_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pes_per_node">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pes_per_node"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="degree_tables_1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="degree_tables_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="degree_tables_1_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="degree_tables_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="degree_tables_1_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="degree_tables_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="degree_tables_1_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="degree_tables_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="num_of_edges_per_pe_1_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges_per_pe_1_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="num_of_edges_per_pe_1_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges_per_pe_1_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="num_of_edges_per_pe_1_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges_per_pe_1_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="num_of_edges_per_pe_1_0">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_edges_per_pe_1_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="edge_attrs_1_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attrs_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="neighbor_tables_1_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_tables_1_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="neighbor_tables_1_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_tables_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="neighbor_tables_1_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_tables_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="neighbor_tables_1_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="neighbor_tables_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="edge_attrs_1_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attrs_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="edge_attrs_1_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attrs_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="edge_attrs_1_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edge_attrs_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_graph_Pipeline_VITIS_LOOP_109_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_graph_Pipeline_VITIS_LOOP_122_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_graph_Pipeline_VITIS_LOOP_145_5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_graph_Pipeline_VITIS_LOOP_171_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="p_loc190_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc190/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_loc189_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc189/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_loc188_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc188/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="full_pe_degree_tables_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_pe_degree_tables/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="neighbor_table_offsets_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neighbor_table_offsets/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="neighbor_tables_offsets_0_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neighbor_tables_offsets_0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="neighbor_tables_offsets_1_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neighbor_tables_offsets_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="neighbor_tables_offsets_2_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neighbor_tables_offsets_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="neighbor_tables_offsets_3_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="neighbor_tables_offsets_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="num_of_nodes_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="num_of_edges_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_edges_read/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="edge_list_in_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_list_in_read/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="edge_attr_in_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="edge_attr_in_read/4 "/>
</bind>
</comp>

<comp id="144" class="1005" name="num_of_edges_per_pe_1_0_new_0_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="4"/>
<pin id="146" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="num_of_edges_per_pe_1_0_new_0 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="num_of_edges_per_pe_1_0_new_0_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="4"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_of_edges_per_pe_1_0_new_0/8 "/>
</bind>
</comp>

<comp id="155" class="1005" name="num_of_edges_per_pe_1_1_new_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="4"/>
<pin id="157" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="num_of_edges_per_pe_1_1_new_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="num_of_edges_per_pe_1_1_new_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="4"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_of_edges_per_pe_1_1_new_0/8 "/>
</bind>
</comp>

<comp id="166" class="1005" name="num_of_edges_per_pe_1_2_new_0_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="4"/>
<pin id="168" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="num_of_edges_per_pe_1_2_new_0 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="num_of_edges_per_pe_1_2_new_0_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="4"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_of_edges_per_pe_1_2_new_0/8 "/>
</bind>
</comp>

<comp id="177" class="1005" name="num_of_edges_per_pe_1_3_new_0_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="4"/>
<pin id="179" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="num_of_edges_per_pe_1_3_new_0 (phireg) "/>
</bind>
</comp>

<comp id="181" class="1004" name="num_of_edges_per_pe_1_3_new_0_phi_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="1" slack="4"/>
<pin id="185" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="num_of_edges_per_pe_1_3_new_0/8 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="128" slack="0"/>
<pin id="192" dir="0" index="3" bw="32" slack="0"/>
<pin id="193" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="0" index="2" bw="128" slack="2147483647"/>
<pin id="202" dir="0" index="3" bw="64" slack="0"/>
<pin id="203" dir="0" index="4" bw="7" slack="0"/>
<pin id="204" dir="0" index="5" bw="1024" slack="0"/>
<pin id="205" dir="0" index="6" bw="32" slack="0"/>
<pin id="206" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln127/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="31" slack="4"/>
<pin id="215" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="6" bw="128" slack="2147483647"/>
<pin id="220" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="8" bw="32" slack="4"/>
<pin id="222" dir="0" index="9" bw="32" slack="4"/>
<pin id="223" dir="0" index="10" bw="32" slack="4"/>
<pin id="224" dir="0" index="11" bw="32" slack="4"/>
<pin id="225" dir="0" index="12" bw="8" slack="0"/>
<pin id="226" dir="0" index="13" bw="32" slack="0"/>
<pin id="227" dir="0" index="14" bw="64" slack="0"/>
<pin id="228" dir="0" index="15" bw="64" slack="0"/>
<pin id="229" dir="0" index="16" bw="64" slack="0"/>
<pin id="230" dir="0" index="17" bw="64" slack="0"/>
<pin id="231" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="0" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="4"/>
<pin id="242" dir="0" index="2" bw="64" slack="3"/>
<pin id="243" dir="0" index="3" bw="7" slack="0"/>
<pin id="244" dir="0" index="4" bw="1024" slack="0"/>
<pin id="245" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="249" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="10" bw="64" slack="4"/>
<pin id="251" dir="0" index="11" bw="7" slack="4"/>
<pin id="252" dir="0" index="12" bw="71" slack="0"/>
<pin id="253" dir="0" index="13" bw="7" slack="0"/>
<pin id="254" dir="0" index="14" bw="7" slack="0"/>
<pin id="255" dir="0" index="15" bw="7" slack="0"/>
<pin id="256" dir="0" index="16" bw="7" slack="0"/>
<pin id="257" dir="0" index="17" bw="71" slack="0"/>
<pin id="258" dir="0" index="18" bw="71" slack="0"/>
<pin id="259" dir="0" index="19" bw="71" slack="0"/>
<pin id="260" dir="1" index="20" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln185/7 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln109_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="trunc_ln127_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln127/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="p_loc_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="6"/>
<pin id="288" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_loc188_load_load_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="6"/>
<pin id="291" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc188_load/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_loc189_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="6"/>
<pin id="294" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc189_load/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_loc190_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="6"/>
<pin id="297" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc190_load/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="trunc_ln185_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="3"/>
<pin id="300" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln185/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln142_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln142_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/8 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln142_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln142_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/8 "/>
</bind>
</comp>

<comp id="326" class="1005" name="num_of_nodes_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_nodes_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="empty_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="4"/>
<pin id="333" dir="1" index="1" bw="31" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="336" class="1005" name="p_loc190_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="4"/>
<pin id="338" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_loc190 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_loc189_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="4"/>
<pin id="344" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_loc189 "/>
</bind>
</comp>

<comp id="348" class="1005" name="p_loc188_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="4"/>
<pin id="350" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_loc188 "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_loc_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="4"/>
<pin id="356" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="360" class="1005" name="icmp_ln109_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="3"/>
<pin id="362" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln109 "/>
</bind>
</comp>

<comp id="364" class="1005" name="num_of_edges_read_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_edges_read "/>
</bind>
</comp>

<comp id="370" class="1005" name="edge_list_in_read_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="edge_list_in_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="trunc_ln127_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="1"/>
<pin id="378" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln127 "/>
</bind>
</comp>

<comp id="382" class="1005" name="edge_attr_in_read_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="3"/>
<pin id="384" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="edge_attr_in_read "/>
</bind>
</comp>

<comp id="400" class="1005" name="trunc_ln185_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="1"/>
<pin id="402" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln185 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="48" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="48" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="48" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="46" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="158"><net_src comp="50" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="177" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="120" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="96" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="126" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="132" pin="2"/><net_sink comp="198" pin=3"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="232"><net_src comp="76" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="212" pin=12"/></net>

<net id="234"><net_src comp="10" pin="0"/><net_sink comp="212" pin=13"/></net>

<net id="235"><net_src comp="14" pin="0"/><net_sink comp="212" pin=14"/></net>

<net id="236"><net_src comp="16" pin="0"/><net_sink comp="212" pin=15"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="212" pin=16"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="212" pin=17"/></net>

<net id="261"><net_src comp="78" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="239" pin=4"/></net>

<net id="263"><net_src comp="30" pin="0"/><net_sink comp="239" pin=12"/></net>

<net id="264"><net_src comp="32" pin="0"/><net_sink comp="239" pin=13"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="239" pin=14"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="239" pin=15"/></net>

<net id="267"><net_src comp="38" pin="0"/><net_sink comp="239" pin=16"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="239" pin=17"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="239" pin=18"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="239" pin=19"/></net>

<net id="274"><net_src comp="120" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="120" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="132" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="239" pin=3"/></net>

<net id="306"><net_src comp="181" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="170" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="24" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="159" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="26" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="148" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="120" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="334"><net_src comp="271" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="339"><net_src comp="80" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="212" pin=11"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="345"><net_src comp="84" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="212" pin=10"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="351"><net_src comp="88" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="212" pin=9"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="357"><net_src comp="92" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="212" pin=8"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="363"><net_src comp="275" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="126" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="373"><net_src comp="132" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="239" pin=10"/></net>

<net id="379"><net_src comp="281" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="239" pin=11"/></net>

<net id="385"><net_src comp="138" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="403"><net_src comp="298" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="239" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {}
	Port: degree_table_1 | {1 2 3 4 }
	Port: pes_per_node | {5 6 }
	Port: degree_tables_1_0 | {5 6 }
	Port: degree_tables_1_1 | {5 6 }
	Port: degree_tables_1_2 | {5 6 }
	Port: degree_tables_1_3 | {5 6 }
	Port: num_of_edges_per_pe_1_3 | {8 }
	Port: num_of_edges_per_pe_1_2 | {8 }
	Port: num_of_edges_per_pe_1_1 | {8 }
	Port: num_of_edges_per_pe_1_0 | {8 }
	Port: edge_attrs_1_0 | {7 8 }
	Port: neighbor_tables_1_0 | {7 8 }
	Port: neighbor_tables_1_1 | {7 8 }
	Port: neighbor_tables_1_2 | {7 8 }
	Port: neighbor_tables_1_3 | {7 8 }
	Port: edge_attrs_1_1 | {7 8 }
	Port: edge_attrs_1_2 | {7 8 }
	Port: edge_attrs_1_3 | {7 8 }
 - Input state : 
	Port: load_graph : mem | {3 4 7 8 }
	Port: load_graph : edge_list_in | {3 }
	Port: load_graph : edge_attr_in | {4 }
	Port: load_graph : num_of_nodes | {1 }
	Port: load_graph : num_of_edges | {3 }
	Port: load_graph : degree_table_1 | {3 4 5 6 }
	Port: load_graph : pes_per_node | {5 6 }
	Port: load_graph : degree_tables_1_0 | {}
	Port: load_graph : degree_tables_1_1 | {}
	Port: load_graph : degree_tables_1_2 | {}
	Port: load_graph : degree_tables_1_3 | {}
	Port: load_graph : num_of_edges_per_pe_1_3 | {}
	Port: load_graph : num_of_edges_per_pe_1_2 | {}
	Port: load_graph : num_of_edges_per_pe_1_1 | {}
	Port: load_graph : num_of_edges_per_pe_1_0 | {}
	Port: load_graph : edge_attrs_1_0 | {}
	Port: load_graph : neighbor_tables_1_0 | {}
	Port: load_graph : neighbor_tables_1_1 | {}
	Port: load_graph : neighbor_tables_1_2 | {}
	Port: load_graph : neighbor_tables_1_3 | {}
	Port: load_graph : edge_attrs_1_1 | {}
	Port: load_graph : edge_attrs_1_2 | {}
	Port: load_graph : edge_attrs_1_3 | {}
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln127 : 1
	State 4
	State 5
	State 6
	State 7
		call_ln185 : 1
	State 8
		store_ln142 : 1
		store_ln142 : 1
		store_ln142 : 1
		store_ln142 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|
| Operation|                 Functional Unit                 |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|
|          | grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188 |    0    |    32   |    59   |
|   call   | grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198 |  1.161  |   4624  |   3906  |
|          | grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212 |  1.161  |   695   |   653   |
|          | grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239 |  2.709  |   8869  |   4957  |
|----------|-------------------------------------------------|---------|---------|---------|
|   icmp   |                icmp_ln109_fu_275                |    0    |    0    |    20   |
|----------|-------------------------------------------------|---------|---------|---------|
|          |          num_of_nodes_read_read_fu_120          |    0    |    0    |    0    |
|   read   |          num_of_edges_read_read_fu_126          |    0    |    0    |    0    |
|          |          edge_list_in_read_read_fu_132          |    0    |    0    |    0    |
|          |          edge_attr_in_read_read_fu_138          |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|          |                   empty_fu_271                  |    0    |    0    |    0    |
|   trunc  |                trunc_ln127_fu_281               |    0    |    0    |    0    |
|          |                trunc_ln185_fu_298               |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|
|   Total  |                                                 |  5.031  |  14220  |   9595  |
|----------|-------------------------------------------------|---------|---------|---------|

Memories:
+-------------------------+--------+--------+--------+--------+
|                         |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------------+--------+--------+--------+--------+
|  full_pe_degree_tables  |    4   |    0   |    0   |    0   |
|  neighbor_table_offsets |    1   |    0   |    0   |    0   |
|neighbor_tables_offsets_0|    1   |    0   |    0   |    0   |
|neighbor_tables_offsets_1|    1   |    0   |    0   |    0   |
|neighbor_tables_offsets_2|    1   |    0   |    0   |    0   |
|neighbor_tables_offsets_3|    1   |    0   |    0   |    0   |
+-------------------------+--------+--------+--------+--------+
|          Total          |    9   |    0   |    0   |    0   |
+-------------------------+--------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|      edge_attr_in_read_reg_382      |   64   |
|      edge_list_in_read_reg_370      |   64   |
|            empty_reg_331            |   31   |
|          icmp_ln109_reg_360         |    1   |
|num_of_edges_per_pe_1_0_new_0_reg_144|   32   |
|num_of_edges_per_pe_1_1_new_0_reg_155|   32   |
|num_of_edges_per_pe_1_2_new_0_reg_166|   32   |
|num_of_edges_per_pe_1_3_new_0_reg_177|   32   |
|      num_of_edges_read_reg_364      |   32   |
|      num_of_nodes_read_reg_326      |   32   |
|           p_loc188_reg_348          |   32   |
|           p_loc189_reg_342          |   32   |
|           p_loc190_reg_336          |   32   |
|            p_loc_reg_354            |   32   |
|         trunc_ln127_reg_376         |    7   |
|         trunc_ln185_reg_400         |    7   |
+-------------------------------------+--------+
|                Total                |   494  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188 |  p1  |   2  |  32  |   64   ||    9    |
| grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198 |  p1  |   2  |  32  |   64   ||    9    |
| grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198 |  p3  |   2  |  64  |   128  ||    9    |
| grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198 |  p4  |   2  |   7  |   14   ||    9    |
| grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239 |  p3  |   2  |   7  |   14   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   284  ||  1.935  ||    45   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |  14220 |  9595  |    -   |
|   Memory  |    9   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    1   |    -   |   45   |    -   |
|  Register |    -   |    -   |   494  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |    6   |  14714 |  9640  |    0   |
+-----------+--------+--------+--------+--------+--------+
