{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570038417785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570038417785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  2 14:46:57 2019 " "Processing started: Wed Oct  2 14:46:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570038417785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038417785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038417785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570038417992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570038417992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/rtl/questao1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/rtl/questao1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Questao1-rtl " "Found design unit 1: Questao1-rtl" {  } { { "src/rtl/questao1.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427924 ""} { "Info" "ISGN_ENTITY_NAME" "1 Questao1 " "Found entity 1: Questao1" {  } { { "src/rtl/questao1.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038427924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 And1-arch " "Found design unit 1: And1-arch" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427924 ""} { "Info" "ISGN_ENTITY_NAME" "1 And1 " "Found entity 1: And1" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/And16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038427924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Not1-arch " "Found design unit 1: Not1-arch" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427925 ""} { "Info" "ISGN_ENTITY_NAME" "1 Not1 " "Found entity 1: Not1" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Not16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038427925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or2Way-arch " "Found design unit 1: Or2Way-arch" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427925 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or2Way " "Found entity 1: Or2Way" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or8Way.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038427925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Or3Way-arch " "Found design unit 1: Or3Way-arch" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427926 ""} { "Info" "ISGN_ENTITY_NAME" "1 Or3Way " "Found entity 1: Or3Way" {  } { { "../Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" "" { Text "/home/borg/elementos/Z01.1-macarrao/Projetos/C-LogicaCombinacional/src/rtl/Or16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570038427926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038427926 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "questao1 " "Elaborating entity \"questao1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570038427967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or3Way Or3Way:u1 " "Elaborating entity \"Or3Way\" for hierarchy \"Or3Way:u1\"" {  } { { "src/rtl/questao1.vhd" "u1" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570038427969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not1 Not1:u2 " "Elaborating entity \"Not1\" for hierarchy \"Not1:u2\"" {  } { { "src/rtl/questao1.vhd" "u2" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570038427973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And1 And1:u4 " "Elaborating entity \"And1\" for hierarchy \"And1:u4\"" {  } { { "src/rtl/questao1.vhd" "u4" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570038427975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or2Way Or2Way:u6 " "Elaborating entity \"Or2Way\" for hierarchy \"Or2Way:u6\"" {  } { { "src/rtl/questao1.vhd" "u6" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570038427976 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570038428451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570038428678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570038428678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570038428706 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570038428706 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570038428706 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570038428706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1019 " "Peak virtual memory: 1019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570038428714 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  2 14:47:08 2019 " "Processing ended: Wed Oct  2 14:47:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570038428714 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570038428714 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570038428714 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570038428714 ""}
