-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_rmsnorm is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_16_ce0 : OUT STD_LOGIC;
    x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_17_ce0 : OUT STD_LOGIC;
    x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_18_ce0 : OUT STD_LOGIC;
    x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_19_ce0 : OUT STD_LOGIC;
    x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_20_ce0 : OUT STD_LOGIC;
    x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_21_ce0 : OUT STD_LOGIC;
    x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_22_ce0 : OUT STD_LOGIC;
    x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_23_ce0 : OUT STD_LOGIC;
    x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_24_ce0 : OUT STD_LOGIC;
    x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_25_ce0 : OUT STD_LOGIC;
    x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_26_ce0 : OUT STD_LOGIC;
    x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_27_ce0 : OUT STD_LOGIC;
    x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_28_ce0 : OUT STD_LOGIC;
    x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_29_ce0 : OUT STD_LOGIC;
    x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_30_ce0 : OUT STD_LOGIC;
    x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_31_ce0 : OUT STD_LOGIC;
    x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    y_bf16_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_0_ce1 : OUT STD_LOGIC;
    y_bf16_0_we1 : OUT STD_LOGIC;
    y_bf16_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_1_ce1 : OUT STD_LOGIC;
    y_bf16_1_we1 : OUT STD_LOGIC;
    y_bf16_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_2_ce1 : OUT STD_LOGIC;
    y_bf16_2_we1 : OUT STD_LOGIC;
    y_bf16_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_3_ce1 : OUT STD_LOGIC;
    y_bf16_3_we1 : OUT STD_LOGIC;
    y_bf16_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_4_ce1 : OUT STD_LOGIC;
    y_bf16_4_we1 : OUT STD_LOGIC;
    y_bf16_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_5_ce1 : OUT STD_LOGIC;
    y_bf16_5_we1 : OUT STD_LOGIC;
    y_bf16_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_6_ce1 : OUT STD_LOGIC;
    y_bf16_6_we1 : OUT STD_LOGIC;
    y_bf16_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_7_ce1 : OUT STD_LOGIC;
    y_bf16_7_we1 : OUT STD_LOGIC;
    y_bf16_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_8_ce1 : OUT STD_LOGIC;
    y_bf16_8_we1 : OUT STD_LOGIC;
    y_bf16_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_9_ce1 : OUT STD_LOGIC;
    y_bf16_9_we1 : OUT STD_LOGIC;
    y_bf16_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_10_ce1 : OUT STD_LOGIC;
    y_bf16_10_we1 : OUT STD_LOGIC;
    y_bf16_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_11_ce1 : OUT STD_LOGIC;
    y_bf16_11_we1 : OUT STD_LOGIC;
    y_bf16_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_12_ce1 : OUT STD_LOGIC;
    y_bf16_12_we1 : OUT STD_LOGIC;
    y_bf16_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_13_ce1 : OUT STD_LOGIC;
    y_bf16_13_we1 : OUT STD_LOGIC;
    y_bf16_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_14_ce1 : OUT STD_LOGIC;
    y_bf16_14_we1 : OUT STD_LOGIC;
    y_bf16_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_15_ce1 : OUT STD_LOGIC;
    y_bf16_15_we1 : OUT STD_LOGIC;
    y_bf16_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_16_ce1 : OUT STD_LOGIC;
    y_bf16_16_we1 : OUT STD_LOGIC;
    y_bf16_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_17_ce1 : OUT STD_LOGIC;
    y_bf16_17_we1 : OUT STD_LOGIC;
    y_bf16_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_18_ce1 : OUT STD_LOGIC;
    y_bf16_18_we1 : OUT STD_LOGIC;
    y_bf16_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_19_ce1 : OUT STD_LOGIC;
    y_bf16_19_we1 : OUT STD_LOGIC;
    y_bf16_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_20_ce1 : OUT STD_LOGIC;
    y_bf16_20_we1 : OUT STD_LOGIC;
    y_bf16_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_21_ce1 : OUT STD_LOGIC;
    y_bf16_21_we1 : OUT STD_LOGIC;
    y_bf16_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_22_ce1 : OUT STD_LOGIC;
    y_bf16_22_we1 : OUT STD_LOGIC;
    y_bf16_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_23_ce1 : OUT STD_LOGIC;
    y_bf16_23_we1 : OUT STD_LOGIC;
    y_bf16_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_24_ce1 : OUT STD_LOGIC;
    y_bf16_24_we1 : OUT STD_LOGIC;
    y_bf16_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_25_ce1 : OUT STD_LOGIC;
    y_bf16_25_we1 : OUT STD_LOGIC;
    y_bf16_25_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_26_ce1 : OUT STD_LOGIC;
    y_bf16_26_we1 : OUT STD_LOGIC;
    y_bf16_26_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_27_ce1 : OUT STD_LOGIC;
    y_bf16_27_we1 : OUT STD_LOGIC;
    y_bf16_27_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_28_ce1 : OUT STD_LOGIC;
    y_bf16_28_we1 : OUT STD_LOGIC;
    y_bf16_28_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_29_ce1 : OUT STD_LOGIC;
    y_bf16_29_we1 : OUT STD_LOGIC;
    y_bf16_29_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_30_ce1 : OUT STD_LOGIC;
    y_bf16_30_we1 : OUT STD_LOGIC;
    y_bf16_30_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_31_ce1 : OUT STD_LOGIC;
    y_bf16_31_we1 : OUT STD_LOGIC;
    y_bf16_31_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of activation_accelerator_float_rmsnorm is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (32 downto 0) := "000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (32 downto 0) := "000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (32 downto 0) := "000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (32 downto 0) := "000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (32 downto 0) := "000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (32 downto 0) := "000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (32 downto 0) := "000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (32 downto 0) := "000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (32 downto 0) := "000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (32 downto 0) := "000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (32 downto 0) := "001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (32 downto 0) := "010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (32 downto 0) := "100000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3FC00000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111110000000000000000000000";
    constant ap_const_lv32_358637BD : STD_LOGIC_VECTOR (31 downto 0) := "00110101100001100011011110111101";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_3F000000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111000000000000000000000000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_44400000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100010000000000000000000000";
    constant ap_const_lv32_5F3759DF : STD_LOGIC_VECTOR (31 downto 0) := "01011111001101110101100111011111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (32 downto 0) := "000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_366_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_382 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_fu_372_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_388 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal grp_fu_377_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mean_sq_reg_435 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal trunc_ln1_reg_440 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal i_2_fu_416_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_reg_445 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln252_fu_422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln252_reg_450 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_start : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_done : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_idle : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_ready : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_0_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_8_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_16_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_24_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_1_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_9_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_17_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_25_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_2_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_10_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_18_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_26_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_3_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_11_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_19_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_27_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_4_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_12_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_20_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_28_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_5_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_13_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_21_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_29_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_6_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_14_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_22_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_30_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_7_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_15_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_23_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_31_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_sum_sq_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_sum_sq_out_ap_vld : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_ce : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_ce : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_start : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_idle : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_ready : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_0_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_1_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_2_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_3_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_4_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_5_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_6_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_7_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_8_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_9_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_10_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_11_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_12_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_13_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_14_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_15_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_16_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_17_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_18_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_19_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_20_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_21_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_22_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_23_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_24_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_25_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_26_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_27_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_28_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_29_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_30_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_31_ce0 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_ce1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_we1 : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_ce : STD_LOGIC;
    signal grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_fu_366_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_366_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_fu_372_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal y_fu_399_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln250_fu_413_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_366_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_366_ce : STD_LOGIC;
    signal grp_fu_372_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_16_ce0 : OUT STD_LOGIC;
        x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_24_ce0 : OUT STD_LOGIC;
        x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_17_ce0 : OUT STD_LOGIC;
        x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_25_ce0 : OUT STD_LOGIC;
        x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_18_ce0 : OUT STD_LOGIC;
        x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_26_ce0 : OUT STD_LOGIC;
        x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_19_ce0 : OUT STD_LOGIC;
        x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_27_ce0 : OUT STD_LOGIC;
        x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_20_ce0 : OUT STD_LOGIC;
        x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_28_ce0 : OUT STD_LOGIC;
        x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_21_ce0 : OUT STD_LOGIC;
        x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_29_ce0 : OUT STD_LOGIC;
        x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_22_ce0 : OUT STD_LOGIC;
        x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_30_ce0 : OUT STD_LOGIC;
        x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_23_ce0 : OUT STD_LOGIC;
        x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_31_ce0 : OUT STD_LOGIC;
        x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_sq_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_sq_out_ap_vld : OUT STD_LOGIC;
        grp_fu_366_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_366_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_366_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_366_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_366_p_ce : OUT STD_LOGIC;
        grp_fu_372_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_372_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_372_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_372_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_0_ce0 : OUT STD_LOGIC;
        x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_1_ce0 : OUT STD_LOGIC;
        x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_2_ce0 : OUT STD_LOGIC;
        x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_3_ce0 : OUT STD_LOGIC;
        x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_4_ce0 : OUT STD_LOGIC;
        x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_5_ce0 : OUT STD_LOGIC;
        x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_6_ce0 : OUT STD_LOGIC;
        x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_7_ce0 : OUT STD_LOGIC;
        x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_8_ce0 : OUT STD_LOGIC;
        x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_9_ce0 : OUT STD_LOGIC;
        x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_10_ce0 : OUT STD_LOGIC;
        x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_11_ce0 : OUT STD_LOGIC;
        x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_12_ce0 : OUT STD_LOGIC;
        x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_13_ce0 : OUT STD_LOGIC;
        x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_14_ce0 : OUT STD_LOGIC;
        x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_15_ce0 : OUT STD_LOGIC;
        x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_16_ce0 : OUT STD_LOGIC;
        x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_17_ce0 : OUT STD_LOGIC;
        x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_18_ce0 : OUT STD_LOGIC;
        x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_19_ce0 : OUT STD_LOGIC;
        x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_20_ce0 : OUT STD_LOGIC;
        x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_21_ce0 : OUT STD_LOGIC;
        x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_22_ce0 : OUT STD_LOGIC;
        x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_23_ce0 : OUT STD_LOGIC;
        x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_24_ce0 : OUT STD_LOGIC;
        x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_25_ce0 : OUT STD_LOGIC;
        x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_26_ce0 : OUT STD_LOGIC;
        x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_27_ce0 : OUT STD_LOGIC;
        x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_28_ce0 : OUT STD_LOGIC;
        x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_29_ce0 : OUT STD_LOGIC;
        x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_30_ce0 : OUT STD_LOGIC;
        x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_31_ce0 : OUT STD_LOGIC;
        x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        re_rms : IN STD_LOGIC_VECTOR (31 downto 0);
        y_bf16_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_0_ce1 : OUT STD_LOGIC;
        y_bf16_0_we1 : OUT STD_LOGIC;
        y_bf16_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_1_ce1 : OUT STD_LOGIC;
        y_bf16_1_we1 : OUT STD_LOGIC;
        y_bf16_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_2_ce1 : OUT STD_LOGIC;
        y_bf16_2_we1 : OUT STD_LOGIC;
        y_bf16_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_3_ce1 : OUT STD_LOGIC;
        y_bf16_3_we1 : OUT STD_LOGIC;
        y_bf16_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_4_ce1 : OUT STD_LOGIC;
        y_bf16_4_we1 : OUT STD_LOGIC;
        y_bf16_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_5_ce1 : OUT STD_LOGIC;
        y_bf16_5_we1 : OUT STD_LOGIC;
        y_bf16_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_6_ce1 : OUT STD_LOGIC;
        y_bf16_6_we1 : OUT STD_LOGIC;
        y_bf16_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_7_ce1 : OUT STD_LOGIC;
        y_bf16_7_we1 : OUT STD_LOGIC;
        y_bf16_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_8_ce1 : OUT STD_LOGIC;
        y_bf16_8_we1 : OUT STD_LOGIC;
        y_bf16_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_9_ce1 : OUT STD_LOGIC;
        y_bf16_9_we1 : OUT STD_LOGIC;
        y_bf16_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_10_ce1 : OUT STD_LOGIC;
        y_bf16_10_we1 : OUT STD_LOGIC;
        y_bf16_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_11_ce1 : OUT STD_LOGIC;
        y_bf16_11_we1 : OUT STD_LOGIC;
        y_bf16_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_12_ce1 : OUT STD_LOGIC;
        y_bf16_12_we1 : OUT STD_LOGIC;
        y_bf16_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_13_ce1 : OUT STD_LOGIC;
        y_bf16_13_we1 : OUT STD_LOGIC;
        y_bf16_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_14_ce1 : OUT STD_LOGIC;
        y_bf16_14_we1 : OUT STD_LOGIC;
        y_bf16_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_15_ce1 : OUT STD_LOGIC;
        y_bf16_15_we1 : OUT STD_LOGIC;
        y_bf16_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_16_ce1 : OUT STD_LOGIC;
        y_bf16_16_we1 : OUT STD_LOGIC;
        y_bf16_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_17_ce1 : OUT STD_LOGIC;
        y_bf16_17_we1 : OUT STD_LOGIC;
        y_bf16_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_18_ce1 : OUT STD_LOGIC;
        y_bf16_18_we1 : OUT STD_LOGIC;
        y_bf16_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_19_ce1 : OUT STD_LOGIC;
        y_bf16_19_we1 : OUT STD_LOGIC;
        y_bf16_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_20_ce1 : OUT STD_LOGIC;
        y_bf16_20_we1 : OUT STD_LOGIC;
        y_bf16_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_21_ce1 : OUT STD_LOGIC;
        y_bf16_21_we1 : OUT STD_LOGIC;
        y_bf16_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_22_ce1 : OUT STD_LOGIC;
        y_bf16_22_we1 : OUT STD_LOGIC;
        y_bf16_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_23_ce1 : OUT STD_LOGIC;
        y_bf16_23_we1 : OUT STD_LOGIC;
        y_bf16_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_24_ce1 : OUT STD_LOGIC;
        y_bf16_24_we1 : OUT STD_LOGIC;
        y_bf16_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_25_ce1 : OUT STD_LOGIC;
        y_bf16_25_we1 : OUT STD_LOGIC;
        y_bf16_25_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_26_ce1 : OUT STD_LOGIC;
        y_bf16_26_we1 : OUT STD_LOGIC;
        y_bf16_26_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_27_ce1 : OUT STD_LOGIC;
        y_bf16_27_we1 : OUT STD_LOGIC;
        y_bf16_27_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_28_ce1 : OUT STD_LOGIC;
        y_bf16_28_we1 : OUT STD_LOGIC;
        y_bf16_28_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_29_ce1 : OUT STD_LOGIC;
        y_bf16_29_we1 : OUT STD_LOGIC;
        y_bf16_29_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_30_ce1 : OUT STD_LOGIC;
        y_bf16_30_we1 : OUT STD_LOGIC;
        y_bf16_30_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        y_bf16_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        y_bf16_31_ce1 : OUT STD_LOGIC;
        y_bf16_31_we1 : OUT STD_LOGIC;
        y_bf16_31_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        grp_fu_372_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_372_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_372_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_372_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164 : component activation_accelerator_float_rmsnorm_Pipeline_rms_loop_0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_start,
        ap_done => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_done,
        ap_idle => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_idle,
        ap_ready => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_ready,
        x_0_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_0_address0,
        x_0_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_0_ce0,
        x_0_q0 => x_0_q0,
        x_8_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_8_address0,
        x_8_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_8_ce0,
        x_8_q0 => x_8_q0,
        x_16_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_16_address0,
        x_16_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_16_ce0,
        x_16_q0 => x_16_q0,
        x_24_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_24_address0,
        x_24_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_24_ce0,
        x_24_q0 => x_24_q0,
        x_1_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_1_address0,
        x_1_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_1_ce0,
        x_1_q0 => x_1_q0,
        x_9_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_9_address0,
        x_9_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_9_ce0,
        x_9_q0 => x_9_q0,
        x_17_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_17_address0,
        x_17_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_17_ce0,
        x_17_q0 => x_17_q0,
        x_25_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_25_address0,
        x_25_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_25_ce0,
        x_25_q0 => x_25_q0,
        x_2_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_2_address0,
        x_2_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_2_ce0,
        x_2_q0 => x_2_q0,
        x_10_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_10_address0,
        x_10_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_10_ce0,
        x_10_q0 => x_10_q0,
        x_18_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_18_address0,
        x_18_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_18_ce0,
        x_18_q0 => x_18_q0,
        x_26_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_26_address0,
        x_26_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_26_ce0,
        x_26_q0 => x_26_q0,
        x_3_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_3_address0,
        x_3_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_3_ce0,
        x_3_q0 => x_3_q0,
        x_11_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_11_address0,
        x_11_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_11_ce0,
        x_11_q0 => x_11_q0,
        x_19_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_19_address0,
        x_19_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_19_ce0,
        x_19_q0 => x_19_q0,
        x_27_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_27_address0,
        x_27_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_27_ce0,
        x_27_q0 => x_27_q0,
        x_4_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_4_address0,
        x_4_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_4_ce0,
        x_4_q0 => x_4_q0,
        x_12_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_12_address0,
        x_12_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_12_ce0,
        x_12_q0 => x_12_q0,
        x_20_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_20_address0,
        x_20_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_20_ce0,
        x_20_q0 => x_20_q0,
        x_28_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_28_address0,
        x_28_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_28_ce0,
        x_28_q0 => x_28_q0,
        x_5_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_5_address0,
        x_5_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_5_ce0,
        x_5_q0 => x_5_q0,
        x_13_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_13_address0,
        x_13_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_13_ce0,
        x_13_q0 => x_13_q0,
        x_21_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_21_address0,
        x_21_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_21_ce0,
        x_21_q0 => x_21_q0,
        x_29_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_29_address0,
        x_29_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_29_ce0,
        x_29_q0 => x_29_q0,
        x_6_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_6_address0,
        x_6_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_6_ce0,
        x_6_q0 => x_6_q0,
        x_14_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_14_address0,
        x_14_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_14_ce0,
        x_14_q0 => x_14_q0,
        x_22_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_22_address0,
        x_22_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_22_ce0,
        x_22_q0 => x_22_q0,
        x_30_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_30_address0,
        x_30_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_30_ce0,
        x_30_q0 => x_30_q0,
        x_7_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_7_address0,
        x_7_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_7_ce0,
        x_7_q0 => x_7_q0,
        x_15_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_15_address0,
        x_15_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_15_ce0,
        x_15_q0 => x_15_q0,
        x_23_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_23_address0,
        x_23_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_23_ce0,
        x_23_q0 => x_23_q0,
        x_31_address0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_31_address0,
        x_31_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_31_ce0,
        x_31_q0 => x_31_q0,
        sum_sq_out => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_sum_sq_out,
        sum_sq_out_ap_vld => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_sum_sq_out_ap_vld,
        grp_fu_366_p_din0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_din0,
        grp_fu_366_p_din1 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_din1,
        grp_fu_366_p_opcode => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_opcode,
        grp_fu_366_p_dout0 => grp_fu_366_p2,
        grp_fu_366_p_ce => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_ce,
        grp_fu_372_p_din0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_din0,
        grp_fu_372_p_din1 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_din1,
        grp_fu_372_p_dout0 => grp_fu_372_p2,
        grp_fu_372_p_ce => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_ce);

    grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233 : component activation_accelerator_float_rmsnorm_Pipeline_rms_loop_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_start,
        ap_done => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done,
        ap_idle => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_idle,
        ap_ready => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_ready,
        x_0_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_0_address0,
        x_0_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_0_ce0,
        x_0_q0 => x_0_q0,
        x_1_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_1_address0,
        x_1_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_1_ce0,
        x_1_q0 => x_1_q0,
        x_2_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_2_address0,
        x_2_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_2_ce0,
        x_2_q0 => x_2_q0,
        x_3_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_3_address0,
        x_3_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_3_ce0,
        x_3_q0 => x_3_q0,
        x_4_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_4_address0,
        x_4_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_4_ce0,
        x_4_q0 => x_4_q0,
        x_5_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_5_address0,
        x_5_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_5_ce0,
        x_5_q0 => x_5_q0,
        x_6_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_6_address0,
        x_6_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_6_ce0,
        x_6_q0 => x_6_q0,
        x_7_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_7_address0,
        x_7_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_7_ce0,
        x_7_q0 => x_7_q0,
        x_8_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_8_address0,
        x_8_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_8_ce0,
        x_8_q0 => x_8_q0,
        x_9_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_9_address0,
        x_9_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_9_ce0,
        x_9_q0 => x_9_q0,
        x_10_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_10_address0,
        x_10_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_10_ce0,
        x_10_q0 => x_10_q0,
        x_11_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_11_address0,
        x_11_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_11_ce0,
        x_11_q0 => x_11_q0,
        x_12_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_12_address0,
        x_12_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_12_ce0,
        x_12_q0 => x_12_q0,
        x_13_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_13_address0,
        x_13_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_13_ce0,
        x_13_q0 => x_13_q0,
        x_14_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_14_address0,
        x_14_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_14_ce0,
        x_14_q0 => x_14_q0,
        x_15_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_15_address0,
        x_15_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_15_ce0,
        x_15_q0 => x_15_q0,
        x_16_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_16_address0,
        x_16_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_16_ce0,
        x_16_q0 => x_16_q0,
        x_17_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_17_address0,
        x_17_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_17_ce0,
        x_17_q0 => x_17_q0,
        x_18_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_18_address0,
        x_18_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_18_ce0,
        x_18_q0 => x_18_q0,
        x_19_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_19_address0,
        x_19_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_19_ce0,
        x_19_q0 => x_19_q0,
        x_20_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_20_address0,
        x_20_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_20_ce0,
        x_20_q0 => x_20_q0,
        x_21_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_21_address0,
        x_21_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_21_ce0,
        x_21_q0 => x_21_q0,
        x_22_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_22_address0,
        x_22_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_22_ce0,
        x_22_q0 => x_22_q0,
        x_23_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_23_address0,
        x_23_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_23_ce0,
        x_23_q0 => x_23_q0,
        x_24_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_24_address0,
        x_24_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_24_ce0,
        x_24_q0 => x_24_q0,
        x_25_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_25_address0,
        x_25_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_25_ce0,
        x_25_q0 => x_25_q0,
        x_26_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_26_address0,
        x_26_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_26_ce0,
        x_26_q0 => x_26_q0,
        x_27_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_27_address0,
        x_27_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_27_ce0,
        x_27_q0 => x_27_q0,
        x_28_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_28_address0,
        x_28_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_28_ce0,
        x_28_q0 => x_28_q0,
        x_29_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_29_address0,
        x_29_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_29_ce0,
        x_29_q0 => x_29_q0,
        x_30_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_30_address0,
        x_30_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_30_ce0,
        x_30_q0 => x_30_q0,
        x_31_address0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_31_address0,
        x_31_ce0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_31_ce0,
        x_31_q0 => x_31_q0,
        re_rms => reg_388,
        y_bf16_0_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_address1,
        y_bf16_0_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_ce1,
        y_bf16_0_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_we1,
        y_bf16_0_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_d1,
        y_bf16_1_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_address1,
        y_bf16_1_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_ce1,
        y_bf16_1_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_we1,
        y_bf16_1_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_d1,
        y_bf16_2_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_address1,
        y_bf16_2_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_ce1,
        y_bf16_2_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_we1,
        y_bf16_2_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_d1,
        y_bf16_3_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_address1,
        y_bf16_3_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_ce1,
        y_bf16_3_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_we1,
        y_bf16_3_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_d1,
        y_bf16_4_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_address1,
        y_bf16_4_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_ce1,
        y_bf16_4_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_we1,
        y_bf16_4_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_d1,
        y_bf16_5_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_address1,
        y_bf16_5_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_ce1,
        y_bf16_5_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_we1,
        y_bf16_5_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_d1,
        y_bf16_6_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_address1,
        y_bf16_6_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_ce1,
        y_bf16_6_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_we1,
        y_bf16_6_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_d1,
        y_bf16_7_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_address1,
        y_bf16_7_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_ce1,
        y_bf16_7_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_we1,
        y_bf16_7_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_d1,
        y_bf16_8_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_address1,
        y_bf16_8_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_ce1,
        y_bf16_8_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_we1,
        y_bf16_8_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_d1,
        y_bf16_9_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_address1,
        y_bf16_9_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_ce1,
        y_bf16_9_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_we1,
        y_bf16_9_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_d1,
        y_bf16_10_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_address1,
        y_bf16_10_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_ce1,
        y_bf16_10_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_we1,
        y_bf16_10_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_d1,
        y_bf16_11_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_address1,
        y_bf16_11_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_ce1,
        y_bf16_11_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_we1,
        y_bf16_11_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_d1,
        y_bf16_12_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_address1,
        y_bf16_12_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_ce1,
        y_bf16_12_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_we1,
        y_bf16_12_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_d1,
        y_bf16_13_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_address1,
        y_bf16_13_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_ce1,
        y_bf16_13_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_we1,
        y_bf16_13_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_d1,
        y_bf16_14_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_address1,
        y_bf16_14_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_ce1,
        y_bf16_14_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_we1,
        y_bf16_14_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_d1,
        y_bf16_15_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_address1,
        y_bf16_15_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_ce1,
        y_bf16_15_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_we1,
        y_bf16_15_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_d1,
        y_bf16_16_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_address1,
        y_bf16_16_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_ce1,
        y_bf16_16_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_we1,
        y_bf16_16_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_d1,
        y_bf16_17_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_address1,
        y_bf16_17_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_ce1,
        y_bf16_17_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_we1,
        y_bf16_17_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_d1,
        y_bf16_18_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_address1,
        y_bf16_18_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_ce1,
        y_bf16_18_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_we1,
        y_bf16_18_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_d1,
        y_bf16_19_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_address1,
        y_bf16_19_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_ce1,
        y_bf16_19_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_we1,
        y_bf16_19_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_d1,
        y_bf16_20_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_address1,
        y_bf16_20_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_ce1,
        y_bf16_20_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_we1,
        y_bf16_20_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_d1,
        y_bf16_21_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_address1,
        y_bf16_21_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_ce1,
        y_bf16_21_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_we1,
        y_bf16_21_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_d1,
        y_bf16_22_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_address1,
        y_bf16_22_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_ce1,
        y_bf16_22_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_we1,
        y_bf16_22_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_d1,
        y_bf16_23_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_address1,
        y_bf16_23_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_ce1,
        y_bf16_23_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_we1,
        y_bf16_23_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_d1,
        y_bf16_24_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_address1,
        y_bf16_24_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_ce1,
        y_bf16_24_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_we1,
        y_bf16_24_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_d1,
        y_bf16_25_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_address1,
        y_bf16_25_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_ce1,
        y_bf16_25_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_we1,
        y_bf16_25_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_d1,
        y_bf16_26_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_address1,
        y_bf16_26_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_ce1,
        y_bf16_26_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_we1,
        y_bf16_26_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_d1,
        y_bf16_27_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_address1,
        y_bf16_27_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_ce1,
        y_bf16_27_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_we1,
        y_bf16_27_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_d1,
        y_bf16_28_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_address1,
        y_bf16_28_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_ce1,
        y_bf16_28_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_we1,
        y_bf16_28_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_d1,
        y_bf16_29_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_address1,
        y_bf16_29_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_ce1,
        y_bf16_29_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_we1,
        y_bf16_29_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_d1,
        y_bf16_30_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_address1,
        y_bf16_30_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_ce1,
        y_bf16_30_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_we1,
        y_bf16_30_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_d1,
        y_bf16_31_address1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_address1,
        y_bf16_31_ce1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_ce1,
        y_bf16_31_we1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_we1,
        y_bf16_31_d1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_d1,
        grp_fu_372_p_din0 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_din0,
        grp_fu_372_p_din1 => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_din1,
        grp_fu_372_p_dout0 => grp_fu_372_p2,
        grp_fu_372_p_ce => grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_ce);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U498 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_366_p0,
        din1 => grp_fu_366_p1,
        opcode => grp_fu_366_opcode,
        ce => grp_fu_366_ce,
        dout => grp_fu_366_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U499 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_372_p0,
        din1 => grp_fu_372_p1,
        ce => grp_fu_372_ce,
        dout => grp_fu_372_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U500 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_sum_sq_out,
        din1 => ap_const_lv32_44400000,
        ce => ap_const_logic_1,
        dout => grp_fu_377_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_ready = ap_const_logic_1)) then 
                    grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_ready = ap_const_logic_1)) then 
                    grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                bitcast_ln252_reg_450 <= bitcast_ln252_fu_422_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                i_2_reg_445 <= i_2_fu_416_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                mean_sq_reg_435 <= grp_fu_377_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state15))) then
                reg_382 <= grp_fu_366_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state18))) then
                reg_388 <= grp_fu_372_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                trunc_ln1_reg_440 <= y_fu_399_p1(31 downto 1);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_done, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_done)
    begin
        if ((grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done)
    begin
        if ((grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done, ap_CS_fsm_state33)
    begin
        if ((((grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done, ap_CS_fsm_state33)
    begin
        if (((grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln252_fu_422_p1 <= i_2_reg_445;
    grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_start <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_ap_start_reg;
    grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_start <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_ap_start_reg;

    grp_fu_366_ce_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_ce, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_366_ce <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_ce;
        else 
            grp_fu_366_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_366_opcode_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_opcode, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_366_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_366_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_366_opcode <= ap_const_lv2_0;
        else 
            grp_fu_366_opcode <= "XX";
        end if; 
    end process;


    grp_fu_366_p0_assign_proc : process(mean_sq_reg_435, grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_366_p0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_366_p0 <= ap_const_lv32_3FC00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_366_p0 <= mean_sq_reg_435;
        else 
            grp_fu_366_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_366_p1_assign_proc : process(reg_388, grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state12, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_366_p1 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_366_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            grp_fu_366_p1 <= reg_388;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_366_p1 <= ap_const_lv32_358637BD;
        else 
            grp_fu_366_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_372_ce_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_ce, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_ce, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_372_ce <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_372_ce <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_ce;
        else 
            grp_fu_372_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_372_p0_assign_proc : process(reg_382, reg_388, ap_CS_fsm_state16, bitcast_ln252_reg_450, ap_CS_fsm_state19, grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_din0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_din0, ap_CS_fsm_state2, ap_CS_fsm_state33, ap_CS_fsm_state22, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_372_p0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_372_p0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_372_p0 <= bitcast_ln252_reg_450;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            grp_fu_372_p0 <= reg_388;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_372_p0 <= reg_382;
        else 
            grp_fu_372_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_372_p1_assign_proc : process(reg_382, ap_CS_fsm_state16, bitcast_ln252_fu_422_p1, bitcast_ln252_reg_450, ap_CS_fsm_state19, grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_din1, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_din1, ap_CS_fsm_state2, ap_CS_fsm_state33, ap_CS_fsm_state22, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_372_p1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_grp_fu_372_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_372_p1 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_grp_fu_372_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            grp_fu_372_p1 <= reg_382;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            grp_fu_372_p1 <= bitcast_ln252_reg_450;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            grp_fu_372_p1 <= bitcast_ln252_fu_422_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_372_p1 <= ap_const_lv32_3F000000;
        else 
            grp_fu_372_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    i_2_fu_416_p2 <= std_logic_vector(unsigned(ap_const_lv32_5F3759DF) - unsigned(sext_ln250_fu_413_p1));
        sext_ln250_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_440),32));


    x_0_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_0_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_0_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_0_address0;
        else 
            x_0_address0 <= "XXXXX";
        end if; 
    end process;


    x_0_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_0_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_0_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_0_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_0_ce0;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_10_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_10_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_10_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_10_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_10_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_10_address0;
        else 
            x_10_address0 <= "XXXXX";
        end if; 
    end process;


    x_10_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_10_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_10_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_10_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_10_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_10_ce0;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_11_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_11_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_11_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_11_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_11_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_11_address0;
        else 
            x_11_address0 <= "XXXXX";
        end if; 
    end process;


    x_11_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_11_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_11_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_11_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_11_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_11_ce0;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_12_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_12_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_12_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_12_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_12_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_12_address0;
        else 
            x_12_address0 <= "XXXXX";
        end if; 
    end process;


    x_12_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_12_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_12_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_12_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_12_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_12_ce0;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_13_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_13_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_13_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_13_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_13_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_13_address0;
        else 
            x_13_address0 <= "XXXXX";
        end if; 
    end process;


    x_13_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_13_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_13_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_13_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_13_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_13_ce0;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_14_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_14_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_14_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_14_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_14_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_14_address0;
        else 
            x_14_address0 <= "XXXXX";
        end if; 
    end process;


    x_14_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_14_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_14_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_14_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_14_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_14_ce0;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_15_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_15_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_15_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_15_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_15_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_15_address0;
        else 
            x_15_address0 <= "XXXXX";
        end if; 
    end process;


    x_15_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_15_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_15_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_15_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_15_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_15_ce0;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_16_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_16_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_16_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_16_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_16_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_16_address0;
        else 
            x_16_address0 <= "XXXXX";
        end if; 
    end process;


    x_16_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_16_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_16_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_16_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_16_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_16_ce0;
        else 
            x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_17_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_17_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_17_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_17_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_17_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_17_address0;
        else 
            x_17_address0 <= "XXXXX";
        end if; 
    end process;


    x_17_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_17_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_17_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_17_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_17_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_17_ce0;
        else 
            x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_18_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_18_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_18_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_18_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_18_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_18_address0;
        else 
            x_18_address0 <= "XXXXX";
        end if; 
    end process;


    x_18_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_18_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_18_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_18_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_18_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_18_ce0;
        else 
            x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_19_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_19_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_19_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_19_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_19_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_19_address0;
        else 
            x_19_address0 <= "XXXXX";
        end if; 
    end process;


    x_19_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_19_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_19_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_19_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_19_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_19_ce0;
        else 
            x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_1_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_1_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_1_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_1_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_1_address0;
        else 
            x_1_address0 <= "XXXXX";
        end if; 
    end process;


    x_1_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_1_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_1_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_1_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_1_ce0;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_20_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_20_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_20_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_20_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_20_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_20_address0;
        else 
            x_20_address0 <= "XXXXX";
        end if; 
    end process;


    x_20_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_20_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_20_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_20_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_20_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_20_ce0;
        else 
            x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_21_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_21_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_21_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_21_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_21_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_21_address0;
        else 
            x_21_address0 <= "XXXXX";
        end if; 
    end process;


    x_21_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_21_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_21_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_21_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_21_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_21_ce0;
        else 
            x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_22_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_22_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_22_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_22_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_22_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_22_address0;
        else 
            x_22_address0 <= "XXXXX";
        end if; 
    end process;


    x_22_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_22_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_22_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_22_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_22_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_22_ce0;
        else 
            x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_23_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_23_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_23_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_23_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_23_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_23_address0;
        else 
            x_23_address0 <= "XXXXX";
        end if; 
    end process;


    x_23_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_23_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_23_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_23_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_23_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_23_ce0;
        else 
            x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_24_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_24_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_24_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_24_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_24_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_24_address0;
        else 
            x_24_address0 <= "XXXXX";
        end if; 
    end process;


    x_24_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_24_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_24_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_24_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_24_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_24_ce0;
        else 
            x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_25_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_25_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_25_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_25_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_25_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_25_address0;
        else 
            x_25_address0 <= "XXXXX";
        end if; 
    end process;


    x_25_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_25_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_25_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_25_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_25_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_25_ce0;
        else 
            x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_26_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_26_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_26_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_26_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_26_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_26_address0;
        else 
            x_26_address0 <= "XXXXX";
        end if; 
    end process;


    x_26_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_26_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_26_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_26_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_26_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_26_ce0;
        else 
            x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_27_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_27_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_27_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_27_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_27_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_27_address0;
        else 
            x_27_address0 <= "XXXXX";
        end if; 
    end process;


    x_27_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_27_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_27_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_27_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_27_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_27_ce0;
        else 
            x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_28_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_28_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_28_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_28_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_28_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_28_address0;
        else 
            x_28_address0 <= "XXXXX";
        end if; 
    end process;


    x_28_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_28_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_28_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_28_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_28_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_28_ce0;
        else 
            x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_29_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_29_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_29_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_29_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_29_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_29_address0;
        else 
            x_29_address0 <= "XXXXX";
        end if; 
    end process;


    x_29_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_29_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_29_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_29_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_29_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_29_ce0;
        else 
            x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_2_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_2_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_2_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_2_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_2_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_2_address0;
        else 
            x_2_address0 <= "XXXXX";
        end if; 
    end process;


    x_2_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_2_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_2_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_2_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_2_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_2_ce0;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_30_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_30_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_30_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_30_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_30_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_30_address0;
        else 
            x_30_address0 <= "XXXXX";
        end if; 
    end process;


    x_30_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_30_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_30_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_30_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_30_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_30_ce0;
        else 
            x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_31_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_31_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_31_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_31_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_31_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_31_address0;
        else 
            x_31_address0 <= "XXXXX";
        end if; 
    end process;


    x_31_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_31_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_31_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_31_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_31_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_31_ce0;
        else 
            x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_3_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_3_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_3_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_3_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_3_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_3_address0;
        else 
            x_3_address0 <= "XXXXX";
        end if; 
    end process;


    x_3_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_3_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_3_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_3_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_3_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_3_ce0;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_4_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_4_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_4_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_4_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_4_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_4_address0;
        else 
            x_4_address0 <= "XXXXX";
        end if; 
    end process;


    x_4_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_4_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_4_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_4_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_4_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_4_ce0;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_5_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_5_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_5_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_5_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_5_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_5_address0;
        else 
            x_5_address0 <= "XXXXX";
        end if; 
    end process;


    x_5_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_5_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_5_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_5_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_5_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_5_ce0;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_6_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_6_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_6_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_6_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_6_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_6_address0;
        else 
            x_6_address0 <= "XXXXX";
        end if; 
    end process;


    x_6_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_6_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_6_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_6_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_6_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_6_ce0;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_7_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_7_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_7_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_7_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_7_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_7_address0;
        else 
            x_7_address0 <= "XXXXX";
        end if; 
    end process;


    x_7_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_7_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_7_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_7_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_7_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_7_ce0;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_8_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_8_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_8_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_8_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_8_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_8_address0;
        else 
            x_8_address0 <= "XXXXX";
        end if; 
    end process;


    x_8_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_8_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_8_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_8_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_8_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_8_ce0;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_9_address0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_9_address0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_9_address0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_9_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_9_address0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_9_address0;
        else 
            x_9_address0 <= "XXXXX";
        end if; 
    end process;


    x_9_ce0_assign_proc : process(grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_9_ce0, grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_9_ce0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            x_9_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_x_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            x_9_ce0 <= grp_float_rmsnorm_Pipeline_rms_loop_0_fu_164_x_9_ce0;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_0_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_address1;
    y_bf16_0_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_ce1;
    y_bf16_0_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_d1;
    y_bf16_0_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_0_we1;
    y_bf16_10_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_address1;
    y_bf16_10_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_ce1;
    y_bf16_10_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_d1;
    y_bf16_10_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_10_we1;
    y_bf16_11_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_address1;
    y_bf16_11_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_ce1;
    y_bf16_11_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_d1;
    y_bf16_11_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_11_we1;
    y_bf16_12_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_address1;
    y_bf16_12_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_ce1;
    y_bf16_12_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_d1;
    y_bf16_12_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_12_we1;
    y_bf16_13_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_address1;
    y_bf16_13_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_ce1;
    y_bf16_13_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_d1;
    y_bf16_13_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_13_we1;
    y_bf16_14_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_address1;
    y_bf16_14_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_ce1;
    y_bf16_14_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_d1;
    y_bf16_14_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_14_we1;
    y_bf16_15_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_address1;
    y_bf16_15_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_ce1;
    y_bf16_15_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_d1;
    y_bf16_15_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_15_we1;
    y_bf16_16_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_address1;
    y_bf16_16_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_ce1;
    y_bf16_16_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_d1;
    y_bf16_16_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_16_we1;
    y_bf16_17_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_address1;
    y_bf16_17_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_ce1;
    y_bf16_17_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_d1;
    y_bf16_17_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_17_we1;
    y_bf16_18_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_address1;
    y_bf16_18_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_ce1;
    y_bf16_18_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_d1;
    y_bf16_18_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_18_we1;
    y_bf16_19_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_address1;
    y_bf16_19_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_ce1;
    y_bf16_19_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_d1;
    y_bf16_19_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_19_we1;
    y_bf16_1_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_address1;
    y_bf16_1_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_ce1;
    y_bf16_1_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_d1;
    y_bf16_1_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_1_we1;
    y_bf16_20_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_address1;
    y_bf16_20_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_ce1;
    y_bf16_20_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_d1;
    y_bf16_20_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_20_we1;
    y_bf16_21_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_address1;
    y_bf16_21_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_ce1;
    y_bf16_21_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_d1;
    y_bf16_21_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_21_we1;
    y_bf16_22_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_address1;
    y_bf16_22_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_ce1;
    y_bf16_22_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_d1;
    y_bf16_22_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_22_we1;
    y_bf16_23_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_address1;
    y_bf16_23_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_ce1;
    y_bf16_23_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_d1;
    y_bf16_23_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_23_we1;
    y_bf16_24_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_address1;
    y_bf16_24_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_ce1;
    y_bf16_24_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_d1;
    y_bf16_24_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_24_we1;
    y_bf16_25_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_address1;
    y_bf16_25_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_ce1;
    y_bf16_25_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_d1;
    y_bf16_25_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_25_we1;
    y_bf16_26_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_address1;
    y_bf16_26_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_ce1;
    y_bf16_26_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_d1;
    y_bf16_26_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_26_we1;
    y_bf16_27_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_address1;
    y_bf16_27_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_ce1;
    y_bf16_27_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_d1;
    y_bf16_27_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_27_we1;
    y_bf16_28_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_address1;
    y_bf16_28_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_ce1;
    y_bf16_28_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_d1;
    y_bf16_28_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_28_we1;
    y_bf16_29_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_address1;
    y_bf16_29_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_ce1;
    y_bf16_29_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_d1;
    y_bf16_29_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_29_we1;
    y_bf16_2_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_address1;
    y_bf16_2_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_ce1;
    y_bf16_2_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_d1;
    y_bf16_2_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_2_we1;
    y_bf16_30_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_address1;
    y_bf16_30_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_ce1;
    y_bf16_30_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_d1;
    y_bf16_30_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_30_we1;
    y_bf16_31_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_address1;
    y_bf16_31_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_ce1;
    y_bf16_31_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_d1;
    y_bf16_31_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_31_we1;
    y_bf16_3_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_address1;
    y_bf16_3_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_ce1;
    y_bf16_3_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_d1;
    y_bf16_3_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_3_we1;
    y_bf16_4_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_address1;
    y_bf16_4_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_ce1;
    y_bf16_4_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_d1;
    y_bf16_4_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_4_we1;
    y_bf16_5_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_address1;
    y_bf16_5_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_ce1;
    y_bf16_5_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_d1;
    y_bf16_5_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_5_we1;
    y_bf16_6_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_address1;
    y_bf16_6_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_ce1;
    y_bf16_6_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_d1;
    y_bf16_6_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_6_we1;
    y_bf16_7_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_address1;
    y_bf16_7_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_ce1;
    y_bf16_7_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_d1;
    y_bf16_7_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_7_we1;
    y_bf16_8_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_address1;
    y_bf16_8_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_ce1;
    y_bf16_8_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_d1;
    y_bf16_8_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_8_we1;
    y_bf16_9_address1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_address1;
    y_bf16_9_ce1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_ce1;
    y_bf16_9_d1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_d1;
    y_bf16_9_we1 <= grp_float_rmsnorm_Pipeline_rms_loop_1_fu_233_y_bf16_9_we1;
    y_fu_399_p1 <= reg_382;
end behav;
