<root><simulation><result_generated_time />2023-04-26 14:15:59<layer><layer_spec />{'B': 1, 'K': 1024, 'C': 1024, 'OY': 28, 'OX': 28, 'IY': 30, 'IX': 30, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />7398752256<total_data_size_element />{'W': 9437184, 'I': 921600, 'O': 802816}<total_data_reuse />{'W': 784, 'I': 8028.16, 'O': 9216}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />78/104</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [1, 1, 1], 'O': [1024, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 32)], [('K', 32)]], [], []]<I />[[[('K', 32)], [('K', 32)]], [], [], []]<O />[[], [[('K', 32)], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[], [('FY', 3), ('FX', 3)], [('C', 1024), ('OX', 28), ('OY', 28)]]<I />[[], [('FY', 3), ('FX', 3)], [('C', 1024), ('OX', 28), ('OY', 28)]]<O />[[('FY', 3), ('FX', 3), ('C', 1024)], [], [('OX', 28), ('OY', 28)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 784], 'I': [1024.0, 1.0, 1.0, 7.84], 'O': [1.0, 9216, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 73728, 75497472], 'I': [8, 72, 7372800], 'O': [8, 8192, 6422528], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 6422528]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.0, 0.0], 'I': [0.02, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<effective_mem_size_bit />{'W': [8, 24576, 75497472], 'I': [8, 72, 7372800], 'O': [8, 8192, 229376], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 229376]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 1, 1, 1], 'O': [1024, 1024, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1, 1, 1, 1], 'O': [1024, 1024, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1024.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[7398752256, 7398752256], [7398752256, 7398752256], [7398752256, 0]]<I />[[7225344, 7225344], [7225344, 7225344], [7225344, 0]]<O />[[(7397949440, 7398752256), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]<O_partial />[[(7397949440, 7398752256), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (802816, 0)], [(0, 802816), (802816, 0)], [(0, 802816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[924844032, 924844032], [115605504, 115605504], [28901376, 0]]<I />[[903168, 903168], [112896, 112896], [28224, 0]]<O />[[(924743680, 924844032), (100352, 0)], [(0, 12544), (12544, 0)], [(0, 3136), (0, 0)]]<O_partial />[([924743680, 924844032], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [100352, 0]), ([0, 12544], [12544, 0]), ([0, 3136], [0, 0])]</mem_access_count_word><mac_count><active />7398752256<idle />0</mac_count></basic_info><energy><total_energy />16236439401.9<mem_energy_breakdown><W />[647929.1, 22911554.3, 38492297.6]<I />[632.7, 22374.6, 37590.1]<O />[647929.1, 2486.1, 4176.7]</mem_energy_breakdown><MAC_energy><active_MAC />16173672431.6<idle_MAC />0.0<total />16173672431.6</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0625<utilization_without_data_loading />0.0625<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.0625<mac_utilize_temporal_without_data_loading />0.0625</mac_array_utilization><latency><latency_cycle_with_data_loading />115605635<latency_cycle_without_data_loading />115605489<ideal_computing_cycle />7225344<data_loading><load_cycle_total />146<load_cycle_individual />{'W': [16, 144, 0], 'I': [1, 1, 0]}<load_cycle_combined />{'W': 144, 'I': 2}</data_loading><mem_stalling><mem_stall_cycle_total />108380145<mem_stall_cycle_individual />{'W': [[-7225343], [-7225343, 108380145], [108380025, 21676005]], 'I': [[-7225343], [-7225343, -7225343], [-7225335, -7225335]], 'O': [[-7225344], [-7225344, -7212800], [-7212800, -7222208]]}<mem_stall_cycle_shared />{'W': [[-7225343], [-7225343, 108380145], [108380025, 21676005]], 'I': [[-7225343], [-7225343, 108380145], [108380025, 21676005]], 'O': [[-7225344], [-7225344, -7212800], [-7212800, -7222208]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 73728, 75497472], 'I': [8, 72, 7372800], 'O': [8, 8192, 6422528], 'O_partial': [8, 0, 0], 'O_final': [0, 8192, 6422528]}<data_size_each_level_total />{'W': [8192, 73728, 75497472], 'I': [8, 72, 7372800], 'O': [8192, 8192, 6422528]}<loop_cycles_each_level />{'W': [1, 9, 7225344], 'I': [1, 9, 7225344], 'O': [9216, 9216, 7225344]}<top_ir_loop_size />{'W': [1, 1, 784], 'I': [1, 9, 1], 'O': [9216, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 10.4]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 1.0]], 'O': [[8.0, 0.0], [0.9, 0.9], [0.9, 0.9]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 8192.0]], 'I': [[8.0, 8.0], [8.0, 72.0], [72.0, 1.0]], 'O': [[8.0, 8.0], [8192.0, 0.9], [0.9, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8192.0, 8192.0], [8192.0, 0]], 'I': [[8.0, 8.0], [8.0, 8.0], [8.0, 0]], 'O': [[8.0, 0.0], [0.9, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [8200.9, 8200.9], [8200.0, 0.9]], 'I': [[8.0, 8.0], [8200.9, 8200.9], [8200.0, 0.9]], 'O': [[8.0, 0.0], [8200.9, 8200.9], [8200.0, 0.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 7225344], [1, 1, 7225344], [9, 9, 802816]], 'I': [[1, 1, 7225344], [1, 1, 7225344], [9, 9, 802816]], 'O': [[1, 1, 7225344], [9216, 9216, 784], [9216, 9216, 784]]}<trans_time_real />{'W': [[0, 1, 7225344], [[0, 1, 7225344], [16, 1, 7225344]], [[144, 9, 802816], [36, 9, 802816]]], 'I': [[0, 1, 7225344], [[0, 1, 7225344], [0, 1, 7225344]], [[0, 9, 802816], [0, 9, 802816]]], 'O': [[0, 1, 7225344], [[0, 9216, 784], [16, 9216, 784]], [[16, 9216, 784], [4, 9216, 784]]]}<single_stall_cycle />{'W': [[-1], [-1, 15], [135, 27]], 'I': [[-1], [-1, -1], [-9, -9]], 'O': [[-1], [-9216, -9200], [-9200, -9212]]}<single_stall_count />{'W': [7225343, 7225343, 802815], 'I': [7225343, 7225343, 802815], 'O': [7225344, 784, 784]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [7225335, 0], 'I': [0, 0], 'O': [12544, 0]}, 1: {'W': [7225343, 7225335], 'I': [0, 0], 'O': [12544, 12544]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-9, -7225344], [-7212800, -7225344]], 1: [[-1, -9], [-7212800, -7212800]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />3</simulation></root>