{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1470034947976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1470034947977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 01 19:02:27 2016 " "Processing started: Mon Aug 01 19:02:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1470034947977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1470034947977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1470034947977 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1470034948924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.vhd 14 7 " "Found 14 design units, including 7 entities, in source file group_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_counter-beh " "Found design unit 1: s_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 n_counter-beh " "Found design unit 2: n_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 s_comp_7-beh " "Found design unit 3: s_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 s_comp_15-beh " "Found design unit 4: s_comp_15-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 n_comp_7-beh " "Found design unit 5: n_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_reg-beh " "Found design unit 6: shift_reg-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 fsm-beh " "Found design unit 7: fsm-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_counter " "Found entity 1: s_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_ENTITY_NAME" "2 n_counter " "Found entity 2: n_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_ENTITY_NAME" "3 s_comp_7 " "Found entity 3: s_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_ENTITY_NAME" "4 s_comp_15 " "Found entity 4: s_comp_15" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_comp_7 " "Found entity 5: n_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_reg " "Found entity 6: shift_reg" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""} { "Info" "ISGN_ENTITY_NAME" "7 fsm " "Found entity 7: fsm" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470034950120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file group_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Group_16 " "Found entity 1: Group_16" {  } { { "Group_16.bdf" "" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470034950129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470034950129 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Group_16 " "Elaborating entity \"Group_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1470034950235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst8 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst8\"" {  } { { "Group_16.bdf" "inst8" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 32 832 1016 144 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470034950268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:inst " "Elaborating entity \"fsm\" for hierarchy \"fsm:inst\"" {  } { { "Group_16.bdf" "inst" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 168 600 784 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470034950309 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx Group_16.vhd(208) " "VHDL Process Statement warning at Group_16.vhd(208): signal \"rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950311 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_s Group_16.vhd(214) " "VHDL Process Statement warning at Group_16.vhd(214): signal \"cmp7_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950311 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(220) " "VHDL Process Statement warning at Group_16.vhd(220): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950311 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(220) " "VHDL Process Statement warning at Group_16.vhd(220): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950312 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(226) " "VHDL Process Statement warning at Group_16.vhd(226): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950312 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx Group_16.vhd(240) " "VHDL Process Statement warning at Group_16.vhd(240): signal \"rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950313 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_s Group_16.vhd(246) " "VHDL Process Statement warning at Group_16.vhd(246): signal \"cmp7_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950313 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(253) " "VHDL Process Statement warning at Group_16.vhd(253): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950313 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(253) " "VHDL Process Statement warning at Group_16.vhd(253): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950313 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp7_n Group_16.vhd(256) " "VHDL Process Statement warning at Group_16.vhd(256): signal \"cmp7_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950314 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(256) " "VHDL Process Statement warning at Group_16.vhd(256): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950314 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cmp15_s Group_16.vhd(264) " "VHDL Process Statement warning at Group_16.vhd(264): signal \"cmp15_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470034950314 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_S Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"reset_S\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470034950315 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_N Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"reset_N\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470034950315 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_S Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"enable_S\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470034950315 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_shift Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"enable_shift\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470034950315 "|Group_16|fsm:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_N Group_16.vhd(236) " "VHDL Process Statement warning at Group_16.vhd(236): inferring latch(es) for signal or variable \"enable_N\", which holds its previous value in one or more paths through the process" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470034950316 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_N Group_16.vhd(236) " "Inferred latch for \"enable_N\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470034950317 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_shift Group_16.vhd(236) " "Inferred latch for \"enable_shift\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470034950317 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_S Group_16.vhd(236) " "Inferred latch for \"enable_S\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470034950317 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_N Group_16.vhd(236) " "Inferred latch for \"reset_N\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470034950318 "|Group_16|fsm:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_S Group_16.vhd(236) " "Inferred latch for \"reset_S\" at Group_16.vhd(236)" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470034950318 "|Group_16|fsm:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_comp_15 s_comp_15:inst4 " "Elaborating entity \"s_comp_15\" for hierarchy \"s_comp_15:inst4\"" {  } { { "Group_16.bdf" "inst4" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 128 376 560 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470034950345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_counter s_counter:inst7 " "Elaborating entity \"s_counter\" for hierarchy \"s_counter:inst7\"" {  } { { "Group_16.bdf" "inst7" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 272 832 1016 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470034950440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_comp_7 s_comp_7:inst3 " "Elaborating entity \"s_comp_7\" for hierarchy \"s_comp_7:inst3\"" {  } { { "Group_16.bdf" "inst3" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 216 384 560 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470034950499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_comp_7 n_comp_7:inst2 " "Elaborating entity \"n_comp_7\" for hierarchy \"n_comp_7:inst2\"" {  } { { "Group_16.bdf" "inst2" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 304 384 560 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470034950525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter n_counter:inst6 " "Elaborating entity \"n_counter\" for hierarchy \"n_counter:inst6\"" {  } { { "Group_16.bdf" "inst6" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 152 832 1016 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470034950572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1470034952745 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1470034953051 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1470034953658 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1470034953658 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1470034954093 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1470034954093 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1470034954093 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1470034954093 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1470034954172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 01 19:02:34 2016 " "Processing ended: Mon Aug 01 19:02:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1470034954172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1470034954172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1470034954172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1470034954172 ""}
