# //  ModelSim SE-64 10.4 Dec  2 2014 Linux 3.16.0-0.bpo.4-amd64
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
project open /userspace/y/yunhe/552_back/hw1/hw1_3/hw1_3.mpf
# Loading project hw1_3
# Compile of clkrst.v was successful.
# Compile of dff.v was successful.
# Compile of statereg.v was successful.
# Compile of statelogic.v was successful.
# Compile of seqdec_10010111.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of clkrst.v was successful.
# Compile of dff.v was successful.
# Compile of statereg.v was successful.
# Compile of statelogic.v was successful.
# Compile of seqdec_10010111.v was successful.
# Compile of seqdec_97_bench.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of clkrst.v was successful.
# Compile of dff.v was successful.
# Compile of statereg.v was successful.
# Compile of statelogic.v was successful.
# Compile of seqdec_10010111.v was successful.
# Compile of seqdec_97_bench.v was successful.
# 6 compiles, 0 failed with no errors.
# Load canceled
# Compile of clkrst.v was successful.
# Compile of dff.v was successful.
# Compile of statereg.v was successful.
# Compile of statelogic.v was successful.
# Compile of seqdec_10010111.v was successful.
# Compile of seqdec_97_bench.v was successful.
# 6 compiles, 0 failed with no errors.
vsim hw1_3.seqdec_97_bench
# vsim 
# Start time: 02:12:18 on Feb 04,2016
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.seqdec_97_bench(fast)
run -all
# ERRORCHECK :: Out not going to 1 as expected
# ERRORCHECK :: Out not going to 1 as expected
# ERRORCHECK :: Out not going to 1 as expected
# ** Note: $finish    : /userspace/y/yunhe/552_back/hw1/hw1_3/seqdec_97_bench.v(36)
#    Time: 13 us  Iteration: 1  Instance: /seqdec_97_bench
# 1
# Break at /userspace/y/yunhe/552_back/hw1/hw1_3/seqdec_97_bench.v line 36
quit -sim
vsim hw1_3.seqdec_97_bench
# vsim 
# Start time: 02:15:55 on Feb 04,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.seqdec_97_bench(fast)
# Compile of clkrst.v was successful.
# Compile of dff.v was successful.
# Compile of statereg.v was successful.
# Compile of statelogic.v was successful.
# Compile of seqdec_10010111.v was successful.
# Compile of seqdec_97_bench.v was successful.
# 6 compiles, 0 failed with no errors.
vsim hw1_3.seqdec_97_bench
# vsim 
# Start time: 02:26:52 on Feb 04,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.seqdec_97_bench(fast)
run -all
# ERRORCHECK :: Out not going to 1 as expected
# ** Note: $finish    : /userspace/y/yunhe/552_back/hw1/hw1_3/seqdec_97_bench.v(36)
#    Time: 13 us  Iteration: 1  Instance: /seqdec_97_bench
# 1
# Break at /userspace/y/yunhe/552_back/hw1/hw1_3/seqdec_97_bench.v line 36
quit -sim
# Compile of clkrst.v was successful.
# Compile of dff.v was successful.
# Compile of statereg.v was successful.
# Compile of statelogic.v was successful.
# Compile of seqdec_10010111.v was successful.
# Compile of seqdec_97_bench.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of clkrst.v was successful.
# Compile of dff.v was successful.
# Compile of statereg.v was successful.
# Compile of statelogic.v was successful.
# Compile of seqdec_10010111.v was successful.
# Compile of seqdec_97_bench.v was successful.
# 6 compiles, 0 failed with no errors.
vsim hw1_3.seqdec_97_bench
# vsim 
# Start time: 02:29:39 on Feb 04,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.seqdec_97_bench(fast)
run -all
# ** Note: $finish    : /userspace/y/yunhe/552_back/hw1/hw1_3/seqdec_97_bench.v(36)
#    Time: 13 us  Iteration: 1  Instance: /seqdec_97_bench
# 1
# Break at /userspace/y/yunhe/552_back/hw1/hw1_3/seqdec_97_bench.v line 36
quit -sim
