# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:40 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cpu
# -- Compiling architecture cpuArch of cpu
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/And_16.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/And_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AND_16
# -- Compiling architecture str of AND_16
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/4_X_1_Mux_16_bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/4_X_1_Mux_16_bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4x1_16bit
# -- Compiling architecture beh of mux_4x1_16bit
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/2_X_1_Mux_16_Bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/2_X_1_Mux_16_Bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2x1_16bit
# -- Compiling architecture beh of mux_2x1_16bit
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/preprocessing.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/preprocessing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preprocessing
# -- Compiling architecture behav of preprocessing
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/postprocessing.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/postprocessing.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity postprocessing
# -- Compiling architecture behav of postprocessing
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone_node.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone_node.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity kogge_stone_node
# -- Compiling architecture struct of kogge_stone_node
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Kogge_stone_adder_subtractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Kogge_stone_adder_subtractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity kogge_stone_adder_subtractor
# -- Compiling architecture str of kogge_stone_adder_subtractor
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/kogge_stone.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity kogge_stone
# -- Compiling architecture behav of kogge_stone
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/2_X_1_Mux.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/2_X_1_Mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_2x1
# -- Compiling architecture beh of mux_2x1
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/PIPO_Register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/PIPO_Register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity pipo_register
# -- Compiling architecture ha of pipo_register
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/D_Flip_Flop.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/D_Flip_Flop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity d_ff
# -- Compiling architecture beh of d_ff
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity datapath
# -- Compiling architecture beh of datapath
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl(70): Cannot associate port "dout" of mode OUT with port "IReg_Data_Out" of mode BUFFER.
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl(77): Cannot associate port "Y" of mode OUT with port "PC_Data_In" of mode BUFFER.
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl(79): Cannot associate port "dout" of mode OUT with port "PC_Data_Out" of mode BUFFER.
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl(80): Cannot associate port "Y" of mode OUT with port "Abus2" of mode BUFFER.
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Datapath.vhdl(88): Cannot associate port "dout" of mode OUT with port "Acc_Data_Out" of mode BUFFER.
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/ALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU
# -- Compiling architecture str of ALU
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Toplevel
# -- Compiling architecture str of Toplevel
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd(65): Cannot associate port "Abus2" of mode BUFFER with port "Abus2" of mode OUT.
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/Toplevel.vhd(65): Cannot associate port "PC_Data_In" of mode BUFFER with port "PC_Data_In" of mode OUT.
# End time: 10:30:41 on Jan 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# 
# vcom -93 -work work {E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU_testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:30:41 on Jan 12,2025
# vcom -reportprogress 300 -93 -work work E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU_testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity CPU_testbench
# -- Compiling architecture behav of CPU_testbench
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU_testbench.vhd(57): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU_testbench.vhd(58): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: E:/Semester_4/Hardware_Description_Languages/WASHU_2_CPU/CPU_testbench.vhd(64): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 10:30:42 on Jan 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  CPU_Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" CPU_Testbench 
# Start time: 10:30:42 on Jan 12,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.cpu_testbench(behav)
# Loading work.toplevel(str)
# Loading work.cpu(cpuarch)
# Loading work.datapath(beh)
# Loading work.pipo_register(ha)
# Loading work.d_ff(beh)
# Loading work.mux_2x1(beh)
# Loading work.mux_2x1_16bit(beh)
# Loading work.kogge_stone_adder_subtractor(str)
# Loading work.kogge_stone(behav)
# Loading work.preprocessing(behav)
# Loading work.kogge_stone_node(struct)
# Loading work.postprocessing(behav)
# Loading work.mux_4x1_16bit(beh)
# Loading work.alu(str)
# Loading work.and_16(str)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2 us
# ** Note: Writing value: 106 to memory address: 14
#    Time: 270 ns  Iteration: 0  Instance: /cpu_testbench
# End time: 10:31:24 on Jan 12,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
