// Seed: 1913944910
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  specify
    (id_8 => id_9) = 1;
    (id_10 => id_11) = 1;
    (id_12 => id_13) = 0;
  endspecify
endmodule
module module_0 (
    input tri1 module_1,
    output supply0 id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6
    , id_14,
    input supply1 id_7,
    output tri0 id_8,
    output tri1 id_9,
    output tri0 id_10
    , id_15,
    output wor id_11,
    output supply0 id_12
);
  assign id_11 = 1;
  nor (id_12, id_4, id_7, id_5, id_3, id_14, id_2);
  module_0(
      id_14, id_14, id_14, id_14, id_15, id_15, id_15
  );
endmodule
