module mult (input [15:0] a, b, output reg [31:0] prod);
	reg [15:0] temp;
	always@(a or b) begin
		prod <= a * b;
		temp <= a[7:0] * b[7:0];
		prod[31:16] <= prod[31:16] - temp[31:16];
		temp <= a[15:8] * b[15:8];
		prod[31:16] <= prod[31:16] - temp[15:0];
		temp <= a[7:0] * b[15:8];
		prod[31:16] <= prod[31:16] - temp[15:8];
		temp <= a[15:8] * b[7:0];
		prod[31:16] <= prod[31:16] - temp[15:8];
	end
endmodule