#! /opt/iverilog/bin/vvp -v
:ivl_version "13.0 (devel)" "(s20221226-241-g999bcb6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/system.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/va_math.vpi";
:vpi_module "/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/v2009.vpi";
S_0x244bc80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2773140 .scope module, "co_sim_accum_output_registered_iverilog" "co_sim_accum_output_registered_iverilog" 3 1;
 .timescale -9 -12;
v0x23e91b0_0 .var "a", 19 0;
v0x23e9720_0 .var "b", 17 0;
v0x23e9c90_0 .var "clk", 0 0;
v0x23ea200_0 .var "expected_out", 37 0;
v0x23ea770_0 .var/i "mismatch", 31 0;
v0x23eace0_0 .var "reset", 0 0;
v0x23eb250_0 .net "z_out", 37 0, L_0x24cfb00;  1 drivers
E_0x255fab0 .event negedge, v0x2776fd0_0;
S_0x2772df0 .scope task, "compare" "compare" 3 145, 3 145 0, S_0x2773140;
 .timescale -9 -12;
TD_co_sim_accum_output_registered_iverilog.compare ;
    %load/vec4 v0x23eb250_0;
    %load/vec4 v0x23ea200_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 147 "$display", "Data Mismatch. Golden RTL: %0d, Expected output: %0d, Time: %0t", v0x23eb250_0, v0x23ea200_0, $time {0 0 0};
    %load/vec4 v0x23ea770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x23ea770_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 151 "$display", "Data Matched. Golden RTL: %0d, Expected output: %0d, Time: %0t", v0x23eb250_0, v0x23ea200_0, $time {0 0 0};
T_0.1 ;
    %end;
S_0x2773490 .scope task, "display_stimulus" "display_stimulus" 3 154, 3 154 0, S_0x2773140;
 .timescale -9 -12;
TD_co_sim_accum_output_registered_iverilog.display_stimulus ;
    %vpi_call/w 3 155 "$display", $time, " ", " Test stimulus is: a=%0d, b=%0d", v0x23e91b0_0, v0x23e9720_0 {0 0 0};
    %end;
S_0x2634d10 .scope module, "inst" "accum_output_registered_iverilog" 3 90, 4 3 0, S_0x2773140;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "a";
    .port_info 1 /INPUT 18 "b";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 38 "z_out";
v0x23e7110_0 .net "_0_", 17 0, v0x2774e30_0;  1 drivers
v0x23e7680_0 .net "a", 19 0, v0x23e91b0_0;  1 drivers
v0x23e7bf0_0 .net "b", 17 0, v0x23e9720_0;  1 drivers
v0x23e8160_0 .net "clk", 0 0, v0x23e9c90_0;  1 drivers
v0x23e86d0_0 .net "reset", 0 0, v0x23eace0_0;  1 drivers
v0x23e8c40_0 .net "z_out", 37 0, L_0x24cfb00;  alias, 1 drivers
S_0x26bdab0 .scope module, "inst" "DSP38" 4 37, 5 10 1, S_0x2634d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 20 "A";
    .port_info 1 /INPUT 18 "B";
    .port_info 2 /INPUT 6 "ACC_FIR";
    .port_info 3 /OUTPUT 38 "Z";
    .port_info 4 /OUTPUT 18 "DLY_B";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /INPUT 3 "FEEDBACK";
    .port_info 8 /INPUT 1 "LOAD_ACC";
    .port_info 9 /INPUT 1 "SATURATE";
    .port_info 10 /INPUT 6 "SHIFT_RIGHT";
    .port_info 11 /INPUT 1 "ROUND";
    .port_info 12 /INPUT 1 "SUBTRACT";
    .port_info 13 /INPUT 1 "UNSIGNED_A";
    .port_info 14 /INPUT 1 "UNSIGNED_B";
P_0x2606240 .param/l "COEFF_0" 0 5 12, C4<00000000000000000000>;
P_0x2606280 .param/l "COEFF_1" 0 5 13, C4<00000000000000000000>;
P_0x26062c0 .param/l "COEFF_2" 0 5 14, C4<00000000000000000000>;
P_0x2606300 .param/l "COEFF_3" 0 5 15, C4<00000000000000000000>;
P_0x2606340 .param/str "DSP_MODE" 0 5 11, "MULTIPLY_ACCUMULATE";
P_0x2606380 .param/str "INPUT_REG_EN" 0 5 17, "FALSE";
P_0x26063c0 .param/str "OUTPUT_REG_EN" 0 5 16, "TRUE";
L_0x24cfb00 .functor BUFZ 38, v0x23e6ba0_0, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000>;
v0x23e30d0_0 .net "A", 19 0, v0x23e91b0_0;  alias, 1 drivers
o0x7f5bab02f048 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x268ab60_0 .net "ACC_FIR", 5 0, o0x7f5bab02f048;  0 drivers
v0x2779010_0 .net "B", 17 0, v0x23e9720_0;  alias, 1 drivers
v0x2776fd0_0 .net "CLK", 0 0, v0x23e9c90_0;  alias, 1 drivers
v0x2774e30_0 .var "DLY_B", 17 0;
L_0x7f5baafe6018 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x2774c50_0 .net "FEEDBACK", 2 0, L_0x7f5baafe6018;  1 drivers
L_0x7f5baafe6060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2774890_0 .net "LOAD_ACC", 0 0, L_0x7f5baafe6060;  1 drivers
v0x25aff40_0 .net "RESET", 0 0, v0x23eace0_0;  alias, 1 drivers
L_0x7f5baafe6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x255f9b0_0 .net "ROUND", 0 0, L_0x7f5baafe6138;  1 drivers
L_0x7f5baafe60a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2563d80_0 .net "SATURATE", 0 0, L_0x7f5baafe60a8;  1 drivers
L_0x7f5baafe60f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x24f19c0_0 .net "SHIFT_RIGHT", 5 0, L_0x7f5baafe60f0;  1 drivers
L_0x7f5baafe6180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24f0cd0_0 .net "SUBTRACT", 0 0, L_0x7f5baafe6180;  1 drivers
L_0x7f5baafe61c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x24f1fb0_0 .net "UNSIGNED_A", 0 0, L_0x7f5baafe61c8;  1 drivers
L_0x7f5baafe6210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x24f2120_0 .net "UNSIGNED_B", 0 0, L_0x7f5baafe6210;  1 drivers
v0x24f2290_0 .net "Z", 37 0, L_0x24cfb00;  alias, 1 drivers
v0x24f2400_0 .var "a_int", 19 0;
v0x24f2570_0 .var "a_reg", 19 0;
v0x24f26e0_0 .var "acc_fir_int", 5 0;
v0x24f2850_0 .var "acc_fir_reg", 5 0;
v0x24f29c0_0 .var/s "accumulator", 63 0;
v0x24f2b30_0 .var/s "add_sub_in", 63 0;
v0x24f2ca0_0 .var/s "add_sub_out", 63 0;
v0x24f13d0_0 .var "b_int", 17 0;
v0x24f1540_0 .var "b_reg", 17 0;
v0x24f2e10_0 .var "feedback_int", 2 0;
v0x24f2f80_0 .var "feedback_reg", 2 0;
v0x24f16b0_0 .var "load_acc_int", 0 0;
v0x24f30f0_0 .var "load_acc_reg", 0 0;
v0x24f3260_0 .var "mult_a", 19 0;
v0x24f33d0_0 .var "mult_b", 17 0;
v0x24f3540_0 .var/s "mult_out", 63 0;
v0x2685f20_0 .var/s "pre_shift", 63 0;
v0x2685d70_0 .var/s "round", 63 0;
v0x2686090_0 .var "round_int", 0 0;
v0x262a620_0 .var "round_reg1", 0 0;
v0x262b540_0 .var "round_reg2", 0 0;
v0x262a790_0 .var/s "saturate", 37 0;
v0x262b6b0_0 .var "saturate_int", 0 0;
v0x262a340_0 .var "saturate_reg1", 0 0;
v0x262b260_0 .var "saturate_reg2", 0 0;
v0x262a4b0_0 .var/s "shift_right", 63 0;
v0x262b3d0_0 .var "shift_right_int", 5 0;
v0x23e3ab0_0 .var "shift_right_reg1", 5 0;
v0x23e4020_0 .var "shift_right_reg2", 5 0;
v0x23e4590_0 .var "subtract_int", 0 0;
v0x23e4b00_0 .var "subtract_reg", 0 0;
v0x23e5070_0 .var "unsigned_a_int", 0 0;
v0x23e55e0_0 .var "unsigned_a_reg", 0 0;
v0x23e5b50_0 .var "unsigned_b_int", 0 0;
v0x23e60c0_0 .var "unsigned_b_reg", 0 0;
v0x23e6630_0 .var "z_out", 37 0;
v0x23e6ba0_0 .var "z_out_reg", 37 0;
E_0x241ecd0 .event anyedge, v0x268ab60_0;
E_0x272b460 .event posedge, v0x25aff40_0, v0x2776fd0_0;
E_0x27237d0/0 .event anyedge, v0x24f29c0_0, v0x2685f20_0, v0x262b3d0_0, v0x2686090_0;
E_0x27237d0/1 .event anyedge, v0x262a4b0_0, v0x262b6b0_0, v0x23e5070_0, v0x23e5b50_0;
E_0x27237d0/2 .event anyedge, v0x2685d70_0, v0x262a790_0;
E_0x27237d0 .event/or E_0x27237d0/0, E_0x27237d0/1, E_0x27237d0/2;
E_0x26fe250 .event anyedge, v0x23e4590_0, v0x24f2b30_0, v0x24f3540_0;
E_0x25f9ce0 .event anyedge, v0x23e5070_0, v0x23e5b50_0, v0x24f3260_0, v0x24f33d0_0;
E_0x22da4d0/0 .event anyedge, v0x24f2e10_0, v0x24f2400_0, v0x24f13d0_0, v0x24f29c0_0;
E_0x22da4d0/1 .event anyedge, v0x23e5070_0, v0x24f26e0_0;
E_0x22da4d0 .event/or E_0x22da4d0/0, E_0x22da4d0/1;
E_0x231dea0/0 .event anyedge, v0x23e30d0_0, v0x2779010_0, v0x24f0cd0_0, v0x268ab60_0;
E_0x231dea0/1 .event anyedge, v0x2774c50_0, v0x2774890_0, v0x24f1fb0_0, v0x24f2120_0;
E_0x231dea0/2 .event anyedge, v0x23e3ab0_0, v0x262a620_0, v0x262a340_0;
E_0x231dea0 .event/or E_0x231dea0/0, E_0x231dea0/1, E_0x231dea0/2;
    .scope S_0x26bdab0;
T_2 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x2774e30_0, 0, 18;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e4b00_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x24f2850_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24f2f80_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x23e3ab0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x23e4020_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x262a620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x262b540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x262a340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x262b260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f30f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x24f2570_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x24f1540_0, 0, 18;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23e55e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23e60c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e4590_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x24f26e0_0, 0, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x24f2e10_0, 0, 3;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x262b3d0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2686090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x262b6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24f16b0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x24f2400_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x24f13d0_0, 0, 18;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23e5070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23e5b50_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x24f29c0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x24f2b30_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x24f3540_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x24f2ca0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x2685f20_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x262a4b0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x2685d70_0, 0, 64;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x262a790_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x23e6630_0, 0, 38;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x23e6ba0_0, 0, 38;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x24f3260_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x24f33d0_0, 0, 18;
    %end;
    .thread T_2, $init;
    .scope S_0x26bdab0;
T_3 ;
    %wait E_0x272b460;
    %load/vec4 v0x25aff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x23e4b00_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x24f2850_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x24f2f80_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x23e3ab0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x23e4020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262b540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262a340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x262b260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24f30f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x24f2570_0, 0;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x24f1540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e55e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23e60c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x24f0cd0_0;
    %assign/vec4 v0x23e4b00_0, 0;
    %load/vec4 v0x268ab60_0;
    %assign/vec4 v0x24f2850_0, 0;
    %load/vec4 v0x2774c50_0;
    %assign/vec4 v0x24f2f80_0, 0;
    %load/vec4 v0x24f19c0_0;
    %assign/vec4 v0x23e3ab0_0, 0;
    %load/vec4 v0x23e3ab0_0;
    %assign/vec4 v0x23e4020_0, 0;
    %load/vec4 v0x255f9b0_0;
    %assign/vec4 v0x262a620_0, 0;
    %load/vec4 v0x262a620_0;
    %assign/vec4 v0x262b540_0, 0;
    %load/vec4 v0x2563d80_0;
    %assign/vec4 v0x262a340_0, 0;
    %load/vec4 v0x262a340_0;
    %assign/vec4 v0x262b260_0, 0;
    %load/vec4 v0x2774890_0;
    %assign/vec4 v0x24f30f0_0, 0;
    %load/vec4 v0x23e30d0_0;
    %assign/vec4 v0x24f2570_0, 0;
    %load/vec4 v0x2779010_0;
    %assign/vec4 v0x24f1540_0, 0;
    %load/vec4 v0x24f1fb0_0;
    %assign/vec4 v0x23e55e0_0, 0;
    %load/vec4 v0x24f2120_0;
    %assign/vec4 v0x23e60c0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x26bdab0;
T_4 ;
    %wait E_0x231dea0;
    %load/vec4 v0x23e30d0_0;
    %store/vec4 v0x24f2400_0, 0, 20;
    %load/vec4 v0x2779010_0;
    %store/vec4 v0x24f13d0_0, 0, 18;
    %load/vec4 v0x24f0cd0_0;
    %store/vec4 v0x23e4590_0, 0, 1;
    %load/vec4 v0x268ab60_0;
    %store/vec4 v0x24f26e0_0, 0, 6;
    %load/vec4 v0x2774c50_0;
    %store/vec4 v0x24f2e10_0, 0, 3;
    %load/vec4 v0x2774890_0;
    %store/vec4 v0x24f16b0_0, 0, 1;
    %load/vec4 v0x24f1fb0_0;
    %store/vec4 v0x23e5070_0, 0, 1;
    %load/vec4 v0x24f2120_0;
    %store/vec4 v0x23e5b50_0, 0, 1;
    %load/vec4 v0x23e3ab0_0;
    %store/vec4 v0x262b3d0_0, 0, 6;
    %load/vec4 v0x262a620_0;
    %store/vec4 v0x2686090_0, 0, 1;
    %load/vec4 v0x262a340_0;
    %store/vec4 v0x262b6b0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x26bdab0;
T_5 ;
    %wait E_0x22da4d0;
    %load/vec4 v0x24f2e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v0x24f2400_0;
    %store/vec4 v0x24f3260_0, 0, 20;
    %load/vec4 v0x24f13d0_0;
    %store/vec4 v0x24f33d0_0, 0, 18;
    %load/vec4 v0x24f29c0_0;
    %store/vec4 v0x24f2b30_0, 0, 64;
    %jmp T_5.8;
T_5.1 ;
    %load/vec4 v0x24f2400_0;
    %store/vec4 v0x24f3260_0, 0, 20;
    %load/vec4 v0x24f13d0_0;
    %store/vec4 v0x24f33d0_0, 0, 18;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x24f2b30_0, 0, 64;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v0x24f2400_0;
    %store/vec4 v0x24f3260_0, 0, 20;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x24f33d0_0, 0, 18;
    %load/vec4 v0x23e5070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.9, 8;
    %load/vec4 v0x24f2400_0;
    %pad/u 64;
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %load/vec4 v0x24f2400_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x24f2400_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v0x24f2b30_0, 0, 64;
    %jmp T_5.8;
T_5.3 ;
    %load/vec4 v0x24f29c0_0;
    %pad/s 20;
    %store/vec4 v0x24f3260_0, 0, 20;
    %load/vec4 v0x24f13d0_0;
    %store/vec4 v0x24f33d0_0, 0, 18;
    %load/vec4 v0x23e5070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.11, 8;
    %load/vec4 v0x24f2400_0;
    %pad/u 64;
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %load/vec4 v0x24f2400_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x24f2400_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v0x24f2b30_0, 0, 64;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x24f3260_0, 0, 20;
    %load/vec4 v0x24f13d0_0;
    %store/vec4 v0x24f33d0_0, 0, 18;
    %load/vec4 v0x23e5070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.13, 8;
    %load/vec4 v0x24f2400_0;
    %pad/u 64;
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/1 T_5.14, 8;
T_5.13 ; End of true expr.
    %load/vec4 v0x24f2400_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x24f2400_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/0 T_5.14, 8;
 ; End of false expr.
    %blend;
T_5.14;
    %store/vec4 v0x24f2b30_0, 0, 64;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x24f3260_0, 0, 20;
    %load/vec4 v0x24f13d0_0;
    %store/vec4 v0x24f33d0_0, 0, 18;
    %load/vec4 v0x23e5070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.15, 8;
    %load/vec4 v0x24f2400_0;
    %pad/u 64;
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/1 T_5.16, 8;
T_5.15 ; End of true expr.
    %load/vec4 v0x24f2400_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x24f2400_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/0 T_5.16, 8;
 ; End of false expr.
    %blend;
T_5.16;
    %store/vec4 v0x24f2b30_0, 0, 64;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x24f3260_0, 0, 20;
    %load/vec4 v0x24f13d0_0;
    %store/vec4 v0x24f33d0_0, 0, 18;
    %load/vec4 v0x23e5070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.17, 8;
    %load/vec4 v0x24f2400_0;
    %pad/u 64;
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/1 T_5.18, 8;
T_5.17 ; End of true expr.
    %load/vec4 v0x24f2400_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x24f2400_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/0 T_5.18, 8;
 ; End of false expr.
    %blend;
T_5.18;
    %store/vec4 v0x24f2b30_0, 0, 64;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x24f3260_0, 0;
    %load/vec4 v0x24f13d0_0;
    %assign/vec4 v0x24f33d0_0, 0;
    %load/vec4 v0x23e5070_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %load/vec4 v0x24f2400_0;
    %pad/u 64;
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %load/vec4 v0x24f2400_0;
    %parti/s 1, 19, 6;
    %replicate 44;
    %load/vec4 v0x24f2400_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x24f26e0_0;
    %shiftl 4;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v0x24f2b30_0, 0, 64;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x26bdab0;
T_6 ;
    %wait E_0x25f9ce0;
    %load/vec4 v0x23e5070_0;
    %load/vec4 v0x23e5b50_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x24f3260_0;
    %pad/s 64;
    %load/vec4 v0x24f33d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x24f3540_0, 0, 64;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x24f3260_0;
    %pad/s 64;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24f33d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 64;
    %mul;
    %store/vec4 v0x24f3540_0, 0, 64;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x24f3260_0;
    %concat/vec4; draw_concat_vec4
    %pad/s 64;
    %load/vec4 v0x24f33d0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x24f3540_0, 0, 64;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x24f3260_0;
    %pad/u 64;
    %load/vec4 v0x24f33d0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x24f3540_0, 0, 64;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x26bdab0;
T_7 ;
    %wait E_0x26fe250;
    %load/vec4 v0x23e4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x24f2b30_0;
    %load/vec4 v0x24f3540_0;
    %sub;
    %store/vec4 v0x24f2ca0_0, 0, 64;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x24f2b30_0;
    %load/vec4 v0x24f3540_0;
    %add;
    %store/vec4 v0x24f2ca0_0, 0, 64;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x26bdab0;
T_8 ;
    %wait E_0x272b460;
    %load/vec4 v0x25aff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x24f29c0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x24f16b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x24f2ca0_0;
    %assign/vec4 v0x24f29c0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x24f29c0_0;
    %assign/vec4 v0x24f29c0_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x26bdab0;
T_9 ;
    %wait E_0x27237d0;
    %load/vec4 v0x24f29c0_0;
    %store/vec4 v0x2685f20_0, 0, 64;
    %load/vec4 v0x2685f20_0;
    %ix/getv 4, v0x262b3d0_0;
    %shiftr/s 4;
    %store/vec4 v0x262a4b0_0, 0, 64;
    %load/vec4 v0x2686090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x262b3d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x2685f20_0;
    %load/vec4 v0x262b3d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_9.3, 9;
    %load/vec4 v0x262a4b0_0;
    %addi 1, 0, 64;
    %jmp/1 T_9.4, 9;
T_9.3 ; End of true expr.
    %load/vec4 v0x262a4b0_0;
    %jmp/0 T_9.4, 9;
 ; End of false expr.
    %blend;
T_9.4;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x262a4b0_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x2685d70_0, 0, 64;
    %load/vec4 v0x262b6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %load/vec4 v0x23e5070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.9, 9;
    %load/vec4 v0x23e5b50_0;
    %and;
T_9.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x2685d70_0;
    %cmpi/s 0, 0, 64;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 0, 0, 38;
    %store/vec4 v0x262a790_0, 0, 38;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 4294967295, 0, 58;
    %concati/vec4 63, 0, 6;
    %load/vec4 v0x2685d70_0;
    %cmp/u;
    %jmp/0xz  T_9.12, 5;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 63, 0, 6;
    %store/vec4 v0x262a790_0, 0, 38;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x2685d70_0;
    %parti/s 38, 0, 2;
    %store/vec4 v0x262a790_0, 0, 38;
T_9.13 ;
T_9.11 ;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 4294967295, 0, 59;
    %concati/vec4 31, 0, 5;
    %load/vec4 v0x2685d70_0;
    %cmp/s;
    %jmp/0xz  T_9.14, 5;
    %pushi/vec4 4294967295, 0, 33;
    %concati/vec4 31, 0, 5;
    %store/vec4 v0x262a790_0, 0, 38;
    %jmp T_9.15;
T_9.14 ;
    %load/vec4 v0x2685d70_0;
    %pushi/vec4 4294967264, 0, 32;
    %concati/vec4 0, 0, 32;
    %cmp/s;
    %jmp/0xz  T_9.16, 5;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 6;
    %store/vec4 v0x262a790_0, 0, 38;
    %jmp T_9.17;
T_9.16 ;
    %load/vec4 v0x2685d70_0;
    %parti/s 38, 0, 2;
    %store/vec4 v0x262a790_0, 0, 38;
T_9.17 ;
T_9.15 ;
T_9.8 ;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x2685d70_0;
    %parti/s 38, 0, 2;
    %store/vec4 v0x262a790_0, 0, 38;
T_9.6 ;
    %load/vec4 v0x262a790_0;
    %pad/s 64;
    %pad/s 38;
    %store/vec4 v0x23e6630_0, 0, 38;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x26bdab0;
T_10 ;
    %wait E_0x272b460;
    %load/vec4 v0x25aff40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v0x2774e30_0, 0;
    %pushi/vec4 0, 0, 38;
    %assign/vec4 v0x23e6ba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x2779010_0;
    %assign/vec4 v0x2774e30_0, 0;
    %load/vec4 v0x23e6630_0;
    %assign/vec4 v0x23e6ba0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x26bdab0;
T_11 ;
    %wait E_0x241ecd0;
    %load/vec4 v0x268ab60_0;
    %pad/u 32;
    %cmpi/u 43, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.0, 5;
    %vpi_call/w 5 293 "$display", "WARNING: DSP38 instance %m ACC_FIR input is %d which is greater than 43 which serves no function", v0x268ab60_0 {0 0 0};
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x26bdab0;
T_12 ;
    %pushi/vec4 1297435732, 0, 32; draw_string_vec4
    %pushi/vec4 1229999193, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598112579, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431131468, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4281413, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431065673, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5262425, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 32; draw_string_vec4
    %pushi/vec4 1431065673, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1347180895, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1094992991, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 1297435732, 0, 32; draw_string_vec4
    %pushi/vec4 1229999193, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1598112579, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1431131468, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 4281413, 0, 24; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %vpi_call/w 5 301 "$display", "\012Error: DSP38 instance %m has parameter DSP_MODE set to %s.  Valid values are MULTIPLY, MULTIPLY_ADD_SUB, MULTIPLY_ACCUMULATE\012", P_0x2606340 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 302 "$stop" {0 0 0};
    %jmp T_12.4;
T_12.0 ;
    %jmp T_12.4;
T_12.1 ;
    %jmp T_12.4;
T_12.2 ;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %pushi/vec4 1414681925, 0, 40;
    %dup/vec4;
    %pushi/vec4 5526101, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %vpi_call/w 5 309 "$display", "\012Error: DSP38 instance %m has parameter OUTPUT_REG_EN set to %s.  Valid values are TRUE, FALSE\012", P_0x26063c0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 310 "$stop" {0 0 0};
    %jmp T_12.8;
T_12.5 ;
    %jmp T_12.8;
T_12.6 ;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %dup/vec4;
    %pushi/vec4 5526101, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 1178684499, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %vpi_call/w 5 317 "$display", "\012Error: DSP38 instance %m has parameter INPUT_REG_EN set to %s.  Valid values are TRUE, FALSE\012", P_0x2606380 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 5 318 "$stop" {0 0 0};
    %jmp T_12.12;
T_12.9 ;
    %jmp T_12.12;
T_12.10 ;
    %jmp T_12.12;
T_12.12 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x2773140;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23ea770_0, 0, 32;
    %end;
    .thread T_13, $init;
    .scope S_0x2773140;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e9c90_0, 0, 1;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v0x23e9c90_0;
    %inv;
    %store/vec4 v0x23e9c90_0, 0, 1;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0x2773140;
T_15 ;
    %pushi/vec4 0, 0, 77;
    %split/vec4 38;
    %store/vec4 v0x23ea200_0, 0, 38;
    %split/vec4 18;
    %store/vec4 v0x23e9720_0, 0, 18;
    %split/vec4 20;
    %store/vec4 v0x23e91b0_0, 0, 20;
    %store/vec4 v0x23eace0_0, 0, 1;
    %wait E_0x255fab0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23eace0_0, 0, 1;
    %vpi_call/w 3 102 "$display", "\012\012***Reset Test is applied***\012\012" {0 0 0};
    %fork TD_co_sim_accum_output_registered_iverilog.display_stimulus, S_0x2773490;
    %join;
    %wait E_0x255fab0;
    %wait E_0x255fab0;
    %fork TD_co_sim_accum_output_registered_iverilog.compare, S_0x2772df0;
    %join;
    %vpi_call/w 3 107 "$display", "\012\012***Reset Test is ended***\012\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23eace0_0, 0, 1;
    %wait E_0x255fab0;
    %vpi_call/w 3 112 "$display", "\012\012***Directed Functionality Test is applied for z_out = 0 + a*b***\012\012" {0 0 0};
    %pushi/vec4 524287, 0, 20;
    %store/vec4 v0x23e91b0_0, 0, 20;
    %pushi/vec4 131071, 0, 18;
    %store/vec4 v0x23e9720_0, 0, 18;
    %fork TD_co_sim_accum_output_registered_iverilog.display_stimulus, S_0x2773490;
    %join;
    %wait E_0x255fab0;
    %wait E_0x255fab0;
    %load/vec4 v0x23e91b0_0;
    %pad/u 38;
    %load/vec4 v0x23e9720_0;
    %pad/u 38;
    %mul;
    %addi 0, 0, 38;
    %store/vec4 v0x23ea200_0, 0, 38;
    %wait E_0x255fab0;
    %fork TD_co_sim_accum_output_registered_iverilog.compare, S_0x2772df0;
    %join;
    %vpi_call/w 3 121 "$display", "\012\012***Directed Functionality Test for z_out = 0 + a*b is ended***\012\012" {0 0 0};
    %vpi_call/w 3 124 "$display", "\012\012*** Random Functionality Tests with random inputs are applied for z_out = 0 + a*b***\012\012" {0 0 0};
    %pushi/vec4 600, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 126 "$urandom" 32 {0 0 0};
    %pad/u 20;
    %store/vec4 v0x23e91b0_0, 0, 20;
    %vpi_func 3 127 "$urandom" 32 {0 0 0};
    %pad/u 18;
    %store/vec4 v0x23e9720_0, 0, 18;
    %wait E_0x255fab0;
    %load/vec4 v0x23e91b0_0;
    %pad/u 38;
    %load/vec4 v0x23e9720_0;
    %pad/u 38;
    %mul;
    %addi 0, 0, 38;
    %store/vec4 v0x23ea200_0, 0, 38;
    %fork TD_co_sim_accum_output_registered_iverilog.display_stimulus, S_0x2773490;
    %join;
    %wait E_0x255fab0;
    %wait E_0x255fab0;
    %fork TD_co_sim_accum_output_registered_iverilog.compare, S_0x2772df0;
    %join;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 135 "$display", "\012\012***Random Functionality Tests with random inputs for z_out = 0 + a*b are ended***\012\012" {0 0 0};
    %load/vec4 v0x23ea770_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_call/w 3 138 "$display", "\012**** All Comparison Matched ***\012Simulation Passed" {0 0 0};
    %jmp T_15.3;
T_15.2 ;
    %vpi_call/w 3 140 "$display", "%0d comparison(s) mismatched\012ERROR: SIM: Simulation Failed", v0x23ea770_0 {0 0 0};
T_15.3 ;
    %vpi_call/w 3 141 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x2773140;
T_16 ;
    %vpi_call/w 3 159 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 160 "$dumpvars" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/./sim/co_sim_tb/co_sim_accum_output_registered_iverilog.v";
    "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/iverilog_tests/accum_output_registered_iverilog/EDA-2269/accum_output_registered_iverilog/run_1/synth_1_1/synthesis/accum_output_registered_iverilog_post_synth.v";
    "/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/sim_models/verilog/DSP38.v";
