net/mlx5: Read embedded cpu bit only once

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-294.el8
commit-author Parav Pandit <parav@mellanox.com>
commit c89da067a2e4d0f94f0f314c2918dca50348789c
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-294.el8/c89da067.failed

Embedded CPU bit doesn't change with PCI resume/suspend.
Hence read it only once while probing the PCI device.

	Signed-off-by: Parav Pandit <parav@mellanox.com>
	Reviewed-by: Bodong Wang <bodong@mellanox.com>
	Signed-off-by: Saeed Mahameed <saeedm@mellanox.com>
(cherry picked from commit c89da067a2e4d0f94f0f314c2918dca50348789c)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	drivers/net/ethernet/mellanox/mlx5/core/main.c
diff --cc drivers/net/ethernet/mellanox/mlx5/core/main.c
index 09e235c95764,5a97e98e937c..000000000000
--- a/drivers/net/ethernet/mellanox/mlx5/core/main.c
+++ b/drivers/net/ethernet/mellanox/mlx5/core/main.c
@@@ -823,7 -781,8 +823,12 @@@ static int mlx5_pci_init(struct mlx5_co
  		goto err_clr_master;
  	}
  
++<<<<<<< HEAD
 +	mlx5_check_hw_unsupp_status(pdev);
++=======
+ 	mlx5_pci_vsc_init(dev);
+ 	dev->caps.embedded_cpu = mlx5_read_embedded_cpu(dev);
++>>>>>>> c89da067a2e4 (net/mlx5: Read embedded cpu bit only once)
  	return 0;
  
  err_clr_master:
* Unmerged path drivers/net/ethernet/mellanox/mlx5/core/main.c
