Info: Generated by version: 25.1 build 129
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\dev\ac_in_ac_out_lab_power_supply\quartus_pro\ip\main_clock\main_clock.ip --synthesis=VHDL --output-directory=C:\dev\ac_in_ac_out_lab_power_supply\quartus_pro\ip\main_clock\main_clock --family="Agilex 3" --part=A3CZ100BB18AE7S
Info: main_clock.iopll_0: Able to implement PLL with user settings
Info: main_clock: "Transforming system: main_clock"
Info: main_clock: "Naming system components in system: main_clock"
Info: main_clock: "Processing generation queue"
Info: main_clock: "Generating: main_clock"
Info: main_clock: "Generating: main_clock_altera_iopll_2000_jajozcy"
Info: main_clock: Done "main_clock" with 2 modules, 6 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in main_clock. No files generated.
Info: Finished: Generate IP Core Documentation
