// Seed: 1489934993
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire [-1 : (  1  )] id_4;
  reg id_5, id_6, id_7, id_8;
  always_latch id_7 <= -1;
  parameter id_9 = 1;
  wire id_10;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    output tri id_3,
    inout supply1 id_4
    , id_10,
    output supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    output wand id_8
);
  logic id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
