--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

Design file:              top_ml410.ncd
Physical constraint file: top_ml410.pcf
Device,package,speed:     xc4vfx60,ff1152,-11 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP "board_clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: u1_plasma_top/u0_clk/clk0_bufg_in
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: u1_plasma_top/sys_clk_in1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP      
   "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH        
 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2282 paths analyzed, 136 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.018ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X5Y197.G3), 862 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.689ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.355ns (0.526 - 4.881)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y192.XQ      Tcko                  0.291   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<5>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5
    SLICE_X5Y192.G1      net (fanout=3)        0.554   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<5>
    SLICE_X5Y192.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811
    SLICE_X5Y192.F3      net (fanout=3)        0.194   u1_plasma_top/u2_ddr/u1_ddr_init/N9
    SLICE_X5Y192.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000
    SLICE_X1Y193.F3      net (fanout=13)       0.588   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
    SLICE_X1Y193.X       Tilo                  0.165   u1_plasma_top/u2_ddr/address_ddr<10>1
                                                       u1_plasma_top/u2_ddr/address_ddr<10>1_1
    SLICE_X2Y187.F2      net (fanout=13)       0.653   u1_plasma_top/u2_ddr/address_ddr<10>1
    SLICE_X2Y187.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5
    SLICE_X0Y193.G1      net (fanout=1)        0.677   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
    SLICE_X0Y193.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.XB      Tcinxb                0.339   fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X3Y196.F4      net (fanout=8)        0.309   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X3Y196.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X5Y197.G3      net (fanout=2)        0.389   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X5Y197.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.689ns (2.325ns logic, 3.364ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.696ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.345ns (0.526 - 4.871)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y190.XQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1
    SLICE_X3Y190.G1      net (fanout=5)        0.512   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
    SLICE_X3Y190.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.F1      net (fanout=8)        0.529   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1
    SLICE_X1Y193.F4      net (fanout=2)        0.286   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
    SLICE_X1Y193.X       Tilo                  0.165   u1_plasma_top/u2_ddr/address_ddr<10>1
                                                       u1_plasma_top/u2_ddr/address_ddr<10>1_1
    SLICE_X2Y187.F2      net (fanout=13)       0.653   u1_plasma_top/u2_ddr/address_ddr<10>1
    SLICE_X2Y187.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5
    SLICE_X0Y193.G1      net (fanout=1)        0.677   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
    SLICE_X0Y193.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.XB      Tcinxb                0.339   fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X3Y196.F4      net (fanout=8)        0.309   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X3Y196.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X5Y197.G3      net (fanout=2)        0.389   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X5Y197.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (2.341ns logic, 3.355ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.655ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.354ns (0.526 - 4.880)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y194.XQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<2>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2
    SLICE_X5Y192.G2      net (fanout=4)        0.504   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<2>
    SLICE_X5Y192.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811
    SLICE_X5Y192.F3      net (fanout=3)        0.194   u1_plasma_top/u2_ddr/u1_ddr_init/N9
    SLICE_X5Y192.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000
    SLICE_X1Y193.F3      net (fanout=13)       0.588   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
    SLICE_X1Y193.X       Tilo                  0.165   u1_plasma_top/u2_ddr/address_ddr<10>1
                                                       u1_plasma_top/u2_ddr/address_ddr<10>1_1
    SLICE_X2Y187.F2      net (fanout=13)       0.653   u1_plasma_top/u2_ddr/address_ddr<10>1
    SLICE_X2Y187.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5
    SLICE_X0Y193.G1      net (fanout=1)        0.677   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
    SLICE_X0Y193.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.XB      Tcinxb                0.339   fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X3Y196.F4      net (fanout=8)        0.309   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X3Y196.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X5Y197.G3      net (fanout=2)        0.389   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>61
    SLICE_X5Y197.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.655ns (2.341ns logic, 3.314ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X5Y197.G4), 826 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.644ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.355ns (0.526 - 4.881)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y192.XQ      Tcko                  0.291   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<5>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5
    SLICE_X5Y192.G1      net (fanout=3)        0.554   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<5>
    SLICE_X5Y192.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811
    SLICE_X5Y192.F3      net (fanout=3)        0.194   u1_plasma_top/u2_ddr/u1_ddr_init/N9
    SLICE_X5Y192.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000
    SLICE_X1Y193.F3      net (fanout=13)       0.588   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
    SLICE_X1Y193.X       Tilo                  0.165   u1_plasma_top/u2_ddr/address_ddr<10>1
                                                       u1_plasma_top/u2_ddr/address_ddr<10>1_1
    SLICE_X2Y187.F2      net (fanout=13)       0.653   u1_plasma_top/u2_ddr/address_ddr<10>1
    SLICE_X2Y187.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5
    SLICE_X0Y193.G1      net (fanout=1)        0.677   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
    SLICE_X0Y193.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.XB      Tcinxb                0.339   fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y196.F4      net (fanout=8)        0.512   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y196.X       Tilo                  0.166   N740
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X5Y197.G4      net (fanout=2)        0.140   N740
    SLICE_X5Y197.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (2.326ns logic, 3.318ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.651ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.345ns (0.526 - 4.871)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y190.XQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1
    SLICE_X3Y190.G1      net (fanout=5)        0.512   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
    SLICE_X3Y190.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.F1      net (fanout=8)        0.529   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1
    SLICE_X1Y193.F4      net (fanout=2)        0.286   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
    SLICE_X1Y193.X       Tilo                  0.165   u1_plasma_top/u2_ddr/address_ddr<10>1
                                                       u1_plasma_top/u2_ddr/address_ddr<10>1_1
    SLICE_X2Y187.F2      net (fanout=13)       0.653   u1_plasma_top/u2_ddr/address_ddr<10>1
    SLICE_X2Y187.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5
    SLICE_X0Y193.G1      net (fanout=1)        0.677   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
    SLICE_X0Y193.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.XB      Tcinxb                0.339   fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y196.F4      net (fanout=8)        0.512   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y196.X       Tilo                  0.166   N740
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X5Y197.G4      net (fanout=2)        0.140   N740
    SLICE_X5Y197.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.651ns (2.342ns logic, 3.309ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      5.610ns (Levels of Logic = 10)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.354ns (0.526 - 4.880)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y194.XQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<2>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2
    SLICE_X5Y192.G2      net (fanout=4)        0.504   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt<2>
    SLICE_X5Y192.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811
    SLICE_X5Y192.F3      net (fanout=3)        0.194   u1_plasma_top/u2_ddr/u1_ddr_init/N9
    SLICE_X5Y192.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000
    SLICE_X1Y193.F3      net (fanout=13)       0.588   u1_plasma_top/u2_ddr/u1_ddr_init/select_flag
    SLICE_X1Y193.X       Tilo                  0.165   u1_plasma_top/u2_ddr/address_ddr<10>1
                                                       u1_plasma_top/u2_ddr/address_ddr<10>1_1
    SLICE_X2Y187.F2      net (fanout=13)       0.653   u1_plasma_top/u2_ddr/address_ddr<10>1
    SLICE_X2Y187.X       Tilo                  0.166   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5
    SLICE_X0Y193.G1      net (fanout=1)        0.677   u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000<3>
    SLICE_X0Y193.COUT    Topcyg                0.478   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<1>
    SLICE_X0Y194.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<2>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<3>
    SLICE_X0Y195.COUT    Tbyp                  0.076   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<4>
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.CIN     net (fanout=1)        0.000   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<5>
    SLICE_X0Y196.XB      Tcinxb                0.339   fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF
                                                       u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y196.F4      net (fanout=8)        0.512   u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy<6>
    SLICE_X4Y196.X       Tilo                  0.166   N740
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>36_SW0
    SLICE_X5Y197.G4      net (fanout=2)        0.140   N740
    SLICE_X5Y197.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      5.610ns (2.342ns logic, 3.268ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X5Y197.G2), 77 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      4.123ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.345ns (0.526 - 4.871)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y190.XQ      Tcko                  0.307   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1
    SLICE_X3Y190.G1      net (fanout=5)        0.512   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<1>
    SLICE_X3Y190.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.F1      net (fanout=8)        0.529   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1
    SLICE_X7Y193.BX      net (fanout=2)        0.626   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
    SLICE_X7Y193.XMUX    Tbxx                  0.435   u1_plasma_top/u2_ddr/active_ddr
                                                       u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000
    SLICE_X5Y194.F4      net (fanout=17)       0.399   u1_plasma_top/u2_ddr/active_ddr
    SLICE_X5Y194.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X5Y197.G2      net (fanout=2)        0.581   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X5Y197.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (1.476ns logic, 2.647ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_6 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      4.064ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.343ns (0.526 - 4.869)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_6 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y188.YQ      Tcko                  0.291   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<7>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_6
    SLICE_X3Y190.G2      net (fanout=4)        0.469   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<6>
    SLICE_X3Y190.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.F1      net (fanout=8)        0.529   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1
    SLICE_X7Y193.BX      net (fanout=2)        0.626   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
    SLICE_X7Y193.XMUX    Tbxx                  0.435   u1_plasma_top/u2_ddr/active_ddr
                                                       u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000
    SLICE_X5Y194.F4      net (fanout=17)       0.399   u1_plasma_top/u2_ddr/active_ddr
    SLICE_X5Y194.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X5Y197.G2      net (fanout=2)        0.581   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X5Y197.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.460ns logic, 2.604ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u2_ddr/u1_ddr_init/init_step_7 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_w_load (FF)
  Requirement:          6.005ns
  Data Path Delay:      3.983ns (Levels of Logic = 5)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.343ns (0.526 - 4.869)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 6.315ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u2_ddr/u1_ddr_init/init_step_7 to u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y188.XQ      Tcko                  0.291   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<7>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/init_step_7
    SLICE_X3Y190.G3      net (fanout=3)        0.388   u1_plasma_top/u2_ddr/u1_ddr_init/init_step<7>
    SLICE_X3Y190.Y       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.F1      net (fanout=8)        0.529   u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle<1>19
    SLICE_X1Y191.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
                                                       u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1
    SLICE_X7Y193.BX      net (fanout=2)        0.626   u1_plasma_top/u2_ddr/u1_ddr_init/initiating1
    SLICE_X7Y193.XMUX    Tbxx                  0.435   u1_plasma_top/u2_ddr/active_ddr
                                                       u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000
    SLICE_X5Y194.F4      net (fanout=17)       0.399   u1_plasma_top/u2_ddr/active_ddr
    SLICE_X5Y194.X       Tilo                  0.165   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X5Y197.G2      net (fanout=2)        0.581   u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>16
    SLICE_X5Y197.CLK     Tgck                  0.239   u1_plasma_top/u2_ddr/u2_ddr/data_w_load
                                                       u1_plasma_top/u2_ddr/u2_ddr/command_mux0009<0>73
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_w_load
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (1.460ns logic, 2.523ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_111 (SLICE_X28Y219.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_111 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (0.913 - 1.042)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y210.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X28Y217.F4     net (fanout=13)       0.853   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X28Y217.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X28Y219.CE     net (fanout=8)        0.351   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X28Y219.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<111>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_111
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.434ns logic, 1.204ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_111 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.132ns (0.913 - 1.045)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y199.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X28Y217.F3     net (fanout=14)       1.147   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X28Y217.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X28Y219.CE     net (fanout=8)        0.351   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X28Y219.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<111>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_111
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.434ns logic, 1.498ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_111 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.278ns (Levels of Logic = 2)
  Clock Path Skew:      -0.129ns (0.913 - 1.042)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y211.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y216.G3     net (fanout=6)        0.917   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y216.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X28Y217.F2     net (fanout=4)        0.439   N3
    SLICE_X28Y217.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X28Y219.CE     net (fanout=8)        0.351   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X28Y219.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<111>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_111
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (0.571ns logic, 1.707ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_110 (SLICE_X28Y219.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.773ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_110 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.638ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (0.913 - 1.042)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y210.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X28Y217.F4     net (fanout=13)       0.853   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X28Y217.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X28Y219.CE     net (fanout=8)        0.351   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X28Y219.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<111>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_110
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.434ns logic, 1.204ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_110 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.932ns (Levels of Logic = 1)
  Clock Path Skew:      -0.132ns (0.913 - 1.045)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y199.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X28Y217.F3     net (fanout=14)       1.147   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X28Y217.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X28Y219.CE     net (fanout=8)        0.351   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X28Y219.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<111>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_110
    -------------------------------------------------  ---------------------------
    Total                                      1.932ns (0.434ns logic, 1.498ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_110 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.278ns (Levels of Logic = 2)
  Clock Path Skew:      -0.129ns (0.913 - 1.042)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y211.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y216.G3     net (fanout=6)        0.917   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y216.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X28Y217.F2     net (fanout=4)        0.439   N3
    SLICE_X28Y217.X      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001
    SLICE_X28Y219.CE     net (fanout=8)        0.351   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
    SLICE_X28Y219.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<111>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_110
    -------------------------------------------------  ---------------------------
    Total                                      2.278ns (0.571ns logic, 1.707ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_75 (SLICE_X26Y216.CE), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_75 (FF)
  Requirement:          0.310ns
  Data Path Delay:      1.711ns (Levels of Logic = 1)
  Clock Path Skew:      -0.082ns (0.960 - 1.042)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1 to u1_plasma_top/u2_ddr/u2_ddr/data_read_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y210.XQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1
    SLICE_X28Y217.G4     net (fanout=13)       0.863   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<1>
    SLICE_X28Y217.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and00001
    SLICE_X26Y216.CE     net (fanout=8)        0.414   u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and0000
    SLICE_X26Y216.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<75>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_75
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.434ns logic, 1.277ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_75 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.011ns (Levels of Logic = 1)
  Clock Path Skew:      -0.085ns (0.960 - 1.045)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0 to u1_plasma_top/u2_ddr/u2_ddr/data_read_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y199.YQ     Tcko                  0.283   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0
    SLICE_X28Y217.G3     net (fanout=14)       1.163   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<0>
    SLICE_X28Y217.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and00001
    SLICE_X26Y216.CE     net (fanout=8)        0.414   u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and0000
    SLICE_X26Y216.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<75>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_75
    -------------------------------------------------  ---------------------------
    Total                                      2.011ns (0.434ns logic, 1.577ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_read_75 (FF)
  Requirement:          0.310ns
  Data Path Delay:      2.345ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.960 - 1.042)
  Source Clock:         u1_plasma_top/clk_2x rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x rising at 0.000ns
  Clock Uncertainty:    0.304ns

  Clock Uncertainty:          0.304ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2 to u1_plasma_top/u2_ddr/u2_ddr/data_read_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y211.YQ     Tcko                  0.268   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<3>
                                                       u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2
    SLICE_X33Y216.G3     net (fanout=6)        0.917   u1_plasma_top/u2_ddr/u2_ddr/cycle_count<2>
    SLICE_X33Y216.Y      Tilo                  0.152   u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011
    SLICE_X28Y217.G2     net (fanout=4)        0.443   N3
    SLICE_X28Y217.Y      Tilo                  0.153   u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and00001
    SLICE_X26Y216.CE     net (fanout=8)        0.414   u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and0000
    SLICE_X26Y216.CLK    Tckce       (-Th)     0.002   u1_plasma_top/u2_ddr/u2_ddr/data_read<75>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_read_75
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.571ns logic, 1.774ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        "u1_plasma_top_u0_clk_clk_2x_bufg_in" TS_board_clk / 0.791666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u0_clk/clk_bufg_in/SR
  Logical resource: u1_plasma_top/u0_clk/clk_bufg_in/SR
  Location pin: SLICE_X51Y112.SR
  Clock network: sys_rst_pin_IBUF
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.631ns
  High pulse: 6.315ns
  High pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u0_clk/clk_bufg_in/SR
  Logical resource: u1_plasma_top/u0_clk/clk_bufg_in/SR
  Location pin: SLICE_X51Y112.SR
  Clock network: sys_rst_pin_IBUF
--------------------------------------------------------------------------------
Slack: 11.469ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.631ns
  Low pulse: 6.315ns
  Low pulse limit: 0.581ns (Trpw)
  Physical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2<0>/SR
  Logical resource: u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_0/SR
  Location pin: SLICE_X5Y190.SR
  Clock network: u1_plasma_top/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 
TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 220612064 paths analyzed, 5015 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.112ns.
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_107 (SLICE_X41Y179.F3), 613 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_107 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.197ns (Levels of Logic = 7)
  Clock Path Skew:      -4.435ns (0.140 - 4.575)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y170.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.G2     net (fanout=1)        0.702   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y165.F2     net (fanout=16)       0.651   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y165.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X37Y164.F3     net (fanout=11)       0.618   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X37Y164.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<4>1
    SLICE_X35Y179.G4     net (fanout=36)       0.828   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
    SLICE_X35Y179.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y170.G3     net (fanout=14)       1.258   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y170.Y      Tilo                  0.165   N116
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<11>1
    SLICE_X37Y174.F1     net (fanout=4)        0.895   u1_plasma_top/u1_plasma/u1_cpu/reg_target<11>
    SLICE_X37Y174.X      Tilo                  0.165   u1_plasma_top/data_write<107>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<11>1
    SLICE_X41Y179.F3     net (fanout=8)        0.706   u1_plasma_top/data_write<107>
    SLICE_X41Y179.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<107>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_107_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_107
    -------------------------------------------------  ---------------------------
    Total                                      7.197ns (1.539ns logic, 5.658ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_107 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.180ns (Levels of Logic = 7)
  Clock Path Skew:      -4.435ns (0.140 - 4.575)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y170.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.G2     net (fanout=1)        0.702   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y161.G1     net (fanout=16)       0.867   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y161.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y166.F1     net (fanout=133)      0.659   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y166.X      Tilo                  0.165   N266
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X35Y179.G3     net (fanout=3)        0.554   N266
    SLICE_X35Y179.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y170.G3     net (fanout=14)       1.258   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y170.Y      Tilo                  0.165   N116
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<11>1
    SLICE_X37Y174.F1     net (fanout=4)        0.895   u1_plasma_top/u1_plasma/u1_cpu/reg_target<11>
    SLICE_X37Y174.X      Tilo                  0.165   u1_plasma_top/data_write<107>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<11>1
    SLICE_X41Y179.F3     net (fanout=8)        0.706   u1_plasma_top/data_write<107>
    SLICE_X41Y179.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<107>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_107_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_107
    -------------------------------------------------  ---------------------------
    Total                                      7.180ns (1.539ns logic, 5.641ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_107 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.958ns (Levels of Logic = 7)
  Clock Path Skew:      -4.510ns (0.140 - 4.650)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y167.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X35Y171.G4     net (fanout=18)       0.479   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X35Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y165.F2     net (fanout=16)       0.651   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y165.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X37Y164.F3     net (fanout=11)       0.618   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X37Y164.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<4>1
    SLICE_X35Y179.G4     net (fanout=36)       0.828   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
    SLICE_X35Y179.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y170.G3     net (fanout=14)       1.258   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y170.Y      Tilo                  0.165   N116
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<11>1
    SLICE_X37Y174.F1     net (fanout=4)        0.895   u1_plasma_top/u1_plasma/u1_cpu/reg_target<11>
    SLICE_X37Y174.X      Tilo                  0.165   u1_plasma_top/data_write<107>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<11>1
    SLICE_X41Y179.F3     net (fanout=8)        0.706   u1_plasma_top/data_write<107>
    SLICE_X41Y179.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<107>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_107_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_107
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (1.523ns logic, 5.435ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_125 (SLICE_X41Y177.F4), 896 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_125 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.178ns (Levels of Logic = 8)
  Clock Path Skew:      -4.438ns (0.137 - 4.575)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y170.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.G2     net (fanout=1)        0.702   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y165.F2     net (fanout=16)       0.651   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y165.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X37Y164.F3     net (fanout=11)       0.618   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X37Y164.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<4>1
    SLICE_X35Y179.G4     net (fanout=36)       0.828   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
    SLICE_X35Y179.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y169.G1     net (fanout=14)       1.557   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<13>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<13>1
    SLICE_X36Y172.G1     net (fanout=4)        0.507   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
    SLICE_X36Y172.Y      Tilo                  0.166   u1_plasma_top/data_write<125>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_SW0
    SLICE_X36Y172.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_SW0/O
    SLICE_X36Y172.X      Tilo                  0.166   u1_plasma_top/data_write<125>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>
    SLICE_X41Y177.F4     net (fanout=8)        0.474   u1_plasma_top/data_write<125>
    SLICE_X41Y177.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<125>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_125_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_125
    -------------------------------------------------  ---------------------------
    Total                                      7.178ns (1.706ns logic, 5.472ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_125 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.161ns (Levels of Logic = 8)
  Clock Path Skew:      -4.438ns (0.137 - 4.575)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y170.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.G2     net (fanout=1)        0.702   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y161.G1     net (fanout=16)       0.867   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y161.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y166.F1     net (fanout=133)      0.659   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y166.X      Tilo                  0.165   N266
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X35Y179.G3     net (fanout=3)        0.554   N266
    SLICE_X35Y179.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y169.G1     net (fanout=14)       1.557   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<13>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<13>1
    SLICE_X36Y172.G1     net (fanout=4)        0.507   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
    SLICE_X36Y172.Y      Tilo                  0.166   u1_plasma_top/data_write<125>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_SW0
    SLICE_X36Y172.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_SW0/O
    SLICE_X36Y172.X      Tilo                  0.166   u1_plasma_top/data_write<125>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>
    SLICE_X41Y177.F4     net (fanout=8)        0.474   u1_plasma_top/data_write<125>
    SLICE_X41Y177.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<125>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_125_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_125
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (1.706ns logic, 5.455ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_125 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.939ns (Levels of Logic = 8)
  Clock Path Skew:      -4.513ns (0.137 - 4.650)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_125
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y167.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X35Y171.G4     net (fanout=18)       0.479   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X35Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y165.F2     net (fanout=16)       0.651   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y165.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X37Y164.F3     net (fanout=11)       0.618   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X37Y164.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<4>1
    SLICE_X35Y179.G4     net (fanout=36)       0.828   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
    SLICE_X35Y179.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y169.G1     net (fanout=14)       1.557   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<13>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<13>1
    SLICE_X36Y172.G1     net (fanout=4)        0.507   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
    SLICE_X36Y172.Y      Tilo                  0.166   u1_plasma_top/data_write<125>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_SW0
    SLICE_X36Y172.F4     net (fanout=1)        0.135   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>_SW0/O
    SLICE_X36Y172.X      Tilo                  0.166   u1_plasma_top/data_write<125>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<29>
    SLICE_X41Y177.F4     net (fanout=8)        0.474   u1_plasma_top/data_write<125>
    SLICE_X41Y177.CLK    Tfck                  0.242   u1_plasma_top/u2_ddr/u2_ddr/data_write2<125>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_125_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_125
    -------------------------------------------------  ---------------------------
    Total                                      6.939ns (1.690ns logic, 5.249ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_109 (SLICE_X40Y177.F2), 633 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_109 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.056ns (Levels of Logic = 7)
  Clock Path Skew:      -4.438ns (0.137 - 4.575)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y170.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.G2     net (fanout=1)        0.702   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y165.F2     net (fanout=16)       0.651   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y165.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X37Y164.F3     net (fanout=11)       0.618   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X37Y164.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<4>1
    SLICE_X35Y179.G4     net (fanout=36)       0.828   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
    SLICE_X35Y179.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y169.G1     net (fanout=14)       1.557   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<13>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<13>1
    SLICE_X37Y181.G3     net (fanout=4)        0.564   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
    SLICE_X37Y181.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w20424
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<13>1
    SLICE_X40Y177.F2     net (fanout=8)        0.615   u1_plasma_top/data_write<109>
    SLICE_X40Y177.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<109>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_109_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_109
    -------------------------------------------------  ---------------------------
    Total                                      7.056ns (1.521ns logic, 5.535ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_109 (FF)
  Requirement:          12.631ns
  Data Path Delay:      7.039ns (Levels of Logic = 7)
  Clock Path Skew:      -4.438ns (0.137 - 4.575)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y170.XQ     Tcko                  0.307   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.G2     net (fanout=1)        0.702   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1
    SLICE_X35Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y161.G1     net (fanout=16)       0.867   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y161.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X35Y166.F1     net (fanout=133)      0.659   u1_plasma_top/u1_plasma/u1_cpu/exception_sig
    SLICE_X35Y166.X      Tilo                  0.165   N266
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2_SW0
    SLICE_X35Y179.G3     net (fanout=3)        0.554   N266
    SLICE_X35Y179.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y169.G1     net (fanout=14)       1.557   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<13>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<13>1
    SLICE_X37Y181.G3     net (fanout=4)        0.564   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
    SLICE_X37Y181.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w20424
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<13>1
    SLICE_X40Y177.F2     net (fanout=8)        0.615   u1_plasma_top/data_write<109>
    SLICE_X40Y177.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<109>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_109_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_109
    -------------------------------------------------  ---------------------------
    Total                                      7.039ns (1.521ns logic, 5.518ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 (FF)
  Destination:          u1_plasma_top/u2_ddr/u2_ddr/data_write2_109 (FF)
  Requirement:          12.631ns
  Data Path Delay:      6.817ns (Levels of Logic = 7)
  Clock Path Skew:      -4.513ns (0.137 - 4.650)
  Source Clock:         u1_plasma_top/clk rising at 0.310ns
  Destination Clock:    u1_plasma_top/clk_2x falling at 12.941ns
  Clock Uncertainty:    0.424ns

  Clock Uncertainty:          0.424ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.607ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31 to u1_plasma_top/u2_ddr/u2_ddr/data_write2_109
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y167.YQ     Tcko                  0.291   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<30>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31
    SLICE_X35Y171.G4     net (fanout=18)       0.479   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<31>
    SLICE_X35Y171.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<3>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011
    SLICE_X35Y165.F2     net (fanout=16)       0.651   u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000
    SLICE_X35Y165.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1
    SLICE_X37Y164.F3     net (fanout=11)       0.618   u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000
    SLICE_X37Y164.X      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index<4>1
    SLICE_X35Y179.G4     net (fanout=36)       0.828   u1_plasma_top/u1_plasma/u1_cpu/rt_index<4>
    SLICE_X35Y179.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/reg_target<5>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<0>2
    SLICE_X37Y169.G1     net (fanout=14)       1.557   u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5
    SLICE_X37Y169.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001<13>27
                                                       u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out<13>1
    SLICE_X37Y181.G3     net (fanout=4)        0.564   u1_plasma_top/u1_plasma/u1_cpu/reg_target<13>
    SLICE_X37Y181.Y      Tilo                  0.165   u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w20424
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w<13>1
    SLICE_X40Y177.F2     net (fanout=8)        0.615   u1_plasma_top/data_write<109>
    SLICE_X40Y177.CLK    Tfck                  0.224   u1_plasma_top/u2_ddr/u2_ddr/data_write2<109>
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_109_mux00011
                                                       u1_plasma_top/u2_ddr/u2_ddr/data_write2_109
    -------------------------------------------------  ---------------------------
    Total                                      6.817ns (1.505ns logic, 5.312ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4 (SLICE_X57Y155.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.615 - 0.600)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13 to u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y155.XQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<13>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13
    SLICE_X57Y155.G4     net (fanout=1)        0.262   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<13>
    SLICE_X57Y155.CLK    Tckg        (-Th)     0.106   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<5>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4_mux00001
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.162ns logic, 0.262ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12 (SLICE_X38Y161.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_12 (FF)
  Destination:          u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_12 to u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y160.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<12>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_12
    SLICE_X38Y161.G4     net (fanout=1)        0.272   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg<12>
    SLICE_X38Y161.CLK    Tckg        (-Th)     0.121   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg<13>
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000221
                                                       u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.147ns logic, 0.272ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3 (SLICE_X54Y152.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1_plasma_top/u1_plasma/u3_uart/data_save_reg_12 (FF)
  Destination:          u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.111 - 0.113)
  Source Clock:         u1_plasma_top/clk rising at 25.573ns
  Destination Clock:    u1_plasma_top/clk rising at 25.573ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1_plasma_top/u1_plasma/u3_uart/data_save_reg_12 to u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y155.YQ     Tcko                  0.268   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<13>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_12
    SLICE_X54Y152.F4     net (fanout=1)        0.269   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<12>
    SLICE_X54Y152.CLK    Tckf        (-Th)     0.120   u1_plasma_top/u1_plasma/u3_uart/data_save_reg<3>
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3_mux00001
                                                       u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.148ns logic, 0.269ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA
  Location pin: RAMB16_X3Y19.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA
  Location pin: RAMB16_X2Y27.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------
Slack: 23.043ns (period - min period limit)
  Period: 25.263ns
  Min period limit: 2.220ns (450.450MHz) (Trper_CLKA)
  Physical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Logical resource: u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA
  Location pin: RAMB16_X3Y21.CLKA
  Clock network: u1_plasma_top/clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_board_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_board_clk                   |     10.000ns|      6.666ns|     17.431ns|            0|            3|            0|    220614346|
| TS_u1_plasma_top_u0_clk_clk_2x|     12.632ns|     22.018ns|     12.056ns|            3|            0|         2282|    220612064|
| _bufg_in                      |             |             |             |             |             |             |             |
|  TS_clk                       |     25.263ns|     24.112ns|          N/A|            0|            0|    220612064|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk_pin    |    6.956|         |    8.352|    4.615|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 11768  (Setup/Max: 11768, Hold: 0)

Constraints cover 220614346 paths, 0 nets, and 17711 connections

Design statistics:
   Minimum period:  24.112ns{1}   (Maximum frequency:  41.473MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 20 06:28:32 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 433 MB



