Running in Lattice mode

                               Synplify Pro (R) 

                Version R-2021.03L-SP1 for win64 - Aug 10, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    C:\lscc\diamond\3.12\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.12\synpbase
Hostname:    DESKTOP-EM0A4AG
Date:        Mon Feb 28 18:48:10 2022
Version:     R-2021.03L-SP1

Arguments:   -product synplify_pro -batch adder4bit00_adder4bit0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\adder4bit00_adder4bit0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Mon Feb 28 18:48:11 2022

Return Code: 0
Run Time:00h:00m:00s
log file: "C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\adder4bit00_adder4bit0.srr"
Running: adder4bit0 in foreground

Running proj_1|adder4bit0

Running Flow: compile (Compile) on proj_1|adder4bit0
# Mon Feb 28 18:48:11 2022

Running Flow: compile_flow (Compile Process) on proj_1|adder4bit0
# Mon Feb 28 18:48:11 2022

Running: compiler (Compile Input) on proj_1|adder4bit0
# Mon Feb 28 18:48:11 2022
Copied C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\synwork\adder4bit00_adder4bit0_comp.srs to C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\adder4bit00_adder4bit0.srs

compiler completed
# Mon Feb 28 18:48:13 2022

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|adder4bit0
# Mon Feb 28 18:48:13 2022

multi_srs_gen completed
# Mon Feb 28 18:48:14 2022

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\synwork\adder4bit00_adder4bit0_mult.srs to C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\adder4bit00_adder4bit0.srs
Copied C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\adder4bit00_adder4bit0.srr to C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\adder4bit00_adder4bit0.srf
Complete: Compile Process on proj_1|adder4bit0

Running: premap (Premap) on proj_1|adder4bit0
# Mon Feb 28 18:48:14 2022

premap completed
# Mon Feb 28 18:48:16 2022

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on proj_1|adder4bit0

Running Flow: map (Map) on proj_1|adder4bit0
# Mon Feb 28 18:48:16 2022
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|adder4bit0
# Mon Feb 28 18:48:16 2022
Copied C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\synwork\adder4bit00_adder4bit0_m.srm to C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\adder4bit00_adder4bit0.srm

fpga_mapper completed
# Mon Feb 28 18:48:21 2022

Return Code: 0
Run Time:00h:00m:05s
Complete: Map on proj_1|adder4bit0
Copied C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\adder4bit00_adder4bit0.srr to C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\adder4bit00_adder4bit0.srf
Complete: Logic Synthesis on proj_1|adder4bit0
TCL script complete: "adder4bit00_adder4bit0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\Mau\Documents\Arqui\practicas\04-adder4bit00\adder4bit0\proj_1.prj
batch mode default:no
