# system info Nios2_accelerator_tb on 2020.08.09.01:58:34
system_info:
name,value
DEVICE,5CEBA2F17A7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1596959900
#
#
# Files generated for Nios2_accelerator_tb on 2020.08.09.01:58:34
files:
filepath,kind,attributes,module,is_top
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/Nios2_accelerator_tb.v,VERILOG,,Nios2_accelerator_tb,true
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator.v,VERILOG,,Nios2_accelerator,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_FPU.v,VERILOG,,Nios2_accelerator_FPU,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_JTAG_UART.v,VERILOG,,Nios2_accelerator_JTAG_UART,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II.v,VERILOG,,Nios2_accelerator_NIOS_II,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_PERFORMANCE_COUNTER.v,VERILOG,,Nios2_accelerator_PERFORMANCE_COUNTER,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_RAM.hex,HEX,,Nios2_accelerator_RAM,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_RAM.v,VERILOG,,Nios2_accelerator_RAM,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_customins_master_translator.v,VERILOG,,altera_customins_master_translator,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_custom_instruction_master_comb_xconnect.sv,SYSTEM_VERILOG,,Nios2_accelerator_NIOS_II_custom_instruction_master_comb_xconnect,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_customins_slave_translator.sv,SYSTEM_VERILOG,,altera_customins_slave_translator,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_custom_instruction_master_multi_xconnect.sv,SYSTEM_VERILOG,,Nios2_accelerator_NIOS_II_custom_instruction_master_multi_xconnect,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0.v,VERILOG,,Nios2_accelerator_mm_interconnect_0,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_irq_mapper.sv,SYSTEM_VERILOG,,Nios2_accelerator_irq_mapper,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_combi.vhd,VHDL,,fpoint2_combi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPMinMaxFused/FPMinMaxFused.vhd,VHDL,,fpoint2_combi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPCompareFused/FPCompareFused.vhd,VHDL,,fpoint2_combi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPNeg_Abs/FPNeg.vhd,VHDL,,fpoint2_combi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPNeg_Abs/FPAbs.vhd,VHDL,,fpoint2_combi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_multi.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_multi_datapath.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_multi_dspba_library_package.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/fpoint2_multi_dspba_library.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPAddSub/FPAddSub.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPDiv/FPDiv.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPMult/FPMult.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/IntToFloat/IntToFloat.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FloatToInt/FloatToInt.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt_safe_path.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt.vhd,VHDL,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt_memoryC0_uid59_sqrtTableGenerator_lutmem.hex,HEX,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt_memoryC1_uid60_sqrtTableGenerator_lutmem.hex,HEX,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/FPSqrt/FPSqrt_memoryC2_uid61_sqrtTableGenerator_lutmem.hex,HEX,,fpoint2_multi,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu.sdc,SDC,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu.v,VERILOG,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_debug_slave_sysclk.v,VERILOG,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_debug_slave_tck.v,VERILOG,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_debug_slave_wrapper.v,VERILOG,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_nios2_waves.do,OTHER,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_ociram_default_contents.dat,DAT,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_ociram_default_contents.hex,HEX,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_ociram_default_contents.mif,MIF,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_a.dat,DAT,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_a.hex,HEX,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_a.mif,MIF,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_b.dat,DAT,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_b.hex,HEX,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_rf_ram_b.mif,MIF,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_NIOS_II_cpu_test_bench.v,VERILOG,,Nios2_accelerator_NIOS_II_cpu,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,Nios2_accelerator_mm_interconnect_0_router,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,Nios2_accelerator_mm_interconnect_0_router_002,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,Nios2_accelerator_mm_interconnect_0_cmd_demux,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,Nios2_accelerator_mm_interconnect_0_cmd_mux,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Nios2_accelerator_mm_interconnect_0_cmd_mux,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,Nios2_accelerator_mm_interconnect_0_rsp_demux,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,Nios2_accelerator_mm_interconnect_0_rsp_mux,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,Nios2_accelerator_mm_interconnect_0_rsp_mux,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter,false
Nios2_accelerator/testbench/Nios2_accelerator_tb/simulation/submodules/Nios2_accelerator_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
Nios2_accelerator_tb.Nios2_accelerator_inst,Nios2_accelerator
Nios2_accelerator_tb.Nios2_accelerator_inst.FPU,Nios2_accelerator_FPU
Nios2_accelerator_tb.Nios2_accelerator_inst.FPU.fpci_combi,fpoint2_combi
Nios2_accelerator_tb.Nios2_accelerator_inst.FPU.fpci_multi,fpoint2_multi
Nios2_accelerator_tb.Nios2_accelerator_inst.JTAG_UART,Nios2_accelerator_JTAG_UART
Nios2_accelerator_tb.Nios2_accelerator_inst.NIOS_II,Nios2_accelerator_NIOS_II
Nios2_accelerator_tb.Nios2_accelerator_inst.NIOS_II.cpu,Nios2_accelerator_NIOS_II_cpu
Nios2_accelerator_tb.Nios2_accelerator_inst.PERFORMANCE_COUNTER,Nios2_accelerator_PERFORMANCE_COUNTER
Nios2_accelerator_tb.Nios2_accelerator_inst.RAM,Nios2_accelerator_RAM
Nios2_accelerator_tb.Nios2_accelerator_inst.NIOS_II_custom_instruction_master_translator,altera_customins_master_translator
Nios2_accelerator_tb.Nios2_accelerator_inst.NIOS_II_custom_instruction_master_comb_xconnect,Nios2_accelerator_NIOS_II_custom_instruction_master_comb_xconnect
Nios2_accelerator_tb.Nios2_accelerator_inst.NIOS_II_custom_instruction_master_comb_slave_translator0,altera_customins_slave_translator
Nios2_accelerator_tb.Nios2_accelerator_inst.NIOS_II_custom_instruction_master_multi_slave_translator0,altera_customins_slave_translator
Nios2_accelerator_tb.Nios2_accelerator_inst.NIOS_II_custom_instruction_master_multi_xconnect,Nios2_accelerator_NIOS_II_custom_instruction_master_multi_xconnect
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0,Nios2_accelerator_mm_interconnect_0
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.NIOS_II_data_master_translator,altera_merlin_master_translator
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.NIOS_II_instruction_master_translator,altera_merlin_master_translator
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_translator,altera_merlin_slave_translator
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.PERFORMANCE_COUNTER_control_slave_translator,altera_merlin_slave_translator
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.NIOS_II_debug_mem_slave_translator,altera_merlin_slave_translator
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.RAM_s1_translator,altera_merlin_slave_translator
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.NIOS_II_data_master_agent,altera_merlin_master_agent
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.NIOS_II_instruction_master_agent,altera_merlin_master_agent
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_agent,altera_merlin_slave_agent
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.PERFORMANCE_COUNTER_control_slave_agent,altera_merlin_slave_agent
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.NIOS_II_debug_mem_slave_agent,altera_merlin_slave_agent
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.RAM_s1_agent,altera_merlin_slave_agent
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.JTAG_UART_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.PERFORMANCE_COUNTER_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.NIOS_II_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.router,Nios2_accelerator_mm_interconnect_0_router
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.router_001,Nios2_accelerator_mm_interconnect_0_router
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.router_002,Nios2_accelerator_mm_interconnect_0_router_002
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.router_003,Nios2_accelerator_mm_interconnect_0_router_002
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.router_004,Nios2_accelerator_mm_interconnect_0_router_002
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.router_005,Nios2_accelerator_mm_interconnect_0_router_002
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.cmd_demux,Nios2_accelerator_mm_interconnect_0_cmd_demux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.cmd_demux_001,Nios2_accelerator_mm_interconnect_0_cmd_demux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.cmd_mux,Nios2_accelerator_mm_interconnect_0_cmd_mux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.cmd_mux_001,Nios2_accelerator_mm_interconnect_0_cmd_mux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.cmd_mux_002,Nios2_accelerator_mm_interconnect_0_cmd_mux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.cmd_mux_003,Nios2_accelerator_mm_interconnect_0_cmd_mux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.rsp_demux,Nios2_accelerator_mm_interconnect_0_rsp_demux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.rsp_demux_001,Nios2_accelerator_mm_interconnect_0_rsp_demux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.rsp_demux_002,Nios2_accelerator_mm_interconnect_0_rsp_demux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.rsp_demux_003,Nios2_accelerator_mm_interconnect_0_rsp_demux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.rsp_mux,Nios2_accelerator_mm_interconnect_0_rsp_mux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.rsp_mux_001,Nios2_accelerator_mm_interconnect_0_rsp_mux
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.avalon_st_adapter,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.avalon_st_adapter_001,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.avalon_st_adapter_002,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.avalon_st_adapter_003,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter
Nios2_accelerator_tb.Nios2_accelerator_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,Nios2_accelerator_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Nios2_accelerator_tb.Nios2_accelerator_inst.irq_mapper,Nios2_accelerator_irq_mapper
Nios2_accelerator_tb.Nios2_accelerator_inst.rst_controller,altera_reset_controller
Nios2_accelerator_tb.Nios2_accelerator_inst_clk_bfm,altera_avalon_clock_source
Nios2_accelerator_tb.Nios2_accelerator_inst_reset_bfm,altera_avalon_reset_source
