<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>canps: xcanps_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">canps
   </div>
   <div id="projectbrief">Xilinx Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xcanps__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xcanps_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6bace9f8a3ecc5df69b5e9611deaa47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga6bace9f8a3ecc5df69b5e9611deaa47c">XCanPs_ReadReg</a>(BaseAddr, RegOffset)&#160;&#160;&#160;Xil_In32((BaseAddr) + (u32)(RegOffset))</td></tr>
<tr class="memdesc:ga6bace9f8a3ecc5df69b5e9611deaa47c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro reads the given register.  <a href="group__canps__v3__5.html#ga6bace9f8a3ecc5df69b5e9611deaa47c"></a><br/></td></tr>
<tr class="separator:ga6bace9f8a3ecc5df69b5e9611deaa47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54552fe78115d81806e23a03646efb55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga54552fe78115d81806e23a03646efb55">XCanPs_WriteReg</a>(BaseAddr, RegOffset, Data)&#160;&#160;&#160;Xil_Out32((BaseAddr) + (u32)(RegOffset), (u32)(Data))</td></tr>
<tr class="memdesc:ga54552fe78115d81806e23a03646efb55"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro writes the given register.  <a href="group__canps__v3__5.html#ga54552fe78115d81806e23a03646efb55"></a><br/></td></tr>
<tr class="separator:ga54552fe78115d81806e23a03646efb55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register offsets for the CAN. Each register is 32 bits.</div></td></tr>
<tr class="memitem:gafb27f73bff57c437925c094d2accbeca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gafb27f73bff57c437925c094d2accbeca">XCANPS_SRR_OFFSET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gafb27f73bff57c437925c094d2accbeca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Reset Register.  <a href="group__canps__v3__5.html#gafb27f73bff57c437925c094d2accbeca"></a><br/></td></tr>
<tr class="separator:gafb27f73bff57c437925c094d2accbeca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d2e7710b05c1f1999d26ec4786fe7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga91d2e7710b05c1f1999d26ec4786fe7f">XCANPS_MSR_OFFSET</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga91d2e7710b05c1f1999d26ec4786fe7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode Select Register.  <a href="group__canps__v3__5.html#ga91d2e7710b05c1f1999d26ec4786fe7f"></a><br/></td></tr>
<tr class="separator:ga91d2e7710b05c1f1999d26ec4786fe7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da53efdc3565439b3a73e896ac2256f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga9da53efdc3565439b3a73e896ac2256f">XCANPS_BRPR_OFFSET</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga9da53efdc3565439b3a73e896ac2256f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud Rate Prescaler.  <a href="group__canps__v3__5.html#ga9da53efdc3565439b3a73e896ac2256f"></a><br/></td></tr>
<tr class="separator:ga9da53efdc3565439b3a73e896ac2256f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf746ee190f7157c3508ed6a40a87a69a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaf746ee190f7157c3508ed6a40a87a69a">XCANPS_BTR_OFFSET</a>&#160;&#160;&#160;0x0000000CU</td></tr>
<tr class="memdesc:gaf746ee190f7157c3508ed6a40a87a69a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Timing Register.  <a href="group__canps__v3__5.html#gaf746ee190f7157c3508ed6a40a87a69a"></a><br/></td></tr>
<tr class="separator:gaf746ee190f7157c3508ed6a40a87a69a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga116d4c70b44ccceacd85b97f93caffed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga116d4c70b44ccceacd85b97f93caffed">XCANPS_ECR_OFFSET</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga116d4c70b44ccceacd85b97f93caffed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Counter Register.  <a href="group__canps__v3__5.html#ga116d4c70b44ccceacd85b97f93caffed"></a><br/></td></tr>
<tr class="separator:ga116d4c70b44ccceacd85b97f93caffed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcd5569b88b35770450468eb08ba7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga9fcd5569b88b35770450468eb08ba7ea">XCANPS_ESR_OFFSET</a>&#160;&#160;&#160;0x00000014U</td></tr>
<tr class="memdesc:ga9fcd5569b88b35770450468eb08ba7ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Status Register.  <a href="group__canps__v3__5.html#ga9fcd5569b88b35770450468eb08ba7ea"></a><br/></td></tr>
<tr class="separator:ga9fcd5569b88b35770450468eb08ba7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03b1427d6741629e7c78dccfa818dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gab03b1427d6741629e7c78dccfa818dff">XCANPS_SR_OFFSET</a>&#160;&#160;&#160;0x00000018U</td></tr>
<tr class="memdesc:gab03b1427d6741629e7c78dccfa818dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status Register.  <a href="group__canps__v3__5.html#gab03b1427d6741629e7c78dccfa818dff"></a><br/></td></tr>
<tr class="separator:gab03b1427d6741629e7c78dccfa818dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4dd00135421b512fc9c7eb7ce6b67bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaf4dd00135421b512fc9c7eb7ce6b67bc">XCANPS_ISR_OFFSET</a>&#160;&#160;&#160;0x0000001CU</td></tr>
<tr class="memdesc:gaf4dd00135421b512fc9c7eb7ce6b67bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Status Register.  <a href="group__canps__v3__5.html#gaf4dd00135421b512fc9c7eb7ce6b67bc"></a><br/></td></tr>
<tr class="separator:gaf4dd00135421b512fc9c7eb7ce6b67bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad534c55a73e054745c04c3adada42a7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gad534c55a73e054745c04c3adada42a7a">XCANPS_IER_OFFSET</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gad534c55a73e054745c04c3adada42a7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register.  <a href="group__canps__v3__5.html#gad534c55a73e054745c04c3adada42a7a"></a><br/></td></tr>
<tr class="separator:gad534c55a73e054745c04c3adada42a7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad00a5deeda33258d922282e6fa62e876"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gad00a5deeda33258d922282e6fa62e876">XCANPS_ICR_OFFSET</a>&#160;&#160;&#160;0x00000024U</td></tr>
<tr class="memdesc:gad00a5deeda33258d922282e6fa62e876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Clear Register.  <a href="group__canps__v3__5.html#gad00a5deeda33258d922282e6fa62e876"></a><br/></td></tr>
<tr class="separator:gad00a5deeda33258d922282e6fa62e876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9548e23d85404e5d7c99dba105d0ace0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga9548e23d85404e5d7c99dba105d0ace0">XCANPS_TCR_OFFSET</a>&#160;&#160;&#160;0x00000028U</td></tr>
<tr class="memdesc:ga9548e23d85404e5d7c99dba105d0ace0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp Control Register.  <a href="group__canps__v3__5.html#ga9548e23d85404e5d7c99dba105d0ace0"></a><br/></td></tr>
<tr class="separator:ga9548e23d85404e5d7c99dba105d0ace0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc95b4cb9252a27181088ceb7ea55368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gafc95b4cb9252a27181088ceb7ea55368">XCANPS_WIR_OFFSET</a>&#160;&#160;&#160;0x0000002CU</td></tr>
<tr class="memdesc:gafc95b4cb9252a27181088ceb7ea55368"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watermark Interrupt Reg.  <a href="group__canps__v3__5.html#gafc95b4cb9252a27181088ceb7ea55368"></a><br/></td></tr>
<tr class="separator:gafc95b4cb9252a27181088ceb7ea55368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb31377ed96f3942ad04a2d1cc671e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gacb31377ed96f3942ad04a2d1cc671e0b">XCANPS_TXFIFO_ID_OFFSET</a>&#160;&#160;&#160;0x00000030U</td></tr>
<tr class="memdesc:gacb31377ed96f3942ad04a2d1cc671e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO ID.  <a href="group__canps__v3__5.html#gacb31377ed96f3942ad04a2d1cc671e0b"></a><br/></td></tr>
<tr class="separator:gacb31377ed96f3942ad04a2d1cc671e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf75023bc197ce872c17549d713df9554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaf75023bc197ce872c17549d713df9554">XCANPS_TXFIFO_DLC_OFFSET</a>&#160;&#160;&#160;0x00000034U</td></tr>
<tr class="memdesc:gaf75023bc197ce872c17549d713df9554"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO DLC.  <a href="group__canps__v3__5.html#gaf75023bc197ce872c17549d713df9554"></a><br/></td></tr>
<tr class="separator:gaf75023bc197ce872c17549d713df9554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd9cd2454a08413ca93d0d930259a512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gacd9cd2454a08413ca93d0d930259a512">XCANPS_TXFIFO_DW1_OFFSET</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:gacd9cd2454a08413ca93d0d930259a512"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO Data Word 1.  <a href="group__canps__v3__5.html#gacd9cd2454a08413ca93d0d930259a512"></a><br/></td></tr>
<tr class="separator:gacd9cd2454a08413ca93d0d930259a512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013a534f0c8c386429c5cfb9c513f114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga013a534f0c8c386429c5cfb9c513f114">XCANPS_TXFIFO_DW2_OFFSET</a>&#160;&#160;&#160;0x0000003CU</td></tr>
<tr class="memdesc:ga013a534f0c8c386429c5cfb9c513f114"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO Data Word 2.  <a href="group__canps__v3__5.html#ga013a534f0c8c386429c5cfb9c513f114"></a><br/></td></tr>
<tr class="separator:ga013a534f0c8c386429c5cfb9c513f114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6477d3dc9fa44898e0c45848784fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga5c6477d3dc9fa44898e0c45848784fd3">XCANPS_TXHPB_ID_OFFSET</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga5c6477d3dc9fa44898e0c45848784fd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX High Priority Buffer ID.  <a href="group__canps__v3__5.html#ga5c6477d3dc9fa44898e0c45848784fd3"></a><br/></td></tr>
<tr class="separator:ga5c6477d3dc9fa44898e0c45848784fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cb2726abe4719e42371b4925de121c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga77cb2726abe4719e42371b4925de121c">XCANPS_TXHPB_DLC_OFFSET</a>&#160;&#160;&#160;0x00000044U</td></tr>
<tr class="memdesc:ga77cb2726abe4719e42371b4925de121c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX High Priority Buffer DLC.  <a href="group__canps__v3__5.html#ga77cb2726abe4719e42371b4925de121c"></a><br/></td></tr>
<tr class="separator:ga77cb2726abe4719e42371b4925de121c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e8639d7e62a61f25cff6be0637bee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga69e8639d7e62a61f25cff6be0637bee2">XCANPS_TXHPB_DW1_OFFSET</a>&#160;&#160;&#160;0x00000048U</td></tr>
<tr class="memdesc:ga69e8639d7e62a61f25cff6be0637bee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX High Priority Buf Data 1.  <a href="group__canps__v3__5.html#ga69e8639d7e62a61f25cff6be0637bee2"></a><br/></td></tr>
<tr class="separator:ga69e8639d7e62a61f25cff6be0637bee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b907a14b92140955ab6a16fe0264d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga44b907a14b92140955ab6a16fe0264d8">XCANPS_TXHPB_DW2_OFFSET</a>&#160;&#160;&#160;0x0000004CU</td></tr>
<tr class="memdesc:ga44b907a14b92140955ab6a16fe0264d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX High Priority Buf Data Word 2.  <a href="group__canps__v3__5.html#ga44b907a14b92140955ab6a16fe0264d8"></a><br/></td></tr>
<tr class="separator:ga44b907a14b92140955ab6a16fe0264d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e35a066151075f0f6b1fc6fa826db87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga1e35a066151075f0f6b1fc6fa826db87">XCANPS_RXFIFO_ID_OFFSET</a>&#160;&#160;&#160;0x00000050U</td></tr>
<tr class="memdesc:ga1e35a066151075f0f6b1fc6fa826db87"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO ID.  <a href="group__canps__v3__5.html#ga1e35a066151075f0f6b1fc6fa826db87"></a><br/></td></tr>
<tr class="separator:ga1e35a066151075f0f6b1fc6fa826db87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df39d1c1c96a98151789ec1e4e75d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga5df39d1c1c96a98151789ec1e4e75d97">XCANPS_RXFIFO_DLC_OFFSET</a>&#160;&#160;&#160;0x00000054U</td></tr>
<tr class="memdesc:ga5df39d1c1c96a98151789ec1e4e75d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO DLC.  <a href="group__canps__v3__5.html#ga5df39d1c1c96a98151789ec1e4e75d97"></a><br/></td></tr>
<tr class="separator:ga5df39d1c1c96a98151789ec1e4e75d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81486ca8fa93c5e000320dada489d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gab81486ca8fa93c5e000320dada489d42">XCANPS_RXFIFO_DW1_OFFSET</a>&#160;&#160;&#160;0x00000058U</td></tr>
<tr class="memdesc:gab81486ca8fa93c5e000320dada489d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO Data Word 1.  <a href="group__canps__v3__5.html#gab81486ca8fa93c5e000320dada489d42"></a><br/></td></tr>
<tr class="separator:gab81486ca8fa93c5e000320dada489d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b0033445dd41c7d603fb27b2f0bf49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaf0b0033445dd41c7d603fb27b2f0bf49">XCANPS_RXFIFO_DW2_OFFSET</a>&#160;&#160;&#160;0x0000005CU</td></tr>
<tr class="memdesc:gaf0b0033445dd41c7d603fb27b2f0bf49"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO Data Word 2.  <a href="group__canps__v3__5.html#gaf0b0033445dd41c7d603fb27b2f0bf49"></a><br/></td></tr>
<tr class="separator:gaf0b0033445dd41c7d603fb27b2f0bf49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8525441daf41ee14d7d27f23408861e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga8525441daf41ee14d7d27f23408861e4">XCANPS_AFR_OFFSET</a>&#160;&#160;&#160;0x00000060U</td></tr>
<tr class="memdesc:ga8525441daf41ee14d7d27f23408861e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter Register.  <a href="group__canps__v3__5.html#ga8525441daf41ee14d7d27f23408861e4"></a><br/></td></tr>
<tr class="separator:ga8525441daf41ee14d7d27f23408861e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a46ac3e01263720489d12d2434f8da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga6a46ac3e01263720489d12d2434f8da6">XCANPS_AFMR1_OFFSET</a>&#160;&#160;&#160;0x00000064U</td></tr>
<tr class="memdesc:ga6a46ac3e01263720489d12d2434f8da6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter Mask 1.  <a href="group__canps__v3__5.html#ga6a46ac3e01263720489d12d2434f8da6"></a><br/></td></tr>
<tr class="separator:ga6a46ac3e01263720489d12d2434f8da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0276ddb753573f4e0e7e13a5fa67b2c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga0276ddb753573f4e0e7e13a5fa67b2c8">XCANPS_AFIR1_OFFSET</a>&#160;&#160;&#160;0x00000068U</td></tr>
<tr class="memdesc:ga0276ddb753573f4e0e7e13a5fa67b2c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter ID 1.  <a href="group__canps__v3__5.html#ga0276ddb753573f4e0e7e13a5fa67b2c8"></a><br/></td></tr>
<tr class="separator:ga0276ddb753573f4e0e7e13a5fa67b2c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb3aa3cbaec57000d6277186cec0d9bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaeb3aa3cbaec57000d6277186cec0d9bc">XCANPS_AFMR2_OFFSET</a>&#160;&#160;&#160;0x0000006CU</td></tr>
<tr class="memdesc:gaeb3aa3cbaec57000d6277186cec0d9bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter Mask 2.  <a href="group__canps__v3__5.html#gaeb3aa3cbaec57000d6277186cec0d9bc"></a><br/></td></tr>
<tr class="separator:gaeb3aa3cbaec57000d6277186cec0d9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3499a588eaaf69085cc430ebb307d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga4c3499a588eaaf69085cc430ebb307d4">XCANPS_AFIR2_OFFSET</a>&#160;&#160;&#160;0x00000070U</td></tr>
<tr class="memdesc:ga4c3499a588eaaf69085cc430ebb307d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter ID 2.  <a href="group__canps__v3__5.html#ga4c3499a588eaaf69085cc430ebb307d4"></a><br/></td></tr>
<tr class="separator:ga4c3499a588eaaf69085cc430ebb307d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e207d923ee0ac71efb22f54e1026189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga7e207d923ee0ac71efb22f54e1026189">XCANPS_AFMR3_OFFSET</a>&#160;&#160;&#160;0x00000074U</td></tr>
<tr class="memdesc:ga7e207d923ee0ac71efb22f54e1026189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter Mask 3.  <a href="group__canps__v3__5.html#ga7e207d923ee0ac71efb22f54e1026189"></a><br/></td></tr>
<tr class="separator:ga7e207d923ee0ac71efb22f54e1026189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccf7c7b51e73147c839cf304434e197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga3ccf7c7b51e73147c839cf304434e197">XCANPS_AFIR3_OFFSET</a>&#160;&#160;&#160;0x00000078U</td></tr>
<tr class="memdesc:ga3ccf7c7b51e73147c839cf304434e197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter ID 3.  <a href="group__canps__v3__5.html#ga3ccf7c7b51e73147c839cf304434e197"></a><br/></td></tr>
<tr class="separator:ga3ccf7c7b51e73147c839cf304434e197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebde5cf5bdaa29b3701b33609a4416c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaebde5cf5bdaa29b3701b33609a4416c0">XCANPS_AFMR4_OFFSET</a>&#160;&#160;&#160;0x0000007CU</td></tr>
<tr class="memdesc:gaebde5cf5bdaa29b3701b33609a4416c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter Mask 4.  <a href="group__canps__v3__5.html#gaebde5cf5bdaa29b3701b33609a4416c0"></a><br/></td></tr>
<tr class="separator:gaebde5cf5bdaa29b3701b33609a4416c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0df09bfd99ee8271149cd25cc0cde463"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga0df09bfd99ee8271149cd25cc0cde463">XCANPS_AFIR4_OFFSET</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga0df09bfd99ee8271149cd25cc0cde463"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter ID 4.  <a href="group__canps__v3__5.html#ga0df09bfd99ee8271149cd25cc0cde463"></a><br/></td></tr>
<tr class="separator:ga0df09bfd99ee8271149cd25cc0cde463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Software Reset Register (SRR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:gaa8660e9bf0230cccd37ef328184411ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaa8660e9bf0230cccd37ef328184411ca">XCANPS_SRR_CEN_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gaa8660e9bf0230cccd37ef328184411ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Can Enable.  <a href="group__canps__v3__5.html#gaa8660e9bf0230cccd37ef328184411ca"></a><br/></td></tr>
<tr class="separator:gaa8660e9bf0230cccd37ef328184411ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f344431790c6daf1fa330afdafa0bb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga4f344431790c6daf1fa330afdafa0bb6">XCANPS_SRR_SRST_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga4f344431790c6daf1fa330afdafa0bb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset.  <a href="group__canps__v3__5.html#ga4f344431790c6daf1fa330afdafa0bb6"></a><br/></td></tr>
<tr class="separator:ga4f344431790c6daf1fa330afdafa0bb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mode Select Register (MSR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:ga68373b2f799e7da7d8c508ebcd1dc4f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga68373b2f799e7da7d8c508ebcd1dc4f7">XCANPS_MSR_SNOOP_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga68373b2f799e7da7d8c508ebcd1dc4f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Snoop Mode Select.  <a href="group__canps__v3__5.html#ga68373b2f799e7da7d8c508ebcd1dc4f7"></a><br/></td></tr>
<tr class="separator:ga68373b2f799e7da7d8c508ebcd1dc4f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga860c6a31f77ddf683c86b8001bdf67e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga860c6a31f77ddf683c86b8001bdf67e7">XCANPS_MSR_LBACK_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga860c6a31f77ddf683c86b8001bdf67e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loop Back Mode Select.  <a href="group__canps__v3__5.html#ga860c6a31f77ddf683c86b8001bdf67e7"></a><br/></td></tr>
<tr class="separator:ga860c6a31f77ddf683c86b8001bdf67e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36c6eced1dfccdfc5729e56795b5ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaf36c6eced1dfccdfc5729e56795b5ee5">XCANPS_MSR_SLEEP_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf36c6eced1dfccdfc5729e56795b5ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Mode Select.  <a href="group__canps__v3__5.html#gaf36c6eced1dfccdfc5729e56795b5ee5"></a><br/></td></tr>
<tr class="separator:gaf36c6eced1dfccdfc5729e56795b5ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Baud Rate Prescaler register (BRPR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:ga94395d3db59f8f9ecbfea9daabe267fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga94395d3db59f8f9ecbfea9daabe267fa">XCANPS_BRPR_BRP_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga94395d3db59f8f9ecbfea9daabe267fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baud Rate Prescaler.  <a href="group__canps__v3__5.html#ga94395d3db59f8f9ecbfea9daabe267fa"></a><br/></td></tr>
<tr class="separator:ga94395d3db59f8f9ecbfea9daabe267fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit Timing Register (BTR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:gab2fa448aceee2ee7380128f1f56ab76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gab2fa448aceee2ee7380128f1f56ab76c">XCANPS_BTR_SJW_MASK</a>&#160;&#160;&#160;0x00000180U</td></tr>
<tr class="memdesc:gab2fa448aceee2ee7380128f1f56ab76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Synchronization Jump Width.  <a href="group__canps__v3__5.html#gab2fa448aceee2ee7380128f1f56ab76c"></a><br/></td></tr>
<tr class="separator:gab2fa448aceee2ee7380128f1f56ab76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef7d7d60affa993ff2a9ca913bef3ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacef7d7d60affa993ff2a9ca913bef3ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_BTR_SJW_SHIFT</b>&#160;&#160;&#160;7U</td></tr>
<tr class="separator:gacef7d7d60affa993ff2a9ca913bef3ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d9027df8de8ce8fb521677251601aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gac1d9027df8de8ce8fb521677251601aa">XCANPS_BTR_TS2_MASK</a>&#160;&#160;&#160;0x00000070U</td></tr>
<tr class="memdesc:gac1d9027df8de8ce8fb521677251601aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time Segment 2.  <a href="group__canps__v3__5.html#gac1d9027df8de8ce8fb521677251601aa"></a><br/></td></tr>
<tr class="separator:gac1d9027df8de8ce8fb521677251601aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c1d508084a512e4f62a8a7376c396e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c1d508084a512e4f62a8a7376c396e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_BTR_TS2_SHIFT</b>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:ga1c1d508084a512e4f62a8a7376c396e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00268720875bafc99c8bb93d8d1094e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaa00268720875bafc99c8bb93d8d1094e">XCANPS_BTR_TS1_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:gaa00268720875bafc99c8bb93d8d1094e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time Segment 1.  <a href="group__canps__v3__5.html#gaa00268720875bafc99c8bb93d8d1094e"></a><br/></td></tr>
<tr class="separator:gaa00268720875bafc99c8bb93d8d1094e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Error Counter Register (ECR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:ga431d070fafedc970ffbd0b4332aece9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga431d070fafedc970ffbd0b4332aece9e">XCANPS_ECR_REC_MASK</a>&#160;&#160;&#160;0x0000FF00U</td></tr>
<tr class="memdesc:ga431d070fafedc970ffbd0b4332aece9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Error Counter.  <a href="group__canps__v3__5.html#ga431d070fafedc970ffbd0b4332aece9e"></a><br/></td></tr>
<tr class="separator:ga431d070fafedc970ffbd0b4332aece9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d881e7ccf954df2f22ddf66b9edc6fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d881e7ccf954df2f22ddf66b9edc6fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_ECR_REC_SHIFT</b>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:ga8d881e7ccf954df2f22ddf66b9edc6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978194cae1bbb8c72bbf5606bbcb95fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga978194cae1bbb8c72bbf5606bbcb95fb">XCANPS_ECR_TEC_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga978194cae1bbb8c72bbf5606bbcb95fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Error Counter.  <a href="group__canps__v3__5.html#ga978194cae1bbb8c72bbf5606bbcb95fb"></a><br/></td></tr>
<tr class="separator:ga978194cae1bbb8c72bbf5606bbcb95fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Error Status Register (ESR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:ga5bcb1b889c3e08833d9e043372b183e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga5bcb1b889c3e08833d9e043372b183e4">XCANPS_ESR_ACKER_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga5bcb1b889c3e08833d9e043372b183e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ACK Error.  <a href="group__canps__v3__5.html#ga5bcb1b889c3e08833d9e043372b183e4"></a><br/></td></tr>
<tr class="separator:ga5bcb1b889c3e08833d9e043372b183e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a98d7041f10767396ae048179a3b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga89a98d7041f10767396ae048179a3b89">XCANPS_ESR_BERR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga89a98d7041f10767396ae048179a3b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Error.  <a href="group__canps__v3__5.html#ga89a98d7041f10767396ae048179a3b89"></a><br/></td></tr>
<tr class="separator:ga89a98d7041f10767396ae048179a3b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf556c44e2049c14c39d735be4b6e810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gabf556c44e2049c14c39d735be4b6e810">XCANPS_ESR_STER_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gabf556c44e2049c14c39d735be4b6e810"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stuff Error.  <a href="group__canps__v3__5.html#gabf556c44e2049c14c39d735be4b6e810"></a><br/></td></tr>
<tr class="separator:gabf556c44e2049c14c39d735be4b6e810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8e78fa8cf400ca661beb1a23feb95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga9f8e78fa8cf400ca661beb1a23feb95e">XCANPS_ESR_FMER_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga9f8e78fa8cf400ca661beb1a23feb95e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Form Error.  <a href="group__canps__v3__5.html#ga9f8e78fa8cf400ca661beb1a23feb95e"></a><br/></td></tr>
<tr class="separator:ga9f8e78fa8cf400ca661beb1a23feb95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabf3de36b51ec7f67d520625cec08c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gadabf3de36b51ec7f67d520625cec08c4">XCANPS_ESR_CRCER_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gadabf3de36b51ec7f67d520625cec08c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC Error.  <a href="group__canps__v3__5.html#gadabf3de36b51ec7f67d520625cec08c4"></a><br/></td></tr>
<tr class="separator:gadabf3de36b51ec7f67d520625cec08c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status Register (SR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:ga94ac17fbb55d32c3b00cd9209240b99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga94ac17fbb55d32c3b00cd9209240b99e">XCANPS_SR_SNOOP_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:ga94ac17fbb55d32c3b00cd9209240b99e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Snoop Mask.  <a href="group__canps__v3__5.html#ga94ac17fbb55d32c3b00cd9209240b99e"></a><br/></td></tr>
<tr class="separator:ga94ac17fbb55d32c3b00cd9209240b99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395ca492e1b1699df527987b3d1b5982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga395ca492e1b1699df527987b3d1b5982">XCANPS_SR_ACFBSY_MASK</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="memdesc:ga395ca492e1b1699df527987b3d1b5982"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acceptance Filter busy.  <a href="group__canps__v3__5.html#ga395ca492e1b1699df527987b3d1b5982"></a><br/></td></tr>
<tr class="separator:ga395ca492e1b1699df527987b3d1b5982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9255c34d0981002d1b06825ba872c53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gad9255c34d0981002d1b06825ba872c53">XCANPS_SR_TXFLL_MASK</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memdesc:gad9255c34d0981002d1b06825ba872c53"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO is full.  <a href="group__canps__v3__5.html#gad9255c34d0981002d1b06825ba872c53"></a><br/></td></tr>
<tr class="separator:gad9255c34d0981002d1b06825ba872c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1785ab9ad6f36795a567d7503afda2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga1785ab9ad6f36795a567d7503afda2b8">XCANPS_SR_TXBFLL_MASK</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="memdesc:ga1785ab9ad6f36795a567d7503afda2b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX High Priority Buffer full.  <a href="group__canps__v3__5.html#ga1785ab9ad6f36795a567d7503afda2b8"></a><br/></td></tr>
<tr class="separator:ga1785ab9ad6f36795a567d7503afda2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d3e067e1af42eb938703bd67dcd44f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga30d3e067e1af42eb938703bd67dcd44f">XCANPS_SR_ESTAT_MASK</a>&#160;&#160;&#160;0x00000180U</td></tr>
<tr class="memdesc:ga30d3e067e1af42eb938703bd67dcd44f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Status.  <a href="group__canps__v3__5.html#ga30d3e067e1af42eb938703bd67dcd44f"></a><br/></td></tr>
<tr class="separator:ga30d3e067e1af42eb938703bd67dcd44f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a7040d6bc97c1a14d3e0202938cd2eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a7040d6bc97c1a14d3e0202938cd2eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_SR_ESTAT_SHIFT</b>&#160;&#160;&#160;7U</td></tr>
<tr class="separator:ga8a7040d6bc97c1a14d3e0202938cd2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4458d7f97a53daf578629a72116ef6b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga4458d7f97a53daf578629a72116ef6b0">XCANPS_SR_ERRWRN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga4458d7f97a53daf578629a72116ef6b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Warning.  <a href="group__canps__v3__5.html#ga4458d7f97a53daf578629a72116ef6b0"></a><br/></td></tr>
<tr class="separator:ga4458d7f97a53daf578629a72116ef6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fed347617a45fbd4aed22079e84e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga1fed347617a45fbd4aed22079e84e60c">XCANPS_SR_BBSY_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga1fed347617a45fbd4aed22079e84e60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus Busy.  <a href="group__canps__v3__5.html#ga1fed347617a45fbd4aed22079e84e60c"></a><br/></td></tr>
<tr class="separator:ga1fed347617a45fbd4aed22079e84e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e46e3e1025b91629fd927a10d9790ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga1e46e3e1025b91629fd927a10d9790ba">XCANPS_SR_BIDLE_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga1e46e3e1025b91629fd927a10d9790ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus Idle.  <a href="group__canps__v3__5.html#ga1e46e3e1025b91629fd927a10d9790ba"></a><br/></td></tr>
<tr class="separator:ga1e46e3e1025b91629fd927a10d9790ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6431dce1e634178247a140c6635597e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga6431dce1e634178247a140c6635597e4">XCANPS_SR_NORMAL_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga6431dce1e634178247a140c6635597e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal Mode.  <a href="group__canps__v3__5.html#ga6431dce1e634178247a140c6635597e4"></a><br/></td></tr>
<tr class="separator:ga6431dce1e634178247a140c6635597e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19dc6a17f0d0d01e89fd1d667ed335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga5c19dc6a17f0d0d01e89fd1d667ed335">XCANPS_SR_SLEEP_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga5c19dc6a17f0d0d01e89fd1d667ed335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Mode.  <a href="group__canps__v3__5.html#ga5c19dc6a17f0d0d01e89fd1d667ed335"></a><br/></td></tr>
<tr class="separator:ga5c19dc6a17f0d0d01e89fd1d667ed335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaad1372ab538abe678de61e874d2031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaaaad1372ab538abe678de61e874d2031">XCANPS_SR_LBACK_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gaaaad1372ab538abe678de61e874d2031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loop Back Mode.  <a href="group__canps__v3__5.html#gaaaad1372ab538abe678de61e874d2031"></a><br/></td></tr>
<tr class="separator:gaaaad1372ab538abe678de61e874d2031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga370aed28013318d6fccaddb6c39dd8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga370aed28013318d6fccaddb6c39dd8f4">XCANPS_SR_CONFIG_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga370aed28013318d6fccaddb6c39dd8f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Mode.  <a href="group__canps__v3__5.html#ga370aed28013318d6fccaddb6c39dd8f4"></a><br/></td></tr>
<tr class="separator:ga370aed28013318d6fccaddb6c39dd8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interrupt Status/Enable/Clear Register Bit Definitions and Masks</div></td></tr>
<tr class="memitem:gaae5de1da0ece29ccfca9d884c55b9bf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaae5de1da0ece29ccfca9d884c55b9bf8">XCANPS_IXR_TXFEMP_MASK</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:gaae5de1da0ece29ccfca9d884c55b9bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Fifo Empty Interrupt.  <a href="group__canps__v3__5.html#gaae5de1da0ece29ccfca9d884c55b9bf8"></a><br/></td></tr>
<tr class="separator:gaae5de1da0ece29ccfca9d884c55b9bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0079b661baab2a690b6beab2e259e86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gae0079b661baab2a690b6beab2e259e86">XCANPS_IXR_TXFWMEMP_MASK</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="memdesc:gae0079b661baab2a690b6beab2e259e86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Fifo Watermark Empty.  <a href="group__canps__v3__5.html#gae0079b661baab2a690b6beab2e259e86"></a><br/></td></tr>
<tr class="separator:gae0079b661baab2a690b6beab2e259e86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe154f7d522c1a8e7e26f20d1e8df897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gafe154f7d522c1a8e7e26f20d1e8df897">XCANPS_IXR_RXFWMFLL_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:gafe154f7d522c1a8e7e26f20d1e8df897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx FIFO Watermark Full.  <a href="group__canps__v3__5.html#gafe154f7d522c1a8e7e26f20d1e8df897"></a><br/></td></tr>
<tr class="separator:gafe154f7d522c1a8e7e26f20d1e8df897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa85aec590359fff45d33d12edb43d1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaa85aec590359fff45d33d12edb43d1fd">XCANPS_IXR_WKUP_MASK</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="memdesc:gaa85aec590359fff45d33d12edb43d1fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wake up Interrupt.  <a href="group__canps__v3__5.html#gaa85aec590359fff45d33d12edb43d1fd"></a><br/></td></tr>
<tr class="separator:gaa85aec590359fff45d33d12edb43d1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a79d0a328234c542de4a6a0615791c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga83a79d0a328234c542de4a6a0615791c">XCANPS_IXR_SLP_MASK</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="memdesc:ga83a79d0a328234c542de4a6a0615791c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep Interrupt.  <a href="group__canps__v3__5.html#ga83a79d0a328234c542de4a6a0615791c"></a><br/></td></tr>
<tr class="separator:ga83a79d0a328234c542de4a6a0615791c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438360dd41b95c4e5794ed038e311cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga438360dd41b95c4e5794ed038e311cf1">XCANPS_IXR_BSOFF_MASK</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="memdesc:ga438360dd41b95c4e5794ed038e311cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus Off Interrupt.  <a href="group__canps__v3__5.html#ga438360dd41b95c4e5794ed038e311cf1"></a><br/></td></tr>
<tr class="separator:ga438360dd41b95c4e5794ed038e311cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8ec6f644bc0212dce402d138716aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga5f8ec6f644bc0212dce402d138716aa4">XCANPS_IXR_ERROR_MASK</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:ga5f8ec6f644bc0212dce402d138716aa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Interrupt.  <a href="group__canps__v3__5.html#ga5f8ec6f644bc0212dce402d138716aa4"></a><br/></td></tr>
<tr class="separator:ga5f8ec6f644bc0212dce402d138716aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63bd136fc25bca2796bce56d60a31ea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga63bd136fc25bca2796bce56d60a31ea6">XCANPS_IXR_RXNEMP_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga63bd136fc25bca2796bce56d60a31ea6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO Not Empty Interrupt.  <a href="group__canps__v3__5.html#ga63bd136fc25bca2796bce56d60a31ea6"></a><br/></td></tr>
<tr class="separator:ga63bd136fc25bca2796bce56d60a31ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380edfd096c837c735e9f50fcae4bd89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga380edfd096c837c735e9f50fcae4bd89">XCANPS_IXR_RXOFLW_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga380edfd096c837c735e9f50fcae4bd89"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO Overflow Interrupt.  <a href="group__canps__v3__5.html#ga380edfd096c837c735e9f50fcae4bd89"></a><br/></td></tr>
<tr class="separator:ga380edfd096c837c735e9f50fcae4bd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb093abe285ffcc4acfbe92175a9ff3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gadb093abe285ffcc4acfbe92175a9ff3c">XCANPS_IXR_RXUFLW_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gadb093abe285ffcc4acfbe92175a9ff3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO Underflow Interrupt.  <a href="group__canps__v3__5.html#gadb093abe285ffcc4acfbe92175a9ff3c"></a><br/></td></tr>
<tr class="separator:gadb093abe285ffcc4acfbe92175a9ff3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68430463f29b1d8df291a50883f643ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga68430463f29b1d8df291a50883f643ac">XCANPS_IXR_RXOK_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga68430463f29b1d8df291a50883f643ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">New Message Received Intr.  <a href="group__canps__v3__5.html#ga68430463f29b1d8df291a50883f643ac"></a><br/></td></tr>
<tr class="separator:ga68430463f29b1d8df291a50883f643ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac7090cc527801acbb5209a75265072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga8ac7090cc527801acbb5209a75265072">XCANPS_IXR_TXBFLL_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga8ac7090cc527801acbb5209a75265072"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX High Priority Buf Full.  <a href="group__canps__v3__5.html#ga8ac7090cc527801acbb5209a75265072"></a><br/></td></tr>
<tr class="separator:ga8ac7090cc527801acbb5209a75265072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee9a029b99b8293db3aa66c34a1db7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga7ee9a029b99b8293db3aa66c34a1db7c">XCANPS_IXR_TXFLL_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga7ee9a029b99b8293db3aa66c34a1db7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO Full Interrupt.  <a href="group__canps__v3__5.html#ga7ee9a029b99b8293db3aa66c34a1db7c"></a><br/></td></tr>
<tr class="separator:ga7ee9a029b99b8293db3aa66c34a1db7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5270e4112cfc21e4a7ed8c168f2ccb10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga5270e4112cfc21e4a7ed8c168f2ccb10">XCANPS_IXR_TXOK_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga5270e4112cfc21e4a7ed8c168f2ccb10"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX Successful Interrupt.  <a href="group__canps__v3__5.html#ga5270e4112cfc21e4a7ed8c168f2ccb10"></a><br/></td></tr>
<tr class="separator:ga5270e4112cfc21e4a7ed8c168f2ccb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a9f40766aa79e63473f80e45d7a4cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga4a9f40766aa79e63473f80e45d7a4cb2">XCANPS_IXR_ARBLST_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga4a9f40766aa79e63473f80e45d7a4cb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration Lost Interrupt.  <a href="group__canps__v3__5.html#ga4a9f40766aa79e63473f80e45d7a4cb2"></a><br/></td></tr>
<tr class="separator:ga4a9f40766aa79e63473f80e45d7a4cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5dc6bddd01c5a2d54da6689c956be9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e5dc6bddd01c5a2d54da6689c956be9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_IXR_ALL</b></td></tr>
<tr class="separator:ga7e5dc6bddd01c5a2d54da6689c956be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Timestamp Control Register (TCR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:ga73ebdb9f11b9c769acc0d2cdc085fdc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga73ebdb9f11b9c769acc0d2cdc085fdc7">XCANPS_TCR_CTS_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga73ebdb9f11b9c769acc0d2cdc085fdc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Timestamp counter mask.  <a href="group__canps__v3__5.html#ga73ebdb9f11b9c769acc0d2cdc085fdc7"></a><br/></td></tr>
<tr class="separator:ga73ebdb9f11b9c769acc0d2cdc085fdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Watermark Register (WIR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:ga6d56baf5cc7a7eb6c54f3f2255e2291a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga6d56baf5cc7a7eb6c54f3f2255e2291a">XCANPS_WIR_FW_MASK</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga6d56baf5cc7a7eb6c54f3f2255e2291a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx Full Threshold mask.  <a href="group__canps__v3__5.html#ga6d56baf5cc7a7eb6c54f3f2255e2291a"></a><br/></td></tr>
<tr class="separator:ga6d56baf5cc7a7eb6c54f3f2255e2291a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47696ac14c38ae7091315ac7fb52c5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga47696ac14c38ae7091315ac7fb52c5c6">XCANPS_WIR_EW_MASK</a>&#160;&#160;&#160;0x00003F00U</td></tr>
<tr class="memdesc:ga47696ac14c38ae7091315ac7fb52c5c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Empty Threshold mask.  <a href="group__canps__v3__5.html#ga47696ac14c38ae7091315ac7fb52c5c6"></a><br/></td></tr>
<tr class="separator:ga47696ac14c38ae7091315ac7fb52c5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e6e7ab6cde78ab992a1084ec540ac68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga2e6e7ab6cde78ab992a1084ec540ac68">XCANPS_WIR_EW_SHIFT</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2e6e7ab6cde78ab992a1084ec540ac68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Empty Threshold shift.  <a href="group__canps__v3__5.html#ga2e6e7ab6cde78ab992a1084ec540ac68"></a><br/></td></tr>
<tr class="separator:ga2e6e7ab6cde78ab992a1084ec540ac68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Frame Identifier (TX High Priority Buffer/TX/RX/Acceptance Filter</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Mask/Acceptance Filter ID) </p>
</div></td></tr>
<tr class="memitem:ga03c570854310ffd7198a240aa3e5b450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga03c570854310ffd7198a240aa3e5b450">XCANPS_IDR_ID1_MASK</a>&#160;&#160;&#160;0xFFE00000U</td></tr>
<tr class="memdesc:ga03c570854310ffd7198a240aa3e5b450"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard Messg Identifier.  <a href="group__canps__v3__5.html#ga03c570854310ffd7198a240aa3e5b450"></a><br/></td></tr>
<tr class="separator:ga03c570854310ffd7198a240aa3e5b450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4941ee8f7d5736d356d6ab633a0ddcbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4941ee8f7d5736d356d6ab633a0ddcbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_IDR_ID1_SHIFT</b>&#160;&#160;&#160;21U</td></tr>
<tr class="separator:ga4941ee8f7d5736d356d6ab633a0ddcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77824652aaf9b68e9031e4c1ab52e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gad77824652aaf9b68e9031e4c1ab52e08">XCANPS_IDR_SRR_MASK</a>&#160;&#160;&#160;0x00100000U</td></tr>
<tr class="memdesc:gad77824652aaf9b68e9031e4c1ab52e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Substitute Remote TX Req.  <a href="group__canps__v3__5.html#gad77824652aaf9b68e9031e4c1ab52e08"></a><br/></td></tr>
<tr class="separator:gad77824652aaf9b68e9031e4c1ab52e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab747ed0dcfb5a078a77c4b192bbb05fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab747ed0dcfb5a078a77c4b192bbb05fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_IDR_SRR_SHIFT</b>&#160;&#160;&#160;20U</td></tr>
<tr class="separator:gab747ed0dcfb5a078a77c4b192bbb05fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a7ad9f02cb2b57195783ced2dff986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gae6a7ad9f02cb2b57195783ced2dff986">XCANPS_IDR_IDE_MASK</a>&#160;&#160;&#160;0x00080000U</td></tr>
<tr class="memdesc:gae6a7ad9f02cb2b57195783ced2dff986"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier Extension.  <a href="group__canps__v3__5.html#gae6a7ad9f02cb2b57195783ced2dff986"></a><br/></td></tr>
<tr class="separator:gae6a7ad9f02cb2b57195783ced2dff986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38afdb344a0ffc14fd74026903b48399"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38afdb344a0ffc14fd74026903b48399"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_IDR_IDE_SHIFT</b>&#160;&#160;&#160;19U</td></tr>
<tr class="separator:ga38afdb344a0ffc14fd74026903b48399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23de74a7d58119de9d629f830c28aa53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga23de74a7d58119de9d629f830c28aa53">XCANPS_IDR_ID2_MASK</a>&#160;&#160;&#160;0x0007FFFEU</td></tr>
<tr class="memdesc:ga23de74a7d58119de9d629f830c28aa53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended Message Ident.  <a href="group__canps__v3__5.html#ga23de74a7d58119de9d629f830c28aa53"></a><br/></td></tr>
<tr class="separator:ga23de74a7d58119de9d629f830c28aa53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f453f117b64787f8b2707e2e9ac510"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf1f453f117b64787f8b2707e2e9ac510"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_IDR_ID2_SHIFT</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:gaf1f453f117b64787f8b2707e2e9ac510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7c18bde3aed08f7411934f977145cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaf7c18bde3aed08f7411934f977145cc8">XCANPS_IDR_RTR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf7c18bde3aed08f7411934f977145cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remote TX Request.  <a href="group__canps__v3__5.html#gaf7c18bde3aed08f7411934f977145cc8"></a><br/></td></tr>
<tr class="separator:gaf7c18bde3aed08f7411934f977145cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Frame Data Length Code (TX High Priority Buffer/TX/RX)</div></td></tr>
<tr class="memitem:ga98d6f7c2e6040aed17c331ab39a52f60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga98d6f7c2e6040aed17c331ab39a52f60">XCANPS_DLCR_DLC_MASK</a>&#160;&#160;&#160;0xF0000000U</td></tr>
<tr class="memdesc:ga98d6f7c2e6040aed17c331ab39a52f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Length Code.  <a href="group__canps__v3__5.html#ga98d6f7c2e6040aed17c331ab39a52f60"></a><br/></td></tr>
<tr class="separator:ga98d6f7c2e6040aed17c331ab39a52f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad609eaa96de046faa06b2450792594d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad609eaa96de046faa06b2450792594d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_DLCR_DLC_SHIFT</b>&#160;&#160;&#160;28U</td></tr>
<tr class="separator:gad609eaa96de046faa06b2450792594d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2000262a11f01d0b8a890445292b95f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gae2000262a11f01d0b8a890445292b95f">XCANPS_DLCR_TIMESTAMP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gae2000262a11f01d0b8a890445292b95f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timestamp Mask (Rx only)  <a href="group__canps__v3__5.html#gae2000262a11f01d0b8a890445292b95f"></a><br/></td></tr>
<tr class="separator:gae2000262a11f01d0b8a890445292b95f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Frame Data Word 1 (TX High Priority Buffer/TX/RX)</div></td></tr>
<tr class="memitem:gabfe44e5fafc88252567d9313d7b4ce94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gabfe44e5fafc88252567d9313d7b4ce94">XCANPS_DW1R_DB0_MASK</a>&#160;&#160;&#160;0xFF000000U</td></tr>
<tr class="memdesc:gabfe44e5fafc88252567d9313d7b4ce94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Byte 0.  <a href="group__canps__v3__5.html#gabfe44e5fafc88252567d9313d7b4ce94"></a><br/></td></tr>
<tr class="separator:gabfe44e5fafc88252567d9313d7b4ce94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41a13316b9a1b674e86ac761e6b03de3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41a13316b9a1b674e86ac761e6b03de3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_DW1R_DB0_SHIFT</b>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:ga41a13316b9a1b674e86ac761e6b03de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga024e13e45dab4d19b67d8a15ddbb139e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga024e13e45dab4d19b67d8a15ddbb139e">XCANPS_DW1R_DB1_MASK</a>&#160;&#160;&#160;0x00FF0000U</td></tr>
<tr class="memdesc:ga024e13e45dab4d19b67d8a15ddbb139e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Byte 1.  <a href="group__canps__v3__5.html#ga024e13e45dab4d19b67d8a15ddbb139e"></a><br/></td></tr>
<tr class="separator:ga024e13e45dab4d19b67d8a15ddbb139e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1cf2207a65a7697c054b50e93fc300"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade1cf2207a65a7697c054b50e93fc300"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_DW1R_DB1_SHIFT</b>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:gade1cf2207a65a7697c054b50e93fc300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0843860eb96f41e0a324185dc568ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga9c0843860eb96f41e0a324185dc568ff">XCANPS_DW1R_DB2_MASK</a>&#160;&#160;&#160;0x0000FF00U</td></tr>
<tr class="memdesc:ga9c0843860eb96f41e0a324185dc568ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Byte 2.  <a href="group__canps__v3__5.html#ga9c0843860eb96f41e0a324185dc568ff"></a><br/></td></tr>
<tr class="separator:ga9c0843860eb96f41e0a324185dc568ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabb26c591b255e1c5d0cde9cd7555d68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabb26c591b255e1c5d0cde9cd7555d68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_DW1R_DB2_SHIFT</b>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:gaabb26c591b255e1c5d0cde9cd7555d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b91a27b6a7bbd6fcaf559851448d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gad3b91a27b6a7bbd6fcaf559851448d29">XCANPS_DW1R_DB3_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gad3b91a27b6a7bbd6fcaf559851448d29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Byte 3.  <a href="group__canps__v3__5.html#gad3b91a27b6a7bbd6fcaf559851448d29"></a><br/></td></tr>
<tr class="separator:gad3b91a27b6a7bbd6fcaf559851448d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN Frame Data Word 2 (TX High Priority Buffer/TX/RX)</div></td></tr>
<tr class="memitem:ga758ca7ff3994295f328f44ee77a8a4a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga758ca7ff3994295f328f44ee77a8a4a9">XCANPS_DW2R_DB4_MASK</a>&#160;&#160;&#160;0xFF000000U</td></tr>
<tr class="memdesc:ga758ca7ff3994295f328f44ee77a8a4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Byte 4.  <a href="group__canps__v3__5.html#ga758ca7ff3994295f328f44ee77a8a4a9"></a><br/></td></tr>
<tr class="separator:ga758ca7ff3994295f328f44ee77a8a4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b59b48427b11f88ce092aedadb19d09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b59b48427b11f88ce092aedadb19d09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_DW2R_DB4_SHIFT</b>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:ga1b59b48427b11f88ce092aedadb19d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf30904663d3fb9139dddd22035abe323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gaf30904663d3fb9139dddd22035abe323">XCANPS_DW2R_DB5_MASK</a>&#160;&#160;&#160;0x00FF0000U</td></tr>
<tr class="memdesc:gaf30904663d3fb9139dddd22035abe323"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Byte 5.  <a href="group__canps__v3__5.html#gaf30904663d3fb9139dddd22035abe323"></a><br/></td></tr>
<tr class="separator:gaf30904663d3fb9139dddd22035abe323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b1a54a7891d3c2c39fdb026c58abf3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39b1a54a7891d3c2c39fdb026c58abf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_DW2R_DB5_SHIFT</b>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:ga39b1a54a7891d3c2c39fdb026c58abf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a82b59a9f09988b49bca491c3a5577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga25a82b59a9f09988b49bca491c3a5577">XCANPS_DW2R_DB6_MASK</a>&#160;&#160;&#160;0x0000FF00U</td></tr>
<tr class="memdesc:ga25a82b59a9f09988b49bca491c3a5577"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Byte 6.  <a href="group__canps__v3__5.html#ga25a82b59a9f09988b49bca491c3a5577"></a><br/></td></tr>
<tr class="separator:ga25a82b59a9f09988b49bca491c3a5577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f69e33ffd709c6056746b9e32328dd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f69e33ffd709c6056746b9e32328dd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_DW2R_DB6_SHIFT</b>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:ga1f69e33ffd709c6056746b9e32328dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43fb550275bf4ba6b672988096b6509d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga43fb550275bf4ba6b672988096b6509d">XCANPS_DW2R_DB7_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga43fb550275bf4ba6b672988096b6509d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Byte 7.  <a href="group__canps__v3__5.html#ga43fb550275bf4ba6b672988096b6509d"></a><br/></td></tr>
<tr class="separator:ga43fb550275bf4ba6b672988096b6509d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Acceptance Filter Register (AFR) Bit Definitions and Masks</div></td></tr>
<tr class="memitem:ga5e43518568ed23a47adea5a9d16e5036"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga5e43518568ed23a47adea5a9d16e5036">XCANPS_AFR_UAF4_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga5e43518568ed23a47adea5a9d16e5036"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use Acceptance Filter No.4.  <a href="group__canps__v3__5.html#ga5e43518568ed23a47adea5a9d16e5036"></a><br/></td></tr>
<tr class="separator:ga5e43518568ed23a47adea5a9d16e5036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2436988a3530bb49220dc20dd878bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga4a2436988a3530bb49220dc20dd878bd">XCANPS_AFR_UAF3_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga4a2436988a3530bb49220dc20dd878bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use Acceptance Filter No.3.  <a href="group__canps__v3__5.html#ga4a2436988a3530bb49220dc20dd878bd"></a><br/></td></tr>
<tr class="separator:ga4a2436988a3530bb49220dc20dd878bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad179f930a2c29de945fabfddefc7d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga3ad179f930a2c29de945fabfddefc7d2">XCANPS_AFR_UAF2_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga3ad179f930a2c29de945fabfddefc7d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use Acceptance Filter No.2.  <a href="group__canps__v3__5.html#ga3ad179f930a2c29de945fabfddefc7d2"></a><br/></td></tr>
<tr class="separator:ga3ad179f930a2c29de945fabfddefc7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabde095aa619a3485599cf97c2bca57b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#gabde095aa619a3485599cf97c2bca57b5">XCANPS_AFR_UAF1_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gabde095aa619a3485599cf97c2bca57b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use Acceptance Filter No.1.  <a href="group__canps__v3__5.html#gabde095aa619a3485599cf97c2bca57b5"></a><br/></td></tr>
<tr class="separator:gabde095aa619a3485599cf97c2bca57b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf814ffa617dee9d66af1c579fa06b64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf814ffa617dee9d66af1c579fa06b64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XCANPS_AFR_UAF_ALL_MASK</b></td></tr>
<tr class="separator:gadf814ffa617dee9d66af1c579fa06b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CAN frame length constants</div></td></tr>
<tr class="memitem:ga87adc8cfc88e067c42ee749b5e59177a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga87adc8cfc88e067c42ee749b5e59177a">XCANPS_MAX_FRAME_SIZE</a>&#160;&#160;&#160;sizeof(u32)*16U</td></tr>
<tr class="memdesc:ga87adc8cfc88e067c42ee749b5e59177a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum CAN frame length in bytes.  <a href="group__canps__v3__5.html#ga87adc8cfc88e067c42ee749b5e59177a"></a><br/></td></tr>
<tr class="separator:ga87adc8cfc88e067c42ee749b5e59177a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga15c5dee7163ddf071ad33c3d0f884469"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__canps__v3__5.html#ga15c5dee7163ddf071ad33c3d0f884469">XCanPs_ResetHw</a> (UINTPTR BaseAddr)</td></tr>
<tr class="memdesc:ga15c5dee7163ddf071ad33c3d0f884469"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function resets the CAN device.  <a href="group__canps__v3__5.html#ga15c5dee7163ddf071ad33c3d0f884469"></a><br/></td></tr>
<tr class="separator:ga15c5dee7163ddf071ad33c3d0f884469"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
