INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab1/331_Lab1_yubo/331_Lab1_yubo.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module Subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab1/331_Lab1_yubo/331_Lab1_yubo.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CMPEN 331 Vivado Lab/331_Lab1/331_Lab1_yubo/331_Lab1_yubo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
