/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* CTS */
.set CTS__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set CTS__0__MASK, 0x08
.set CTS__0__PC, CYREG_PRT0_PC3
.set CTS__0__PORT, 0
.set CTS__0__SHIFT, 3
.set CTS__AG, CYREG_PRT0_AG
.set CTS__AMUX, CYREG_PRT0_AMUX
.set CTS__BIE, CYREG_PRT0_BIE
.set CTS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set CTS__BYP, CYREG_PRT0_BYP
.set CTS__CTL, CYREG_PRT0_CTL
.set CTS__DM0, CYREG_PRT0_DM0
.set CTS__DM1, CYREG_PRT0_DM1
.set CTS__DM2, CYREG_PRT0_DM2
.set CTS__DR, CYREG_PRT0_DR
.set CTS__INP_DIS, CYREG_PRT0_INP_DIS
.set CTS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set CTS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set CTS__LCD_EN, CYREG_PRT0_LCD_EN
.set CTS__MASK, 0x08
.set CTS__PORT, 0
.set CTS__PRT, CYREG_PRT0_PRT
.set CTS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set CTS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set CTS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set CTS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set CTS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set CTS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set CTS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set CTS__PS, CYREG_PRT0_PS
.set CTS__SHIFT, 3
.set CTS__SLW, CYREG_PRT0_SLW

/* DSR */
.set DSR__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set DSR__0__MASK, 0x20
.set DSR__0__PC, CYREG_PRT0_PC5
.set DSR__0__PORT, 0
.set DSR__0__SHIFT, 5
.set DSR__AG, CYREG_PRT0_AG
.set DSR__AMUX, CYREG_PRT0_AMUX
.set DSR__BIE, CYREG_PRT0_BIE
.set DSR__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DSR__BYP, CYREG_PRT0_BYP
.set DSR__CTL, CYREG_PRT0_CTL
.set DSR__DM0, CYREG_PRT0_DM0
.set DSR__DM1, CYREG_PRT0_DM1
.set DSR__DM2, CYREG_PRT0_DM2
.set DSR__DR, CYREG_PRT0_DR
.set DSR__INP_DIS, CYREG_PRT0_INP_DIS
.set DSR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DSR__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DSR__LCD_EN, CYREG_PRT0_LCD_EN
.set DSR__MASK, 0x20
.set DSR__PORT, 0
.set DSR__PRT, CYREG_PRT0_PRT
.set DSR__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DSR__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DSR__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DSR__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DSR__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DSR__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DSR__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DSR__PS, CYREG_PRT0_PS
.set DSR__SHIFT, 5
.set DSR__SLW, CYREG_PRT0_SLW

/* DTR */
.set DTR__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set DTR__0__MASK, 0x10
.set DTR__0__PC, CYREG_PRT0_PC4
.set DTR__0__PORT, 0
.set DTR__0__SHIFT, 4
.set DTR__AG, CYREG_PRT0_AG
.set DTR__AMUX, CYREG_PRT0_AMUX
.set DTR__BIE, CYREG_PRT0_BIE
.set DTR__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DTR__BYP, CYREG_PRT0_BYP
.set DTR__CTL, CYREG_PRT0_CTL
.set DTR__DM0, CYREG_PRT0_DM0
.set DTR__DM1, CYREG_PRT0_DM1
.set DTR__DM2, CYREG_PRT0_DM2
.set DTR__DR, CYREG_PRT0_DR
.set DTR__INP_DIS, CYREG_PRT0_INP_DIS
.set DTR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DTR__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DTR__LCD_EN, CYREG_PRT0_LCD_EN
.set DTR__MASK, 0x10
.set DTR__PORT, 0
.set DTR__PRT, CYREG_PRT0_PRT
.set DTR__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DTR__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DTR__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DTR__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DTR__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DTR__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DTR__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DTR__PS, CYREG_PRT0_PS
.set DTR__SHIFT, 4
.set DTR__SLW, CYREG_PRT0_SLW

/* LCD */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* RTS */
.set RTS__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set RTS__0__MASK, 0x04
.set RTS__0__PC, CYREG_PRT0_PC2
.set RTS__0__PORT, 0
.set RTS__0__SHIFT, 2
.set RTS__AG, CYREG_PRT0_AG
.set RTS__AMUX, CYREG_PRT0_AMUX
.set RTS__BIE, CYREG_PRT0_BIE
.set RTS__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RTS__BYP, CYREG_PRT0_BYP
.set RTS__CTL, CYREG_PRT0_CTL
.set RTS__DM0, CYREG_PRT0_DM0
.set RTS__DM1, CYREG_PRT0_DM1
.set RTS__DM2, CYREG_PRT0_DM2
.set RTS__DR, CYREG_PRT0_DR
.set RTS__INP_DIS, CYREG_PRT0_INP_DIS
.set RTS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RTS__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RTS__LCD_EN, CYREG_PRT0_LCD_EN
.set RTS__MASK, 0x04
.set RTS__PORT, 0
.set RTS__PRT, CYREG_PRT0_PRT
.set RTS__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RTS__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RTS__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RTS__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RTS__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RTS__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RTS__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RTS__PS, CYREG_PRT0_PS
.set RTS__SHIFT, 2
.set RTS__SLW, CYREG_PRT0_SLW

/* RXD */
.set RXD__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set RXD__0__MASK, 0x02
.set RXD__0__PC, CYREG_PRT0_PC1
.set RXD__0__PORT, 0
.set RXD__0__SHIFT, 1
.set RXD__AG, CYREG_PRT0_AG
.set RXD__AMUX, CYREG_PRT0_AMUX
.set RXD__BIE, CYREG_PRT0_BIE
.set RXD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RXD__BYP, CYREG_PRT0_BYP
.set RXD__CTL, CYREG_PRT0_CTL
.set RXD__DM0, CYREG_PRT0_DM0
.set RXD__DM1, CYREG_PRT0_DM1
.set RXD__DM2, CYREG_PRT0_DM2
.set RXD__DR, CYREG_PRT0_DR
.set RXD__INP_DIS, CYREG_PRT0_INP_DIS
.set RXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RXD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RXD__LCD_EN, CYREG_PRT0_LCD_EN
.set RXD__MASK, 0x02
.set RXD__PORT, 0
.set RXD__PRT, CYREG_PRT0_PRT
.set RXD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RXD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RXD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RXD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RXD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RXD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RXD__PS, CYREG_PRT0_PS
.set RXD__SHIFT, 1
.set RXD__SLW, CYREG_PRT0_SLW

/* TXD */
.set TXD__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set TXD__0__MASK, 0x01
.set TXD__0__PC, CYREG_PRT0_PC0
.set TXD__0__PORT, 0
.set TXD__0__SHIFT, 0
.set TXD__AG, CYREG_PRT0_AG
.set TXD__AMUX, CYREG_PRT0_AMUX
.set TXD__BIE, CYREG_PRT0_BIE
.set TXD__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TXD__BYP, CYREG_PRT0_BYP
.set TXD__CTL, CYREG_PRT0_CTL
.set TXD__DM0, CYREG_PRT0_DM0
.set TXD__DM1, CYREG_PRT0_DM1
.set TXD__DM2, CYREG_PRT0_DM2
.set TXD__DR, CYREG_PRT0_DR
.set TXD__INP_DIS, CYREG_PRT0_INP_DIS
.set TXD__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TXD__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TXD__LCD_EN, CYREG_PRT0_LCD_EN
.set TXD__MASK, 0x01
.set TXD__PORT, 0
.set TXD__PRT, CYREG_PRT0_PRT
.set TXD__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TXD__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TXD__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TXD__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TXD__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TXD__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TXD__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TXD__PS, CYREG_PRT0_PS
.set TXD__SHIFT, 0
.set TXD__SLW, CYREG_PRT0_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB01_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB01_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB01_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB01_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB01_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB01_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB01_ST
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB02_A0
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB02_A1
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB02_D0
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB02_D1
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB02_F0
.set UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB02_F1
.set UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_DEBUG_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_DEBUG_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set UART_DEBUG_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set UART_DEBUG_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_DEBUG_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set UART_DEBUG_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set UART_DEBUG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_DEBUG_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_DEBUG_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set UART_DEBUG_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set UART_DEBUG_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_DEBUG_BUART_sTX_TxSts__0__POS, 0
.set UART_DEBUG_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_DEBUG_BUART_sTX_TxSts__1__POS, 1
.set UART_DEBUG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_DEBUG_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_DEBUG_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_DEBUG_BUART_sTX_TxSts__2__POS, 2
.set UART_DEBUG_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_DEBUG_BUART_sTX_TxSts__3__POS, 3
.set UART_DEBUG_BUART_sTX_TxSts__MASK, 0x0F
.set UART_DEBUG_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_DEBUG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_DEBUG_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_DEBUG_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_DEBUG_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_DEBUG_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_DEBUG_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_DEBUG_IntClock__INDEX, 0x01
.set UART_DEBUG_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_DEBUG_IntClock__PM_ACT_MSK, 0x02
.set UART_DEBUG_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_DEBUG_IntClock__PM_STBY_MSK, 0x02
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x00
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x01
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x01
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SIM_DET */
.set SIM_DET__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set SIM_DET__0__MASK, 0x40
.set SIM_DET__0__PC, CYREG_PRT0_PC6
.set SIM_DET__0__PORT, 0
.set SIM_DET__0__SHIFT, 6
.set SIM_DET__AG, CYREG_PRT0_AG
.set SIM_DET__AMUX, CYREG_PRT0_AMUX
.set SIM_DET__BIE, CYREG_PRT0_BIE
.set SIM_DET__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SIM_DET__BYP, CYREG_PRT0_BYP
.set SIM_DET__CTL, CYREG_PRT0_CTL
.set SIM_DET__DM0, CYREG_PRT0_DM0
.set SIM_DET__DM1, CYREG_PRT0_DM1
.set SIM_DET__DM2, CYREG_PRT0_DM2
.set SIM_DET__DR, CYREG_PRT0_DR
.set SIM_DET__INP_DIS, CYREG_PRT0_INP_DIS
.set SIM_DET__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SIM_DET__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SIM_DET__LCD_EN, CYREG_PRT0_LCD_EN
.set SIM_DET__MASK, 0x40
.set SIM_DET__PORT, 0
.set SIM_DET__PRT, CYREG_PRT0_PRT
.set SIM_DET__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SIM_DET__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SIM_DET__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SIM_DET__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SIM_DET__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SIM_DET__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SIM_DET__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SIM_DET__PS, CYREG_PRT0_PS
.set SIM_DET__SHIFT, 6
.set SIM_DET__SLW, CYREG_PRT0_SLW

/* TX_DEBUG */
.set TX_DEBUG__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set TX_DEBUG__0__MASK, 0x80
.set TX_DEBUG__0__PC, CYREG_PRT0_PC7
.set TX_DEBUG__0__PORT, 0
.set TX_DEBUG__0__SHIFT, 7
.set TX_DEBUG__AG, CYREG_PRT0_AG
.set TX_DEBUG__AMUX, CYREG_PRT0_AMUX
.set TX_DEBUG__BIE, CYREG_PRT0_BIE
.set TX_DEBUG__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TX_DEBUG__BYP, CYREG_PRT0_BYP
.set TX_DEBUG__CTL, CYREG_PRT0_CTL
.set TX_DEBUG__DM0, CYREG_PRT0_DM0
.set TX_DEBUG__DM1, CYREG_PRT0_DM1
.set TX_DEBUG__DM2, CYREG_PRT0_DM2
.set TX_DEBUG__DR, CYREG_PRT0_DR
.set TX_DEBUG__INP_DIS, CYREG_PRT0_INP_DIS
.set TX_DEBUG__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TX_DEBUG__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TX_DEBUG__LCD_EN, CYREG_PRT0_LCD_EN
.set TX_DEBUG__MASK, 0x80
.set TX_DEBUG__PORT, 0
.set TX_DEBUG__PRT, CYREG_PRT0_PRT
.set TX_DEBUG__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TX_DEBUG__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TX_DEBUG__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TX_DEBUG__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TX_DEBUG__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TX_DEBUG__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TX_DEBUG__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TX_DEBUG__PS, CYREG_PRT0_PS
.set TX_DEBUG__SHIFT, 7
.set TX_DEBUG__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x4000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000001
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x1000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
