$date
	Wed Jul  8 19:56:07 2015
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var wire 1 ! CLOCK $end
$var wire 4 " VGA_B [3:0] $end
$var wire 1 # VGA_BLANK $end
$var wire 1 $ VGA_CLK $end
$var wire 4 % VGA_G [3:0] $end
$var wire 1 & VGA_HS $end
$var wire 4 ' VGA_R [3:0] $end
$var wire 1 ( VGA_SYNC $end
$var wire 1 ) VGA_VS $end
$var wire 6 * opcode [5:0] $end
$var wire 8 + s1 [7:0] $end
$var wire 8 , s2 [7:0] $end
$var wire 8 - s3 [7:0] $end
$var wire 8 . s4 [7:0] $end
$var wire 1 / z $end
$var reg 1 0 clk $end
$var reg 8 1 e1 [7:0] $end
$var reg 8 2 e2 [7:0] $end
$var reg 8 3 e3 [7:0] $end
$var reg 8 4 e4 [7:0] $end
$var reg 1 5 reset $end
$var reg 1 6 vgae $end
$scope module cpu_vga_ $end
$var wire 4 7 VGA_B [3:0] $end
$var wire 1 # VGA_BLANK $end
$var wire 1 $ VGA_CLK $end
$var wire 1 ! VGA_CLOCK $end
$var wire 4 8 VGA_G [3:0] $end
$var wire 1 ) VGA_HS $end
$var wire 4 9 VGA_R [3:0] $end
$var wire 1 ( VGA_SYNC $end
$var wire 1 & VGA_VS $end
$var wire 1 : clk $end
$var wire 4 ; e1 [3:0] $end
$var wire 4 < e2 [3:0] $end
$var wire 2 = e3 [1:0] $end
$var wire 8 > e4 [7:0] $end
$var wire 8 ? e4_2 [7:0] $end
$var wire 6 @ opcode [5:0] $end
$var wire 1 A reset $end
$var wire 8 B s1 [7:0] $end
$var wire 8 C s2 [7:0] $end
$var wire 8 D s3 [7:0] $end
$var wire 8 E s4 [7:0] $end
$var wire 1 / z $end
$scope module cpu_ $end
$var wire 1 : clk $end
$var wire 8 F data_in [7:0] $end
$var wire 8 G data_mem [7:0] $end
$var wire 8 H data_reg [7:0] $end
$var wire 4 I e1 [3:0] $end
$var wire 4 J e2 [3:0] $end
$var wire 2 K e3 [1:0] $end
$var wire 8 L e4 [7:0] $end
$var wire 2 M id_in [1:0] $end
$var wire 2 N id_out [1:0] $end
$var wire 3 O op [2:0] $end
$var wire 6 P opcode [5:0] $end
$var wire 1 A reset $end
$var wire 1 Q rwe1 $end
$var wire 1 R rwe2 $end
$var wire 1 S rwe3 $end
$var wire 1 T rwe4 $end
$var wire 8 U s1 [7:0] $end
$var wire 8 V s2 [7:0] $end
$var wire 8 W s3 [7:0] $end
$var wire 8 X s4 [7:0] $end
$var wire 1 Y s_es $end
$var wire 1 Z s_rel $end
$var wire 1 [ s_ret $end
$var wire 1 \ sec $end
$var wire 1 ] sece $end
$var wire 1 ^ sinc $end
$var wire 1 _ sinm $end
$var wire 1 ` swe $end
$var wire 1 a we3 $end
$var wire 1 / z $end
$scope module uc_ $end
$var wire 1 : clock $end
$var wire 2 b id_out [1:0] $end
$var wire 3 c op [2:0] $end
$var wire 6 d opcode [5:0] $end
$var wire 1 e reset $end
$var wire 1 / z $end
$var reg 1 f rwe1 $end
$var reg 1 g rwe2 $end
$var reg 1 h rwe3 $end
$var reg 1 i rwe4 $end
$var reg 1 j s_es $end
$var reg 1 k s_inc $end
$var reg 1 l s_inm $end
$var reg 1 m s_rel $end
$var reg 1 n s_ret $end
$var reg 1 o sec $end
$var reg 1 p sece $end
$var reg 1 q swe $end
$var reg 1 r we3 $end
$upscope $end
$scope module microc_ $end
$var wire 8 s alu_mux2 [7:0] $end
$var wire 1 : clk $end
$var wire 8 t data_in [7:0] $end
$var wire 8 u data_mem [7:0] $end
$var wire 8 v data_reg [7:0] $end
$var wire 2 w id_in [1:0] $end
$var wire 2 x id_out [1:0] $end
$var wire 16 y memprog [15:0] $end
$var wire 10 z mux1_pc [9:0] $end
$var wire 8 { mux2_out [7:0] $end
$var wire 10 | mux4_sum [9:0] $end
$var wire 10 } mux5_pc [9:0] $end
$var wire 10 ~ mux_subreg [9:0] $end
$var wire 3 !" op [2:0] $end
$var wire 6 "" opcode [5:0] $end
$var wire 10 #" pc_memprog [9:0] $end
$var wire 8 $" rd1 [7:0] $end
$var wire 8 %" rd2 [7:0] $end
$var wire 1 &" reset $end
$var wire 1 Y s_es $end
$var wire 1 ^ s_inc $end
$var wire 1 _ s_inm $end
$var wire 1 Z s_rel $end
$var wire 1 [ s_ret $end
$var wire 10 '" sub_mux5 [9:0] $end
$var wire 10 (" sum_mux1 [9:0] $end
$var wire 1 ` swe $end
$var wire 8 )" wd3 [7:0] $end
$var wire 1 a we3 $end
$var wire 1 / z $end
$var wire 1 *" zero $end
$scope module mux1_ $end
$var wire 10 +" d0 [9:0] $end
$var wire 10 ," d1 [9:0] $end
$var wire 1 ^ s $end
$var wire 10 -" y [9:0] $end
$upscope $end
$scope module PC_ $end
$var wire 1 : clk $end
$var wire 10 ." d [9:0] $end
$var wire 1 &" reset $end
$var reg 10 /" q [9:0] $end
$upscope $end
$scope module sumador_ $end
$var wire 10 0" a [9:0] $end
$var wire 10 1" b [9:0] $end
$var wire 10 2" y [9:0] $end
$upscope $end
$scope module memoria_ $end
$var wire 10 3" a [9:0] $end
$var wire 1 : clk $end
$var wire 16 4" rd [15:0] $end
$upscope $end
$scope module banco_ $end
$var wire 1 : clk $end
$var wire 4 5" ra1 [3:0] $end
$var wire 4 6" ra2 [3:0] $end
$var wire 8 7" rd1 [7:0] $end
$var wire 8 8" rd2 [7:0] $end
$var wire 4 9" wa3 [3:0] $end
$var wire 8 :" wd3 [7:0] $end
$var wire 1 a we3 $end
$upscope $end
$scope module alu_ $end
$var wire 8 ;" a [7:0] $end
$var wire 8 <" b [7:0] $end
$var wire 3 =" op [2:0] $end
$var wire 8 >" y [7:0] $end
$var wire 1 *" zero $end
$var reg 8 ?" s [7:0] $end
$upscope $end
$scope module mux2_ $end
$var wire 8 @" d0 [7:0] $end
$var wire 8 A" d1 [7:0] $end
$var wire 1 _ s $end
$var wire 8 B" y [7:0] $end
$upscope $end
$scope module ffzero $end
$var wire 1 : clk $end
$var wire 1 *" d $end
$var wire 1 &" reset $end
$var reg 1 C" q $end
$upscope $end
$scope module mux3_ $end
$var wire 8 D" d0 [7:0] $end
$var wire 8 E" d1 [7:0] $end
$var wire 1 Y s $end
$var wire 8 F" y [7:0] $end
$upscope $end
$scope module mux4_ $end
$var wire 10 G" d0 [9:0] $end
$var wire 10 H" d1 [9:0] $end
$var wire 1 Z s $end
$var wire 10 I" y [9:0] $end
$upscope $end
$scope module sub_reg $end
$var wire 10 J" d [9:0] $end
$var wire 1 &" reset $end
$var wire 1 ` swe $end
$var reg 10 K" q [9:0] $end
$upscope $end
$scope module mux5_ $end
$var wire 10 L" d0 [9:0] $end
$var wire 10 M" d1 [9:0] $end
$var wire 1 [ s $end
$var wire 10 N" y [9:0] $end
$upscope $end
$scope module sumador2 $end
$var wire 10 O" a [9:0] $end
$var wire 10 P" b [9:0] $end
$var wire 10 Q" y [9:0] $end
$upscope $end
$upscope $end
$scope module e_s_ $end
$var wire 1 : clk $end
$var wire 8 R" data_in [7:0] $end
$var wire 8 S" data_mem [7:0] $end
$var wire 8 T" data_reg [7:0] $end
$var wire 2 U" id_in [1:0] $end
$var wire 2 V" id_out [1:0] $end
$var wire 8 W" in1 [7:0] $end
$var wire 8 X" in2 [7:0] $end
$var wire 8 Y" in3 [7:0] $end
$var wire 8 Z" in4 [7:0] $end
$var wire 8 [" mux_reg1 [7:0] $end
$var wire 8 \" mux_reg2 [7:0] $end
$var wire 8 ]" mux_reg3 [7:0] $end
$var wire 8 ^" mux_reg4 [7:0] $end
$var wire 8 _" out1 [7:0] $end
$var wire 8 `" out2 [7:0] $end
$var wire 8 a" out3 [7:0] $end
$var wire 8 b" out4 [7:0] $end
$var wire 1 c" reset $end
$var wire 1 Q rwe1 $end
$var wire 1 R rwe2 $end
$var wire 1 S rwe3 $end
$var wire 1 T rwe4 $end
$var wire 1 \ sec $end
$var wire 1 ] sece $end
$scope module mux_entrada $end
$var wire 8 d" d0 [7:0] $end
$var wire 8 e" d1 [7:0] $end
$var wire 8 f" d2 [7:0] $end
$var wire 8 g" d3 [7:0] $end
$var wire 2 h" s [1:0] $end
$var wire 8 i" y [7:0] $end
$var reg 8 j" aux [7:0] $end
$upscope $end
$scope module mux_salida $end
$var wire 8 k" aux [7:0] $end
$var wire 8 l" e0 [7:0] $end
$var wire 8 m" e1 [7:0] $end
$var wire 1 ] enable $end
$var wire 2 n" reg_ [1:0] $end
$var wire 1 \ s $end
$var reg 8 o" d0 [7:0] $end
$var reg 8 p" d1 [7:0] $end
$var reg 8 q" d2 [7:0] $end
$var reg 8 r" d3 [7:0] $end
$upscope $end
$scope module sal1 $end
$var wire 1 : clk $end
$var wire 8 s" d [7:0] $end
$var wire 1 c" reset $end
$var wire 1 Q rwe $end
$var reg 8 t" q [7:0] $end
$upscope $end
$scope module sal2 $end
$var wire 1 : clk $end
$var wire 8 u" d [7:0] $end
$var wire 1 c" reset $end
$var wire 1 R rwe $end
$var reg 8 v" q [7:0] $end
$upscope $end
$scope module sal3 $end
$var wire 1 : clk $end
$var wire 8 w" d [7:0] $end
$var wire 1 c" reset $end
$var wire 1 S rwe $end
$var reg 8 x" q [7:0] $end
$upscope $end
$scope module sal4 $end
$var wire 1 : clk $end
$var wire 8 y" d [7:0] $end
$var wire 1 c" reset $end
$var wire 1 T rwe $end
$var reg 8 z" q [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module vga_ $end
$var wire 4 {" VGA_B [3:0] $end
$var wire 1 |" VGA_BLANK $end
$var wire 1 }" VGA_CLK $end
$var wire 4 ~" VGA_G [3:0] $end
$var wire 1 ) VGA_HS $end
$var wire 4 !# VGA_R [3:0] $end
$var wire 1 "# VGA_SYNC $end
$var wire 1 & VGA_VS $end
$var wire 1 ! clock $end
$var wire 3 ## colour [2:0] $end
$var wire 1 $# plot $end
$var wire 1 A reset $end
$var wire 8 %# x [7:0] $end
$var wire 8 &# x_ [7:0] $end
$var wire 7 '# y [6:0] $end
$var wire 7 (# y_ [6:0] $end
$upscope $end
$scope module memvga_ $end
$var wire 1 : clk $end
$var wire 5 )# ra [4:0] $end
$var wire 8 *# rd [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module printvga $end
$var wire 1 +# clk $end
$var wire 16 ,# e [15:0] $end
$var wire 1 -# reset $end
$var wire 1 .# vgae $end
$var wire 1 /# vgaw $end
$var wire 8 0# vgax [7:0] $end
$var wire 8 1# vgay [7:0] $end
$var integer 32 2# i [31:0] $end
$upscope $end
$scope module regtovga $end
$var wire 1 3# clk $end
$var wire 8 4# e [7:0] $end
$var wire 4 5# num [3:0] $end
$var wire 1 6# vgae2 $end
$var reg 4 7# aux [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 7#
z6#
bx 5#
bz 4#
z3#
b1010 2#
b0 1#
b0 0#
1/#
z.#
z-#
bz ,#
z+#
b1111011 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
0$#
b11 ##
z"#
bz !#
bz ~"
z}"
z|"
bz {"
b0 z"
bx y"
b0 x"
bx w"
b0 v"
bx u"
b0 t"
b1000 s"
bx r"
bx q"
bx p"
b1000 o"
b0 n"
bx m"
b1000 l"
b1000 k"
b11 j"
b11 i"
b0 h"
b1111011 g"
b0 f"
b11 e"
b11 d"
1c"
b0 b"
b0 a"
b0 `"
b0 _"
bx ^"
bx ]"
bx \"
b1000 ["
b1111011 Z"
b0 Y"
b11 X"
b11 W"
b0 V"
b0 U"
bx T"
b1000 S"
b11 R"
b1 Q"
b0 P"
b1 O"
b1 N"
b0 M"
b1 L"
b0 K"
b1 J"
b1 I"
b1000010 H"
b1 G"
bx F"
b11 E"
bx D"
0C"
bx B"
b1000 A"
bx @"
bx ?"
bx >"
b10 ="
b0 <"
bx ;"
bx :"
b1 9"
b0 8"
bx 7"
b0 6"
b1000 5"
b1000010001010 4"
b0 3"
b1 2"
b0 1"
b1 0"
b0 /"
b1 ."
b1 -"
b1 ,"
b1000010 +"
x*"
bx )"
b1 ("
b0 '"
1&"
b0 %"
bx $"
b0 #"
b1010 ""
b10 !"
b1 ~
b1 }
b1 |
bx {
b1 z
b1000010001010 y
b0 x
b0 w
bx v
b1000 u
b11 t
bx s
0r
0q
0p
0o
0n
0m
0l
1k
0j
0i
0h
0g
0f
1e
b1010 d
b10 c
b0 b
0a
0`
0_
1^
0]
0\
0[
0Z
0Y
b0 X
b0 W
b0 V
b0 U
0T
0S
0R
0Q
b1010 P
b10 O
b0 N
b0 M
b1111011 L
b0 K
b11 J
b11 I
bx H
b1000 G
b11 F
b0 E
b0 D
b0 C
b0 B
0A
b1010 @
b1111011 ?
b0 >
b0 =
b11 <
b11 ;
1:
bz 9
bz 8
bz 7
06
15
b0 4
b0 3
b11 2
b11 1
10
0/
b0 .
b0 -
b0 ,
b0 +
b1010 *
z)
z(
bz '
z&
bz %
z$
z#
bz "
z!
$end
#500
b1000 )"
b1000 :"
b1000 F"
b1000 {
b1000 B"
b1000 D"
1l
1_
1r
1a
0e
0&"
0c"
1A
05
#2000
00
0:
#8000
0*"
b1 )"
b1 :"
b1 F"
b1000 ?"
b1000 s
b1000 >"
b1000 @"
b10 }
b10 ."
b10 N"
b1 {
b1 B"
b1 D"
b1000 $"
b1000 7"
b1000 ;"
b1000 H
b1000 v
b1000 T"
b1000 m"
b1 q"
b1 ]"
b1 w"
b1 k"
b10 z
b10 -"
b10 L"
b1010000000 H"
b1 A"
b1010 9"
b1 5"
b1010000000 +"
b1 M
b1 w
b1 U"
b1 h"
b10 N
b10 b
b10 x
b10 V"
b10 n"
b1 G
b1 u
b1 S"
b1 l"
b11010 *
b11010 @
b11010 P
b11010 d
b11010 ""
b1 /"
b10 ("
b10 ,"
b10 2"
b1010000000011010 y
b1010000000011010 4"
b10 ~
b10 J"
b10 Q"
b1 #"
b1 1"
b1 3"
b1 P"
xC"
x/
10
1:
#10000
00
0:
#16000
0l
0_
b100 )"
b100 :"
b100 F"
b100 ?"
b100 s
b100 >"
b100 @"
b11 }
b11 ."
b11 N"
b100 {
b100 B"
b100 D"
b1000 %"
b1000 8"
b1000 <"
b1 $"
b1 7"
b1 ;"
b1 H
b1 v
b1 T"
b1 m"
b0 j"
b0 F
b0 t
b0 E"
b0 R"
b0 i"
b11010 o"
b11010 ["
b11010 s"
b11010 k"
b110 O
b110 c
b110 !"
b110 ="
b11 z
b11 -"
b11 L"
b10000110 H"
b11010 A"
b10 9"
b1 6"
b1010 5"
b10000110 +"
b10 M
b10 w
b10 U"
b10 h"
b0 N
b0 b
b0 x
b0 V"
b0 n"
b11010 G
b11010 u
b11010 S"
b11010 l"
b100110 *
b100110 @
b100110 P
b100110 d
b100110 ""
0C"
0/
b10 /"
b11 ("
b11 ,"
b11 2"
b10000110100110 y
b10000110100110 4"
b11 ~
b11 J"
b11 Q"
b10 #"
b10 1"
b10 3"
b10 P"
10
1:
#18000
00
0:
#24000
1f
1Q
1p
1]
1o
1\
0r
0a
b100 o"
b100 ["
b100 s"
b100 }
b100 ."
b100 N"
b0 %"
b0 8"
b0 <"
b100 $"
b100 7"
b100 ;"
b100 H
b100 v
b100 T"
b100 m"
b100 k"
b101 O
b101 c
b101 !"
b101 ="
b100 z
b100 -"
b100 L"
b0 H"
b10 A"
b0 9"
b0 6"
b10 5"
b0 +"
b10 G
b10 u
b10 S"
b10 l"
b101101 *
b101101 @
b101101 P
b101101 d
b101101 ""
b11 /"
b100 ("
b100 ,"
b100 2"
b101101 y
b101101 4"
b100 ~
b100 J"
b100 Q"
b11 #"
b11 1"
b11 3"
b11 P"
10
1:
#26000
00
0:
#32000
0o
0\
1l
1_
1r
1a
0p
0]
0f
0Q
b0 )"
b0 :"
b0 F"
b0 o"
b0 ["
b0 s"
1*"
b0 {
b0 B"
b0 D"
b0 k"
b0 ?"
b0 s
b0 >"
b0 @"
b101 }
b101 ."
b101 N"
b0 $"
b0 7"
b0 ;"
b0 H
b0 v
b0 T"
b0 m"
b11 j"
b11 F
b11 t
b11 E"
b11 R"
b11 i"
b10 O
b10 c
b10 !"
b10 ="
b101 z
b101 -"
b101 L"
b11000000 H"
b0 A"
b11 9"
b0 5"
b11000000 +"
b0 M
b0 w
b0 U"
b0 h"
b0 G
b0 u
b0 S"
b0 l"
b1010 *
b1010 @
b1010 P
b1010 d
b1010 ""
b100 t"
b100 &#
b100 +
b100 B
b100 U
b100 _"
b100 %#
b100 /"
b101 ("
b101 ,"
b101 2"
b11000000001010 y
b11000000001010 4"
b101 ~
b101 J"
b101 Q"
b100 #"
b100 1"
b100 3"
b100 P"
10
1:
#34000
00
0:
#40000
b110 }
b110 ."
b110 N"
b110 z
b110 -"
b110 L"
b101 /"
b110 ("
b110 ,"
b110 2"
b110 ~
b110 J"
b110 Q"
b101 #"
b101 1"
b101 3"
b101 P"
1C"
1/
10
1:
#42000
00
0:
#48000
b111 }
b111 ."
b111 N"
b111 z
b111 -"
b111 L"
b110 /"
b111 ("
b111 ,"
b111 2"
b111 ~
b111 J"
b111 Q"
b110 #"
b110 1"
b110 3"
b110 P"
10
1:
#50000
00
0:
#56000
b1000 }
b1000 ."
b1000 N"
b1000 z
b1000 -"
b1000 L"
b111 /"
b1000 ("
b1000 ,"
b1000 2"
b1000 ~
b1000 J"
b1000 Q"
b111 #"
b111 1"
b111 3"
b111 P"
10
1:
#58000
00
0:
#64000
0l
0_
x*"
bx )"
bx :"
bx F"
bx ?"
bx s
bx >"
bx @"
b1001 }
b1001 ."
b1001 N"
bx {
bx B"
bx D"
bx %"
bx 8"
bx <"
bx $"
bx 7"
bx ;"
bx H
bx v
bx T"
bx m"
bx j"
bx F
bx t
bx E"
bx R"
bx i"
bx k"
bx O
bx c
bx !"
bx ="
b1001 z
b1001 -"
b1001 L"
bx H"
bx A"
bx 9"
bx 6"
bx 5"
bx +"
bx M
bx w
bx U"
bx h"
bx N
bx b
bx x
bx V"
bx n"
bx G
bx u
bx S"
bx l"
bx *
bx @
bx P
bx d
bx ""
b1000 /"
b1001 ("
b1001 ,"
b1001 2"
bx y
bx 4"
b1001 ~
b1001 J"
b1001 Q"
b1000 #"
b1000 1"
b1000 3"
b1000 P"
10
1:
#66000
00
0:
#72000
b1010 }
b1010 ."
b1010 N"
b1010 z
b1010 -"
b1010 L"
b1001 /"
b1010 ("
b1010 ,"
b1010 2"
b1010 ~
b1010 J"
b1010 Q"
b1001 #"
b1001 1"
b1001 3"
b1001 P"
xC"
x/
10
1:
#74000
00
0:
#80000
b1011 }
b1011 ."
b1011 N"
b1011 z
b1011 -"
b1011 L"
b1010 /"
b1011 ("
b1011 ,"
b1011 2"
b1011 ~
b1011 J"
b1011 Q"
b1010 #"
b1010 1"
b1010 3"
b1010 P"
10
1:
#82000
00
0:
#88000
b1100 }
b1100 ."
b1100 N"
b1100 z
b1100 -"
b1100 L"
b1011 /"
b1100 ("
b1100 ,"
b1100 2"
b1100 ~
b1100 J"
b1100 Q"
b1011 #"
b1011 1"
b1011 3"
b1011 P"
10
1:
#90000
00
0:
#96000
b1101 }
b1101 ."
b1101 N"
b1101 z
b1101 -"
b1101 L"
b1100 /"
b1101 ("
b1101 ,"
b1101 2"
b1101 ~
b1101 J"
b1101 Q"
b1100 #"
b1100 1"
b1100 3"
b1100 P"
10
1:
#98000
00
0:
#104000
b1110 }
b1110 ."
b1110 N"
b1110 z
b1110 -"
b1110 L"
b1101 /"
b1110 ("
b1110 ,"
b1110 2"
b1110 ~
b1110 J"
b1110 Q"
b1101 #"
b1101 1"
b1101 3"
b1101 P"
10
1:
#106000
00
0:
#112000
b1111 }
b1111 ."
b1111 N"
b1111 z
b1111 -"
b1111 L"
b1110 /"
b1111 ("
b1111 ,"
b1111 2"
b1111 ~
b1111 J"
b1111 Q"
b1110 #"
b1110 1"
b1110 3"
b1110 P"
10
1:
#114000
00
0:
#120000
b10000 }
b10000 ."
b10000 N"
b10000 z
b10000 -"
b10000 L"
b1111 /"
b10000 ("
b10000 ,"
b10000 2"
b10000 ~
b10000 J"
b10000 Q"
b1111 #"
b1111 1"
b1111 3"
b1111 P"
10
1:
#122000
00
0:
#128000
b10001 }
b10001 ."
b10001 N"
b10001 z
b10001 -"
b10001 L"
b10000 /"
b10001 ("
b10001 ,"
b10001 2"
b10001 ~
b10001 J"
b10001 Q"
b10000 #"
b10000 1"
b10000 3"
b10000 P"
10
1:
#130000
00
0:
#136000
b10010 }
b10010 ."
b10010 N"
b10010 z
b10010 -"
b10010 L"
b10001 /"
b10010 ("
b10010 ,"
b10010 2"
b10010 ~
b10010 J"
b10010 Q"
b10001 #"
b10001 1"
b10001 3"
b10001 P"
10
1:
#138000
00
0:
#144000
b10011 }
b10011 ."
b10011 N"
b10011 z
b10011 -"
b10011 L"
b10010 /"
b10011 ("
b10011 ,"
b10011 2"
b10011 ~
b10011 J"
b10011 Q"
b10010 #"
b10010 1"
b10010 3"
b10010 P"
10
1:
#146000
00
0:
#152000
b10100 }
b10100 ."
b10100 N"
b10100 z
b10100 -"
b10100 L"
b10011 /"
b10100 ("
b10100 ,"
b10100 2"
b10100 ~
b10100 J"
b10100 Q"
b10011 #"
b10011 1"
b10011 3"
b10011 P"
10
1:
#154000
00
0:
#160000
b10101 }
b10101 ."
b10101 N"
b10101 z
b10101 -"
b10101 L"
b10100 /"
b10101 ("
b10101 ,"
b10101 2"
b10101 ~
b10101 J"
b10101 Q"
b10100 #"
b10100 1"
b10100 3"
b10100 P"
10
1:
#162000
00
0:
#168000
b10110 }
b10110 ."
b10110 N"
b10110 z
b10110 -"
b10110 L"
b10101 /"
b10110 ("
b10110 ,"
b10110 2"
b10110 ~
b10110 J"
b10110 Q"
b10101 #"
b10101 1"
b10101 3"
b10101 P"
10
1:
#170000
00
0:
#176000
b10111 }
b10111 ."
b10111 N"
b10111 z
b10111 -"
b10111 L"
b10110 /"
b10111 ("
b10111 ,"
b10111 2"
b10111 ~
b10111 J"
b10111 Q"
b10110 #"
b10110 1"
b10110 3"
b10110 P"
10
1:
#178000
00
0:
#184000
b11000 }
b11000 ."
b11000 N"
b11000 z
b11000 -"
b11000 L"
b10111 /"
b11000 ("
b11000 ,"
b11000 2"
b11000 ~
b11000 J"
b11000 Q"
b10111 #"
b10111 1"
b10111 3"
b10111 P"
10
1:
#186000
00
0:
#192000
b11001 }
b11001 ."
b11001 N"
b11001 z
b11001 -"
b11001 L"
b11000 /"
b11001 ("
b11001 ,"
b11001 2"
b11001 ~
b11001 J"
b11001 Q"
b11000 #"
b11000 1"
b11000 3"
b11000 P"
10
1:
#194000
00
0:
#200000
b11010 }
b11010 ."
b11010 N"
b11010 z
b11010 -"
b11010 L"
b11001 /"
b11010 ("
b11010 ,"
b11010 2"
b11010 ~
b11010 J"
b11010 Q"
b11001 #"
b11001 1"
b11001 3"
b11001 P"
10
1:
#202000
00
0:
#208000
b11011 }
b11011 ."
b11011 N"
b11011 z
b11011 -"
b11011 L"
b11010 /"
b11011 ("
b11011 ,"
b11011 2"
b11011 ~
b11011 J"
b11011 Q"
b11010 #"
b11010 1"
b11010 3"
b11010 P"
10
1:
#210000
00
0:
#216000
b11100 }
b11100 ."
b11100 N"
b11100 z
b11100 -"
b11100 L"
b11011 /"
b11100 ("
b11100 ,"
b11100 2"
b11100 ~
b11100 J"
b11100 Q"
b11011 #"
b11011 1"
b11011 3"
b11011 P"
10
1:
#218000
00
0:
#224000
b11101 }
b11101 ."
b11101 N"
b11101 z
b11101 -"
b11101 L"
b11100 /"
b11101 ("
b11101 ,"
b11101 2"
b11101 ~
b11101 J"
b11101 Q"
b11100 #"
b11100 1"
b11100 3"
b11100 P"
10
1:
#226000
00
0:
#232000
b11110 }
b11110 ."
b11110 N"
b11110 z
b11110 -"
b11110 L"
b11101 /"
b11110 ("
b11110 ,"
b11110 2"
b11110 ~
b11110 J"
b11110 Q"
b11101 #"
b11101 1"
b11101 3"
b11101 P"
10
1:
#234000
00
0:
#240000
b11111 }
b11111 ."
b11111 N"
b11111 z
b11111 -"
b11111 L"
b11110 /"
b11111 ("
b11111 ,"
b11111 2"
b11111 ~
b11111 J"
b11111 Q"
b11110 #"
b11110 1"
b11110 3"
b11110 P"
10
1:
#242000
00
0:
#248000
b100000 }
b100000 ."
b100000 N"
b100000 z
b100000 -"
b100000 L"
b11111 /"
b100000 ("
b100000 ,"
b100000 2"
b100000 ~
b100000 J"
b100000 Q"
b11111 #"
b11111 1"
b11111 3"
b11111 P"
10
1:
#250000
00
0:
#256000
b100001 }
b100001 ."
b100001 N"
b100001 z
b100001 -"
b100001 L"
b100000 /"
b100001 ("
b100001 ,"
b100001 2"
b100001 ~
b100001 J"
b100001 Q"
b100000 #"
b100000 1"
b100000 3"
b100000 P"
10
1:
#258000
00
0:
#264000
b100010 }
b100010 ."
b100010 N"
b100010 z
b100010 -"
b100010 L"
b100001 /"
b100010 ("
b100010 ,"
b100010 2"
b100010 ~
b100010 J"
b100010 Q"
b100001 #"
b100001 1"
b100001 3"
b100001 P"
10
1:
#266000
00
0:
#272000
b100011 }
b100011 ."
b100011 N"
b100011 z
b100011 -"
b100011 L"
b100010 /"
b100011 ("
b100011 ,"
b100011 2"
b100011 ~
b100011 J"
b100011 Q"
b100010 #"
b100010 1"
b100010 3"
b100010 P"
10
1:
#274000
00
0:
#280000
b100100 }
b100100 ."
b100100 N"
b100100 z
b100100 -"
b100100 L"
b100011 /"
b100100 ("
b100100 ,"
b100100 2"
b100100 ~
b100100 J"
b100100 Q"
b100011 #"
b100011 1"
b100011 3"
b100011 P"
10
1:
#282000
00
0:
#288000
b100101 }
b100101 ."
b100101 N"
b100101 z
b100101 -"
b100101 L"
b100100 /"
b100101 ("
b100101 ,"
b100101 2"
b100101 ~
b100101 J"
b100101 Q"
b100100 #"
b100100 1"
b100100 3"
b100100 P"
10
1:
#290000
00
0:
#296000
b100110 }
b100110 ."
b100110 N"
b100110 z
b100110 -"
b100110 L"
b100101 /"
b100110 ("
b100110 ,"
b100110 2"
b100110 ~
b100110 J"
b100110 Q"
b100101 #"
b100101 1"
b100101 3"
b100101 P"
10
1:
#298000
00
0:
#304000
b100111 }
b100111 ."
b100111 N"
b100111 z
b100111 -"
b100111 L"
b100110 /"
b100111 ("
b100111 ,"
b100111 2"
b100111 ~
b100111 J"
b100111 Q"
b100110 #"
b100110 1"
b100110 3"
b100110 P"
10
1:
#306000
00
0:
#312000
b101000 }
b101000 ."
b101000 N"
b101000 z
b101000 -"
b101000 L"
b100111 /"
b101000 ("
b101000 ,"
b101000 2"
b101000 ~
b101000 J"
b101000 Q"
b100111 #"
b100111 1"
b100111 3"
b100111 P"
10
1:
#314000
00
0:
#320000
b101001 }
b101001 ."
b101001 N"
b101001 z
b101001 -"
b101001 L"
b101000 /"
b101001 ("
b101001 ,"
b101001 2"
b101001 ~
b101001 J"
b101001 Q"
b101000 #"
b101000 1"
b101000 3"
b101000 P"
10
1:
#322000
00
0:
#328000
b101010 }
b101010 ."
b101010 N"
b101010 z
b101010 -"
b101010 L"
b101001 /"
b101010 ("
b101010 ,"
b101010 2"
b101010 ~
b101010 J"
b101010 Q"
b101001 #"
b101001 1"
b101001 3"
b101001 P"
10
1:
#330000
00
0:
#336000
b101011 }
b101011 ."
b101011 N"
b101011 z
b101011 -"
b101011 L"
b101010 /"
b101011 ("
b101011 ,"
b101011 2"
b101011 ~
b101011 J"
b101011 Q"
b101010 #"
b101010 1"
b101010 3"
b101010 P"
10
1:
#338000
00
0:
#344000
b101100 }
b101100 ."
b101100 N"
b101100 z
b101100 -"
b101100 L"
b101011 /"
b101100 ("
b101100 ,"
b101100 2"
b101100 ~
b101100 J"
b101100 Q"
b101011 #"
b101011 1"
b101011 3"
b101011 P"
10
1:
#346000
00
0:
#352000
b101101 }
b101101 ."
b101101 N"
b101101 z
b101101 -"
b101101 L"
b101100 /"
b101101 ("
b101101 ,"
b101101 2"
b101101 ~
b101101 J"
b101101 Q"
b101100 #"
b101100 1"
b101100 3"
b101100 P"
10
1:
#354000
00
0:
#360000
b101110 }
b101110 ."
b101110 N"
b101110 z
b101110 -"
b101110 L"
b101101 /"
b101110 ("
b101110 ,"
b101110 2"
b101110 ~
b101110 J"
b101110 Q"
b101101 #"
b101101 1"
b101101 3"
b101101 P"
10
1:
#362000
00
0:
#368000
b101111 }
b101111 ."
b101111 N"
b101111 z
b101111 -"
b101111 L"
b101110 /"
b101111 ("
b101111 ,"
b101111 2"
b101111 ~
b101111 J"
b101111 Q"
b101110 #"
b101110 1"
b101110 3"
b101110 P"
10
1:
#370000
00
0:
#376000
b110000 }
b110000 ."
b110000 N"
b110000 z
b110000 -"
b110000 L"
b101111 /"
b110000 ("
b110000 ,"
b110000 2"
b110000 ~
b110000 J"
b110000 Q"
b101111 #"
b101111 1"
b101111 3"
b101111 P"
10
1:
#378000
00
0:
#384000
b110001 }
b110001 ."
b110001 N"
b110001 z
b110001 -"
b110001 L"
b110000 /"
b110001 ("
b110001 ,"
b110001 2"
b110001 ~
b110001 J"
b110001 Q"
b110000 #"
b110000 1"
b110000 3"
b110000 P"
10
1:
#386000
00
0:
#392000
b110010 }
b110010 ."
b110010 N"
b110010 z
b110010 -"
b110010 L"
b110001 /"
b110010 ("
b110010 ,"
b110010 2"
b110010 ~
b110010 J"
b110010 Q"
b110001 #"
b110001 1"
b110001 3"
b110001 P"
10
1:
#394000
00
0:
#400000
b110011 }
b110011 ."
b110011 N"
b110011 z
b110011 -"
b110011 L"
b110010 /"
b110011 ("
b110011 ,"
b110011 2"
b110011 ~
b110011 J"
b110011 Q"
b110010 #"
b110010 1"
b110010 3"
b110010 P"
10
1:
#402000
00
0:
#408000
b110100 }
b110100 ."
b110100 N"
b110100 z
b110100 -"
b110100 L"
b110011 /"
b110100 ("
b110100 ,"
b110100 2"
b110100 ~
b110100 J"
b110100 Q"
b110011 #"
b110011 1"
b110011 3"
b110011 P"
10
1:
#410000
00
0:
#416000
b110101 }
b110101 ."
b110101 N"
b110101 z
b110101 -"
b110101 L"
b110100 /"
b110101 ("
b110101 ,"
b110101 2"
b110101 ~
b110101 J"
b110101 Q"
b110100 #"
b110100 1"
b110100 3"
b110100 P"
10
1:
#418000
00
0:
#424000
b110110 }
b110110 ."
b110110 N"
b110110 z
b110110 -"
b110110 L"
b110101 /"
b110110 ("
b110110 ,"
b110110 2"
b110110 ~
b110110 J"
b110110 Q"
b110101 #"
b110101 1"
b110101 3"
b110101 P"
10
1:
#426000
00
0:
#432000
b110111 }
b110111 ."
b110111 N"
b110111 z
b110111 -"
b110111 L"
b110110 /"
b110111 ("
b110111 ,"
b110111 2"
b110111 ~
b110111 J"
b110111 Q"
b110110 #"
b110110 1"
b110110 3"
b110110 P"
10
1:
#434000
00
0:
#440000
b111000 }
b111000 ."
b111000 N"
b111000 z
b111000 -"
b111000 L"
b110111 /"
b111000 ("
b111000 ,"
b111000 2"
b111000 ~
b111000 J"
b111000 Q"
b110111 #"
b110111 1"
b110111 3"
b110111 P"
10
1:
#442000
00
0:
#448000
b111001 }
b111001 ."
b111001 N"
b111001 z
b111001 -"
b111001 L"
b111000 /"
b111001 ("
b111001 ,"
b111001 2"
b111001 ~
b111001 J"
b111001 Q"
b111000 #"
b111000 1"
b111000 3"
b111000 P"
10
1:
#450000
00
0:
#456000
b111010 }
b111010 ."
b111010 N"
b111010 z
b111010 -"
b111010 L"
b111001 /"
b111010 ("
b111010 ,"
b111010 2"
b111010 ~
b111010 J"
b111010 Q"
b111001 #"
b111001 1"
b111001 3"
b111001 P"
10
1:
#458000
00
0:
#464000
b111011 }
b111011 ."
b111011 N"
b111011 z
b111011 -"
b111011 L"
b111010 /"
b111011 ("
b111011 ,"
b111011 2"
b111011 ~
b111011 J"
b111011 Q"
b111010 #"
b111010 1"
b111010 3"
b111010 P"
10
1:
#466000
00
0:
#472000
b111100 }
b111100 ."
b111100 N"
b111100 z
b111100 -"
b111100 L"
b111011 /"
b111100 ("
b111100 ,"
b111100 2"
b111100 ~
b111100 J"
b111100 Q"
b111011 #"
b111011 1"
b111011 3"
b111011 P"
10
1:
#474000
00
0:
#480000
b111101 }
b111101 ."
b111101 N"
b111101 z
b111101 -"
b111101 L"
b111100 /"
b111101 ("
b111101 ,"
b111101 2"
b111101 ~
b111101 J"
b111101 Q"
b111100 #"
b111100 1"
b111100 3"
b111100 P"
10
1:
#482000
00
0:
#488000
b111110 }
b111110 ."
b111110 N"
b111110 z
b111110 -"
b111110 L"
b111101 /"
b111110 ("
b111110 ,"
b111110 2"
b111110 ~
b111110 J"
b111110 Q"
b111101 #"
b111101 1"
b111101 3"
b111101 P"
10
1:
#490000
00
0:
#496000
b111111 }
b111111 ."
b111111 N"
b111111 z
b111111 -"
b111111 L"
b111110 /"
b111111 ("
b111111 ,"
b111111 2"
b111111 ~
b111111 J"
b111111 Q"
b111110 #"
b111110 1"
b111110 3"
b111110 P"
10
1:
#498000
00
0:
#500500
