// Seed: 1292490056
module module_0 (
    input uwire id_0,
    input wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wor id_4,
    input supply0 id_5,
    input wand id_6,
    input tri0 id_7
    , id_35,
    input wor id_8,
    input uwire id_9,
    input uwire id_10,
    input wire id_11,
    output uwire id_12,
    input tri0 id_13
    , id_36,
    output tri1 id_14,
    input tri0 id_15,
    input uwire id_16,
    output wire id_17,
    output wor id_18,
    input tri0 id_19,
    input uwire id_20,
    output tri id_21,
    input tri0 id_22,
    input wand id_23,
    output wire id_24,
    input uwire id_25,
    output tri1 id_26,
    output tri id_27,
    input supply0 id_28,
    output wire id_29,
    input tri0 id_30,
    input wor id_31,
    input wand id_32,
    input tri0 id_33
);
endmodule
module module_1 #(
    parameter id_0  = 32'd88,
    parameter id_12 = 32'd97,
    parameter id_3  = 32'd49
) (
    input wor _id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wire _id_3,
    output tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    input tri id_7,
    output tri id_8
    , id_10
);
  wire id_11;
  logic [id_0 : -1] _id_12;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1,
      id_4,
      id_2,
      id_6,
      id_6,
      id_2,
      id_1,
      id_6,
      id_1,
      id_8,
      id_6,
      id_8,
      id_1,
      id_7,
      id_4,
      id_8,
      id_5,
      id_7,
      id_4,
      id_2,
      id_5,
      id_4,
      id_1,
      id_8,
      id_8,
      id_2,
      id_4,
      id_5,
      id_1,
      id_1,
      id_6
  );
  assign modCall_1.id_28 = 0;
  wire [1 'b0 |  id_12  |  id_3 : -1] id_13;
endmodule
