{
  "design": {
    "design_info": {
      "boundary_crc": "0xD902C6143155D592",
      "device": "xc7s25csga225-1",
      "gen_directory": "../../../../puf_24l_i2c.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2.2",
      "validated": "true"
    },
    "design_tree": {
      "i2c_0": "",
      "clk_wiz_0": "",
      "vio_0": "",
      "ila_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ja": {
        "direction": "IO",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "i2c_0": {
        "vlnv": "xilinx.com:user:i2c:1.0",
        "ip_revision": "2",
        "xci_name": "design_1_i2c_0_0",
        "xci_path": "ip\\design_1_i2c_0_0\\design_1_i2c_0_0.xci",
        "inst_hier_path": "i2c_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "833.33"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "479.872"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "668.310"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "62.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "83.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.500"
          },
          "PRIM_IN_FREQ": {
            "value": "12"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "24",
        "xci_name": "design_1_vio_0_0",
        "xci_path": "ip\\design_1_vio_0_0\\design_1_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "2"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "ip_revision": "14",
        "xci_name": "design_1_ila_0_1",
        "xci_path": "ip\\design_1_ila_0_1\\design_1_ila_0_1.xci",
        "inst_hier_path": "ila_0",
        "parameters": {
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_PROBE0_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "Net1": {
        "ports": [
          "ja",
          "i2c_0/i2c_data"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1",
          "vio_0/clk",
          "ila_0/clk"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "i2c_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "i2c_0/rst"
        ]
      },
      "i2c_0_i2c_ila": {
        "ports": [
          "i2c_0/i2c_ila",
          "ila_0/probe0"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "i2c_0/btn"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "clk_wiz_0/resetn"
        ]
      }
    }
  }
}