# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module sol1_top
# -- Compiling module uart
# 
# Top level modules:
# 	sol1_top
# vsim -voptargs="+acc" work.sol1_top 
# Start time: 01:51:57 on Jan 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "ide(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.sol1_top(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark1" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark2" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 3 bookmarks
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 7884
#           Attempting to use alternate WLF file "./wlftni0m0v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftni0m0v
# (vsim-4077) Logging very large object: /sol1_top/u_ide/mem
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/sol1_top/u_cpu_top/u_microcode_sequencer/u_cycle'.
# Executing ONERROR command at macro ./wave.do line 48
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/sol1_top.sv(58)
#    Time: 50000200 ns  Iteration: 0  Instance: /sol1_top
# Break in Module sol1_top at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/sol1_top.sv line 58
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module sol1_top
# -- Compiling module uart
# 
# Top level modules:
# 	sol1_top
# End time: 02:19:25 on Jan 04,2023, Elapsed time: 0:27:28
# Errors: 1, Warnings: 4
# vsim -voptargs="+acc" work.sol1_top 
# Start time: 02:19:25 on Jan 04,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.sol1_top(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark1" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark2" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 3 bookmarks
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 7884
#           Attempting to use alternate WLF file "./wlftkswst7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkswst7
# (vsim-4077) Logging very large object: /sol1_top/u_ide/mem
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/sol1_top/u_cpu_top/u_microcode_sequencer/u_cycle'.
# Executing ONERROR command at macro ./wave.do line 48
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/sol1_top.sv(58)
#    Time: 100000200 ns  Iteration: 0  Instance: /sol1_top
# Break in Module sol1_top at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/sol1_top.sv line 58
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# -- Compiling module alu
# -- Compiling module clock
# -- Compiling module cpu_top
# -- Importing package pa_cpu
# -- Compiling module ide
# -- Importing package pa_testbench
# -- Compiling module memory
# -- Compiling module microcode_sequencer
# -- Importing package pa_microcode
# -- Compiling package pa_cpu
# -- Compiling package pa_microcode
# -- Compiling package pa_testbench
# -- Compiling module sol1_top
# -- Compiling module uart
# 
# Top level modules:
# 	sol1_top
# End time: 02:22:48 on Jan 04,2023, Elapsed time: 0:03:23
# Errors: 1, Warnings: 4
# vsim -voptargs="+acc" work.sol1_top 
# Start time: 02:22:48 on Jan 04,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.pa_testbench(fast)
# Loading work.sol1_top(fast)
# Loading work.clock(fast)
# Loading work.pa_cpu(fast)
# Loading work.cpu_top(fast)
# Loading work.alu(fast)
# Loading work.memory(fast)
# Loading work.pa_microcode(fast)
# Loading work.microcode_sequencer(fast)
# Loading work.memory(fast__1)
# Loading work.memory(fast__2)
# Loading work.ide(fast)
# Loading work.uart(fast)
# Loading work.memory(fast__3)
# Bookmark "bookmark0" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark1" already exists with that definition in window "Wave", ignoring
# Bookmark "bookmark2" already exists with that definition in window "Wave", ignoring
# A bookmarks file was found in the current directory with 3 bookmarks
# ** Error: Missing or invalid env path
# Executing ONERROR command at macro ./wave.do line 2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: pcons  Hostname: INSPIRON3501  ProcessID: 7884
#           Attempting to use alternate WLF file "./wlft2wdx2e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2wdx2e
# (vsim-4077) Logging very large object: /sol1_top/u_ide/mem
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/sol1_top/u_cpu_top/u_microcode_sequencer/u_cycle'.
# Executing ONERROR command at macro ./wave.do line 48
# OK.
# Loading microcode ROM: ../hardware/microcode/roms/rom0
# Loading microcode ROM: ../hardware/microcode/roms/rom1
# Loading microcode ROM: ../hardware/microcode/roms/rom2
# Loading microcode ROM: ../hardware/microcode/roms/rom3
# Loading microcode ROM: ../hardware/microcode/roms/rom4
# Loading microcode ROM: ../hardware/microcode/roms/rom5
# Loading microcode ROM: ../hardware/microcode/roms/rom6
# Loading microcode ROM: ../hardware/microcode/roms/rom7
# Loading microcode ROM: ../hardware/microcode/roms/rom8
# Loading microcode ROM: ../hardware/microcode/roms/rom9
# Loading microcode ROM: ../hardware/microcode/roms/rom10
# Loading microcode ROM: ../hardware/microcode/roms/rom11
# Loading microcode ROM: ../hardware/microcode/roms/rom12
# Loading microcode ROM: ../hardware/microcode/roms/rom13
# Loading microcode ROM: ../hardware/microcode/roms/rom14
# Loading disk image...
# OK.
# ** Note: $stop    : C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/sol1_top.sv(58)
#    Time: 100000200 ns  Iteration: 0  Instance: /sol1_top
# Break in Module sol1_top at C:/Users/pcons/Desktop/SOL1_MiniComputer/systemverilog/sol1_core/sol1_top.sv line 58
# End time: 02:24:18 on Jan 04,2023, Elapsed time: 0:01:30
# Errors: 1, Warnings: 3
