Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 25 22:20:28 2022
| Host         : DESKTOP-1ES869H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1280)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1280)
---------------------------
 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_message_state_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_message_state_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[0]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.264        0.000                      0                26922        0.018        0.000                      0                26922       11.250        0.000                       0                  9345  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.264        0.000                      0                25860        0.018        0.000                      0                25860       11.250        0.000                       0                  9345  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              12.272        0.000                      0                 1062        0.433        0.000                      0                 1062  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.210ns  (logic 10.020ns (45.116%)  route 12.190ns (54.885%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 27.638 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.566    17.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y83         LUT3 (Prop_lut3_I1_O)        0.332    18.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.769    18.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.808    19.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.746 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    20.746    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    20.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.001    21.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.599    23.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X56Y83         LUT5 (Prop_lut5_I3_O)        0.373    24.358 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[128]_i_2/O
                         net (fo=1, routed)           0.672    25.031    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[128]_i_2_n_0
    SLICE_X51Y83         LUT5 (Prop_lut5_I4_O)        0.124    25.155 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[128]_i_1/O
                         net (fo=1, routed)           0.000    25.155    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[128]
    SLICE_X51Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.459    27.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]/C
                         clock pessimism              0.129    27.767    
                         clock uncertainty           -0.377    27.390    
    SLICE_X51Y83         FDCE (Setup_fdce_C_D)        0.029    27.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]
  -------------------------------------------------------------------
                         required time                         27.419    
                         arrival time                         -25.155    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.281ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[143]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.197ns  (logic 10.020ns (45.141%)  route 12.177ns (54.859%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 27.640 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.566    17.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y83         LUT3 (Prop_lut3_I1_O)        0.332    18.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.769    18.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.808    19.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.746 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    20.746    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    20.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.001    21.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.478    23.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X56Y86         LUT5 (Prop_lut5_I3_O)        0.373    24.237 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[143]_i_4/O
                         net (fo=1, routed)           0.781    25.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[143]_i_4_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.124    25.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[143]_i_1/O
                         net (fo=1, routed)           0.000    25.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[143]
    SLICE_X51Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.461    27.640    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[143]/C
                         clock pessimism              0.129    27.769    
                         clock uncertainty           -0.377    27.392    
    SLICE_X51Y86         FDCE (Setup_fdce_C_D)        0.031    27.423    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[143]
  -------------------------------------------------------------------
                         required time                         27.423    
                         arrival time                         -25.142    
  -------------------------------------------------------------------
                         slack                                  2.281    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.227ns  (logic 9.815ns (44.157%)  route 12.412ns (55.843%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=2 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.578    17.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.332    18.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[133]_i_3/O
                         net (fo=7, routed)           0.864    19.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[133]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209/O
                         net (fo=1, routed)           0.823    20.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    20.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    20.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    20.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.001    21.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.372    24.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X55Y63         LUT4 (Prop_lut4_I0_O)        0.367    25.172 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[0]_i_1/O
                         net (fo=1, routed)           0.000    25.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[0]
    SLICE_X55Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.531    27.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[0]/C
                         clock pessimism              0.129    27.839    
                         clock uncertainty           -0.377    27.462    
    SLICE_X55Y63         FDCE (Setup_fdce_C_D)        0.032    27.494    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[0]
  -------------------------------------------------------------------
                         required time                         27.494    
                         arrival time                         -25.172    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.222ns  (logic 9.815ns (44.168%)  route 12.407ns (55.832%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.578    17.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.332    18.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[133]_i_3/O
                         net (fo=7, routed)           0.864    19.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[133]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209/O
                         net (fo=1, routed)           0.823    20.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    20.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    20.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    20.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.001    21.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.367    24.800    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X57Y67         LUT5 (Prop_lut5_I1_O)        0.367    25.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[15]_i_1/O
                         net (fo=1, routed)           0.000    25.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[15]
    SLICE_X57Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.529    27.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]/C
                         clock pessimism              0.129    27.837    
                         clock uncertainty           -0.377    27.460    
    SLICE_X57Y67         FDCE (Setup_fdce_C_D)        0.029    27.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]
  -------------------------------------------------------------------
                         required time                         27.489    
                         arrival time                         -25.167    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.224ns  (logic 9.815ns (44.163%)  route 12.409ns (55.837%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 27.710 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.578    17.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.332    18.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[133]_i_3/O
                         net (fo=7, routed)           0.864    19.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[133]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209/O
                         net (fo=1, routed)           0.823    20.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    20.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    20.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    20.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.001    21.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.369    24.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X55Y63         LUT5 (Prop_lut5_I1_O)        0.367    25.169 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[5]_i_1/O
                         net (fo=1, routed)           0.000    25.169    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[5]
    SLICE_X55Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.531    27.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y63         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]/C
                         clock pessimism              0.129    27.839    
                         clock uncertainty           -0.377    27.462    
    SLICE_X55Y63         FDCE (Setup_fdce_C_D)        0.031    27.493    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[5]
  -------------------------------------------------------------------
                         required time                         27.493    
                         arrival time                         -25.169    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.217ns  (logic 9.815ns (44.179%)  route 12.402ns (55.821%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 27.709 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.578    17.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.332    18.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[133]_i_3/O
                         net (fo=7, routed)           0.864    19.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[133]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209/O
                         net (fo=1, routed)           0.823    20.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    20.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    20.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    20.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.001    21.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.361    24.795    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X57Y66         LUT5 (Prop_lut5_I1_O)        0.367    25.162 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[12]_i_1/O
                         net (fo=1, routed)           0.000    25.162    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[12]
    SLICE_X57Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.530    27.709    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[12]/C
                         clock pessimism              0.129    27.838    
                         clock uncertainty           -0.377    27.461    
    SLICE_X57Y66         FDCE (Setup_fdce_C_D)        0.031    27.492    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[12]
  -------------------------------------------------------------------
                         required time                         27.492    
                         arrival time                         -25.162    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.196ns  (logic 9.815ns (44.220%)  route 12.381ns (55.780%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 27.706 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.578    17.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.332    18.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[133]_i_3/O
                         net (fo=7, routed)           0.864    19.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[133]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209/O
                         net (fo=1, routed)           0.823    20.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    20.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    20.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    20.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.001    21.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.340    24.774    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X57Y68         LUT5 (Prop_lut5_I1_O)        0.367    25.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[20]_i_1/O
                         net (fo=1, routed)           0.000    25.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[20]
    SLICE_X57Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.527    27.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[20]/C
                         clock pessimism              0.129    27.835    
                         clock uncertainty           -0.377    27.458    
    SLICE_X57Y68         FDCE (Setup_fdce_C_D)        0.031    27.489    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[20]
  -------------------------------------------------------------------
                         required time                         27.489    
                         arrival time                         -25.141    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.192ns  (logic 9.815ns (44.228%)  route 12.377ns (55.772%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 27.706 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.578    17.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.332    18.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[133]_i_3/O
                         net (fo=7, routed)           0.864    19.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[133]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209/O
                         net (fo=1, routed)           0.823    20.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    20.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    20.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    20.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.001    21.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.336    24.770    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X57Y68         LUT5 (Prop_lut5_I1_O)        0.367    25.137 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[16]_i_1/O
                         net (fo=1, routed)           0.000    25.137    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[16]
    SLICE_X57Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.527    27.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y68         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[16]/C
                         clock pessimism              0.129    27.835    
                         clock uncertainty           -0.377    27.458    
    SLICE_X57Y68         FDCE (Setup_fdce_C_D)        0.029    27.487    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[16]
  -------------------------------------------------------------------
                         required time                         27.487    
                         arrival time                         -25.137    
  -------------------------------------------------------------------
                         slack                                  2.350    

Slack (MET) :             2.397ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[135]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.079ns  (logic 10.020ns (45.383%)  route 12.059ns (54.617%))
  Logic Levels:           63  (CARRY4=50 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 27.638 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.566    17.864    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y83         LUT3 (Prop_lut3_I1_O)        0.332    18.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[131]_i_20/O
                         net (fo=7, routed)           0.769    18.965    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[131]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.089 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652/O
                         net (fo=1, routed)           0.808    19.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_652_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.404 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640/CO[3]
                         net (fo=1, routed)           0.000    20.404    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_640_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.518 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631/CO[3]
                         net (fo=1, routed)           0.000    20.518    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_631_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.632 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    20.632    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.746 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    20.746    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X55Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    20.860    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X55Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.974 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    20.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X55Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    21.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.202 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    21.202    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.316 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    21.316    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.001    21.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.545 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    21.545    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    21.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.773 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    21.773    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.887 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.001 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.001    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.115    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.449    23.835    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X56Y84         LUT5 (Prop_lut5_I3_O)        0.373    24.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[135]_i_4/O
                         net (fo=1, routed)           0.692    24.900    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[135]_i_4_n_0
    SLICE_X51Y83         LUT5 (Prop_lut5_I4_O)        0.124    25.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[135]_i_1/O
                         net (fo=1, routed)           0.000    25.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[135]
    SLICE_X51Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.459    27.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X51Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[135]/C
                         clock pessimism              0.129    27.767    
                         clock uncertainty           -0.377    27.390    
    SLICE_X51Y83         FDCE (Setup_fdce_C_D)        0.031    27.421    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[135]
  -------------------------------------------------------------------
                         required time                         27.421    
                         arrival time                         -25.024    
  -------------------------------------------------------------------
                         slack                                  2.397    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        22.143ns  (logic 9.815ns (44.326%)  route 12.328ns (55.674%))
  Logic Levels:           62  (CARRY4=50 LUT3=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 27.708 - 25.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.651     2.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y94         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[7]/Q
                         net (fo=6, routed)           0.557     3.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[7]
    SLICE_X41Y94         LUT4 (Prop_lut4_I2_O)        0.297     4.218 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.511     4.729    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X44Y94         LUT5 (Prop_lut5_I4_O)        0.124     4.853 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.603     6.456    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X63Y113        LUT6 (Prop_lut6_I4_O)        0.124     6.580 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199/O
                         net (fo=1, routed)           0.000     6.580    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_199_n_0
    SLICE_X63Y113        MUXF7 (Prop_muxf7_I0_O)      0.238     6.818 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118/O
                         net (fo=1, routed)           0.000     6.818    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_118_n_0
    SLICE_X63Y113        MUXF8 (Prop_muxf8_I0_O)      0.104     6.922 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73/O
                         net (fo=1, routed)           1.146     8.067    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_73_n_0
    SLICE_X64Y105        LUT6 (Prop_lut6_I0_O)        0.316     8.383 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53/O
                         net (fo=1, routed)           0.000     8.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_53_n_0
    SLICE_X64Y105        MUXF7 (Prop_muxf7_I1_O)      0.217     8.600 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39/O
                         net (fo=1, routed)           1.240     9.840    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_39_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I0_O)        0.299    10.139 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         1.709    11.848    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X58Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.972 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    11.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X58Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X58Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.622 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.622    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X58Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.739 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X58Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.856 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X58Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.973 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.973    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X58Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.090 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.090    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X58Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.207 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X58Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.324 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.324    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X58Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.441 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.441    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X58Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.558 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.558    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X58Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.675 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.675    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X58Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.792 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.801    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.918 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.918    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.035 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.035    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.152 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.269 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.386 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.503 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.503    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.620 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.620    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.737 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.737    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.854 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.854    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.971 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X58Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.205 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X58Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.322    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.439 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.439    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X58Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.556 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.556    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X58Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.673 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.673    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X58Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X58Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.907 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.907    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X58Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.024 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.024    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X58Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.141 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.298 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.578    17.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X51Y84         LUT3 (Prop_lut3_I1_O)        0.332    18.208 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[133]_i_3/O
                         net (fo=7, routed)           0.864    19.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[133]
    SLICE_X60Y85         LUT6 (Prop_lut6_I5_O)        0.124    19.196 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209/O
                         net (fo=1, routed)           0.823    20.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[255]_i_209_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.424 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198/CO[3]
                         net (fo=1, routed)           0.000    20.424    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_198_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189/CO[3]
                         net (fo=1, routed)           0.000    20.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_189_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.658 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180/CO[3]
                         net (fo=1, routed)           0.000    20.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_180_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.775 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171/CO[3]
                         net (fo=1, routed)           0.000    20.775    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_171_n_0
    SLICE_X54Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.892 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162/CO[3]
                         net (fo=1, routed)           0.000    20.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_162_n_0
    SLICE_X54Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.009 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153/CO[3]
                         net (fo=1, routed)           0.000    21.009    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_153_n_0
    SLICE_X54Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.126 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144/CO[3]
                         net (fo=1, routed)           0.000    21.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_144_n_0
    SLICE_X54Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.243 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135/CO[3]
                         net (fo=1, routed)           0.000    21.243    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_135_n_0
    SLICE_X54Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.360 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126/CO[3]
                         net (fo=1, routed)           0.000    21.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_126_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117/CO[3]
                         net (fo=1, routed)           0.001    21.477    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_117_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.594 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108/CO[3]
                         net (fo=1, routed)           0.000    21.594    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_108_n_0
    SLICE_X54Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99/CO[3]
                         net (fo=1, routed)           0.000    21.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_99_n_0
    SLICE_X54Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90/CO[3]
                         net (fo=1, routed)           0.000    21.828    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_90_n_0
    SLICE_X54Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.945 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74/CO[3]
                         net (fo=1, routed)           0.000    21.945    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_74_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.062 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.062    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_35_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.179 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24/CO[3]
                         net (fo=1, routed)           0.000    22.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    22.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]_i_5/CO[0]
                         net (fo=256, routed)         2.287    24.721    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[128][0]
    SLICE_X57Y67         LUT5 (Prop_lut5_I1_O)        0.367    25.088 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[18]_i_1/O
                         net (fo=1, routed)           0.000    25.088    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[18]
    SLICE_X57Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.529    27.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[18]/C
                         clock pessimism              0.129    27.837    
                         clock uncertainty           -0.377    27.460    
    SLICE_X57Y67         FDCE (Setup_fdce_C_D)        0.031    27.491    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[18]
  -------------------------------------------------------------------
                         required time                         27.491    
                         arrival time                         -25.088    
  -------------------------------------------------------------------
                         slack                                  2.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.805%)  route 0.211ns (62.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.545     0.881    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y72         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.128     1.009 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[23]/Q
                         net (fo=1, routed)           0.211     1.219    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[23]
    SLICE_X50Y70         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.809     1.175    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y70         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4/CLK
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y70         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.201    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][94]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.601%)  route 0.157ns (51.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.557     0.893    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[94]/Q
                         net (fo=1, routed)           0.157     1.197    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[93]
    SLICE_X48Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][94]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.828     1.194    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][94]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.017     1.176    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][94]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.557     0.893    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[90]/Q
                         net (fo=1, routed)           0.157     1.198    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[89]
    SLICE_X49Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.828     1.194    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X49Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.017     1.176    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][90]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.557     0.893    rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X50Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[92]/Q
                         net (fo=1, routed)           0.158     1.198    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[91]
    SLICE_X48Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.828     1.194    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y40         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y40         FDRE (Hold_fdre_C_D)         0.012     1.171    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][92]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.465%)  route 0.246ns (63.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.554     0.890    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y57         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[13]/Q
                         net (fo=1, routed)           0.246     1.276    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[13]
    SLICE_X50Y52         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.821     1.187    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y52         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4/CLK
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.246    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.088%)  route 0.173ns (53.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.553     0.889    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.148     1.037 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[11]/Q
                         net (fo=2, routed)           0.173     1.210    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[16]
    SLICE_X53Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.826     1.192    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X53Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1072]/C
                         clock pessimism             -0.030     1.162    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.017     1.179    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1072]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1063]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1063]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.497%)  route 0.166ns (56.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.561     0.896    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X48Y45         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1063]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1063]/Q
                         net (fo=2, routed)           0.166     1.191    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[5]
    SLICE_X50Y44         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1063]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.825     1.191    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X50Y44         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1063]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)        -0.002     1.154    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1063]
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.562     0.898    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X47Y45         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.094    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X46Y45         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.829     1.195    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X46Y45         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.284     0.911    
    SLICE_X46Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.562     0.898    rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X43Y46         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.094    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X42Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.829     1.195    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.911    
    SLICE_X42Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.058    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.565     0.901    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.097    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X34Y49         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.831     1.197    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X34Y49         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.283     0.914    
    SLICE_X34Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.061    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y13    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y13    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X72Y46    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y52    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y52    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y52    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X62Y52    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X46Y31    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y33    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X30Y33    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y60    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         12.500      11.250     SLICE_X42Y60    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         12.500      11.250     SLICE_X34Y48    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.272ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.614ns  (logic 0.580ns (4.994%)  route 11.034ns (95.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.285    14.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X65Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X65Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X65Y67         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][13]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 12.272    

Slack (MET) :             12.272ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.614ns  (logic 0.580ns (4.994%)  route 11.034ns (95.006%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.285    14.787    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X65Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X65Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X65Y67         FDCE (Recov_fdce_C_CLR)     -0.405    27.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                         27.059    
                         arrival time                         -14.787    
  -------------------------------------------------------------------
                         slack                                 12.272    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 0.580ns (5.054%)  route 10.896ns (94.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.147    14.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_message_state_reg[1]_3
    SLICE_X65Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.534    27.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X65Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[10]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X65Y66         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[10]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                         -14.649    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 0.580ns (5.054%)  route 10.896ns (94.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.147    14.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_message_state_reg[1]_3
    SLICE_X65Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.534    27.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X65Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[12]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X65Y66         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[12]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                         -14.649    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 0.580ns (5.054%)  route 10.896ns (94.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.147    14.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_message_state_reg[1]_3
    SLICE_X65Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.534    27.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X65Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[13]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X65Y66         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[13]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                         -14.649    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 0.580ns (5.054%)  route 10.896ns (94.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.147    14.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_message_state_reg[1]_3
    SLICE_X65Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.534    27.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X65Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[14]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X65Y66         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[14]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                         -14.649    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.411ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.476ns  (logic 0.580ns (5.054%)  route 10.896ns (94.946%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 27.713 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.147    14.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/FSM_sequential_message_state_reg[1]_3
    SLICE_X65Y66         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.534    27.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X65Y66         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[9]/C
                         clock pessimism              0.129    27.842    
                         clock uncertainty           -0.377    27.465    
    SLICE_X65Y66         FDCE (Recov_fdce_C_CLR)     -0.405    27.060    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[9]
  -------------------------------------------------------------------
                         required time                         27.060    
                         arrival time                         -14.649    
  -------------------------------------------------------------------
                         slack                                 12.411    

Slack (MET) :             12.553ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 0.580ns (5.079%)  route 10.839ns (94.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.090    14.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X66Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X66Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X66Y67         FDCE (Recov_fdce_C_CLR)     -0.319    27.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][10]
  -------------------------------------------------------------------
                         required time                         27.145    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                 12.553    

Slack (MET) :             12.553ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 0.580ns (5.079%)  route 10.839ns (94.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.090    14.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X66Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X66Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][12]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X66Y67         FDCE (Recov_fdce_C_CLR)     -0.319    27.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][12]
  -------------------------------------------------------------------
                         required time                         27.145    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                 12.553    

Slack (MET) :             12.553ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_fpga_0 rise@25.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.419ns  (logic 0.580ns (5.079%)  route 10.839ns (94.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 27.712 - 25.000 ) 
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.377ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.750ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.879     3.173    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X28Y119        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y119        FDRE (Prop_fdre_C_Q)         0.456     3.629 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.749     4.378    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X29Y115        LUT1 (Prop_lut1_I0_O)        0.124     4.502 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1892, routed)       10.090    14.592    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_1
    SLICE_X66Y67         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     25.000    25.000 r  
    PS7_X0Y0             PS7                          0.000    25.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    26.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    26.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        1.533    27.712    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X66Y67         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][9]/C
                         clock pessimism              0.129    27.841    
                         clock uncertainty           -0.377    27.464    
    SLICE_X66Y67         FDCE (Recov_fdce_C_CLR)     -0.319    27.145    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[0][9]
  -------------------------------------------------------------------
                         required time                         27.145    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                 12.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[245]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.545%)  route 0.216ns (60.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.216     1.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X55Y112        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[245]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.927     1.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y112        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[245]/C
                         clock pessimism             -0.287     1.006    
    SLICE_X55Y112        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[245]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[247]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.545%)  route 0.216ns (60.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.216     1.347    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X55Y112        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[247]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.927     1.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X55Y112        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[247]/C
                         clock pessimism             -0.287     1.006    
    SLICE_X55Y112        FDCE (Remov_fdce_C_CLR)     -0.092     0.914    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[247]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[244]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.707%)  route 0.277ns (66.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.277     1.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X58Y113        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[244]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.928     1.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X58Y113        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[244]/C
                         clock pessimism             -0.268     1.026    
    SLICE_X58Y113        FDCE (Remov_fdce_C_CLR)     -0.067     0.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[244]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[249]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.707%)  route 0.277ns (66.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.277     1.408    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X58Y113        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[249]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.928     1.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X58Y113        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[249]/C
                         clock pessimism             -0.268     1.026    
    SLICE_X58Y113        FDCE (Remov_fdce_C_CLR)     -0.067     0.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[249]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[248]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.506%)  route 0.280ns (66.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.280     1.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X54Y113        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[248]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.926     1.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X54Y113        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[248]/C
                         clock pessimism             -0.287     1.005    
    SLICE_X54Y113        FDCE (Remov_fdce_C_CLR)     -0.067     0.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[248]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[250]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.506%)  route 0.280ns (66.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.280     1.411    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X54Y113        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[250]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.926     1.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X54Y113        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[250]/C
                         clock pessimism             -0.287     1.005    
    SLICE_X54Y113        FDCE (Remov_fdce_C_CLR)     -0.067     0.938    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[250]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[242]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.866%)  route 0.288ns (67.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.288     1.419    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X54Y111        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[242]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X54Y111        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[242]/C
                         clock pessimism             -0.287     1.008    
    SLICE_X54Y111        FDCE (Remov_fdce_C_CLR)     -0.067     0.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[242]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[254]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.136%)  route 0.285ns (66.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.285     1.416    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X57Y115        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[254]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.927     1.293    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y115        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[254]/C
                         clock pessimism             -0.268     1.025    
    SLICE_X57Y115        FDCE (Remov_fdce_C_CLR)     -0.092     0.933    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[254]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[253]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.890%)  route 0.331ns (70.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.331     1.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X58Y114        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.928     1.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X58Y114        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[253]/C
                         clock pessimism             -0.268     1.026    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[253]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.890%)  route 0.331ns (70.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.654     0.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X55Y114        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     1.131 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.331     1.462    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear_multiplication_n
    SLICE_X58Y114        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9346, routed)        0.928     1.294    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X58Y114        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]/C
                         clock pessimism             -0.268     1.026    
    SLICE_X58Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[255]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.503    





