{
  "general": {
    "spd_revision": "1.0",
    "memory_type": "DDR3 SDRAM",
    "module_type": "UDIMM",
    "byte0_info": "CRC Coverage: 0..116; Total Size: 256 bytes; Bytes Used: 176",
    "voltages_supported": [
      "1.5V"
    ]
  },
  "module_size_GiB": 4.0,
  "module_size_str": "4.0 GiB",
  "chip_size_str": "2Gb",
  "ranks": 2,
  "sdram_device_width": 8,
  "total_chips": 16,
  "total_chips_str": "16",
  "data_width_bits": 64,
  "ecc_bits": 0,
  "bank_address_bits": 8,
  "row_address_bits": 15,
  "col_address_bits": 10,
  "addressing_module_size_GiB": 4.0,
  "sdram_features": {
    "dll_off_support": true,
    "rzq_7_support": true,
    "rzq_6_support": true,
    "pasr_support": true,
    "odts_readout_support": false,
    "asr_support": false,
    "ext_temp_refresh_1x": false,
    "ext_temp_range_support": true,
    "thermal_sensor_present": false
  },
  "timings_ns": {
    "tCKmin": 12.0,
    "tAAmin": 108.0,
    "tRCDmin": 108.0,
    "tRPmin": 108.0,
    "tRASmin": 288.0,
    "tRCmin": 405.0,
    "tRFCmin": 1280.0
  },
  "timings_clocks": {
    "CL": 9,
    "tRCD": 9,
    "tRP": 9,
    "tRAS": 24
  },
  "cas_latencies_supported": [
    6,
    7,
    8,
    9
  ],
  "max_data_rate_MTps": 167,
  "jedec_downbins": [],
  "jedec_standard_name": "PC3-1300",
  "manufacturing": {
    "module_part_number": "CMX8GX3M2A1333C9",
    "module_die_revision": 0,
    "module_pcb_revision": 0,
    "manufacturing_location": 1,
    "module_mfg_id": "Corsair (Bank 2, Code 0x9E)",
    "dram_mfg_id": "Unknown (Bank 0, Code 0x00)",
    "serial_number": "00000000",
    "manufacture_date": "2000-W00"
  },
  "hpt_info": {
    "present": false,
    "code": null
  },
  "mechanical_info": {
    "nominal_height": "45 < height <= 46 mm",
    "max_thickness_front": "1 < thickness <= 2 mm",
    "max_thickness_back": "1 < thickness <= 2 mm",
    "ref_raw_card": "B",
    "ref_raw_card_rev": 0,
    "rank_1_mapping_mirrored": true
  },
  "unbuffered_info": {
    "nominal_height": "45 < height <= 46 mm",
    "max_thickness_front": "1 < thickness <= 2 mm",
    "max_thickness_back": "1 < thickness <= 2 mm",
    "ref_raw_card": "B",
    "ref_raw_card_rev": 0,
    "rank_1_mapping_mirrored": true
  },
  "xmp_header": {
    "xmp_version": "1.2",
    "profile_1_enabled": true,
    "profile_2_enabled": false,
    "profile_1_dimms_per_channel": 2,
    "profile_2_dimms_per_channel": 1,
    "profile_1_mtb_ns": 0.125,
    "profile_2_mtb_ns": 0.125
  },
  "xmp_profiles": [
    {
      "profile": 1,
      "data_rate_MTps": 1333,
      "timings": "9-9-9-24",
      "command_rate_T": 1,
      "voltage_V": 1.6,
      "enabled": true,
      "dimms_per_channel": 2
    }
  ],
  "xmp_profiles_detailed": [
    {
      "profile": 1,
      "enabled": true,
      "dimms_per_channel": 2,
      "xmp_version": "1.2",
      "mtb_ns": 0.125,
      "data_rate_MTps": 1333,
      "voltage_V": 1.6,
      "timings": "9-9-9-24",
      "command_rate_T": 1,
      "cas_latencies_supported": [
        6,
        9
      ],
      "timings_ns": {
        "tCKmin": 1.5,
        "tAAmin": 13.5,
        "tCWLmin": 13.5,
        "tRPmin": 13.5,
        "tRCDmin": 13.5,
        "tWRmin": 15.0,
        "tRASmin": 36.0,
        "tRCmin": 50.625,
        "tREFI": 7.75,
        "tRFCmin": 160.0,
        "tRTPmin": 7.5,
        "tRRDmin": 7.5,
        "tFAWmin": 37.5,
        "tWTRmin": 7.5
      },
      "raw": {
        "turnaround_W2R": 0,
        "back_to_back": 0,
        "cmd_rate_mode_raw": 16,
        "asr_perf_raw": 0,
        "vendor_personality": 0
      }
    }
  ],
  "crc_info": {
    "status": "INVALID",
    "stored": 58876,
    "computed": 50578,
    "coverage": "0..116",
    "variant": "XMODEM*guess",
    "coverage_match": false
  },
  "undecoded_gaps": [
    [
      33,
      33
    ],
    [
      39,
      59
    ],
    [
      64,
      116
    ],
    [
      150,
      175
    ]
  ]
}