{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Kernel: lbm"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
            , "line":102
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"lbm.B1"
          , "data":
          ["Yes", ">=1", "0"]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":104
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Serial exe: Memory dependency"
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across lbm.B4. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                      , "line":"125"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                      , "line":"314"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Iteration executed serially across lbm.B4. Only a single loop iteration will execute inside this region due to memory dependency:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"From: Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                      , "line":"160"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"To: Channel Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                      , "line":"314"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Nested Loops"
                  , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/rfr1469543500580.html"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"lbm.B4"
              , "data":
              ["Yes", "~8", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                    , "line":105
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Memory dependency"
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"125"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"314"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Compiler failed to schedule this loop with smaller II due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"160"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"327"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Most critical loop feedback path during scheduling:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"0.28 clock cycles 1-bit Or Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"314"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"247"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"311"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"215"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"279"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"117"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"125"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"160"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"144"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"182"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"147"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"185"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"218"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"198"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"250"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"231"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"282"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"263"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"314"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"295"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Channel Write Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                          , "line":"327"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":116
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":143
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":156
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":181
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":194
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":214
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":227
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":246
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":259
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":278
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":291
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":310
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fully unrolled loop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                        , "line":323
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"Unrolled by #pragma unroll"
                    }
                    , {
                      "type":"text"
                      , "text":"Unrolled by #pragma unroll"
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: collision"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
            , "line":334
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: edge"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
            , "line":363
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"ND-Range"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
    }
    , {
      "name":"Kernel: writeU"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
            , "line":376
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Single work-item execution"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Best Practices Guide : Kernels"
              , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/ipp1476408832230.html"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"writeU.B1"
          , "data":
          ["Yes", "~1", "3"]
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                , "line":378
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Channel Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                      , "line":"379"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Store Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"/root/yan/lbm/fpga/v11/device/lbm.cl"
                      , "line":"380"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Best Practices Guide : Loops in a Single Work-Item Kernel"
                  , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/wfa1476380079940.html"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
