// Seed: 535057292
module module_0 (
    output wor id_0,
    input  wor id_1,
    input  tri id_2,
    input  wor id_3
);
  logic id_5 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd18,
    parameter id_8 = 32'd9
) (
    input uwire id_0,
    input supply1 _id_1,
    output wor id_2,
    output logic id_3,
    input supply0 id_4[1 : -1],
    input wire id_5,
    input supply1 id_6,
    input tri id_7,
    input tri0 _id_8
);
  initial id_3 <= id_1;
  reg id_10;
  assign id_10 = 1;
  wand id_11 = 1;
  assign id_11 = id_1 & 1;
  parameter id_12 = -1;
  wire id_13;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_7
  );
  assign modCall_1.id_3 = 0;
  parameter id_14 = id_12[id_1][id_8];
  always id_10 <= id_7;
  wire id_15;
  struct packed {
    logic id_16;
    logic id_17;
  } id_18;
  assign id_2 = id_18.id_16;
endmodule
