xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../tools/xilinx/vivado201702/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"incdir="../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../tools/xilinx/vivado201702/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"incdir="../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"
clk_25_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"incdir="../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"
clk_25_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/clk_25/ip/clk_25_clk_wiz_0_0/clk_25_clk_wiz_0_0.v,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"incdir="../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"
clk_25.vhd,vhdl,xil_defaultlib,../../../bd/clk_25/hdl/clk_25.vhd,incdir="$ref_dir/../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"incdir="../../../../project_1.srcs/sources_1/bd/clk_25/ipshared/9c7f"
glbl.v,Verilog,xil_defaultlib,glbl.v
