// Seed: 3745107323
module module_0 (
    output wire id_0,
    input  tri0 id_1
);
  logic id_3;
  module_2 modCall_1 ();
endmodule
module module_1 #(
    parameter id_0 = 32'd42
) (
    input supply1 _id_0,
    output supply0 id_1,
    input wor id_2,
    output tri id_3,
    output tri0 id_4
);
  logic [7:0] id_6 = id_6[id_0];
  bufif1 primCall (id_4, id_6, id_2);
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2;
  wire id_1;
  parameter id_2 = 1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 ();
endmodule
