# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 8
attribute \src "dut.sv:9.1-37.10"
attribute \cells_not_processed 1
module \top
  attribute \src "dut.sv:9.18-9.21"
  wire input 1 \clk
  attribute \src "dut.sv:9.30-9.31"
  wire output 2 \z
  attribute \src "dut.sv:11.18-11.28"
  attribute \enum_type "$enum0"
  attribute \wiretype "\\wide_state_t"
  attribute \enum_value_00000000000000000000000000000000 "\\WA"
  attribute \enum_value_00000000000000000000000000000001 "\\WB"
  attribute \enum_value_00000000000000000000000000000010 "\\WC"
  attribute \enum_value_00000000000000000000000000000011 "\\WD"
  wire width 32 \wide_state
  attribute \src "dut.sv:24.13-24.18"
  attribute \enum_type "$enum1"
  attribute \wiretype "\\state_t"
  attribute \some_attribute 16'0000000000101010
  attribute \another_attribute 32'11111111111111111111111111111111
  attribute \enum_value_11 "\\A"
  attribute \enum_value_00 "\\B"
  attribute \enum_value_01 "\\C"
  attribute \enum_value_10 "\\D"
  wire width 2 \state
  attribute \src "dut.sv:13.5-20.8"
  wire width 32 $0\wide_state[31:0]
  attribute \src "dut.sv:26.5-33.8"
  wire width 2 $0\state[1:0]
  attribute \src "dut.sv:35.17-35.33"
  wire $eq$dut.sv:35$3_Y
  attribute \src "dut.sv:35.38-35.48"
  wire $eq$dut.sv:35$4_Y
  attribute \src "dut.sv:35.16-35.49"
  wire $xor$dut.sv:35$5_Y
  attribute \src "dut.sv:11.18-11.33"
  wire width 32 $1\wide_state[31:0]
  attribute \src "dut.sv:24.13-24.22"
  wire width 2 $1\state[1:0]
  attribute \src "dut.sv:35.17-35.33"
  cell $eq $eq$dut.sv:35$3
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wide_state
    connect \B 1
    connect \Y $eq$dut.sv:35$3_Y
  end
  attribute \src "dut.sv:35.38-35.48"
  cell $eq $eq$dut.sv:35$4
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \state
    connect \B 2'00
    connect \Y $eq$dut.sv:35$4_Y
  end
  attribute \src "dut.sv:35.16-35.49"
  cell $xor $xor$dut.sv:35$5
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$dut.sv:35$3_Y
    connect \B $eq$dut.sv:35$4_Y
    connect \Y $xor$dut.sv:35$5_Y
  end
  attribute \src "dut.sv:13.5-20.8"
  process $proc$dut.sv:13$1
    assign $0\wide_state[31:0] \wide_state
    attribute \src "dut.sv:14.9-19.16"
    switch \wide_state
    attribute \src "dut.sv:14.26-14.26"
      case 0
        assign $0\wide_state[31:0] 1
    attribute \src "dut.sv:15.34-15.34"
      case 1
        assign $0\wide_state[31:0] 2
    attribute \src "dut.sv:16.34-16.34"
      case 2
        assign $0\wide_state[31:0] 3
    attribute \src "dut.sv:17.34-17.34"
      case 
        assign $0\wide_state[31:0] 0
    end
    sync posedge \clk
      update \wide_state $0\wide_state[31:0]
  end
  attribute \src "dut.sv:26.5-33.8"
  process $proc$dut.sv:26$2
    assign $0\state[1:0] \state
    attribute \src "dut.sv:27.9-32.16"
    switch \state
    attribute \src "dut.sv:27.21-27.21"
      case 2'11
        assign $0\state[1:0] 2'00
    attribute \src "dut.sv:28.27-28.27"
      case 2'00
        assign $0\state[1:0] 2'01
    attribute \src "dut.sv:29.27-29.27"
      case 2'01
        assign $0\state[1:0] 2'10
    attribute \src "dut.sv:30.27-30.27"
      case 
        assign $0\state[1:0] 2'11
    end
    sync posedge \clk
      update \state $0\state[1:0]
  end
  attribute \src "dut.sv:11.18-11.33"
  process $proc$dut.sv:11$6
    assign { } { }
    assign $1\wide_state[31:0] 0
    sync always
    sync init
      update \wide_state $1\wide_state[31:0]
  end
  attribute \src "dut.sv:24.13-24.22"
  process $proc$dut.sv:24$7
    assign { } { }
    assign $1\state[1:0] 2'11
    sync always
    sync init
      update \state $1\state[1:0]
  end
  connect \z $xor$dut.sv:35$5_Y
end
