#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027f2c05e650 .scope module, "control_unit" "control_unit" 2 118;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "id_alu_op";
    .port_info 2 /OUTPUT 3 "id_shifter_imm";
    .port_info 3 /OUTPUT 1 "id_rf_enable";
    .port_info 4 /OUTPUT 1 "id_load_inst";
    .port_info 5 /OUTPUT 1 "id_mem_ins_enable";
    .port_info 6 /OUTPUT 1 "id_mem_write";
    .port_info 7 /OUTPUT 2 "size";
    .port_info 8 /OUTPUT 10 "id_full_cond";
    .port_info 9 /OUTPUT 1 "ex_jalr_sig";
    .port_info 10 /OUTPUT 1 "id_auipc_s";
    .port_info 11 /OUTPUT 1 "id_jal_sig";
v0000027f2c073340_0 .var "ex_jalr_sig", 0 0;
v0000027f2c0a5fc0_0 .var "id_alu_op", 3 0;
v0000027f2c0a6060_0 .var "id_auipc_s", 0 0;
v0000027f2c05e970_0 .var "id_full_cond", 9 0;
v0000027f2c05ea10_0 .var "id_jal_sig", 0 0;
v0000027f2c072ce0_0 .var "id_load_inst", 0 0;
v0000027f2c072d80_0 .var "id_mem_ins_enable", 0 0;
v0000027f2c072e20_0 .var "id_mem_write", 0 0;
v0000027f2c072ec0_0 .var "id_rf_enable", 0 0;
v0000027f2c072f60_0 .var "id_shifter_imm", 2 0;
o0000027f2c0b3188 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027f2c073000_0 .net "instruction", 31 0, o0000027f2c0b3188;  0 drivers
v0000027f2c0730a0_0 .var "size", 1 0;
E_0000027f2c095240 .event anyedge, v0000027f2c073000_0;
S_0000027f2c05e7e0 .scope module, "instruction_memory" "instruction_memory" 2 81;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "address";
    .port_info 1 /OUTPUT 32 "instruction";
o0000027f2c0b3428 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v0000027f2c0a44e0_0 .net "address", 8 0, o0000027f2c0b3428;  0 drivers
v0000027f2c100fb0_0 .var "instruction", 31 0;
v0000027f2c100dd0 .array "mem", 0 511, 7 0;
E_0000027f2c094900 .event anyedge, v0000027f2c0a44e0_0;
S_0000027f2c0a5ca0 .scope module, "pc_reg" "pc_reg" 2 64;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "in";
    .port_info 4 /OUTPUT 32 "out";
o0000027f2c0b34e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027f2c100a10_0 .net "clk", 0 0, o0000027f2c0b34e8;  0 drivers
o0000027f2c0b3518 .functor BUFZ 1, C4<z>; HiZ drive
v0000027f2c1006f0_0 .net "en", 0 0, o0000027f2c0b3518;  0 drivers
o0000027f2c0b3548 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027f2c101050_0 .net "in", 31 0, o0000027f2c0b3548;  0 drivers
v0000027f2c100f10_0 .var "out", 31 0;
o0000027f2c0b35a8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027f2c100650_0 .net "rst", 0 0, o0000027f2c0b35a8;  0 drivers
E_0000027f2c095140 .event posedge, v0000027f2c100a10_0;
S_0000027f2c0a5e30 .scope module, "pipeline_reg" "pipeline_reg" 2 103;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
P_0000027f2c095100 .param/l "N" 0 2 104, +C4<00000000000000000000000000100000>;
o0000027f2c0b36c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000027f2c100470_0 .net "clk", 0 0, o0000027f2c0b36c8;  0 drivers
o0000027f2c0b36f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000027f2c1010f0_0 .net "in", 31 0, o0000027f2c0b36f8;  0 drivers
v0000027f2c100790_0 .var "out", 31 0;
o0000027f2c0b3758 .functor BUFZ 1, C4<z>; HiZ drive
v0000027f2c100b50_0 .net "rst", 0 0, o0000027f2c0b3758;  0 drivers
E_0000027f2c0956c0 .event posedge, v0000027f2c100470_0;
    .scope S_0000027f2c05e650;
T_0 ;
    %wait E_0000027f2c095240;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f2c0a5fc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000027f2c072f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f2c072ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f2c072ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f2c072d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f2c072e20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027f2c0730a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000027f2c05e970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f2c073340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f2c0a6060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f2c05ea10_0, 0;
    %load/vec4 v0000027f2c073000_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000027f2c073000_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %jmp T_0.10;
T_0.2 ;
    %load/vec4 v0000027f2c073000_0;
    %parti/s 7, 25, 6;
    %cmpi/e 32, 0, 7;
    %flag_get/vec4 4;
    %jmp/0 T_0.13, 4;
    %load/vec4 v0000027f2c073000_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027f2c0a5fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f2c072ec0_0, 0;
T_0.11 ;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f2c0a5fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f2c072ec0_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v0000027f2c073000_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000027f2c073000_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f2c05e970_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %jmp T_0.10;
T_0.7 ;
    %jmp T_0.10;
T_0.8 ;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027f2c05e7e0;
T_1 ;
    %vpi_call 2 91 "$readmemb", "test-code.txt", v0000027f2c100dd0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000027f2c05e7e0;
T_2 ;
    %wait E_0000027f2c094900;
    %load/vec4 v0000027f2c0a44e0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027f2c100dd0, 4;
    %load/vec4 v0000027f2c0a44e0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027f2c100dd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027f2c0a44e0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000027f2c100dd0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000027f2c0a44e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0000027f2c100dd0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f2c100fb0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000027f2c0a5ca0;
T_3 ;
    %wait E_0000027f2c095140;
    %load/vec4 v0000027f2c100650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027f2c100f10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027f2c1006f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027f2c101050_0;
    %assign/vec4 v0000027f2c100f10_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027f2c0a5e30;
T_4 ;
    %wait E_0000027f2c0956c0;
    %load/vec4 v0000027f2c100b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027f2c100790_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027f2c1010f0_0;
    %assign/vec4 v0000027f2c100790_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "PF3-Control_Unit.v";
