INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FYP/AXI4_Lite_WSM/AXI4_Lite_WSM.srcs/sources_1/new/AXI4_Lite_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI4_Lite_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FYP/AXI4_Lite_WSM/AXI4_Lite_WSM.srcs/sources_1/new/M_AXI4_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M_AXI4_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FYP/AXI4_Lite_WSM/AXI4_Lite_WSM.srcs/sources_1/new/S_AXI4_Lite.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S_AXI4_Lite
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/FYP/AXI4_Lite_WSM/AXI4_Lite_WSM.srcs/sim_1/new/AXI4_Lite_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI4_Lite_top_tb
