ARM GAS  /tmp/cciW94A3.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	RCC_DeInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	RCC_DeInit:
  27              	.LFB123:
  28              		.file 1 "Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c"
   1:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
   2:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
   3:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @file    stm32f4xx_rcc.c
   4:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @author  MCD Application Team
   5:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @version V1.8.1
   6:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @date    27-January-2022
   7:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief   This file provides firmware functions to manage the following 
   8:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          functionalities of the Reset and clock control (RCC) peripheral:
   9:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + Internal/external clocks, PLL, CSS and MCO configuration
  10:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + System, AHB and APB busses clocks configuration
  11:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + Peripheral clocks configuration
  12:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           + Interrupts and flags management
  13:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  14:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  @verbatim
  15:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
  16:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                       ##### RCC specific features #####
  17:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
  18:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]  
  19:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       After reset the device is running from Internal High Speed oscillator 
  20:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache 
  21:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       and I-Cache are disabled, and all peripherals are off except internal
  22:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       SRAM, Flash and JTAG.
  23:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
  24:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           all peripherals mapped on these busses are running at HSI speed.
  25:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  26:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  27:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           are assigned to be used for debug purpose.
  28:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]          
  29:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       Once the device started from reset, the user application has to:
  30:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
ARM GAS  /tmp/cciW94A3.s 			page 2


  31:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           (if the application needs higher frequency/performance)
  32:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  33:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the AHB and APB busses prescalers
  34:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  35:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (+) Configure the clock source(s) for peripherals which clocks are not
  36:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
  37:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  @endverbatim    
  38:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  39:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @attention
  40:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  41:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * Copyright (c) 2016 STMicroelectronics.
  42:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * All rights reserved.
  43:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  44:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  45:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * in the root directory of this software component.
  46:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  47:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
  48:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ******************************************************************************
  49:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  50:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  51:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Includes ------------------------------------------------------------------*/
  52:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #include "stm32f4xx_rcc.h"
  53:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  54:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  55:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  56:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
  57:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  58:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC 
  59:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief RCC driver modules
  60:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
  61:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
  62:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  63:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  64:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private define ------------------------------------------------------------*/
  65:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  66:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  67:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CR Register ---*/
  68:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of HSION bit */
  69:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  70:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define HSION_BitNumber           0x00
  71:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  72:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of CSSON bit */
  73:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSSON_BitNumber           0x13
  74:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  75:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLON bit */
  76:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLON_BitNumber           0x18
  77:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  78:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLI2SON bit */
  79:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLI2SON_BitNumber        0x1A
  80:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLI2SON_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLI2SON_BitNumber * 4))
  81:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  82:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of PLLSAION bit */
  83:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define PLLSAION_BitNumber        0x1C
  84:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_PLLSAION_BB            (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLSAION_BitNumber * 4))
  85:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  86:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
  87:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of I2SSRC bit */
ARM GAS  /tmp/cciW94A3.s 			page 3


  88:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x08)
  89:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define I2SSRC_BitNumber          0x17
  90:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_I2SSRC_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (I2SSRC_BitNumber * 4))
  91:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
  92:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- BDCR Register ---*/
  93:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of RTCEN bit */
  94:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x70)
  95:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RTCEN_BitNumber           0x0F
  96:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  97:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of BDRST bit */
  98:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDRST_BitNumber           0x10
  99:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
 100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CSR Register ---*/
 102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of LSION bit */
 103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x74)
 104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define LSION_BitNumber           0x00
 105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- DCKCFGR Register ---*/
 108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of TIMPRE bit */
 109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define DCKCFGR_OFFSET            (RCC_OFFSET + 0x8C)
 110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define TIMPRE_BitNumber          0x18
 111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (DCKCFGR_OFFSET * 32) + (TIMPRE_BitNumber * 4))
 112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* --- CFGR Register ---*/
 114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_CFGR_OFFSET            (RCC_OFFSET + 0x08)
 115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  #if defined(STM32F410xx)
 116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of MCO1EN bit */
 117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_MCO1EN_BIT_NUMBER      0x8
 118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_CFGR_MCO1EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO1EN_BIT_NUMBE
 119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Alias word address of MCO2EN bit */
 121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_MCO2EN_BIT_NUMBER      0x9
 122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define RCC_CFGR_MCO2EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32) + (RCC_MCO2EN_BIT_NUMBE
 123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */
 124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CFGR register bit mask */
 126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO2_RESET_MASK      ((uint32_t)0x07FFFFFF)
 127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CFGR_MCO1_RESET_MASK      ((uint32_t)0xF89FFFFF)
 128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* RCC Flag Mask */
 130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define FLAG_MASK                 ((uint8_t)0x1F)
 131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CR register byte 3 (Bits[23:16]) base address */
 133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CR_BYTE3_ADDRESS          ((uint32_t)0x40023802)
 134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x01))
 137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)(RCC_BASE + 0x0C + 0x02))
 140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* BDCR register base address */
 142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/cciW94A3.s 			page 4


 145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private variables ---------------------------------------------------------*/
 146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /* Private functions ---------------------------------------------------------*/
 150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Private_Functions
 152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
 153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */ 
 154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group1 Internal and external clocks, PLL, CSS and MCO configuration functions
 156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Internal and external clocks, PLL, CSS and MCO configuration functions 
 157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===================================================================================
 160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ##### Internal and  external clocks, PLL, CSS and MCO configuration functions #####
 161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===================================================================================
 162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]
 163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       This section provide functions allowing to configure the internal/external clocks,
 164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       PLLs, CSS and MCO pins.
 165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
 167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           the PLL as System clock source.
 168:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 169:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
 170:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           clock source.
 171:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 172:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
 173:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 174:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 175:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 176:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 177:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
 178:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 168 MHz)
 179:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
 180:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
 181:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 182:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) PLLI2S (clocked by HSI or HSE), used to generate an accurate clock to achieve 
 183:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           high-quality audio performance on the I2S interface or SAI interface in case 
 184:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           of STM32F429x/439x devices.
 185:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
 186:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) PLLSAI clocked by (HSI or HSE), used to generate an accurate clock to SAI 
 187:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           interface and LCD TFT controller available only for STM32F42xxx/43xxx/446xx/469xx/479xx d
 188:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 189:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) CSS (Clock security system), once enable and if a HSE clock failure occurs 
 190:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          (HSE used directly or through PLL as System clock source), the System clock
 191:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          is automatically switched to HSI and an interrupt is generated if enabled. 
 192:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          The interrupt is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) 
 193:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          exception vector.   
 194:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 195:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
 196:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           clock (through a configurable prescaler) on PA8 pin.
 197:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 198:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
 199:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           clock (through a configurable prescaler) on PC9 pin.
 200:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  @endverbatim
 201:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
ARM GAS  /tmp/cciW94A3.s 			page 5


 202:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 203:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 204:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 205:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 206:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 207:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSI ON and used as system clock source
 208:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - HSE, PLL and PLLI2S OFF
 209:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 210:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - CSS, MCO1 and MCO2 OFF
 211:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - All interrupts disabled
 212:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function doesn't modify the configuration of the
 213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - Peripheral clocks  
 214:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            - LSI, LSE and RTC clocks 
 215:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 216:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 218:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DeInit(void)
 219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  29              		.loc 1 219 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 220:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HSION bit */
 221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  34              		.loc 1 221 3 view .LVU1
  35              		.loc 1 221 11 is_stmt 0 view .LVU2
  36 0000 0E4B     		ldr	r3, .L2
  37 0002 1A68     		ldr	r2, [r3]
  38 0004 42F00102 		orr	r2, r2, #1
  39 0008 1A60     		str	r2, [r3]
 222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset CFGR register */
 224:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = 0x00000000;
  40              		.loc 1 224 3 is_stmt 1 view .LVU3
  41              		.loc 1 224 13 is_stmt 0 view .LVU4
  42 000a 0021     		movs	r1, #0
  43 000c 9960     		str	r1, [r3, #8]
 225:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON, CSSON, PLLON, PLLI2S and PLLSAI(STM32F42xxx/43xxx/446xx/469xx/479xx devices) bits
 227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xEAF6FFFF;
  44              		.loc 1 227 3 is_stmt 1 view .LVU5
  45              		.loc 1 227 11 is_stmt 0 view .LVU6
  46 000e 1A68     		ldr	r2, [r3]
  47 0010 22F0A852 		bic	r2, r2, #352321536
  48 0014 22F41022 		bic	r2, r2, #589824
  49 0018 1A60     		str	r2, [r3]
 228:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 229:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLCFGR register */
 230:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = 0x24003010;
  50              		.loc 1 230 3 is_stmt 1 view .LVU7
  51              		.loc 1 230 16 is_stmt 0 view .LVU8
  52 001a 094A     		ldr	r2, .L2+4
  53 001c 5A60     		str	r2, [r3, #4]
 231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 232:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 233:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLI2SCFGR register */
ARM GAS  /tmp/cciW94A3.s 			page 6


 234:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = 0x20003000;
  54              		.loc 1 234 3 is_stmt 1 view .LVU9
  55              		.loc 1 234 19 is_stmt 0 view .LVU10
  56 001e 094A     		ldr	r2, .L2+8
  57 0020 C3F88420 		str	r2, [r3, #132]
 235:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM
 236:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 237:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 238:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset PLLSAICFGR register, only available for STM32F42xxx/43xxx/446xx/469xx/479xx devices */
 239:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = 0x24003000;
  58              		.loc 1 239 3 is_stmt 1 view .LVU11
  59              		.loc 1 239 19 is_stmt 0 view .LVU12
  60 0024 02F18062 		add	r2, r2, #67108864
  61 0028 C3F88820 		str	r2, [r3, #136]
 240:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 241:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 242:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEBYP bit */
 243:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  62              		.loc 1 243 3 is_stmt 1 view .LVU13
  63              		.loc 1 243 11 is_stmt 0 view .LVU14
  64 002c 1A68     		ldr	r2, [r3]
  65 002e 22F48022 		bic	r2, r2, #262144
  66 0032 1A60     		str	r2, [r3]
 244:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 245:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable all interrupts */
 246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CIR = 0x00000000;
  67              		.loc 1 246 3 is_stmt 1 view .LVU15
  68              		.loc 1 246 12 is_stmt 0 view .LVU16
  69 0034 D960     		str	r1, [r3, #12]
 247:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 248:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable Timers clock prescalers selection, only available for STM32F42/43xxx and STM32F413_423
 249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = 0x00000000;
  70              		.loc 1 249 3 is_stmt 1 view .LVU17
  71              		.loc 1 249 16 is_stmt 0 view .LVU18
  72 0036 C3F88C10 		str	r1, [r3, #140]
 250:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F413_423xx)
 252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Disable LPTIM and FMPI2C clock prescalers selection, only available for STM32F410xx and STM32F
 253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 = 0x00000000;
 254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F413_423xx */  
 255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
  73              		.loc 1 255 1 view .LVU19
  74 003a 7047     		bx	lr
  75              	.L3:
  76              		.align	2
  77              	.L2:
  78 003c 00380240 		.word	1073887232
  79 0040 10300024 		.word	603992080
  80 0044 00300020 		.word	536883200
  81              		.cfi_endproc
  82              	.LFE123:
  84              		.section	.text.RCC_HSEConfig,"ax",%progbits
  85              		.align	1
  86              		.global	RCC_HSEConfig
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
ARM GAS  /tmp/cciW94A3.s 			page 7


  90              		.fpu fpv4-sp-d16
  92              	RCC_HSEConfig:
  93              	.LVL0:
  94              	.LFB124:
 256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 257:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 259:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
 260:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on HSERDY flag to be set indicating that HSE clock
 261:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the PLL and/or system clock.
 262:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSE state can not be changed if it is used directly or through the
 263:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLL as system clock. In this case, you have to select another source
 264:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the system clock then change the HSE state (ex. disable it).
 265:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.  
 266:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function reset the CSSON bit, so if the Clock security system(CSS)
 267:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         was previously enabled you have to enable it again after calling this
 268:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         function.    
 269:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 270:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 271:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
 272:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 HSE oscillator clock cycles.
 273:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_ON: turn ON the HSE oscillator
 274:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 275:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 276:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 277:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSEConfig(uint8_t RCC_HSE)
 278:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
  95              		.loc 1 278 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 0
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		@ link register save eliminated.
 279:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 280:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 100              		.loc 1 280 3 view .LVU21
 281:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 282:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 283:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 101              		.loc 1 283 3 view .LVU22
 102              		.loc 1 283 38 is_stmt 0 view .LVU23
 103 0000 024B     		ldr	r3, .L5
 104 0002 0022     		movs	r2, #0
 105 0004 9A70     		strb	r2, [r3, #2]
 284:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 285:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the new HSE configuration -------------------------------------------*/
 286:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 106              		.loc 1 286 3 is_stmt 1 view .LVU24
 107              		.loc 1 286 38 is_stmt 0 view .LVU25
 108 0006 9870     		strb	r0, [r3, #2]
 287:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 109              		.loc 1 287 1 view .LVU26
 110 0008 7047     		bx	lr
 111              	.L6:
 112 000a 00BF     		.align	2
 113              	.L5:
 114 000c 00380240 		.word	1073887232
 115              		.cfi_endproc
ARM GAS  /tmp/cciW94A3.s 			page 8


 116              	.LFE124:
 118              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 119              		.align	1
 120              		.global	RCC_AdjustHSICalibrationValue
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 124              		.fpu fpv4-sp-d16
 126              	RCC_AdjustHSICalibrationValue:
 127              	.LVL1:
 128              	.LFB126:
 288:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 289:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 290:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Waits for HSE start-up.
 291:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This functions waits on HSERDY flag to be set and return SUCCESS if 
 292:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this flag is set, otherwise returns ERROR if the timeout is reached 
 293:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and this flag is not set. The timeout value is defined by the constant
 294:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         HSE_STARTUP_TIMEOUT in stm32f4xx.h file. You can tailor it depending
 295:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the HSE crystal used in your application. 
 296:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
 297:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval An ErrorStatus enumeration value:
 298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - SUCCESS: HSE oscillator is stable and ready to use
 299:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          - ERROR: HSE oscillator not yet ready
 300:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 301:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 304:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 305:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 307:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   do
 308:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 312:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 314:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 315:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = SUCCESS;
 316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
 318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 319:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     status = ERROR;
 320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 321:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return (status);
 322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 324:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 325:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The calibration is used to compensate for the variations in voltage
 327:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and temperature that influence the frequency of the internal HSI RC.
 328:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 329:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 0 and 0x1F.
 330:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 331:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 332:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
ARM GAS  /tmp/cciW94A3.s 			page 9


 129              		.loc 1 333 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ args = 0, pretend = 0, frame = 0
 132              		@ frame_needed = 0, uses_anonymous_args = 0
 133              		@ link register save eliminated.
 334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 134              		.loc 1 334 3 view .LVU28
 335:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 135              		.loc 1 336 3 view .LVU29
 337:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 338:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CR;
 136              		.loc 1 338 3 view .LVU30
 137              		.loc 1 338 10 is_stmt 0 view .LVU31
 138 0000 034A     		ldr	r2, .L8
 139 0002 1368     		ldr	r3, [r2]
 140              	.LVL2:
 339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CR_HSITRIM;
 141              		.loc 1 341 3 is_stmt 1 view .LVU32
 142              		.loc 1 341 10 is_stmt 0 view .LVU33
 143 0004 23F0F803 		bic	r3, r3, #248
 144              	.LVL3:
 342:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 145              		.loc 1 344 3 is_stmt 1 view .LVU34
 146              		.loc 1 344 10 is_stmt 0 view .LVU35
 147 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 148              	.LVL4:
 345:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CR = tmpreg;
 149              		.loc 1 347 3 is_stmt 1 view .LVU36
 150              		.loc 1 347 11 is_stmt 0 view .LVU37
 151 000c 1360     		str	r3, [r2]
 348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 152              		.loc 1 348 1 view .LVU38
 153 000e 7047     		bx	lr
 154              	.L9:
 155              		.align	2
 156              	.L8:
 157 0010 00380240 		.word	1073887232
 158              		.cfi_endproc
 159              	.LFE126:
 161              		.section	.text.RCC_HSICmd,"ax",%progbits
 162              		.align	1
 163              		.global	RCC_HSICmd
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 167              		.fpu fpv4-sp-d16
 169              	RCC_HSICmd:
 170              	.LVL5:
 171              	.LFB127:
 349:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
ARM GAS  /tmp/cciW94A3.s 			page 10


 350:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 352:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
 353:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         It is used (enabled by hardware) as system clock source after startup
 354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         from Reset, wakeup from STOP and STANDBY mode, or in case of failure
 355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the HSE used directly or indirectly as system clock (if the Clock
 356:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Security System CSS is enabled).             
 357:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   HSI can not be stopped if it is used as system clock source. In this case,
 358:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         you have to select another source of the system clock then stop the HSI.  
 359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the HSI, the application software should wait on HSIRDY
 360:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         flag to be set indicating that HSI clock is stable and can be used as
 361:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         system clock source.  
 362:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the HSI.
 363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
 365:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles.  
 366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 367:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 368:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 172              		.loc 1 369 1 is_stmt 1 view -0
 173              		.cfi_startproc
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 370:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 371:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 177              		.loc 1 371 3 view .LVU40
 372:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 373:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 178              		.loc 1 373 3 view .LVU41
 179              		.loc 1 373 34 is_stmt 0 view .LVU42
 180 0000 014B     		ldr	r3, .L11
 181 0002 1860     		str	r0, [r3]
 374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 182              		.loc 1 374 1 view .LVU43
 183 0004 7047     		bx	lr
 184              	.L12:
 185 0006 00BF     		.align	2
 186              	.L11:
 187 0008 00004742 		.word	1111949312
 188              		.cfi_endproc
 189              	.LFE127:
 191              		.section	.text.RCC_LSEConfig,"ax",%progbits
 192              		.align	1
 193              		.global	RCC_LSEConfig
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu fpv4-sp-d16
 199              	RCC_LSEConfig:
 200              	.LVL6:
 201              	.LFB128:
 375:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 376:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the LSE is in the Backup domain and write access is denied to
ARM GAS  /tmp/cciW94A3.s 			page 11


 379:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         this domain after reset, you have to enable write access using 
 380:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PWR_BackupAccessCmd(ENABLE) function before to configure the LSE
 381:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (to be done once after reset).  
 382:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application
 383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software should wait on LSERDY flag to be set indicating that LSE clock
 384:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is stable and can be used to clock the RTC.
 385:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 386:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
 388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                              6 LSE oscillator clock cycles.
 389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_ON: turn ON the LSE oscillator
 390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 391:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 392:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 393:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 394:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 202              		.loc 1 394 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		@ link register save eliminated.
 395:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 396:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 207              		.loc 1 396 3 view .LVU45
 397:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 398:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 399:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEON bit */
 400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 208              		.loc 1 400 3 view .LVU46
 209              		.loc 1 400 34 is_stmt 0 view .LVU47
 210 0000 0A4B     		ldr	r3, .L17
 211 0002 0022     		movs	r2, #0
 212 0004 83F87020 		strb	r2, [r3, #112]
 401:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 402:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Reset LSEBYP bit */
 403:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 213              		.loc 1 403 3 is_stmt 1 view .LVU48
 214              		.loc 1 403 34 is_stmt 0 view .LVU49
 215 0008 83F87020 		strb	r2, [r3, #112]
 404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 405:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 406:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (RCC_LSE)
 216              		.loc 1 406 3 is_stmt 1 view .LVU50
 217 000c 0128     		cmp	r0, #1
 218 000e 02D0     		beq	.L14
 219 0010 0428     		cmp	r0, #4
 220 0012 05D0     		beq	.L15
 221 0014 7047     		bx	lr
 222              	.L14:
 407:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_ON:
 409:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEON bit */
 410:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 223              		.loc 1 410 7 view .LVU51
 224              		.loc 1 410 38 is_stmt 0 view .LVU52
 225 0016 054B     		ldr	r3, .L17
 226 0018 0122     		movs	r2, #1
ARM GAS  /tmp/cciW94A3.s 			page 12


 227 001a 83F87020 		strb	r2, [r3, #112]
 411:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 228              		.loc 1 411 7 is_stmt 1 view .LVU53
 229 001e 7047     		bx	lr
 230              	.L15:
 412:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     case RCC_LSE_Bypass:
 413:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* Set LSEBYP and LSEON bits */
 414:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 231              		.loc 1 414 7 view .LVU54
 232              		.loc 1 414 38 is_stmt 0 view .LVU55
 233 0020 024B     		ldr	r3, .L17
 234 0022 0522     		movs	r2, #5
 235 0024 83F87020 		strb	r2, [r3, #112]
 415:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 236              		.loc 1 415 7 is_stmt 1 view .LVU56
 416:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     default:
 417:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       break;
 418:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 419:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 237              		.loc 1 419 1 is_stmt 0 view .LVU57
 238 0028 7047     		bx	lr
 239              	.L18:
 240 002a 00BF     		.align	2
 241              	.L17:
 242 002c 00380240 		.word	1073887232
 243              		.cfi_endproc
 244              	.LFE128:
 246              		.section	.text.RCC_LSICmd,"ax",%progbits
 247              		.align	1
 248              		.global	RCC_LSICmd
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 252              		.fpu fpv4-sp-d16
 254              	RCC_LSICmd:
 255              	.LVL7:
 256              	.LFB129:
 420:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 421:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 422:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the LSI, the application software should wait on 
 424:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         LSIRDY flag to be set indicating that LSI clock is stable and can
 425:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used to clock the IWDG and/or the RTC.
 426:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.  
 427:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the LSI.
 428:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
 429:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
 430:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock cycles. 
 431:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 433:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 257              		.loc 1 434 1 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261              		@ link register save eliminated.
ARM GAS  /tmp/cciW94A3.s 			page 13


 435:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 436:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 262              		.loc 1 436 3 view .LVU59
 437:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 438:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 263              		.loc 1 438 3 view .LVU60
 264              		.loc 1 438 35 is_stmt 0 view .LVU61
 265 0000 014B     		ldr	r3, .L20
 266 0002 C3F8800E 		str	r0, [r3, #3712]
 439:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 267              		.loc 1 439 1 view .LVU62
 268 0006 7047     		bx	lr
 269              	.L21:
 270              		.align	2
 271              	.L20:
 272 0008 00004742 		.word	1111949312
 273              		.cfi_endproc
 274              	.LFE129:
 276              		.section	.text.RCC_PLLConfig,"ax",%progbits
 277              		.align	1
 278              		.global	RCC_PLLConfig
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu fpv4-sp-d16
 284              	RCC_PLLConfig:
 285              	.LVL8:
 286              	.LFB130:
 440:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 441:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx
 442:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 443:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 444:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 445:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 446:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 447:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 448:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 449:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 450:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 451:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 452:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 453:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 454:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 455:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 456:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 457:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 458:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 460:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 461:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 462:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 463:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 464:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 465:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 467:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 468:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
ARM GAS  /tmp/cciW94A3.s 			page 14


 469:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 471:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLR: specifies the division factor for I2S, SAI, SYSTEM, SPDIF in STM32F446xx devices
 472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 473:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
 475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 476:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 477:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 482:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 483:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 484:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 486:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 487:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 488:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 489:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLR_VALUE(PLLR));
 490:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 491:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 492:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24) | (PLLR << 28);
 493:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 494:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */
 495:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 496:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 497:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 498:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the main PLL clock source, multiplication and division factors.
 499:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the main PLL is disabled.
 500:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 501:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 502:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 503:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry
 504:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry
 505:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.  
 506:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 507:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLM: specifies the division factor for PLL VCO input clock
 508:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 0 and 63.
 509:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
 510:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 511:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLL jitter.
 512:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 513:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLN: specifies the multiplication factor for PLL VCO output clock
 514:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 515:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLN parameter correctly to ensure that the VCO
 516:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 517:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 518:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLP: specifies the division factor for main system clock (SYSCLK)
 519:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 520:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLP parameter correctly to not exceed 168 MHz on
 521:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the System clock frequency.
 522:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 523:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLQ: specifies the division factor for OTG FS, SDIO and RNG clocks
 524:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 4 and 15.
 525:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the USB OTG FS is used in your application, you have to set the
ARM GAS  /tmp/cciW94A3.s 			page 15


 526:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
 527:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
 528:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         correctly.
 529:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 530:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 531:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 532:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PL
 533:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 287              		.loc 1 533 1 is_stmt 1 view -0
 288              		.cfi_startproc
 289              		@ args = 4, pretend = 0, frame = 0
 290              		@ frame_needed = 0, uses_anonymous_args = 0
 291              		@ link register save eliminated.
 534:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 535:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 292              		.loc 1 535 3 view .LVU64
 536:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLM_VALUE(PLLM));
 293              		.loc 1 536 3 view .LVU65
 537:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLN_VALUE(PLLN));
 294              		.loc 1 537 3 view .LVU66
 538:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLP_VALUE(PLLP));
 295              		.loc 1 538 3 view .LVU67
 539:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLQ_VALUE(PLLQ));
 296              		.loc 1 539 3 view .LVU68
 540:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 541:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 297              		.loc 1 541 3 view .LVU69
 298              		.loc 1 541 23 is_stmt 0 view .LVU70
 299 0000 41EA8211 		orr	r1, r1, r2, lsl #6
 300              	.LVL9:
 301              		.loc 1 541 47 view .LVU71
 302 0004 5B08     		lsrs	r3, r3, #1
 303              	.LVL10:
 304              		.loc 1 541 53 view .LVU72
 305 0006 013B     		subs	r3, r3, #1
 306              		.loc 1 541 37 view .LVU73
 307 0008 41EA0341 		orr	r1, r1, r3, lsl #16
 308              		.loc 1 541 64 view .LVU74
 309 000c 0143     		orrs	r1, r1, r0
 310              		.loc 1 541 82 view .LVU75
 311 000e 0098     		ldr	r0, [sp]
 312              	.LVL11:
 313              		.loc 1 541 82 view .LVU76
 314 0010 41EA0061 		orr	r1, r1, r0, lsl #24
 315              		.loc 1 541 16 view .LVU77
 316 0014 014B     		ldr	r3, .L23
 317 0016 5960     		str	r1, [r3, #4]
 318              	.LVL12:
 542:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                  (PLLQ << 24);
 543:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 319              		.loc 1 543 1 view .LVU78
 320 0018 7047     		bx	lr
 321              	.L24:
 322 001a 00BF     		.align	2
 323              	.L23:
 324 001c 00380240 		.word	1073887232
 325              		.cfi_endproc
ARM GAS  /tmp/cciW94A3.s 			page 16


 326              	.LFE130:
 328              		.section	.text.RCC_PLLCmd,"ax",%progbits
 329              		.align	1
 330              		.global	RCC_PLLCmd
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 334              		.fpu fpv4-sp-d16
 336              	RCC_PLLCmd:
 337              	.LVL13:
 338              	.LFB131:
 544:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */
 545:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 546:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 547:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the main PLL.
 548:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After enabling the main PLL, the application software should wait on 
 549:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PLLRDY flag to be set indicating that PLL clock is stable and can
 550:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         be used as system clock source.
 551:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL can not be disabled if it is used as system clock source
 552:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
 553:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
 554:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 555:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 556:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 557:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 339              		.loc 1 557 1 is_stmt 1 view -0
 340              		.cfi_startproc
 341              		@ args = 0, pretend = 0, frame = 0
 342              		@ frame_needed = 0, uses_anonymous_args = 0
 343              		@ link register save eliminated.
 558:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 559:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 344              		.loc 1 559 3 view .LVU80
 560:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 345              		.loc 1 560 3 view .LVU81
 346              		.loc 1 560 34 is_stmt 0 view .LVU82
 347 0000 014B     		ldr	r3, .L26
 348 0002 1866     		str	r0, [r3, #96]
 561:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 349              		.loc 1 561 1 view .LVU83
 350 0004 7047     		bx	lr
 351              	.L27:
 352 0006 00BF     		.align	2
 353              	.L26:
 354 0008 00004742 		.word	1111949312
 355              		.cfi_endproc
 356              	.LFE131:
 358              		.section	.text.RCC_PLLI2SConfig,"ax",%progbits
 359              		.align	1
 360              		.global	RCC_PLLI2SConfig
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 364              		.fpu fpv4-sp-d16
 366              	RCC_PLLI2SConfig:
 367              	.LVL14:
 368              	.LFB132:
ARM GAS  /tmp/cciW94A3.s 			page 17


 562:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 563:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F401xx)
 564:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 565:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 566:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 567:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F405xx/407xx, STM32F415xx/417xx 
 568:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         or STM32F401xx devices. 
 569:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 570:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 571:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 573:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 574:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 575:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 576:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 577:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 578:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 579:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 580:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 581:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 582:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 583:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 584:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 585:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 586:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
 587:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 588:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 589:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 590:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 591:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 592:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 593:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 594:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F401xx */
 595:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 596:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F411xE)
 597:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 598:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 599:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
 600:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F411xE devices. 
 601:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 602:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 603:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 604:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 605:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 606:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SM: specifies the division factor for PLLI2S VCO input clock
 607:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
 608:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
 609:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 610:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLI2S jitter.
 611:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 613:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 614:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 615:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 616:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
 617:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 618:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
ARM GAS  /tmp/cciW94A3.s 			page 18


 619:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 620:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 621:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 622:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 623:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 624:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR, uint32_t PLLI2SM)
 625:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 626:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 627:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 628:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SM));
 629:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 630:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 631:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28) | PLLI2SM;
 632:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 633:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F411xE */
 634:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 635:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F469_479xx)
 636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 637:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 638:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 639:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices 
 640:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         
 641:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 642:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 643:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 644:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 645:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 646:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 647:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 648:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 649:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 650:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SQ: specifies the division factor for SAI1 clock
 651:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 652:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 
 653:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 654:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 655:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 656:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 657:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 658:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 659:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 660:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SQ, uint32_t PLLI2SR)
 661:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 369              		.loc 1 661 1 is_stmt 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 662:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 663:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 374              		.loc 1 663 3 view .LVU85
 664:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SQ));
 375              		.loc 1 664 3 view .LVU86
 665:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 376              		.loc 1 665 3 view .LVU87
 666:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 667:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SQ << 24) | (PLLI2SR << 28);
ARM GAS  /tmp/cciW94A3.s 			page 19


 377              		.loc 1 667 3 view .LVU88
 378              		.loc 1 667 47 is_stmt 0 view .LVU89
 379 0000 0906     		lsls	r1, r1, #24
 380              	.LVL15:
 381              		.loc 1 667 36 view .LVU90
 382 0002 41EA8011 		orr	r1, r1, r0, lsl #6
 383              		.loc 1 667 54 view .LVU91
 384 0006 41EA0271 		orr	r1, r1, r2, lsl #28
 385              		.loc 1 667 19 view .LVU92
 386 000a 024B     		ldr	r3, .L29
 387 000c C3F88410 		str	r1, [r3, #132]
 668:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 388              		.loc 1 668 1 view .LVU93
 389 0010 7047     		bx	lr
 390              	.L30:
 391 0012 00BF     		.align	2
 392              	.L29:
 393 0014 00380240 		.word	1073887232
 394              		.cfi_endproc
 395              	.LFE132:
 397              		.section	.text.RCC_PLLI2SCmd,"ax",%progbits
 398              		.align	1
 399              		.global	RCC_PLLI2SCmd
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 403              		.fpu fpv4-sp-d16
 405              	RCC_PLLI2SCmd:
 406              	.LVL16:
 407              	.LFB133:
 669:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */
 670:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 671:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG ) || defined(STM32F413_423xx) || defined(STM32F446xx)
 672:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 673:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLI2S clock multiplication and division factors.
 674:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 675:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F446xx devices 
 676:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         
 677:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLI2S is disabled.
 678:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLI2S clock source is common with the main PLL (configured in 
 679:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 680:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 681:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SM: specifies the division factor for PLLI2S VCO input clock
 682:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
 683:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
 684:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 685:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLI2S jitter.
 686:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 687:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SN: specifies the multiplication factor for PLLI2S VCO output clock
 688:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 689:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO 
 690:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 691:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 692:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SP: specifies the division factor for PLL 48Mhz clock output
 693:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number in the range {2, 4, 6, or 8}.
 694:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 695:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SQ: specifies the division factor for SAI1 clock
ARM GAS  /tmp/cciW94A3.s 			page 20


 696:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 697:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 
 698:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLI2SR: specifies the division factor for I2S clock
 699:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 700:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
 701:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         on the I2S clock frequency.
 702:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   the PLLI2SR parameter is only available with STM32F42xxx/43xxx devices.  
 703:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 704:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 705:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 706:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SConfig(uint32_t PLLI2SM, uint32_t PLLI2SN, uint32_t PLLI2SP, uint32_t PLLI2SQ, uint3
 707:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 708:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 709:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SM));
 710:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
 711:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SP_VALUE(PLLI2SP));
 712:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SQ));
 713:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));
 714:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 715:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLI2SCFGR =  PLLI2SM | (PLLI2SN << 6) | (((PLLI2SP >> 1) -1) << 16) | (PLLI2SQ << 24) | (PL
 716:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 717:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 718:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 719:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 720:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLI2S. 
 721:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
 722:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
 723:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 724:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 725:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLI2SCmd(FunctionalState NewState)
 726:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 408              		.loc 1 726 1 is_stmt 1 view -0
 409              		.cfi_startproc
 410              		@ args = 0, pretend = 0, frame = 0
 411              		@ frame_needed = 0, uses_anonymous_args = 0
 412              		@ link register save eliminated.
 727:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 728:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 413              		.loc 1 728 3 view .LVU95
 729:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 414              		.loc 1 729 3 view .LVU96
 415              		.loc 1 729 37 is_stmt 0 view .LVU97
 416 0000 014B     		ldr	r3, .L32
 417 0002 9866     		str	r0, [r3, #104]
 730:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 418              		.loc 1 730 1 view .LVU98
 419 0004 7047     		bx	lr
 420              	.L33:
 421 0006 00BF     		.align	2
 422              	.L32:
 423 0008 00004742 		.word	1111949312
 424              		.cfi_endproc
 425              	.LFE133:
 427              		.section	.text.RCC_PLLSAIConfig,"ax",%progbits
 428              		.align	1
 429              		.global	RCC_PLLSAIConfig
 430              		.syntax unified
ARM GAS  /tmp/cciW94A3.s 			page 21


 431              		.thumb
 432              		.thumb_func
 433              		.fpu fpv4-sp-d16
 435              	RCC_PLLSAIConfig:
 436              	.LVL17:
 437              	.LFB134:
 731:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 732:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx)
 733:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 734:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 735:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 736:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F469_479xx devices 
 737:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
 738:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 739:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 740:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 741:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 742:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 743:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 50 and 432.
 744:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 745:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 746:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 747:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIP: specifies the division factor for PLL 48Mhz clock output
 748:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number in the range {2, 4, 6, or 8}..
 749:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           
 750:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 751:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 2 and 15.
 752:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            
 753:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIR: specifies the division factor for LTDC clock
 754:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 755:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 756:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 757:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 758:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ, uint32_t PLLSAIR)
 759:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 760:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 761:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 762:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIP_VALUE(PLLSAIP));
 763:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
 764:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
 765:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 766:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = (PLLSAIN << 6) | (((PLLSAIP >> 1) -1) << 16) | (PLLSAIQ << 24) | (PLLSAIR << 28
 767:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 768:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F469_479xx */
 769:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 770:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F446xx)
 771:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 772:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 773:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 774:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F446xx devices 
 775:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
 776:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 777:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 778:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 779:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 780:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIM: specifies the division factor for PLLSAI VCO input clock
 781:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
ARM GAS  /tmp/cciW94A3.s 			page 22


 782:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIM parameter correctly to ensure that the VCO input
 783:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
 784:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of 2 MHz to limit PLLSAI jitter.
 785:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 786:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 787:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 50 and 432.
 788:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 789:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 790:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 791:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIP: specifies the division factor for PLL 48Mhz clock output
 792:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number in the range {2, 4, 6, or 8}.
 793:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 794:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 795:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter must be a number between 2 and 15.
 796:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 797:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 798:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 799:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIM, uint32_t PLLSAIN, uint32_t PLLSAIP, uint32_t PLLSAIQ)
 800:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 801:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 802:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIM_VALUE(PLLSAIM));
 803:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 804:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIP_VALUE(PLLSAIP));
 805:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
 806:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 807:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = PLLSAIM | (PLLSAIN << 6) | (((PLLSAIP >> 1) -1) << 16)  | (PLLSAIQ << 24);
 808:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 809:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F446xx */
 810:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 811:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 812:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 813:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the PLLSAI clock multiplication and division factors.
 814:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
 815:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx devices 
 816:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
 817:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only when the PLLSAI is disabled.
 818:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PLLSAI clock source is common with the main PLL (configured in 
 819:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_PLLConfig function )  
 820:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *             
 821:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIN: specifies the multiplication factor for PLLSAI VCO output clock
 822:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 50 and 432.
 823:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO 
 824:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         output frequency is between 100 and 432 MHz.
 825:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           
 826:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIQ: specifies the division factor for SAI1 clock
 827:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 15.
 828:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            
 829:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  PLLSAIR: specifies the division factor for LTDC clock
 830:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 2 and 7.
 831:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
 832:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 833:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 834:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAIConfig(uint32_t PLLSAIN, uint32_t PLLSAIQ, uint32_t PLLSAIR)
 835:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 438              		.loc 1 835 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cciW94A3.s 			page 23


 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 836:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 837:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIN));
 443              		.loc 1 837 3 view .LVU100
 838:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIR));
 444              		.loc 1 838 3 view .LVU101
 839:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIQ));
 445              		.loc 1 839 3 view .LVU102
 840:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 841:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->PLLSAICFGR = (PLLSAIN << 6) | (PLLSAIQ << 24) | (PLLSAIR << 28);
 446              		.loc 1 841 3 view .LVU103
 447              		.loc 1 841 47 is_stmt 0 view .LVU104
 448 0000 0906     		lsls	r1, r1, #24
 449              	.LVL18:
 450              		.loc 1 841 36 view .LVU105
 451 0002 41EA8011 		orr	r1, r1, r0, lsl #6
 452              		.loc 1 841 54 view .LVU106
 453 0006 41EA0271 		orr	r1, r1, r2, lsl #28
 454              		.loc 1 841 19 view .LVU107
 455 000a 024B     		ldr	r3, .L35
 456 000c C3F88810 		str	r1, [r3, #136]
 842:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 457              		.loc 1 842 1 view .LVU108
 458 0010 7047     		bx	lr
 459              	.L36:
 460 0012 00BF     		.align	2
 461              	.L35:
 462 0014 00380240 		.word	1073887232
 463              		.cfi_endproc
 464              	.LFE134:
 466              		.section	.text.RCC_PLLSAICmd,"ax",%progbits
 467              		.align	1
 468              		.global	RCC_PLLSAICmd
 469              		.syntax unified
 470              		.thumb
 471              		.thumb_func
 472              		.fpu fpv4-sp-d16
 474              	RCC_PLLSAICmd:
 475              	.LVL19:
 476              	.LFB135:
 843:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE */
 844:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 845:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 846:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the PLLSAI. 
 847:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
 848:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices 
 849:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       
 850:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.  
 851:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the PLLSAI. This parameter can be: ENABLE or DISABLE.
 852:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 853:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 854:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PLLSAICmd(FunctionalState NewState)
 855:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 477              		.loc 1 855 1 is_stmt 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/cciW94A3.s 			page 24


 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481              		@ link register save eliminated.
 856:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 857:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 482              		.loc 1 857 3 view .LVU110
 858:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_PLLSAION_BB = (uint32_t)NewState;
 483              		.loc 1 858 3 view .LVU111
 484              		.loc 1 858 37 is_stmt 0 view .LVU112
 485 0000 014B     		ldr	r3, .L38
 486 0002 1867     		str	r0, [r3, #112]
 859:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 487              		.loc 1 859 1 view .LVU113
 488 0004 7047     		bx	lr
 489              	.L39:
 490 0006 00BF     		.align	2
 491              	.L38:
 492 0008 00004742 		.word	1111949312
 493              		.cfi_endproc
 494              	.LFE135:
 496              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 497              		.align	1
 498              		.global	RCC_ClockSecuritySystemCmd
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 502              		.fpu fpv4-sp-d16
 504              	RCC_ClockSecuritySystemCmd:
 505              	.LVL20:
 506              	.LFB136:
 860:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 861:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 862:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Clock Security System.
 863:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 864:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 865:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 866:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 867:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 868:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Clock Security System.
 869:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be: ENABLE or DISABLE.
 870:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 871:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 872:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
 873:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 507              		.loc 1 873 1 is_stmt 1 view -0
 508              		.cfi_startproc
 509              		@ args = 0, pretend = 0, frame = 0
 510              		@ frame_needed = 0, uses_anonymous_args = 0
 511              		@ link register save eliminated.
 874:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 875:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 512              		.loc 1 875 3 view .LVU115
 876:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 513              		.loc 1 876 3 view .LVU116
 514              		.loc 1 876 34 is_stmt 0 view .LVU117
 515 0000 014B     		ldr	r3, .L41
 516 0002 D864     		str	r0, [r3, #76]
 877:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
ARM GAS  /tmp/cciW94A3.s 			page 25


 517              		.loc 1 877 1 view .LVU118
 518 0004 7047     		bx	lr
 519              	.L42:
 520 0006 00BF     		.align	2
 521              	.L41:
 522 0008 00004742 		.word	1111949312
 523              		.cfi_endproc
 524              	.LFE136:
 526              		.section	.text.RCC_MCO1Config,"ax",%progbits
 527              		.align	1
 528              		.global	RCC_MCO1Config
 529              		.syntax unified
 530              		.thumb
 531              		.thumb_func
 532              		.fpu fpv4-sp-d16
 534              	RCC_MCO1Config:
 535              	.LVL21:
 536              	.LFB137:
 878:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 879:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 880:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO1 pin(PA8).
 881:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PA8 should be configured in alternate function mode.
 882:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Source: specifies the clock source to output.
 883:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 884:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSI: HSI clock selected as MCO1 source
 885:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_LSE: LSE clock selected as MCO1 source
 886:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_HSE: HSE clock selected as MCO1 source
 887:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source
 888:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO1Div: specifies the MCO1 prescaler.
 889:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 890:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_1: no division applied to MCO1 clock
 891:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_2: division by 2 applied to MCO1 clock
 892:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_3: division by 3 applied to MCO1 clock
 893:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
 894:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
 895:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 896:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 897:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
 898:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 537              		.loc 1 898 1 is_stmt 1 view -0
 538              		.cfi_startproc
 539              		@ args = 0, pretend = 0, frame = 0
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541              		@ link register save eliminated.
 899:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 542              		.loc 1 899 3 view .LVU120
 900:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 901:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 902:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
 543              		.loc 1 902 3 view .LVU121
 903:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  
 544              		.loc 1 903 3 view .LVU122
 904:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 905:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 545              		.loc 1 905 3 view .LVU123
 546              		.loc 1 905 10 is_stmt 0 view .LVU124
 547 0000 034A     		ldr	r2, .L44
ARM GAS  /tmp/cciW94A3.s 			page 26


 548 0002 9368     		ldr	r3, [r2, #8]
 549              	.LVL22:
 906:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 907:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
 908:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO1_RESET_MASK;
 550              		.loc 1 908 3 is_stmt 1 view .LVU125
 551              		.loc 1 908 10 is_stmt 0 view .LVU126
 552 0004 23F0EC63 		bic	r3, r3, #123731968
 553              	.LVL23:
 909:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 910:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO1 clock source and prescaler */
 911:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 554              		.loc 1 911 3 is_stmt 1 view .LVU127
 555              		.loc 1 911 28 is_stmt 0 view .LVU128
 556 0008 0843     		orrs	r0, r0, r1
 557              	.LVL24:
 558              		.loc 1 911 10 view .LVU129
 559 000a 1843     		orrs	r0, r0, r3
 560              	.LVL25:
 912:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 913:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 914:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 561              		.loc 1 914 3 is_stmt 1 view .LVU130
 562              		.loc 1 914 13 is_stmt 0 view .LVU131
 563 000c 9060     		str	r0, [r2, #8]
 915:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 916:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
 917:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_MCO1Cmd(ENABLE);
 918:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */   
 919:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 564              		.loc 1 919 1 view .LVU132
 565 000e 7047     		bx	lr
 566              	.L45:
 567              		.align	2
 568              	.L44:
 569 0010 00380240 		.word	1073887232
 570              		.cfi_endproc
 571              	.LFE137:
 573              		.section	.text.RCC_MCO2Config,"ax",%progbits
 574              		.align	1
 575              		.global	RCC_MCO2Config
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 579              		.fpu fpv4-sp-d16
 581              	RCC_MCO2Config:
 582              	.LVL26:
 583              	.LFB138:
 920:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 921:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 922:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Selects the clock source to output on MCO2 pin(PC9).
 923:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   PC9 should be configured in alternate function mode.
 924:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Source: specifies the clock source to output.
 925:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 926:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source
 927:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for a
 928:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for
ARM GAS  /tmp/cciW94A3.s 			page 27


 929:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_HSE: HSE clock selected as MCO2 source
 930:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source
 931:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_MCO2Div: specifies the MCO2 prescaler.
 932:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
 933:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_1: no division applied to MCO2 clock
 934:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_2: division by 2 applied to MCO2 clock
 935:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_3: division by 3 applied to MCO2 clock
 936:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
 937:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
 938:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note  For STM32F410xx devices to output I2SCLK clock on MCO2 you should have
 939:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
 940:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
 941:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 942:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
 943:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 584              		.loc 1 943 1 is_stmt 1 view -0
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 0
 587              		@ frame_needed = 0, uses_anonymous_args = 0
 588              		@ link register save eliminated.
 944:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 589              		.loc 1 944 3 view .LVU134
 945:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 946:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
 947:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
 590              		.loc 1 947 3 view .LVU135
 948:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
 591              		.loc 1 948 3 view .LVU136
 949:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 950:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 592              		.loc 1 950 3 view .LVU137
 593              		.loc 1 950 10 is_stmt 0 view .LVU138
 594 0000 034A     		ldr	r2, .L47
 595 0002 9368     		ldr	r3, [r2, #8]
 596              	.LVL27:
 951:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 952:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear MCO2 and MCO2PRE[2:0] bits */
 953:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= CFGR_MCO2_RESET_MASK;
 597              		.loc 1 953 3 is_stmt 1 view .LVU139
 598              		.loc 1 953 10 is_stmt 0 view .LVU140
 599 0004 23F07843 		bic	r3, r3, #-134217728
 600              	.LVL28:
 954:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 955:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select MCO2 clock source and prescaler */
 956:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 601              		.loc 1 956 3 is_stmt 1 view .LVU141
 602              		.loc 1 956 28 is_stmt 0 view .LVU142
 603 0008 0843     		orrs	r0, r0, r1
 604              	.LVL29:
 605              		.loc 1 956 10 view .LVU143
 606 000a 1843     		orrs	r0, r0, r3
 607              	.LVL30:
 957:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 958:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
 959:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 608              		.loc 1 959 3 is_stmt 1 view .LVU144
 609              		.loc 1 959 13 is_stmt 0 view .LVU145
ARM GAS  /tmp/cciW94A3.s 			page 28


 610 000c 9060     		str	r0, [r2, #8]
 960:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 961:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
 962:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_MCO2Cmd(ENABLE);
 963:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */   
 964:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 611              		.loc 1 964 1 view .LVU146
 612 000e 7047     		bx	lr
 613              	.L48:
 614              		.align	2
 615              	.L47:
 616 0010 00380240 		.word	1073887232
 617              		.cfi_endproc
 618              	.LFE138:
 620              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 621              		.align	1
 622              		.global	RCC_SYSCLKConfig
 623              		.syntax unified
 624              		.thumb
 625              		.thumb_func
 626              		.fpu fpv4-sp-d16
 628              	RCC_SYSCLKConfig:
 629              	.LVL31:
 630              	.LFB139:
 965:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 966:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
 967:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
 968:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
 969:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 970:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group2 System AHB and APB busses clocks configuration functions
 971:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   System, AHB and APB busses clocks configuration functions
 972:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
 973:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
 974:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
 975:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       ##### System, AHB and APB busses clocks configuration functions #####
 976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
 977:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..]
 978:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       This section provide functions allowing to configure the System, AHB, APB1 and 
 979:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       APB2 busses clocks.
 980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
 981:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 982:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           HSE and PLL.
 983:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable 
 984:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped 
 985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived 
 986:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           from AHB clock through configurable prescalers and used to clock 
 987:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           the peripherals mapped on these busses. You can use 
 988:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           "RCC_GetClocksFreq()" function to retrieve the frequencies of these clocks.  
 989:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 990:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 991:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) I2S: the I2S clock can be derived either from a specific PLL (PLLI2S) or
 992:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              from an external clock mapped on the I2S_CKIN pin. 
 993:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              You have to use RCC_I2SCLKConfig() function to configure this clock. 
 994:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock
 995:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              divided by 2 to 31. You have to use RCC_RTCCLKConfig() and RCC_RTCCLKCmd()
 996:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              functions to configure this clock. 
 997:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) USB OTG FS, SDIO and RTC: USB OTG FS require a frequency equal to 48 MHz
ARM GAS  /tmp/cciW94A3.s 			page 29


 998:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              to work correctly, while the SDIO require a frequency equal or lower than
 999:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****              to 48. This clock is derived of the main PLL through PLLQ divider.
1000:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****         (+@) IWDG clock which is always the LSI clock.
1001:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        
1002:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F405xx/407xx and STM32F415xx/417xx devices, the maximum frequency 
1003:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz. Depending 
1004:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****          on the device voltage range, the maximum frequency should be adapted accordingly:
1005:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1006:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1007:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1008:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1009:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1010:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1011:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
1012:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1013:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
1014:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1015:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
1016:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1017:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
1018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
1020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1021:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|150< HCLK <= 168|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120|
1022:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1023:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140|
1024:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1025:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |      NA        |154 < HCLK <= 168|140 < HCLK <= 160|
1026:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +---------------|----------------|----------------|-----------------|-----------------+
1027:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F42xxx/43xxx/469xx/479xx devices, the maximum frequency of the SYSCLK and HCLK i
1028:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           PCLK2 90 MHz and PCLK1 45 MHz. Depending on the device voltage range, the maximum 
1029:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
1030:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1033:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1034:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1036:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
1037:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1038:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
1039:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1040:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
1041:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1042:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |66 < HCLK <= 88  |60 < HCLK <= 80  |
1043:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1044:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|88 < HCLK <= 110 |80 < HCLK <= 100 |
1045:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1046:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|120< HCLK <= 180|120< HCLK <= 144|110 < HCLK <= 132|100 < HCLK <= 120|
1047:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1048:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|132 < HCLK <= 154|120 < HCLK <= 140|
1049:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1050:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |7WS(8CPU cycle)|      NA        |168< HCLK <= 180|154 < HCLK <= 176|140 < HCLK <= 160|
1051:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1052:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |8WS(9CPU cycle)|      NA        |      NA        |176 < HCLK <= 180|160 < HCLK <= 168|
1053:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1054:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****    
ARM GAS  /tmp/cciW94A3.s 			page 30


1055:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F401xx devices, the maximum frequency of the SYSCLK and HCLK is 84 MHz, 
1056:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           PCLK2 84 MHz and PCLK1 42 MHz. Depending on the device voltage range, the maximum 
1057:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
1058:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1059:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1060:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1061:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1062:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1063:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1064:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 22   |0 < HCLK <= 20   |
1065:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1066:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |22 < HCLK <= 44  |20 < HCLK <= 40  |
1067:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1068:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|60 < HCLK <= 84 |48 < HCLK <= 72 |44 < HCLK <= 66  |40 < HCLK <= 60  |
1069:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1070:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|      NA        |72 < HCLK <= 84 |66 < HCLK <= 84  |60 < HCLK <= 80  |
1071:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1072:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|      NA        |      NA        |      NA         |80 < HCLK <= 84  |
1073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1074:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1075:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) For STM32F410xx/STM32F411xE devices, the maximum frequency of the SYSCLK and HCLK is 100 
1076:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           PCLK2 100 MHz and PCLK1 50 MHz. Depending on the device voltage range, the maximum 
1077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           frequency should be adapted accordingly:
1078:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1079:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
1080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               |---------------------------------------------------------------------|
1081:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
1082:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
1083:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
1085:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1086:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |1WS(2CPU cycle)|30 < HCLK <= 64 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  |
1087:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1088:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |2WS(3CPU cycle)|64 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
1089:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1090:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |3WS(4CPU cycle)|90 < HCLK <= 100|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
1091:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1092:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |4WS(5CPU cycle)|      NA        |96 < HCLK <= 100|72 < HCLK <= 90  |64 < HCLK <= 80  |
1093:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1094:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |5WS(6CPU cycle)|      NA        |       NA       |90 < HCLK <= 100 |80 < HCLK <= 96  |
1095:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |---------------|----------------|----------------|-----------------|-----------------|
1096:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  |6WS(7CPU cycle)|      NA        |       NA       |        NA       |96 < HCLK <= 100 |
1097:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  +-------------------------------------------------------------------------------------+
1098:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1099:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       -@- On STM32F405xx/407xx and STM32F415xx/417xx devices: 
1100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS = '0', the maximum value of fHCLK = 144MHz. 
1101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS = '1', the maximum value of fHCLK = 168MHz. 
1102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           [..] 
1103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           On STM32F42xxx/43xxx/469xx/479xx devices:
1104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01', the maximum value of fHCLK is 120MHz.
1105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10', the maximum value of fHCLK is 144MHz.
1106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x11', the maximum value of f  is 168MHz 
1107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           [..]  
1108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           On STM32F401x devices:
1109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01', the maximum value of fHCLK is 64MHz.
1110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10', the maximum value of fHCLK is 84MHz.
1111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           On STM32F410xx/STM32F411xE devices:
ARM GAS  /tmp/cciW94A3.s 			page 31


1112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x01' the maximum value of fHCLK is 64MHz.
1113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x10' the maximum value of fHCLK is 84MHz.
1114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****            (++) when VOS[1:0] = '0x11' the maximum value of fHCLK is 100MHz.
1115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****        You can use PWR_MainRegulatorModeConfig() function to control VOS bits.
1117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
1124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
1125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
1126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
1127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (if the Clock Security System CSS is enabled).
1128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
1129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         clock source is ready (clock stable after startup delay or PLL locked). 
1130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
1131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         occur when the clock source will be ready. 
1132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         You can use RCC_GetSYSCLKSource() function to know which clock is
1133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         currently used as system clock source. 
1134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
1135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSI: HSI selected as system clock source
1137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_HSE: HSE selected as system clock source
1138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source (RCC_SYSCLKSource_
1139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLKSource_PLLRCLK: PLL R selected as system clock source only for STM32F
1140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
1143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 631              		.loc 1 1143 1 is_stmt 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
 635              		@ link register save eliminated.
1144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 636              		.loc 1 1144 3 view .LVU148
1145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 637              		.loc 1 1147 3 view .LVU149
1148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 638              		.loc 1 1149 3 view .LVU150
 639              		.loc 1 1149 10 is_stmt 0 view .LVU151
 640 0000 034A     		ldr	r2, .L50
 641 0002 9368     		ldr	r3, [r2, #8]
 642              	.LVL32:
1150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear SW[1:0] bits */
1152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_SW;
 643              		.loc 1 1152 3 is_stmt 1 view .LVU152
 644              		.loc 1 1152 10 is_stmt 0 view .LVU153
 645 0004 23F00303 		bic	r3, r3, #3
 646              	.LVL33:
ARM GAS  /tmp/cciW94A3.s 			page 32


1153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
1155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 647              		.loc 1 1155 3 is_stmt 1 view .LVU154
 648              		.loc 1 1155 10 is_stmt 0 view .LVU155
 649 0008 0343     		orrs	r3, r3, r0
 650              	.LVL34:
1156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 651              		.loc 1 1158 3 is_stmt 1 view .LVU156
 652              		.loc 1 1158 13 is_stmt 0 view .LVU157
 653 000a 9360     		str	r3, [r2, #8]
1159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 654              		.loc 1 1159 1 view .LVU158
 655 000c 7047     		bx	lr
 656              	.L51:
 657 000e 00BF     		.align	2
 658              	.L50:
 659 0010 00380240 		.word	1073887232
 660              		.cfi_endproc
 661              	.LFE139:
 663              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 664              		.align	1
 665              		.global	RCC_GetSYSCLKSource
 666              		.syntax unified
 667              		.thumb
 668              		.thumb_func
 669              		.fpu fpv4-sp-d16
 671              	RCC_GetSYSCLKSource:
 672              	.LFB140:
1160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the clock source used as system clock.
1163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
1164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The clock source used as system clock. The returned value can be one
1165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         of the following:
1166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x00: HSI used as system clock
1167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x04: HSE used as system clock
1168:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x08: PLL used as system clock (PLL P for STM32F446xx devices)
1169:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              - 0x0C: PLL R used as system clock (only for STM32F412xG, STM32F413_423xx and STM3
1170:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1171:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
1172:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 673              		.loc 1 1172 1 is_stmt 1 view -0
 674              		.cfi_startproc
 675              		@ args = 0, pretend = 0, frame = 0
 676              		@ frame_needed = 0, uses_anonymous_args = 0
 677              		@ link register save eliminated.
1173:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 678              		.loc 1 1173 3 view .LVU160
 679              		.loc 1 1173 24 is_stmt 0 view .LVU161
 680 0000 024B     		ldr	r3, .L53
 681 0002 9868     		ldr	r0, [r3, #8]
1174:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 682              		.loc 1 1174 1 view .LVU162
 683 0004 00F00C00 		and	r0, r0, #12
ARM GAS  /tmp/cciW94A3.s 			page 33


 684 0008 7047     		bx	lr
 685              	.L54:
 686 000a 00BF     		.align	2
 687              	.L53:
 688 000c 00380240 		.word	1073887232
 689              		.cfi_endproc
 690              	.LFE140:
 692              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 693              		.align	1
 694              		.global	RCC_HCLKConfig
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 698              		.fpu fpv4-sp-d16
 700              	RCC_HCLKConfig:
 701              	.LVL35:
 702              	.LFB141:
1175:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1176:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1177:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
1178:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Depending on the device voltage range, the software has to set correctly
1179:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         these bits to ensure that HCLK not exceed the maximum allowed frequency
1180:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         (for more details refer to section above
1181:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           "CPU, AHB and APB busses clocks configuration functions")
1182:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
1183:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the system clock (SYSCLK).
1184:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1185:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
1186:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
1187:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
1188:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
1189:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
1190:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
1191:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
1192:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
1193:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
1194:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1195:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1196:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
1197:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 703              		.loc 1 1197 1 is_stmt 1 view -0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707              		@ link register save eliminated.
1198:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 708              		.loc 1 1198 3 view .LVU164
1199:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1200:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1201:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 709              		.loc 1 1201 3 view .LVU165
1202:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1203:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 710              		.loc 1 1203 3 view .LVU166
 711              		.loc 1 1203 10 is_stmt 0 view .LVU167
 712 0000 034A     		ldr	r2, .L56
 713 0002 9368     		ldr	r3, [r2, #8]
ARM GAS  /tmp/cciW94A3.s 			page 34


 714              	.LVL36:
1204:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1205:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear HPRE[3:0] bits */
1206:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_HPRE;
 715              		.loc 1 1206 3 is_stmt 1 view .LVU168
 716              		.loc 1 1206 10 is_stmt 0 view .LVU169
 717 0004 23F0F003 		bic	r3, r3, #240
 718              	.LVL37:
1207:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1208:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
1209:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SYSCLK;
 719              		.loc 1 1209 3 is_stmt 1 view .LVU170
 720              		.loc 1 1209 10 is_stmt 0 view .LVU171
 721 0008 0343     		orrs	r3, r3, r0
 722              	.LVL38:
1210:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1211:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1212:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 723              		.loc 1 1212 3 is_stmt 1 view .LVU172
 724              		.loc 1 1212 13 is_stmt 0 view .LVU173
 725 000a 9360     		str	r3, [r2, #8]
1213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 726              		.loc 1 1213 1 view .LVU174
 727 000c 7047     		bx	lr
 728              	.L57:
 729 000e 00BF     		.align	2
 730              	.L56:
 731 0010 00380240 		.word	1073887232
 732              		.cfi_endproc
 733              	.LFE141:
 735              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 736              		.align	1
 737              		.global	RCC_PCLK1Config
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 741              		.fpu fpv4-sp-d16
 743              	RCC_PCLK1Config:
 744              	.LVL39:
 745              	.LFB142:
1214:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1215:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1216:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
1217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
1218:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
1219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1220:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB1 clock = HCLK
1221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB1 clock = HCLK/2
1222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB1 clock = HCLK/4
1223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
1224:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
1225:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
1228:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 746              		.loc 1 1228 1 is_stmt 1 view -0
 747              		.cfi_startproc
ARM GAS  /tmp/cciW94A3.s 			page 35


 748              		@ args = 0, pretend = 0, frame = 0
 749              		@ frame_needed = 0, uses_anonymous_args = 0
 750              		@ link register save eliminated.
1229:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 751              		.loc 1 1229 3 view .LVU176
1230:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1232:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 752              		.loc 1 1232 3 view .LVU177
1233:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1234:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 753              		.loc 1 1234 3 view .LVU178
 754              		.loc 1 1234 10 is_stmt 0 view .LVU179
 755 0000 034A     		ldr	r2, .L59
 756 0002 9368     		ldr	r3, [r2, #8]
 757              	.LVL40:
1235:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1236:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE1[2:0] bits */
1237:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE1;
 758              		.loc 1 1237 3 is_stmt 1 view .LVU180
 759              		.loc 1 1237 10 is_stmt 0 view .LVU181
 760 0004 23F4E053 		bic	r3, r3, #7168
 761              	.LVL41:
1238:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1239:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
1240:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK;
 762              		.loc 1 1240 3 is_stmt 1 view .LVU182
 763              		.loc 1 1240 10 is_stmt 0 view .LVU183
 764 0008 0343     		orrs	r3, r3, r0
 765              	.LVL42:
1241:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1242:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1243:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 766              		.loc 1 1243 3 is_stmt 1 view .LVU184
 767              		.loc 1 1243 13 is_stmt 0 view .LVU185
 768 000a 9360     		str	r3, [r2, #8]
1244:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 769              		.loc 1 1244 1 view .LVU186
 770 000c 7047     		bx	lr
 771              	.L60:
 772 000e 00BF     		.align	2
 773              	.L59:
 774 0010 00380240 		.word	1073887232
 775              		.cfi_endproc
 776              	.LFE142:
 778              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 779              		.align	1
 780              		.global	RCC_PCLK2Config
 781              		.syntax unified
 782              		.thumb
 783              		.thumb_func
 784              		.fpu fpv4-sp-d16
 786              	RCC_PCLK2Config:
 787              	.LVL43:
 788              	.LFB143:
1245:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
ARM GAS  /tmp/cciW94A3.s 			page 36


1247:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
1248:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
1249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the AHB clock (HCLK).
1250:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div1:  APB2 clock = HCLK
1252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div2:  APB2 clock = HCLK/2
1253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div4:  APB2 clock = HCLK/4
1254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
1255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
1256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1257:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
1259:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 789              		.loc 1 1259 1 is_stmt 1 view -0
 790              		.cfi_startproc
 791              		@ args = 0, pretend = 0, frame = 0
 792              		@ frame_needed = 0, uses_anonymous_args = 0
 793              		@ link register save eliminated.
1260:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 794              		.loc 1 1260 3 view .LVU188
1261:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1262:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1263:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 795              		.loc 1 1263 3 view .LVU189
1264:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1265:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->CFGR;
 796              		.loc 1 1265 3 view .LVU190
 797              		.loc 1 1265 10 is_stmt 0 view .LVU191
 798 0000 034A     		ldr	r2, .L62
 799 0002 9368     		ldr	r3, [r2, #8]
 800              	.LVL44:
1266:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1267:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PPRE2[2:0] bits */
1268:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_CFGR_PPRE2;
 801              		.loc 1 1268 3 is_stmt 1 view .LVU192
 802              		.loc 1 1268 10 is_stmt 0 view .LVU193
 803 0004 23F46043 		bic	r3, r3, #57344
 804              	.LVL45:
1269:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1270:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
1271:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 805              		.loc 1 1271 3 is_stmt 1 view .LVU194
 806              		.loc 1 1271 10 is_stmt 0 view .LVU195
 807 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 808              	.LVL46:
1272:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1273:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1274:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CFGR = tmpreg;
 809              		.loc 1 1274 3 is_stmt 1 view .LVU196
 810              		.loc 1 1274 13 is_stmt 0 view .LVU197
 811 000c 9360     		str	r3, [r2, #8]
1275:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 812              		.loc 1 1275 1 view .LVU198
 813 000e 7047     		bx	lr
 814              	.L63:
 815              		.align	2
 816              	.L62:
ARM GAS  /tmp/cciW94A3.s 			page 37


 817 0010 00380240 		.word	1073887232
 818              		.cfi_endproc
 819              	.LFE143:
 821              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 822              		.align	1
 823              		.global	RCC_GetClocksFreq
 824              		.syntax unified
 825              		.thumb
 826              		.thumb_func
 827              		.fpu fpv4-sp-d16
 829              	RCC_GetClocksFreq:
 830              	.LVL47:
 831              	.LFB144:
1276:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1277:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1278:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks; SYSCLK, HCLK, 
1279:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         PCLK1 and PCLK2.
1280:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1281:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The system frequency computed by this function is not the real 
1282:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
1283:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         constant and the selected clock source:
1284:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1285:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
1286:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**) 
1287:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           or HSI_VALUE(*) multiplied/divided by the PLL factors.         
1288:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
1289:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               16 MHz) but the real value may vary depending on the variations
1290:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *               in voltage and temperature.
1291:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
1292:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                25 MHz), user has to ensure that HSE_VALUE is same as the real
1293:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1294:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                have wrong result.
1295:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                
1296:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1297:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         value for HSE crystal.
1298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1299:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
1300:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          the clocks frequencies.
1301:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *     
1302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used by the user application to compute the 
1303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         baudrate for the communication peripherals or configure other parameters.
1304:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function
1305:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         must be called to update the structure's field. Otherwise, any
1306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         configuration based on this function will be incorrect.
1307:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
1308:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
1311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 832              		.loc 1 1311 1 is_stmt 1 view -0
 833              		.cfi_startproc
 834              		@ args = 0, pretend = 0, frame = 0
 835              		@ frame_needed = 0, uses_anonymous_args = 0
 836              		@ link register save eliminated.
 837              		.loc 1 1311 1 is_stmt 0 view .LVU200
 838 0000 10B4     		push	{r4}
 839              	.LCFI0:
ARM GAS  /tmp/cciW94A3.s 			page 38


 840              		.cfi_def_cfa_offset 4
 841              		.cfi_offset 4, -4
1312:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 842              		.loc 1 1312 3 is_stmt 1 view .LVU201
 843              	.LVL48:
1313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
1314:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t pllr = 2;
1315:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
1316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 844              		.loc 1 1318 3 view .LVU202
 845              		.loc 1 1318 12 is_stmt 0 view .LVU203
 846 0002 294B     		ldr	r3, .L73
 847 0004 9B68     		ldr	r3, [r3, #8]
 848              		.loc 1 1318 7 view .LVU204
 849 0006 03F00C03 		and	r3, r3, #12
 850              	.LVL49:
1319:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   switch (tmp)
 851              		.loc 1 1320 3 is_stmt 1 view .LVU205
 852 000a 042B     		cmp	r3, #4
 853 000c 23D0     		beq	.L65
 854 000e 082B     		cmp	r3, #8
 855 0010 24D0     		beq	.L66
 856 0012 13B1     		cbz	r3, .L72
1321:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x00:  /* HSI used as system clock source */
1323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
1324:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1325:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x04:  /* HSE used as system clock  source */
1326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
1327:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1328:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x08:  /* PLL P used as system clock  source */
1329:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1330:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1331:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SYSCLK = PLL_VCO / PLLP
1332:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     */    
1333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
1334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
1335:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     if (pllsource != 0)
1337:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1338:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSE used as PLL clock source */
1339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
1340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     else
1342:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSI used as PLL clock source */
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
1345:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
1348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
1349:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1350:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
ARM GAS  /tmp/cciW94A3.s 			page 39


1352:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x0C:  /* PLL R used as system clock  source */
1353:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
1354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SYSCLK = PLL_VCO / PLLR
1355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     */    
1356:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
1357:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
1358:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     if (pllsource != 0)
1360:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1361:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSE used as PLL clock source */
1362:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
1363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     else
1365:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
1366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       /* HSI used as PLL clock source */
1367:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
1368:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
1369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1370:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >>28) + 1 ) *2;
1371:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllr;    
1372:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
1373:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
1374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1375:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   default:
1376:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 857              		.loc 1 1376 5 view .LVU206
 858              		.loc 1 1376 34 is_stmt 0 view .LVU207
 859 0014 254B     		ldr	r3, .L73+4
 860              	.LVL50:
 861              		.loc 1 1376 34 view .LVU208
 862 0016 0360     		str	r3, [r0]
1377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 863              		.loc 1 1377 5 is_stmt 1 view .LVU209
 864 0018 01E0     		b	.L68
 865              	.LVL51:
 866              	.L72:
1323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 867              		.loc 1 1323 5 view .LVU210
1323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 868              		.loc 1 1323 34 is_stmt 0 view .LVU211
 869 001a 244B     		ldr	r3, .L73+4
 870              	.LVL52:
1323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 871              		.loc 1 1323 34 view .LVU212
 872 001c 0360     		str	r3, [r0]
1324:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x04:  /* HSE used as system clock  source */
 873              		.loc 1 1324 5 is_stmt 1 view .LVU213
 874              	.LVL53:
 875              	.L68:
1378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1379:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/
1380:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1381:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get HCLK prescaler */
1382:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_HPRE;
 876              		.loc 1 1382 3 view .LVU214
 877              		.loc 1 1382 12 is_stmt 0 view .LVU215
 878 001e 224C     		ldr	r4, .L73
ARM GAS  /tmp/cciW94A3.s 			page 40


 879 0020 A368     		ldr	r3, [r4, #8]
 880              	.LVL54:
1383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 4;
 881              		.loc 1 1383 3 is_stmt 1 view .LVU216
 882              		.loc 1 1383 7 is_stmt 0 view .LVU217
 883 0022 C3F30313 		ubfx	r3, r3, #4, #4
 884              	.LVL55:
1384:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 885              		.loc 1 1384 3 is_stmt 1 view .LVU218
 886              		.loc 1 1384 27 is_stmt 0 view .LVU219
 887 0026 2249     		ldr	r1, .L73+8
 888 0028 CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 889              	.LVL56:
 890              		.loc 1 1384 27 view .LVU220
 891 002a DAB2     		uxtb	r2, r3
 892              	.LVL57:
1385:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* HCLK clock frequency */
1386:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 893              		.loc 1 1386 3 is_stmt 1 view .LVU221
 894              		.loc 1 1386 42 is_stmt 0 view .LVU222
 895 002c 0368     		ldr	r3, [r0]
 896              		.loc 1 1386 61 view .LVU223
 897 002e D340     		lsrs	r3, r3, r2
 898              		.loc 1 1386 30 view .LVU224
 899 0030 4360     		str	r3, [r0, #4]
1387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK1 prescaler */
1389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 900              		.loc 1 1389 3 is_stmt 1 view .LVU225
 901              		.loc 1 1389 12 is_stmt 0 view .LVU226
 902 0032 A268     		ldr	r2, [r4, #8]
 903              	.LVL58:
1390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 10;
 904              		.loc 1 1390 3 is_stmt 1 view .LVU227
 905              		.loc 1 1390 7 is_stmt 0 view .LVU228
 906 0034 C2F38222 		ubfx	r2, r2, #10, #3
 907              	.LVL59:
1391:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 908              		.loc 1 1391 3 is_stmt 1 view .LVU229
 909              		.loc 1 1391 27 is_stmt 0 view .LVU230
 910 0038 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 911              	.LVL60:
 912              		.loc 1 1391 27 view .LVU231
 913 003a D2B2     		uxtb	r2, r2
 914              	.LVL61:
1392:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK1 clock frequency */
1393:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 915              		.loc 1 1393 3 is_stmt 1 view .LVU232
 916              		.loc 1 1393 60 is_stmt 0 view .LVU233
 917 003c 23FA02F2 		lsr	r2, r3, r2
 918              	.LVL62:
 919              		.loc 1 1393 31 view .LVU234
 920 0040 8260     		str	r2, [r0, #8]
1394:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1395:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get PCLK2 prescaler */
1396:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 921              		.loc 1 1396 3 is_stmt 1 view .LVU235
ARM GAS  /tmp/cciW94A3.s 			page 41


 922              		.loc 1 1396 12 is_stmt 0 view .LVU236
 923 0042 A268     		ldr	r2, [r4, #8]
 924              	.LVL63:
1397:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = tmp >> 13;
 925              		.loc 1 1397 3 is_stmt 1 view .LVU237
 926              		.loc 1 1397 7 is_stmt 0 view .LVU238
 927 0044 C2F34232 		ubfx	r2, r2, #13, #3
 928              	.LVL64:
1398:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   presc = APBAHBPrescTable[tmp];
 929              		.loc 1 1398 3 is_stmt 1 view .LVU239
 930              		.loc 1 1398 27 is_stmt 0 view .LVU240
 931 0048 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 932              	.LVL65:
 933              		.loc 1 1398 27 view .LVU241
 934 004a D2B2     		uxtb	r2, r2
 935              	.LVL66:
1399:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* PCLK2 clock frequency */
1400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 936              		.loc 1 1400 3 is_stmt 1 view .LVU242
 937              		.loc 1 1400 60 is_stmt 0 view .LVU243
 938 004c D340     		lsrs	r3, r3, r2
 939              		.loc 1 1400 31 view .LVU244
 940 004e C360     		str	r3, [r0, #12]
1401:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 941              		.loc 1 1401 1 view .LVU245
 942 0050 5DF8044B 		ldr	r4, [sp], #4
 943              	.LCFI1:
 944              		.cfi_remember_state
 945              		.cfi_restore 4
 946              		.cfi_def_cfa_offset 0
 947 0054 7047     		bx	lr
 948              	.LVL67:
 949              	.L65:
 950              	.LCFI2:
 951              		.cfi_restore_state
1326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 952              		.loc 1 1326 5 is_stmt 1 view .LVU246
1326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 953              		.loc 1 1326 34 is_stmt 0 view .LVU247
 954 0056 174B     		ldr	r3, .L73+12
 955              	.LVL68:
1326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 956              		.loc 1 1326 34 view .LVU248
 957 0058 0360     		str	r3, [r0]
1327:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   case 0x08:  /* PLL P used as system clock  source */
 958              		.loc 1 1327 5 is_stmt 1 view .LVU249
 959 005a E0E7     		b	.L68
 960              	.LVL69:
 961              	.L66:
1333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 962              		.loc 1 1333 5 view .LVU250
1333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 963              		.loc 1 1333 21 is_stmt 0 view .LVU251
 964 005c 124B     		ldr	r3, .L73
 965              	.LVL70:
1333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 966              		.loc 1 1333 21 view .LVU252
ARM GAS  /tmp/cciW94A3.s 			page 42


 967 005e 5968     		ldr	r1, [r3, #4]
 968              	.LVL71:
1334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 969              		.loc 1 1334 5 is_stmt 1 view .LVU253
1334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 970              		.loc 1 1334 15 is_stmt 0 view .LVU254
 971 0060 5A68     		ldr	r2, [r3, #4]
1334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
 972              		.loc 1 1334 10 view .LVU255
 973 0062 02F03F02 		and	r2, r2, #63
 974              	.LVL72:
1336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
 975              		.loc 1 1336 5 is_stmt 1 view .LVU256
1336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     {
 976              		.loc 1 1336 8 is_stmt 0 view .LVU257
 977 0066 11F4800F 		tst	r1, #4194304
 978 006a 12D0     		beq	.L69
1339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 979              		.loc 1 1339 7 is_stmt 1 view .LVU258
1339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 980              		.loc 1 1339 27 is_stmt 0 view .LVU259
 981 006c 114B     		ldr	r3, .L73+12
 982 006e B3FBF2F3 		udiv	r3, r3, r2
1339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 983              		.loc 1 1339 42 view .LVU260
 984 0072 0D4A     		ldr	r2, .L73
 985              	.LVL73:
1339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 986              		.loc 1 1339 42 view .LVU261
 987 0074 5268     		ldr	r2, [r2, #4]
1339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 988              		.loc 1 1339 72 view .LVU262
 989 0076 C2F38812 		ubfx	r2, r2, #6, #9
1339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 990              		.loc 1 1339 14 view .LVU263
 991 007a 02FB03F3 		mul	r3, r2, r3
 992              	.LVL74:
 993              	.L70:
1347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 994              		.loc 1 1347 5 is_stmt 1 view .LVU264
1347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 995              		.loc 1 1347 18 is_stmt 0 view .LVU265
 996 007e 0A4A     		ldr	r2, .L73
 997 0080 5268     		ldr	r2, [r2, #4]
1347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 998              		.loc 1 1347 48 view .LVU266
 999 0082 C2F30142 		ubfx	r2, r2, #16, #2
1347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1000              		.loc 1 1347 54 view .LVU267
 1001 0086 0132     		adds	r2, r2, #1
1347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 1002              		.loc 1 1347 10 view .LVU268
 1003 0088 5200     		lsls	r2, r2, #1
 1004              	.LVL75:
1348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1005              		.loc 1 1348 5 is_stmt 1 view .LVU269
1348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
ARM GAS  /tmp/cciW94A3.s 			page 43


 1006              		.loc 1 1348 42 is_stmt 0 view .LVU270
 1007 008a B3FBF2F3 		udiv	r3, r3, r2
 1008              	.LVL76:
1348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     break;
 1009              		.loc 1 1348 34 view .LVU271
 1010 008e 0360     		str	r3, [r0]
1349:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1011              		.loc 1 1349 5 is_stmt 1 view .LVU272
 1012 0090 C5E7     		b	.L68
 1013              	.LVL77:
 1014              	.L69:
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1015              		.loc 1 1344 7 view .LVU273
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1016              		.loc 1 1344 27 is_stmt 0 view .LVU274
 1017 0092 064B     		ldr	r3, .L73+4
 1018 0094 B3FBF2F3 		udiv	r3, r3, r2
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1019              		.loc 1 1344 42 view .LVU275
 1020 0098 034A     		ldr	r2, .L73
 1021              	.LVL78:
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1022              		.loc 1 1344 42 view .LVU276
 1023 009a 5268     		ldr	r2, [r2, #4]
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1024              		.loc 1 1344 72 view .LVU277
 1025 009c C2F38812 		ubfx	r2, r2, #6, #9
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1026              		.loc 1 1344 14 view .LVU278
 1027 00a0 02FB03F3 		mul	r3, r2, r3
 1028              	.LVL79:
1344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     }
 1029              		.loc 1 1344 14 view .LVU279
 1030 00a4 EBE7     		b	.L70
 1031              	.L74:
 1032 00a6 00BF     		.align	2
 1033              	.L73:
 1034 00a8 00380240 		.word	1073887232
 1035 00ac 0024F400 		.word	16000000
 1036 00b0 00000000 		.word	.LANCHOR0
 1037 00b4 40787D01 		.word	25000000
 1038              		.cfi_endproc
 1039              	.LFE144:
 1041              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 1042              		.align	1
 1043              		.global	RCC_RTCCLKConfig
 1044              		.syntax unified
 1045              		.thumb
 1046              		.thumb_func
 1047              		.fpu fpv4-sp-d16
 1049              	RCC_RTCCLKConfig:
 1050              	.LVL80:
 1051              	.LFB145:
1402:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1403:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
1405:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
ARM GAS  /tmp/cciW94A3.s 			page 44


1406:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1407:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group3 Peripheral clocks configuration functions
1408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Peripheral clocks configuration functions 
1409:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
1410:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
1411:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
1412:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****               ##### Peripheral clocks configuration functions #####
1413:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
1414:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     [..] This section provide functions allowing to configure the Peripheral clocks. 
1415:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1416:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) The RTC clock which is derived from the LSI, LSE or HSE clock divided 
1417:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           by 2 to 31.
1418:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
1419:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) After restart from Reset or wakeup from STANDBY, all peripherals are off
1420:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           except internal SRAM, Flash and JTAG. Before to start using a peripheral 
1421:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           you have to enable its interface clock. You can do this using 
1422:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           RCC_AHBPeriphClockCmd(), RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.
1423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1424:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) To reset the peripherals configuration (to the default state after device reset)
1425:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
1426:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           RCC_APB1PeriphResetCmd() functions.
1427:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      
1428:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****       (#) To further reduce power consumption in SLEEP mode the peripheral clocks 
1429:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           can be disabled prior to executing the WFI or WFE instructions. 
1430:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           You can do this using RCC_AHBPeriphClockLPModeCmd(), 
1431:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****           RCC_APB2PeriphClockLPModeCmd() and RCC_APB1PeriphClockLPModeCmd() functions.  
1432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1433:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
1434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
1435:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1436:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1437:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1438:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
1439:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   As the RTC clock configuration bits are in the Backup domain and write
1440:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access is denied to this domain after reset, you have to enable write
1441:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         access using PWR_BackupAccessCmd(ENABLE) function before to configure
1442:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the RTC clock source (to be done once after reset).    
1443:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Once the RTC clock is configured it can't be changed unless the  
1444:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         Backup domain is reset using RCC_BackupResetCmd() function, or by
1445:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         a Power On Reset (POR).
1446:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *    
1447:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
1448:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1449:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
1450:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
1451:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected
1452:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                            as RTC clock, where x:[2,31]
1453:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
1454:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
1455:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         work in STOP and STANDBY modes, and can be used as wakeup source.
1456:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         However, when the HSE clock is used as RTC clock source, the RTC
1457:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         cannot be used in STOP and STANDBY modes.    
1458:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
1459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RTC clock source).
1460:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *  
1461:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1462:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
ARM GAS  /tmp/cciW94A3.s 			page 45


1463:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
1464:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1052              		.loc 1 1464 1 is_stmt 1 view -0
 1053              		.cfi_startproc
 1054              		@ args = 0, pretend = 0, frame = 0
 1055              		@ frame_needed = 0, uses_anonymous_args = 0
 1056              		@ link register save eliminated.
1465:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1057              		.loc 1 1465 3 view .LVU281
1466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1467:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1468:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 1058              		.loc 1 1468 3 view .LVU282
1469:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 1059              		.loc 1 1470 3 view .LVU283
 1060              		.loc 1 1470 25 is_stmt 0 view .LVU284
 1061 0000 00F44073 		and	r3, r0, #768
 1062              		.loc 1 1470 6 view .LVU285
 1063 0004 B3F5407F 		cmp	r3, #768
 1064 0008 06D0     		beq	.L77
 1065              	.LVL81:
 1066              	.L76:
1471:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
1472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg = RCC->CFGR;
1473:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear RTCPRE[4:0] bits */
1475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg &= ~RCC_CFGR_RTCPRE;
1476:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1477:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Configure HSE division factor for RTC clock */
1478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
1479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Store the new value */
1481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CFGR = tmpreg;
1482:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1483:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     
1484:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Select the RTC clock source */
1485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 1067              		.loc 1 1485 3 is_stmt 1 view .LVU286
 1068              		.loc 1 1485 13 is_stmt 0 view .LVU287
 1069 000a 094A     		ldr	r2, .L78
 1070 000c 136F     		ldr	r3, [r2, #112]
 1071              		.loc 1 1485 34 view .LVU288
 1072 000e C0F30B00 		ubfx	r0, r0, #0, #12
 1073              	.LVL82:
 1074              		.loc 1 1485 13 view .LVU289
 1075 0012 1843     		orrs	r0, r0, r3
 1076 0014 1067     		str	r0, [r2, #112]
1486:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1077              		.loc 1 1486 1 view .LVU290
 1078 0016 7047     		bx	lr
 1079              	.LVL83:
 1080              	.L77:
1472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1081              		.loc 1 1472 5 is_stmt 1 view .LVU291
1472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1082              		.loc 1 1472 12 is_stmt 0 view .LVU292
ARM GAS  /tmp/cciW94A3.s 			page 46


 1083 0018 0549     		ldr	r1, .L78
 1084 001a 8A68     		ldr	r2, [r1, #8]
 1085              	.LVL84:
1475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1086              		.loc 1 1475 5 is_stmt 1 view .LVU293
1475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1087              		.loc 1 1475 12 is_stmt 0 view .LVU294
 1088 001c 22F4F812 		bic	r2, r2, #2031616
 1089              	.LVL85:
1478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1090              		.loc 1 1478 5 is_stmt 1 view .LVU295
1478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1091              		.loc 1 1478 33 is_stmt 0 view .LVU296
 1092 0020 20F07043 		bic	r3, r0, #-268435456
 1093 0024 23F44073 		bic	r3, r3, #768
1478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 1094              		.loc 1 1478 12 view .LVU297
 1095 0028 1343     		orrs	r3, r3, r2
 1096              	.LVL86:
1481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1097              		.loc 1 1481 5 is_stmt 1 view .LVU298
1481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 1098              		.loc 1 1481 15 is_stmt 0 view .LVU299
 1099 002a 8B60     		str	r3, [r1, #8]
 1100 002c EDE7     		b	.L76
 1101              	.L79:
 1102 002e 00BF     		.align	2
 1103              	.L78:
 1104 0030 00380240 		.word	1073887232
 1105              		.cfi_endproc
 1106              	.LFE145:
 1108              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1109              		.align	1
 1110              		.global	RCC_RTCCLKCmd
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1114              		.fpu fpv4-sp-d16
 1116              	RCC_RTCCLKCmd:
 1117              	.LVL87:
 1118              	.LFB146:
1487:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1488:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1489:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the RTC clock.
1490:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be used only after the RTC clock source was selected
1491:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using the RCC_RTCCLKConfig function.
1492:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
1493:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1494:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1495:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
1496:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1119              		.loc 1 1496 1 is_stmt 1 view -0
 1120              		.cfi_startproc
 1121              		@ args = 0, pretend = 0, frame = 0
 1122              		@ frame_needed = 0, uses_anonymous_args = 0
 1123              		@ link register save eliminated.
1497:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/cciW94A3.s 			page 47


1498:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1124              		.loc 1 1498 3 view .LVU301
1499:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1500:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1125              		.loc 1 1500 3 view .LVU302
 1126              		.loc 1 1500 36 is_stmt 0 view .LVU303
 1127 0000 014B     		ldr	r3, .L81
 1128 0002 C3F83C0E 		str	r0, [r3, #3644]
1501:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1129              		.loc 1 1501 1 view .LVU304
 1130 0006 7047     		bx	lr
 1131              	.L82:
 1132              		.align	2
 1133              	.L81:
 1134 0008 00004742 		.word	1111949312
 1135              		.cfi_endproc
 1136              	.LFE146:
 1138              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1139              		.align	1
 1140              		.global	RCC_BackupResetCmd
 1141              		.syntax unified
 1142              		.thumb
 1143              		.thumb_func
 1144              		.fpu fpv4-sp-d16
 1146              	RCC_BackupResetCmd:
 1147              	.LVL88:
 1148              	.LFB147:
1502:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1503:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1504:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1505:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function resets the RTC peripheral (including the backup registers)
1506:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         and the RTC clock source selection in RCC_CSR register.
1507:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The BKPSRAM is not affected by this reset.    
1508:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1509:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
1510:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1511:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1512:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1513:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1149              		.loc 1 1513 1 is_stmt 1 view -0
 1150              		.cfi_startproc
 1151              		@ args = 0, pretend = 0, frame = 0
 1152              		@ frame_needed = 0, uses_anonymous_args = 0
 1153              		@ link register save eliminated.
1514:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1515:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1154              		.loc 1 1515 3 view .LVU306
1516:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1155              		.loc 1 1516 3 view .LVU307
 1156              		.loc 1 1516 36 is_stmt 0 view .LVU308
 1157 0000 014B     		ldr	r3, .L84
 1158 0002 C3F8400E 		str	r0, [r3, #3648]
1517:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1159              		.loc 1 1517 1 view .LVU309
 1160 0006 7047     		bx	lr
 1161              	.L85:
 1162              		.align	2
ARM GAS  /tmp/cciW94A3.s 			page 48


 1163              	.L84:
 1164 0008 00004742 		.word	1111949312
 1165              		.cfi_endproc
 1166              	.LFE147:
 1168              		.section	.text.RCC_I2SCLKConfig,"ax",%progbits
 1169              		.align	1
 1170              		.global	RCC_I2SCLKConfig
 1171              		.syntax unified
 1172              		.thumb
 1173              		.thumb_func
 1174              		.fpu fpv4-sp-d16
 1176              	RCC_I2SCLKConfig:
 1177              	.LVL89:
 1178              	.LFB148:
1518:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1519:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined (STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
1520:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1521:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1522:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1523:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1524:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SAPBx: specifies the APBx I2S clock source.
1525:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1526:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SBus_APB1: I2S peripheral instance is on APB1 Bus
1527:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SBus_APB2: I2S peripheral instance is on APB2 Bus
1528:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1529:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1530:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1531:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1532:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_Ext: External clock mapped on the I2S_CKIN pin
1533:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1534:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_PLL: PLL clock used as I2S clock source
1535:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SCLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as I2S clock source
1536:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1537:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1538:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SAPBx, uint32_t RCC_I2SCLKSource)
1539:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1540:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1541:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1542:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2S_APBx(RCC_I2SAPBx));
1543:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1544:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_I2SAPBx == RCC_I2SBus_APB1)
1545:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1546:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear APB1 I2Sx clock source selection bits */
1547:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_I2S1SRC;
1548:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new APB1 I2Sx clock source*/
1549:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= RCC_I2SCLKSource;
1550:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1551:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1552:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1553:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear APB2 I2Sx clock source selection  bits */
1554:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_I2S2SRC;
1555:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new APB2 I2Sx clock source */
1556:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= (RCC_I2SCLKSource << 2);
1557:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1558:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1559:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F446xx)
1560:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
ARM GAS  /tmp/cciW94A3.s 			page 49


1561:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAIx clock source (SAIxCLK).
1562:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the SAIx APB clock.
1563:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1564:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIInstance: specifies the SAIx clock source.
1565:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1566:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIInstance_SAI1: SAI1 clock source selection
1567:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIInstance_SAI2: SAI2 clock source selections
1568:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1569:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAICLKSource: specifies the SAI clock source.
1570:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1571:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_PLLSAI: PLLSAI clock used as SAI clock source
1572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_PLLI2S: PLLI2S clock used as SAI clock source
1573:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_PLL: PLL clock used as SAI clock source
1574:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAICLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as SAI clock source
1575:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1576:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1577:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAICLKConfig(uint32_t RCC_SAIInstance, uint32_t RCC_SAICLKSource)
1578:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1579:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1580:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAICLK_SOURCE(RCC_SAICLKSource));
1581:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAI_INSTANCE(RCC_SAIInstance));
1582:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1583:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_SAIInstance == RCC_SAIInstance_SAI1)
1584:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1585:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear SAI1 clock source selection bits */
1586:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_SAI1SRC;
1587:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new SAI1 clock source */
1588:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= RCC_SAICLKSource;
1589:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1590:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
1591:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
1592:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Clear SAI2 clock source selection bits */
1593:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR &= ~RCC_DCKCFGR_SAI2SRC;
1594:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Set new SAI2 clock source */
1595:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->DCKCFGR |= (RCC_SAICLKSource << 2);
1596:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
1597:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1598:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F446xx */
1599:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1600:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F413_423xx)
1601:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1602:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockA clock source selection.      
1603:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1604:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1605:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockACLKSource: specifies the SAI Block A clock source.
1606:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1607:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2SR: PLLI2SR clock used as SAI clock source
1608:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2S: PLLI2S clock used as SAI clock source
1609:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLL: PLL clock used as SAI clock source
1610:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as SAI clock sourc
1611:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1613:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
1614:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1615:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1616:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1617:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/cciW94A3.s 			page 50


1618:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
1619:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1620:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1621:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1622:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1623:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
1624:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1625:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block A source selection value */
1626:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockACLKSource;
1627:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1628:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1629:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1630:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1631:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1632:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1633:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockB clock source selection.      
1634:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1635:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockBCLKSource: specifies the SAI Block B clock source.
1637:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1638:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2SR: PLLI2SR clock used as SAI clock source
1639:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2S: PLLI2S clock used as SAI clock source
1640:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLL: PLL clock used as SAI clock source
1641:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_HSI_HSE: HSI or HSE depends on PLLSRC used as SAI clock sourc
1642:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1643:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1644:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
1645:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1646:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1647:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1648:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1649:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
1650:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1651:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1652:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1653:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1654:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
1655:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1656:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block B source selection value */
1657:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockBCLKSource;
1658:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1659:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1660:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1661:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1662:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F413_423xx */
1663:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
1664:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1665:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
1666:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1667:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1668:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S clock.
1669:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *
1670:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1671:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be one of the following values:
1672:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SAPBCLKSOURCE_PLLR: PLL VCO output clock divided by PLLR.
1673:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SAPBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
1674:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2SAPBCLKSOURCE_PLLSRC: HSI/HSE depends on PLLSRC.
ARM GAS  /tmp/cciW94A3.s 			page 51


1675:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1676:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1677:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1678:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1679:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1680:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
1681:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1682:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear I2Sx clock source selection bits */
1683:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR &= ~RCC_DCKCFGR_I2SSRC;
1684:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set new I2Sx clock source*/
1685:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR |= RCC_I2SCLKSource;
1686:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1687:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */
1688:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1689:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
1690:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1691:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the I2S clock source (I2SCLK).
1692:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the I2S APB clock.
1693:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_I2SCLKSource: specifies the I2S clock source.
1694:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1695:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source
1696:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
1697:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as I2S clock source
1698:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1699:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1700:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
1701:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1179              		.loc 1 1701 1 is_stmt 1 view -0
 1180              		.cfi_startproc
 1181              		@ args = 0, pretend = 0, frame = 0
 1182              		@ frame_needed = 0, uses_anonymous_args = 0
 1183              		@ link register save eliminated.
1702:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1703:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));
 1184              		.loc 1 1703 3 view .LVU311
1704:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1705:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;  
 1185              		.loc 1 1705 3 view .LVU312
 1186              		.loc 1 1705 37 is_stmt 0 view .LVU313
 1187 0000 014B     		ldr	r3, .L87
 1188 0002 C3F85C01 		str	r0, [r3, #348]
1706:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1189              		.loc 1 1706 1 view .LVU314
 1190 0006 7047     		bx	lr
 1191              	.L88:
 1192              		.align	2
 1193              	.L87:
 1194 0008 00004742 		.word	1111949312
 1195              		.cfi_endproc
 1196              	.LFE148:
 1198              		.section	.text.RCC_SAIBlockACLKConfig,"ax",%progbits
 1199              		.align	1
 1200              		.global	RCC_SAIBlockACLKConfig
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1204              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cciW94A3.s 			page 52


 1206              	RCC_SAIBlockACLKConfig:
 1207              	.LVL90:
 1208              	.LFB149:
1707:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F411xE || STM
1708:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1709:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
1710:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1711:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockA clock source selection.
1712:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1713:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/469xx/479xx devices.
1714:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       
1715:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1716:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1717:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockACLKSource: specifies the SAI Block A clock source.
1718:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1719:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
1720:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block A clock 
1721:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
1722:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block A clock 
1723:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIACLKSource_Ext: External clock mapped on the I2S_CKIN pin
1724:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as SAI1 Block A clock
1725:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1726:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1727:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockACLKConfig(uint32_t RCC_SAIBlockACLKSource)
1728:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1209              		.loc 1 1728 1 is_stmt 1 view -0
 1210              		.cfi_startproc
 1211              		@ args = 0, pretend = 0, frame = 0
 1212              		@ frame_needed = 0, uses_anonymous_args = 0
 1213              		@ link register save eliminated.
1729:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1214              		.loc 1 1729 3 view .LVU316
1730:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1731:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1732:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIACLK_SOURCE(RCC_SAIBlockACLKSource));
 1215              		.loc 1 1732 3 view .LVU317
1733:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1734:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1216              		.loc 1 1734 3 view .LVU318
 1217              		.loc 1 1734 10 is_stmt 0 view .LVU319
 1218 0000 044A     		ldr	r2, .L90
 1219 0002 D2F88C30 		ldr	r3, [r2, #140]
 1220              	.LVL91:
1735:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1736:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1ASRC[1:0] bits */
1737:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1ASRC;
 1221              		.loc 1 1737 3 is_stmt 1 view .LVU320
 1222              		.loc 1 1737 10 is_stmt 0 view .LVU321
 1223 0006 23F44013 		bic	r3, r3, #3145728
 1224              	.LVL92:
1738:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1739:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block A source selection value */
1740:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockACLKSource;
 1225              		.loc 1 1740 3 is_stmt 1 view .LVU322
 1226              		.loc 1 1740 10 is_stmt 0 view .LVU323
 1227 000a 0343     		orrs	r3, r3, r0
 1228              	.LVL93:
ARM GAS  /tmp/cciW94A3.s 			page 53


1741:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1742:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1743:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1229              		.loc 1 1743 3 is_stmt 1 view .LVU324
 1230              		.loc 1 1743 16 is_stmt 0 view .LVU325
 1231 000c C2F88C30 		str	r3, [r2, #140]
1744:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1232              		.loc 1 1744 1 view .LVU326
 1233 0010 7047     		bx	lr
 1234              	.L91:
 1235 0012 00BF     		.align	2
 1236              	.L90:
 1237 0014 00380240 		.word	1073887232
 1238              		.cfi_endproc
 1239              	.LFE149:
 1241              		.section	.text.RCC_SAIBlockBCLKConfig,"ax",%progbits
 1242              		.align	1
 1243              		.global	RCC_SAIBlockBCLKConfig
 1244              		.syntax unified
 1245              		.thumb
 1246              		.thumb_func
 1247              		.fpu fpv4-sp-d16
 1249              	RCC_SAIBlockBCLKConfig:
 1250              	.LVL94:
 1251              	.LFB150:
1745:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1746:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1747:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures SAI1BlockB clock source selection.
1748:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1749:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/469xx/479xx devices.
1750:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *       
1751:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling PLLSAI, PLLI2S and  
1752:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         the SAI clock.
1753:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_SAIBlockBCLKSource: specifies the SAI Block B clock source.
1754:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1755:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used 
1756:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block B clock 
1757:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used 
1758:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                           as SAI1 Block B clock 
1759:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SAIBCLKSource_Ext: External clock mapped on the I2S_CKIN pin
1760:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        used as SAI1 Block B clock
1761:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1762:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1763:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIBlockBCLKConfig(uint32_t RCC_SAIBlockBCLKSource)
1764:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1252              		.loc 1 1764 1 is_stmt 1 view -0
 1253              		.cfi_startproc
 1254              		@ args = 0, pretend = 0, frame = 0
 1255              		@ frame_needed = 0, uses_anonymous_args = 0
 1256              		@ link register save eliminated.
1765:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1257              		.loc 1 1765 3 view .LVU328
1766:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1767:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1768:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SAIBCLK_SOURCE(RCC_SAIBlockBCLKSource));
 1258              		.loc 1 1768 3 view .LVU329
1769:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
ARM GAS  /tmp/cciW94A3.s 			page 54


1770:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1259              		.loc 1 1770 3 view .LVU330
 1260              		.loc 1 1770 10 is_stmt 0 view .LVU331
 1261 0000 044A     		ldr	r2, .L93
 1262 0002 D2F88C30 		ldr	r3, [r2, #140]
 1263              	.LVL95:
1771:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1772:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear RCC_DCKCFGR_SAI1BSRC[1:0] bits */
1773:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_SAI1BSRC;
 1264              		.loc 1 1773 3 is_stmt 1 view .LVU332
 1265              		.loc 1 1773 10 is_stmt 0 view .LVU333
 1266 0006 23F44003 		bic	r3, r3, #12582912
 1267              	.LVL96:
1774:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1775:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set SAI Block B source selection value */
1776:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_SAIBlockBCLKSource;
 1268              		.loc 1 1776 3 is_stmt 1 view .LVU334
 1269              		.loc 1 1776 10 is_stmt 0 view .LVU335
 1270 000a 0343     		orrs	r3, r3, r0
 1271              	.LVL97:
1777:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1778:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1779:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1272              		.loc 1 1779 3 is_stmt 1 view .LVU336
 1273              		.loc 1 1779 16 is_stmt 0 view .LVU337
 1274 000c C2F88C30 		str	r3, [r2, #140]
1780:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1275              		.loc 1 1780 1 view .LVU338
 1276 0010 7047     		bx	lr
 1277              	.L94:
 1278 0012 00BF     		.align	2
 1279              	.L93:
 1280 0014 00380240 		.word	1073887232
 1281              		.cfi_endproc
 1282              	.LFE150:
 1284              		.section	.text.RCC_SAIPLLI2SClkDivConfig,"ax",%progbits
 1285              		.align	1
 1286              		.global	RCC_SAIPLLI2SClkDivConfig
 1287              		.syntax unified
 1288              		.thumb
 1289              		.thumb_func
 1290              		.fpu fpv4-sp-d16
 1292              	RCC_SAIPLLI2SClkDivConfig:
 1293              	.LVL98:
 1294              	.LFB151:
1781:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F469_479xx */
1782:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1783:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1784:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLI2S.
1785:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1786:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.
1787:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1788:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLI2S.
1789:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1790:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLI2SDivQ: specifies the PLLI2S division factor for SAI1 clock .
1791:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1792:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLI2S_Q) / RCC_PLLI2SDivQ 
ARM GAS  /tmp/cciW94A3.s 			page 55


1793:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1794:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1795:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1796:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLI2SClkDivConfig(uint32_t RCC_PLLI2SDivQ)  
1797:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1295              		.loc 1 1797 1 is_stmt 1 view -0
 1296              		.cfi_startproc
 1297              		@ args = 0, pretend = 0, frame = 0
 1298              		@ frame_needed = 0, uses_anonymous_args = 0
 1299              		@ link register save eliminated.
1798:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1300              		.loc 1 1798 3 view .LVU340
1799:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1800:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1801:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(RCC_PLLI2SDivQ));
 1301              		.loc 1 1801 3 view .LVU341
1802:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1803:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1302              		.loc 1 1803 3 view .LVU342
 1303              		.loc 1 1803 10 is_stmt 0 view .LVU343
 1304 0000 044A     		ldr	r2, .L96
 1305 0002 D2F88C30 		ldr	r3, [r2, #140]
 1306              	.LVL99:
1804:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1805:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVQ[4:0] bits */
1806:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVQ);
 1307              		.loc 1 1806 3 is_stmt 1 view .LVU344
 1308              		.loc 1 1806 10 is_stmt 0 view .LVU345
 1309 0006 23F01F03 		bic	r3, r3, #31
 1310              	.LVL100:
1807:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1808:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLI2SDIVQ values */
1809:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_PLLI2SDivQ - 1);
 1311              		.loc 1 1809 3 is_stmt 1 view .LVU346
 1312              		.loc 1 1809 29 is_stmt 0 view .LVU347
 1313 000a 0138     		subs	r0, r0, #1
 1314              	.LVL101:
 1315              		.loc 1 1809 10 view .LVU348
 1316 000c 1843     		orrs	r0, r0, r3
 1317              	.LVL102:
1810:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1811:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1812:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1318              		.loc 1 1812 3 is_stmt 1 view .LVU349
 1319              		.loc 1 1812 16 is_stmt 0 view .LVU350
 1320 000e C2F88C00 		str	r0, [r2, #140]
1813:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1321              		.loc 1 1813 1 view .LVU351
 1322 0012 7047     		bx	lr
 1323              	.L97:
 1324              		.align	2
 1325              	.L96:
 1326 0014 00380240 		.word	1073887232
 1327              		.cfi_endproc
 1328              	.LFE151:
 1330              		.section	.text.RCC_SAIPLLSAIClkDivConfig,"ax",%progbits
 1331              		.align	1
ARM GAS  /tmp/cciW94A3.s 			page 56


 1332              		.global	RCC_SAIPLLSAIClkDivConfig
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1336              		.fpu fpv4-sp-d16
 1338              	RCC_SAIPLLSAIClkDivConfig:
 1339              	.LVL103:
 1340              	.LFB152:
1814:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1815:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1816:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLSAI.
1817:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1818:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx/446xx/469xx/479xx devices.
1819:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
1820:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1821:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1822:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSAIDivQ: specifies the PLLSAI division factor for SAI1 clock .
1823:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1824:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLSAI_Q) / RCC_PLLSAIDivQ  
1825:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1826:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1827:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1828:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLSAIClkDivConfig(uint32_t RCC_PLLSAIDivQ)  
1829:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1341              		.loc 1 1829 1 is_stmt 1 view -0
 1342              		.cfi_startproc
 1343              		@ args = 0, pretend = 0, frame = 0
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 1345              		@ link register save eliminated.
1830:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1346              		.loc 1 1830 3 view .LVU353
1831:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1832:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1833:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(RCC_PLLSAIDivQ));
 1347              		.loc 1 1833 3 view .LVU354
1834:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1835:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1348              		.loc 1 1835 3 view .LVU355
 1349              		.loc 1 1835 10 is_stmt 0 view .LVU356
 1350 0000 054A     		ldr	r2, .L99
 1351 0002 D2F88C30 		ldr	r3, [r2, #140]
 1352              	.LVL104:
1836:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1837:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVQ[4:0] and PLLSAIDIVQ[4:0] bits */
1838:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLSAIDIVQ);
 1353              		.loc 1 1838 3 is_stmt 1 view .LVU357
 1354              		.loc 1 1838 10 is_stmt 0 view .LVU358
 1355 0006 23F4F853 		bic	r3, r3, #7936
 1356              	.LVL105:
1839:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1840:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLSAIDIVQ values */
1841:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= ((RCC_PLLSAIDivQ - 1) << 8);
 1357              		.loc 1 1841 3 is_stmt 1 view .LVU359
 1358              		.loc 1 1841 30 is_stmt 0 view .LVU360
 1359 000a 0138     		subs	r0, r0, #1
 1360              	.LVL106:
 1361              		.loc 1 1841 10 view .LVU361
ARM GAS  /tmp/cciW94A3.s 			page 57


 1362 000c 43EA0023 		orr	r3, r3, r0, lsl #8
 1363              	.LVL107:
1842:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1843:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1844:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1364              		.loc 1 1844 3 is_stmt 1 view .LVU362
 1365              		.loc 1 1844 16 is_stmt 0 view .LVU363
 1366 0010 C2F88C30 		str	r3, [r2, #140]
1845:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1367              		.loc 1 1845 1 view .LVU364
 1368 0014 7047     		bx	lr
 1369              	.L100:
 1370 0016 00BF     		.align	2
 1371              	.L99:
 1372 0018 00380240 		.word	1073887232
 1373              		.cfi_endproc
 1374              	.LFE152:
 1376              		.section	.text.RCC_LTDCCLKDivConfig,"ax",%progbits
 1377              		.align	1
 1378              		.global	RCC_LTDCCLKDivConfig
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1382              		.fpu fpv4-sp-d16
 1384              	RCC_LTDCCLKDivConfig:
 1385              	.LVL108:
 1386              	.LFB153:
1846:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1847:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F413_423xx)
1848:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1849:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLLI2S.
1850:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1851:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F413_423xx
1852:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1853:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param   RCC_PLLI2SDivR: specifies the PLLI2S division factor for SAI1 clock.
1854:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1855:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLI2SR) / RCC_PLLI2SDivR 
1856:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1857:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1858:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLI2SRClkDivConfig(uint32_t RCC_PLLI2SDivR)  
1859:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1860:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1861:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1862:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1863:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLI2S_DIVR_VALUE(RCC_PLLI2SDivR));
1864:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1865:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1866:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1867:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLI2SDIVR[4:0] bits */
1868:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLI2SDIVR);
1869:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1870:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLI2SDIVR values */
1871:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_PLLI2SDivR-1);
1872:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1873:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1874:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1875:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
ARM GAS  /tmp/cciW94A3.s 			page 58


1876:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1877:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1878:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the SAI clock Divider coming from PLL.
1879:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1880:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F413_423xx
1881:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *        
1882:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1883:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1884:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLDivR: specifies the PLL division factor for SAI1 clock.
1885:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be a number between 1 and 32.
1886:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          SAI1 clock frequency = f(PLLR) / RCC_PLLDivR 
1887:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *              
1888:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1889:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1890:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SAIPLLRClkDivConfig(uint32_t RCC_PLLDivR)  
1891:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1892:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1893:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1894:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1895:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_PLLDivR));
1896:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1897:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1898:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1899:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLDIVR[12:8] */
1900:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~(RCC_DCKCFGR_PLLDIVR);
1901:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1902:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLDivR values */
1903:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= ((RCC_PLLDivR - 1 ) << 8);
1904:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1905:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1906:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1907:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1908:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F413_423xx */
1909:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1910:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1911:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the LTDC clock Divider coming from PLLSAI.
1912:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
1913:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   The LTDC peripheral is only available with STM32F42xxx/43xxx/446xx/469xx/479xx Devices.
1914:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *      
1915:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the PLLSAI.
1916:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
1917:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_PLLSAIDivR: specifies the PLLSAI division factor for LTDC clock .
1918:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          LTDC clock frequency = f(PLLSAI_R) / RCC_PLLSAIDivR  
1919:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1920:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div2: LTDC clock = f(PLLSAI_R)/2
1921:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div4: LTDC clock = f(PLLSAI_R)/4
1922:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div8: LTDC clock = f(PLLSAI_R)/8
1923:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_PLLSAIDivR_Div16: LTDC clock = f(PLLSAI_R)/16
1924:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            
1925:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1926:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1927:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LTDCCLKDivConfig(uint32_t RCC_PLLSAIDivR)
1928:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1387              		.loc 1 1928 1 is_stmt 1 view -0
 1388              		.cfi_startproc
 1389              		@ args = 0, pretend = 0, frame = 0
 1390              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cciW94A3.s 			page 59


 1391              		@ link register save eliminated.
1929:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
 1392              		.loc 1 1929 3 view .LVU366
1930:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1931:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1932:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_PLLSAI_DIVR_VALUE(RCC_PLLSAIDivR));
 1393              		.loc 1 1932 3 view .LVU367
1933:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1934:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
 1394              		.loc 1 1934 3 view .LVU368
 1395              		.loc 1 1934 10 is_stmt 0 view .LVU369
 1396 0000 044A     		ldr	r2, .L102
 1397 0002 D2F88C30 		ldr	r3, [r2, #140]
 1398              	.LVL109:
1935:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1936:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear PLLSAIDIVR[2:0] bits */
1937:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_PLLSAIDIVR;
 1399              		.loc 1 1937 3 is_stmt 1 view .LVU370
 1400              		.loc 1 1937 10 is_stmt 0 view .LVU371
 1401 0006 23F44033 		bic	r3, r3, #196608
 1402              	.LVL110:
1938:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1939:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set PLLSAIDIVR values */
1940:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_PLLSAIDivR;
 1403              		.loc 1 1940 3 is_stmt 1 view .LVU372
 1404              		.loc 1 1940 10 is_stmt 0 view .LVU373
 1405 000a 0343     		orrs	r3, r3, r0
 1406              	.LVL111:
1941:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1942:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1943:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
 1407              		.loc 1 1943 3 is_stmt 1 view .LVU374
 1408              		.loc 1 1943 16 is_stmt 0 view .LVU375
 1409 000c C2F88C30 		str	r3, [r2, #140]
1944:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1410              		.loc 1 1944 1 view .LVU376
 1411 0010 7047     		bx	lr
 1412              	.L103:
 1413 0012 00BF     		.align	2
 1414              	.L102:
 1415 0014 00380240 		.word	1073887232
 1416              		.cfi_endproc
 1417              	.LFE153:
 1419              		.section	.text.RCC_TIMCLKPresConfig,"ax",%progbits
 1420              		.align	1
 1421              		.global	RCC_TIMCLKPresConfig
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1425              		.fpu fpv4-sp-d16
 1427              	RCC_TIMCLKPresConfig:
 1428              	.LVL112:
 1429              	.LFB154:
1945:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1946:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx)
1947:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1948:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the DFSDM clock source (DFSDMCLK).
ARM GAS  /tmp/cciW94A3.s 			page 60


1949:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the DFSDM APB clock.
1950:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_DFSDMCLKSource: specifies the DFSDM clock source.
1951:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1952:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDMCLKSource_APB: APB clock used as DFSDM clock source.
1953:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDMCLKSource_SYS: System clock used as DFSDM clock source.
1954:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        
1955:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1956:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1957:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DFSDM1CLKConfig(uint32_t RCC_DFSDMCLKSource)
1958:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1959:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1960:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1961:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1962:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DFSDM1CLK_SOURCE(RCC_DFSDMCLKSource));
1963:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1964:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1965:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1966:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear CKDFSDM-SEL  bit */
1967:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_CKDFSDM1SEL;
1968:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1969:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set CKDFSDM-SEL bit according to RCC_DFSDMCLKSource value */
1970:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= (RCC_DFSDMCLKSource << 31) ;
1971:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1972:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
1973:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
1974:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
1975:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
1977:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the DFSDM Audio clock source (DFSDMACLK).
1978:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the DFSDM APB clock.
1979:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_DFSDM1ACLKSource: specifies the DFSDM clock source.
1980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
1981:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1: APB clock used as DFSDM clock source.
1982:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2: System clock used as DFSDM clock source.
1983:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        
1984:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
1985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
1986:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DFSDM1ACLKConfig(uint32_t RCC_DFSDM1ACLKSource)
1987:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
1988:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
1989:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1990:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
1991:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DFSDMACLK_SOURCE(RCC_DFSDM1ACLKSource));
1992:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
1993:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
1994:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1995:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear CKDFSDMA SEL  bit */
1996:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_CKDFSDM1ASEL;
1997:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
1998:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set CKDFSDM-SEL   bt according to RCC_DFSDMCLKSource value */
1999:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_DFSDM1ACLKSource;
2000:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2001:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
2002:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
2003:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2004:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2005:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F413_423xx)
ARM GAS  /tmp/cciW94A3.s 			page 61


2006:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2007:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the DFSDM Audio clock source (DFSDMACLK).
2008:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function must be called before enabling the DFSDM APB clock.
2009:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_DFSDM2ACLKSource: specifies the DFSDM clock source.
2010:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2011:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1: APB clock used as DFSDM clock source.
2012:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2: System clock used as DFSDM clock source.
2013:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                                        
2014:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2015:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2016:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DFSDM2ACLKConfig(uint32_t RCC_DFSDMACLKSource)
2017:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmpreg = 0;
2019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2021:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DFSDMCLK_SOURCE(RCC_DFSDMACLKSource));
2022:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2023:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg = RCC->DCKCFGR;
2024:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2025:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear CKDFSDMA SEL  bit */
2026:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg &= ~RCC_DCKCFGR_CKDFSDM1ASEL;
2027:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2028:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set CKDFSDM-SEL   bt according to RCC_DFSDMCLKSource value */
2029:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmpreg |= RCC_DFSDMACLKSource;
2030:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Store the new value */
2032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR = tmpreg;
2033:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2034:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F413_423xx */
2035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx */
2036:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2037:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2038:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Configures the Timers clocks prescalers selection.
2039:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * 
2040:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   This function can be used only for STM32F42xxx/43xxx and STM32F401xx/411xE devices. 
2041:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *   
2042:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_TIMCLKPrescaler : specifies the Timers clocks prescalers selection
2043:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         This parameter can be one of the following values:
2044:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_TIMPrescDesactivated: The Timers kernels clocks prescaler is 
2045:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 equal to HPRE if PPREx is corresponding to division by 1 or 2, 
2046:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to 
2047:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 division by 4 or more.
2048:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                   
2049:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_TIMPrescActivated: The Timers kernels clocks prescaler is 
2050:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 equal to HPRE if PPREx is corresponding to division by 1, 2 or 4, 
2051:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
2052:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *                 to division by 8 or more.
2053:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2054:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2055:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
2056:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1430              		.loc 1 2056 1 is_stmt 1 view -0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              		@ link register save eliminated.
2057:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
ARM GAS  /tmp/cciW94A3.s 			page 62


2058:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));
 1435              		.loc 1 2058 3 view .LVU378
2059:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2060:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 1436              		.loc 1 2060 3 view .LVU379
 1437              		.loc 1 2060 40 is_stmt 0 view .LVU380
 1438 0000 014B     		ldr	r3, .L105
 1439 0002 C3F8E001 		str	r0, [r3, #480]
2061:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1440              		.loc 1 2061 1 view .LVU381
 1441 0006 7047     		bx	lr
 1442              	.L106:
 1443              		.align	2
 1444              	.L105:
 1445 0008 00104742 		.word	1111953408
 1446              		.cfi_endproc
 1447              	.LFE154:
 1449              		.section	.text.RCC_AHB1PeriphClockCmd,"ax",%progbits
 1450              		.align	1
 1451              		.global	RCC_AHB1PeriphClockCmd
 1452              		.syntax unified
 1453              		.thumb
 1454              		.thumb_func
 1455              		.fpu fpv4-sp-d16
 1457              	RCC_AHB1PeriphClockCmd:
 1458              	.LVL113:
 1459              	.LFB155:
2062:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2063:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2064:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock.
2065:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2066:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2067:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.   
2068:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
2069:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2070:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
2071:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
2072:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
2073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
2074:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
2075:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
2076:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2078:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
2079:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:       GPIOJ clock (STM32F42xxx/43xxx devices) 
2080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:       GPIOK clock (STM32F42xxx/43xxx devices)  
2081:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
2082:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
2083:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock
2084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
2085:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
2086:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:       DMA2D clock (STM32F429xx/439xx devices)  
2087:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
2088:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
2089:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
2090:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
2091:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
ARM GAS  /tmp/cciW94A3.s 			page 63


2092:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
2093:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2094:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2095:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2096:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2097:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
2098:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1460              		.loc 1 2098 1 is_stmt 1 view -0
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 0
 1463              		@ frame_needed = 0, uses_anonymous_args = 0
 1464              		@ link register save eliminated.
2099:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));
 1465              		.loc 1 2100 3 view .LVU383
2101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1466              		.loc 1 2102 3 view .LVU384
2103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1467              		.loc 1 2103 3 view .LVU385
 1468              		.loc 1 2103 6 is_stmt 0 view .LVU386
 1469 0000 21B1     		cbz	r1, .L108
2104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR |= RCC_AHB1Periph;
 1470              		.loc 1 2105 5 is_stmt 1 view .LVU387
 1471              		.loc 1 2105 18 is_stmt 0 view .LVU388
 1472 0002 054A     		ldr	r2, .L110
 1473 0004 136B     		ldr	r3, [r2, #48]
 1474 0006 1843     		orrs	r0, r0, r3
 1475              	.LVL114:
 1476              		.loc 1 2105 18 view .LVU389
 1477 0008 1063     		str	r0, [r2, #48]
 1478 000a 7047     		bx	lr
 1479              	.LVL115:
 1480              	.L108:
2106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1ENR &= ~RCC_AHB1Periph;
 1481              		.loc 1 2109 5 is_stmt 1 view .LVU390
 1482              		.loc 1 2109 18 is_stmt 0 view .LVU391
 1483 000c 024A     		ldr	r2, .L110
 1484 000e 136B     		ldr	r3, [r2, #48]
 1485 0010 23EA0000 		bic	r0, r3, r0
 1486              	.LVL116:
 1487              		.loc 1 2109 18 view .LVU392
 1488 0014 1063     		str	r0, [r2, #48]
2110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1489              		.loc 1 2111 1 view .LVU393
 1490 0016 7047     		bx	lr
 1491              	.L111:
 1492              		.align	2
 1493              	.L110:
 1494 0018 00380240 		.word	1073887232
 1495              		.cfi_endproc
 1496              	.LFE155:
ARM GAS  /tmp/cciW94A3.s 			page 64


 1498              		.section	.text.RCC_AHB2PeriphClockCmd,"ax",%progbits
 1499              		.align	1
 1500              		.global	RCC_AHB2PeriphClockCmd
 1501              		.syntax unified
 1502              		.thumb
 1503              		.thumb_func
 1504              		.fpu fpv4-sp-d16
 1506              	RCC_AHB2PeriphClockCmd:
 1507              	.LVL117:
 1508              	.LFB156:
2112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock.
2115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
2118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
2119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
2121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
2122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
2123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
2124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
2125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
2130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1509              		.loc 1 2130 1 is_stmt 1 view -0
 1510              		.cfi_startproc
 1511              		@ args = 0, pretend = 0, frame = 0
 1512              		@ frame_needed = 0, uses_anonymous_args = 0
 1513              		@ link register save eliminated.
2131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1514              		.loc 1 2132 3 view .LVU395
2133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1515              		.loc 1 2133 3 view .LVU396
2134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1516              		.loc 1 2135 3 view .LVU397
 1517              		.loc 1 2135 6 is_stmt 0 view .LVU398
 1518 0000 21B1     		cbz	r1, .L113
2136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR |= RCC_AHB2Periph;
 1519              		.loc 1 2137 5 is_stmt 1 view .LVU399
 1520              		.loc 1 2137 18 is_stmt 0 view .LVU400
 1521 0002 054A     		ldr	r2, .L115
 1522 0004 536B     		ldr	r3, [r2, #52]
 1523 0006 1843     		orrs	r0, r0, r3
 1524              	.LVL118:
 1525              		.loc 1 2137 18 view .LVU401
 1526 0008 5063     		str	r0, [r2, #52]
 1527 000a 7047     		bx	lr
 1528              	.LVL119:
 1529              	.L113:
ARM GAS  /tmp/cciW94A3.s 			page 65


2138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2ENR &= ~RCC_AHB2Periph;
 1530              		.loc 1 2141 5 is_stmt 1 view .LVU402
 1531              		.loc 1 2141 18 is_stmt 0 view .LVU403
 1532 000c 024A     		ldr	r2, .L115
 1533 000e 536B     		ldr	r3, [r2, #52]
 1534 0010 23EA0000 		bic	r0, r3, r0
 1535              	.LVL120:
 1536              		.loc 1 2141 18 view .LVU404
 1537 0014 5063     		str	r0, [r2, #52]
2142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1538              		.loc 1 2143 1 view .LVU405
 1539 0016 7047     		bx	lr
 1540              	.L116:
 1541              		.align	2
 1542              	.L115:
 1543 0018 00380240 		.word	1073887232
 1544              		.cfi_endproc
 1545              	.LFE156:
 1547              		.section	.text.RCC_AHB3PeriphClockCmd,"ax",%progbits
 1548              		.align	1
 1549              		.global	RCC_AHB3PeriphClockCmd
 1550              		.syntax unified
 1551              		.thumb
 1552              		.thumb_func
 1553              		.fpu fpv4-sp-d16
 1555              	RCC_AHB3PeriphClockCmd:
 1556              	.LVL121:
 1557              	.LFB157:
2144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F42
2146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock.
2148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
2151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
2152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: 
2153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_FSMC or RCC_AHB3Periph_FMC (STM32F412xG/STM32F413_423xx/STM32F429x/4
2154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_QSPI (STM32F412xG/STM32F413_423xx/STM32F446xx/STM32F469_479xx device
2155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
2160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1558              		.loc 1 2160 1 is_stmt 1 view -0
 1559              		.cfi_startproc
 1560              		@ args = 0, pretend = 0, frame = 0
 1561              		@ frame_needed = 0, uses_anonymous_args = 0
 1562              		@ link register save eliminated.
2161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
 1563              		.loc 1 2162 3 view .LVU407
ARM GAS  /tmp/cciW94A3.s 			page 66


2163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1564              		.loc 1 2163 3 view .LVU408
2164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1565              		.loc 1 2165 3 view .LVU409
 1566              		.loc 1 2165 6 is_stmt 0 view .LVU410
 1567 0000 21B1     		cbz	r1, .L118
2166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR |= RCC_AHB3Periph;
 1568              		.loc 1 2167 5 is_stmt 1 view .LVU411
 1569              		.loc 1 2167 18 is_stmt 0 view .LVU412
 1570 0002 054A     		ldr	r2, .L120
 1571 0004 936B     		ldr	r3, [r2, #56]
 1572 0006 1843     		orrs	r0, r0, r3
 1573              	.LVL122:
 1574              		.loc 1 2167 18 view .LVU413
 1575 0008 9063     		str	r0, [r2, #56]
 1576 000a 7047     		bx	lr
 1577              	.LVL123:
 1578              	.L118:
2168:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2169:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2170:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2171:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3ENR &= ~RCC_AHB3Periph;
 1579              		.loc 1 2171 5 is_stmt 1 view .LVU414
 1580              		.loc 1 2171 18 is_stmt 0 view .LVU415
 1581 000c 024A     		ldr	r2, .L120
 1582 000e 936B     		ldr	r3, [r2, #56]
 1583 0010 23EA0000 		bic	r0, r3, r0
 1584              	.LVL124:
 1585              		.loc 1 2171 18 view .LVU416
 1586 0014 9063     		str	r0, [r2, #56]
2172:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2173:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1587              		.loc 1 2173 1 view .LVU417
 1588 0016 7047     		bx	lr
 1589              	.L121:
 1590              		.align	2
 1591              	.L120:
 1592 0018 00380240 		.word	1073887232
 1593              		.cfi_endproc
 1594              	.LFE157:
 1596              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1597              		.align	1
 1598              		.global	RCC_APB1PeriphClockCmd
 1599              		.syntax unified
 1600              		.thumb
 1601              		.thumb_func
 1602              		.fpu fpv4-sp-d16
 1604              	RCC_APB1PeriphClockCmd:
 1605              	.LVL125:
 1606              	.LFB158:
2174:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F412xG || STM32F413_423xx || STM32F427_437xx || STM32F429_439xx ||
2175:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2176:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2177:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
2178:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
ARM GAS  /tmp/cciW94A3.s 			page 67


2179:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2180:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it. 
2181:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
2182:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2183:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2184:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2185:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2186:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2187:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2188:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2189:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2190:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2191:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2192:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) 
2193:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2194:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
2195:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
2196:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPDIF:  SPDIF RX clock (STM32F446xx devices) 
2197:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2198:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2199:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2200:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
2201:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
2202:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2203:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2204:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_FMPI2C1:FMPI2C1 clock
2205:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2206:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2207:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CEC:    CEC clock (STM32F446xx devices)
2208:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2209:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
2210:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2211:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock
2212:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2213:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2214:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2215:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2216:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2217:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1607              		.loc 1 2217 1 is_stmt 1 view -0
 1608              		.cfi_startproc
 1609              		@ args = 0, pretend = 0, frame = 0
 1610              		@ frame_needed = 0, uses_anonymous_args = 0
 1611              		@ link register save eliminated.
2218:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2219:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
 1612              		.loc 1 2219 3 view .LVU419
2220:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1613              		.loc 1 2220 3 view .LVU420
2221:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2222:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1614              		.loc 1 2222 3 view .LVU421
 1615              		.loc 1 2222 6 is_stmt 0 view .LVU422
 1616 0000 21B1     		cbz	r1, .L123
2223:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2224:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1617              		.loc 1 2224 5 is_stmt 1 view .LVU423
ARM GAS  /tmp/cciW94A3.s 			page 68


 1618              		.loc 1 2224 18 is_stmt 0 view .LVU424
 1619 0002 054A     		ldr	r2, .L125
 1620 0004 136C     		ldr	r3, [r2, #64]
 1621 0006 1843     		orrs	r0, r0, r3
 1622              	.LVL126:
 1623              		.loc 1 2224 18 view .LVU425
 1624 0008 1064     		str	r0, [r2, #64]
 1625 000a 7047     		bx	lr
 1626              	.LVL127:
 1627              	.L123:
2225:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2226:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2227:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2228:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1628              		.loc 1 2228 5 is_stmt 1 view .LVU426
 1629              		.loc 1 2228 18 is_stmt 0 view .LVU427
 1630 000c 024A     		ldr	r2, .L125
 1631 000e 136C     		ldr	r3, [r2, #64]
 1632 0010 23EA0000 		bic	r0, r3, r0
 1633              	.LVL128:
 1634              		.loc 1 2228 18 view .LVU428
 1635 0014 1064     		str	r0, [r2, #64]
2229:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2230:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1636              		.loc 1 2230 1 view .LVU429
 1637 0016 7047     		bx	lr
 1638              	.L126:
 1639              		.align	2
 1640              	.L125:
 1641 0018 00380240 		.word	1073887232
 1642              		.cfi_endproc
 1643              	.LFE158:
 1645              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1646              		.align	1
 1647              		.global	RCC_APB2PeriphClockCmd
 1648              		.syntax unified
 1649              		.thumb
 1650              		.thumb_func
 1651              		.fpu fpv4-sp-d16
 1653              	RCC_APB2PeriphClockCmd:
 1654              	.LVL129:
 1655              	.LFB159:
2231:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2232:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2233:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
2234:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After reset, the peripheral clock (used for registers read/write access)
2235:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         is disabled and the application software has to enable this clock before 
2236:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         using it.
2237:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
2238:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2239:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2240:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
2241:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2242:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2243:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2244:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
2245:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
ARM GAS  /tmp/cciW94A3.s 			page 69


2246:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2247:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2248:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock
2249:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2250:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_EXTIT:  EXTIIT clock
2251:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2252:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2253:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2254:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2255:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2256:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423x
2257:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI2:   SAI2 clock (STM32F446xx devices) 
2258:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)
2259:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DSI:    DSI clock (STM32F469_479xx devices)
2260:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices)
2261:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices)
2262:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART9:  UART9 Clock (STM32F413_423xx Devices)
2263:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices)
2264:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2265:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2266:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2267:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2268:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
2269:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1656              		.loc 1 2269 1 is_stmt 1 view -0
 1657              		.cfi_startproc
 1658              		@ args = 0, pretend = 0, frame = 0
 1659              		@ frame_needed = 0, uses_anonymous_args = 0
 1660              		@ link register save eliminated.
2270:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2271:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1661              		.loc 1 2271 3 view .LVU431
2272:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1662              		.loc 1 2272 3 view .LVU432
2273:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2274:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1663              		.loc 1 2274 3 view .LVU433
 1664              		.loc 1 2274 6 is_stmt 0 view .LVU434
 1665 0000 21B1     		cbz	r1, .L128
2275:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2276:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1666              		.loc 1 2276 5 is_stmt 1 view .LVU435
 1667              		.loc 1 2276 18 is_stmt 0 view .LVU436
 1668 0002 054A     		ldr	r2, .L130
 1669 0004 536C     		ldr	r3, [r2, #68]
 1670 0006 1843     		orrs	r0, r0, r3
 1671              	.LVL130:
 1672              		.loc 1 2276 18 view .LVU437
 1673 0008 5064     		str	r0, [r2, #68]
 1674 000a 7047     		bx	lr
 1675              	.LVL131:
 1676              	.L128:
2277:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2278:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2279:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2280:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1677              		.loc 1 2280 5 is_stmt 1 view .LVU438
ARM GAS  /tmp/cciW94A3.s 			page 70


 1678              		.loc 1 2280 18 is_stmt 0 view .LVU439
 1679 000c 024A     		ldr	r2, .L130
 1680 000e 536C     		ldr	r3, [r2, #68]
 1681 0010 23EA0000 		bic	r0, r3, r0
 1682              	.LVL132:
 1683              		.loc 1 2280 18 view .LVU440
 1684 0014 5064     		str	r0, [r2, #68]
2281:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2282:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1685              		.loc 1 2282 1 view .LVU441
 1686 0016 7047     		bx	lr
 1687              	.L131:
 1688              		.align	2
 1689              	.L130:
 1690 0018 00380240 		.word	1073887232
 1691              		.cfi_endproc
 1692              	.LFE159:
 1694              		.section	.text.RCC_AHB1PeriphResetCmd,"ax",%progbits
 1695              		.align	1
 1696              		.global	RCC_AHB1PeriphResetCmd
 1697              		.syntax unified
 1698              		.thumb
 1699              		.thumb_func
 1700              		.fpu fpv4-sp-d16
 1702              	RCC_AHB1PeriphResetCmd:
 1703              	.LVL133:
 1704              	.LFB160:
2283:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2284:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2285:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB1 peripheral reset.
2286:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1Periph: specifies the AHB1 peripheral to reset.
2287:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2288:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:   GPIOA clock
2289:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:   GPIOB clock 
2290:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:   GPIOC clock
2291:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:   GPIOD clock
2292:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:   GPIOE clock
2293:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:   GPIOF clock
2294:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
2295:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:   GPIOG clock
2296:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:   GPIOI clock
2297:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:   GPIOJ clock (STM32F42xxx/43xxx devices) 
2298:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:   GPIOK clock (STM32F42xxx/43xxxdevices)   
2299:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:     CRC clock
2300:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:    DMA1 clock
2301:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:    DMA2 clock
2302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:   DMA2D clock (STM32F429xx/439xx devices)   
2303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock
2304:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:  USB OTG HS clock
2305:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_RNG:     RNG clock for STM32F410xx devices   
2306:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2307:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2308:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
2311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1705              		.loc 1 2311 1 is_stmt 1 view -0
ARM GAS  /tmp/cciW94A3.s 			page 71


 1706              		.cfi_startproc
 1707              		@ args = 0, pretend = 0, frame = 0
 1708              		@ frame_needed = 0, uses_anonymous_args = 0
 1709              		@ link register save eliminated.
2312:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
 1710              		.loc 1 2313 3 view .LVU443
2314:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1711              		.loc 1 2314 3 view .LVU444
2315:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2316:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1712              		.loc 1 2316 3 view .LVU445
 1713              		.loc 1 2316 6 is_stmt 0 view .LVU446
 1714 0000 21B1     		cbz	r1, .L133
2317:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2318:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR |= RCC_AHB1Periph;
 1715              		.loc 1 2318 5 is_stmt 1 view .LVU447
 1716              		.loc 1 2318 19 is_stmt 0 view .LVU448
 1717 0002 054A     		ldr	r2, .L135
 1718 0004 1369     		ldr	r3, [r2, #16]
 1719 0006 1843     		orrs	r0, r0, r3
 1720              	.LVL134:
 1721              		.loc 1 2318 19 view .LVU449
 1722 0008 1061     		str	r0, [r2, #16]
 1723 000a 7047     		bx	lr
 1724              	.LVL135:
 1725              	.L133:
2319:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2320:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2321:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 1726              		.loc 1 2322 5 is_stmt 1 view .LVU450
 1727              		.loc 1 2322 19 is_stmt 0 view .LVU451
 1728 000c 024A     		ldr	r2, .L135
 1729 000e 1369     		ldr	r3, [r2, #16]
 1730 0010 23EA0000 		bic	r0, r3, r0
 1731              	.LVL136:
 1732              		.loc 1 2322 19 view .LVU452
 1733 0014 1061     		str	r0, [r2, #16]
2323:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2324:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1734              		.loc 1 2324 1 view .LVU453
 1735 0016 7047     		bx	lr
 1736              	.L136:
 1737              		.align	2
 1738              	.L135:
 1739 0018 00380240 		.word	1073887232
 1740              		.cfi_endproc
 1741              	.LFE160:
 1743              		.section	.text.RCC_AHB2PeriphResetCmd,"ax",%progbits
 1744              		.align	1
 1745              		.global	RCC_AHB2PeriphResetCmd
 1746              		.syntax unified
 1747              		.thumb
 1748              		.thumb_func
 1749              		.fpu fpv4-sp-d16
 1751              	RCC_AHB2PeriphResetCmd:
ARM GAS  /tmp/cciW94A3.s 			page 72


 1752              	.LVL137:
 1753              	.LFB161:
2325:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2326:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2327:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB2 peripheral reset.
2328:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB2Periph: specifies the AHB2 peripheral to reset.
2329:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2330:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
2331:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
2332:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
2333:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock for STM32F40_41xxx/STM32F412xG/STM32F413_423xx
2334:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock
2335:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2336:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2337:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2338:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2339:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
2340:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1754              		.loc 1 2340 1 is_stmt 1 view -0
 1755              		.cfi_startproc
 1756              		@ args = 0, pretend = 0, frame = 0
 1757              		@ frame_needed = 0, uses_anonymous_args = 0
 1758              		@ link register save eliminated.
2341:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2342:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 1759              		.loc 1 2342 3 view .LVU455
2343:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1760              		.loc 1 2343 3 view .LVU456
2344:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2345:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1761              		.loc 1 2345 3 view .LVU457
 1762              		.loc 1 2345 6 is_stmt 0 view .LVU458
 1763 0000 21B1     		cbz	r1, .L138
2346:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2347:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR |= RCC_AHB2Periph;
 1764              		.loc 1 2347 5 is_stmt 1 view .LVU459
 1765              		.loc 1 2347 19 is_stmt 0 view .LVU460
 1766 0002 054A     		ldr	r2, .L140
 1767 0004 5369     		ldr	r3, [r2, #20]
 1768 0006 1843     		orrs	r0, r0, r3
 1769              	.LVL138:
 1770              		.loc 1 2347 19 view .LVU461
 1771 0008 5061     		str	r0, [r2, #20]
 1772 000a 7047     		bx	lr
 1773              	.LVL139:
 1774              	.L138:
2348:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2349:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2350:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2351:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 1775              		.loc 1 2351 5 is_stmt 1 view .LVU462
 1776              		.loc 1 2351 19 is_stmt 0 view .LVU463
 1777 000c 024A     		ldr	r2, .L140
 1778 000e 5369     		ldr	r3, [r2, #20]
 1779 0010 23EA0000 		bic	r0, r3, r0
 1780              	.LVL140:
 1781              		.loc 1 2351 19 view .LVU464
ARM GAS  /tmp/cciW94A3.s 			page 73


 1782 0014 5061     		str	r0, [r2, #20]
2352:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2353:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1783              		.loc 1 2353 1 view .LVU465
 1784 0016 7047     		bx	lr
 1785              	.L141:
 1786              		.align	2
 1787              	.L140:
 1788 0018 00380240 		.word	1073887232
 1789              		.cfi_endproc
 1790              	.LFE161:
 1792              		.section	.text.RCC_AHB3PeriphResetCmd,"ax",%progbits
 1793              		.align	1
 1794              		.global	RCC_AHB3PeriphResetCmd
 1795              		.syntax unified
 1796              		.thumb
 1797              		.thumb_func
 1798              		.fpu fpv4-sp-d16
 1800              	RCC_AHB3PeriphResetCmd:
 1801              	.LVL141:
 1802              	.LFB162:
2354:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2355:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F42
2356:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2357:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases AHB3 peripheral reset.
2358:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB3Periph: specifies the AHB3 peripheral to reset.
2359:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: 
2360:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_FSMC or RCC_AHB3Periph_FMC (STM32F412xG, STM32F413_423xx and STM32F4
2361:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_QSPI (STM32F412xG/STM32F446xx/STM32F469_479xx devices)
2362:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2363:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2364:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2365:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2366:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
2367:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1803              		.loc 1 2367 1 is_stmt 1 view -0
 1804              		.cfi_startproc
 1805              		@ args = 0, pretend = 0, frame = 0
 1806              		@ frame_needed = 0, uses_anonymous_args = 0
 1807              		@ link register save eliminated.
2368:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2369:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 1808              		.loc 1 2369 3 view .LVU467
2370:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1809              		.loc 1 2370 3 view .LVU468
2371:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2372:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1810              		.loc 1 2372 3 view .LVU469
 1811              		.loc 1 2372 6 is_stmt 0 view .LVU470
 1812 0000 21B1     		cbz	r1, .L143
2373:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2374:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR |= RCC_AHB3Periph;
 1813              		.loc 1 2374 5 is_stmt 1 view .LVU471
 1814              		.loc 1 2374 19 is_stmt 0 view .LVU472
 1815 0002 054A     		ldr	r2, .L145
 1816 0004 9369     		ldr	r3, [r2, #24]
 1817 0006 1843     		orrs	r0, r0, r3
ARM GAS  /tmp/cciW94A3.s 			page 74


 1818              	.LVL142:
 1819              		.loc 1 2374 19 view .LVU473
 1820 0008 9061     		str	r0, [r2, #24]
 1821 000a 7047     		bx	lr
 1822              	.LVL143:
 1823              	.L143:
2375:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2376:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2377:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2378:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 1824              		.loc 1 2378 5 is_stmt 1 view .LVU474
 1825              		.loc 1 2378 19 is_stmt 0 view .LVU475
 1826 000c 024A     		ldr	r2, .L145
 1827 000e 9369     		ldr	r3, [r2, #24]
 1828 0010 23EA0000 		bic	r0, r3, r0
 1829              	.LVL144:
 1830              		.loc 1 2378 19 view .LVU476
 1831 0014 9061     		str	r0, [r2, #24]
2379:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2380:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1832              		.loc 1 2380 1 view .LVU477
 1833 0016 7047     		bx	lr
 1834              	.L146:
 1835              		.align	2
 1836              	.L145:
 1837 0018 00380240 		.word	1073887232
 1838              		.cfi_endproc
 1839              	.LFE162:
 1841              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1842              		.align	1
 1843              		.global	RCC_APB1PeriphResetCmd
 1844              		.syntax unified
 1845              		.thumb
 1846              		.thumb_func
 1847              		.fpu fpv4-sp-d16
 1849              	RCC_APB1PeriphResetCmd:
 1850              	.LVL145:
 1851              	.LFB163:
2381:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F412xG || STM32F413_423xx || STM32F427_437xx || STM32F429_439xx ||
2382:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2383:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2384:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
2385:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
2386:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2387:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2388:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2389:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2390:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2391:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2392:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2393:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2394:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2395:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2396:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) 
2397:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2398:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
2399:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
ARM GAS  /tmp/cciW94A3.s 			page 75


2400:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPDIF:  SPDIF RX clock (STM32F446xx devices) 
2401:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2402:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2403:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2404:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
2405:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
2406:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2407:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2408:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_FMPI2C1:FMPI2C1 clock
2409:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2410:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2411:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CEC:    CEC clock(STM32F446xx devices)
2412:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2413:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
2414:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2415:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock  
2416:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2417:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2418:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2419:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2420:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2421:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1852              		.loc 1 2421 1 is_stmt 1 view -0
 1853              		.cfi_startproc
 1854              		@ args = 0, pretend = 0, frame = 0
 1855              		@ frame_needed = 0, uses_anonymous_args = 0
 1856              		@ link register save eliminated.
2422:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2423:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1857              		.loc 1 2423 3 view .LVU479
2424:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1858              		.loc 1 2424 3 view .LVU480
2425:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1859              		.loc 1 2425 3 view .LVU481
 1860              		.loc 1 2425 6 is_stmt 0 view .LVU482
 1861 0000 21B1     		cbz	r1, .L148
2426:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2427:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1862              		.loc 1 2427 5 is_stmt 1 view .LVU483
 1863              		.loc 1 2427 19 is_stmt 0 view .LVU484
 1864 0002 054A     		ldr	r2, .L150
 1865 0004 136A     		ldr	r3, [r2, #32]
 1866 0006 1843     		orrs	r0, r0, r3
 1867              	.LVL146:
 1868              		.loc 1 2427 19 view .LVU485
 1869 0008 1062     		str	r0, [r2, #32]
 1870 000a 7047     		bx	lr
 1871              	.LVL147:
 1872              	.L148:
2428:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2429:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2430:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2431:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1873              		.loc 1 2431 5 is_stmt 1 view .LVU486
 1874              		.loc 1 2431 19 is_stmt 0 view .LVU487
 1875 000c 024A     		ldr	r2, .L150
 1876 000e 136A     		ldr	r3, [r2, #32]
ARM GAS  /tmp/cciW94A3.s 			page 76


 1877 0010 23EA0000 		bic	r0, r3, r0
 1878              	.LVL148:
 1879              		.loc 1 2431 19 view .LVU488
 1880 0014 1062     		str	r0, [r2, #32]
2432:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2433:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1881              		.loc 1 2433 1 view .LVU489
 1882 0016 7047     		bx	lr
 1883              	.L151:
 1884              		.align	2
 1885              	.L150:
 1886 0018 00380240 		.word	1073887232
 1887              		.cfi_endproc
 1888              	.LFE163:
 1890              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1891              		.align	1
 1892              		.global	RCC_APB2PeriphResetCmd
 1893              		.syntax unified
 1894              		.thumb
 1895              		.thumb_func
 1896              		.fpu fpv4-sp-d16
 1898              	RCC_APB2PeriphResetCmd:
 1899              	.LVL149:
 1900              	.LFB164:
2434:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2435:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2436:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
2437:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
2438:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2439:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2440:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
2441:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2442:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2443:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2444:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
2445:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
2446:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2447:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2448:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock  
2449:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2450:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2451:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2452:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2453:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2454:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2455:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423x
2456:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI2:   SAI2 clock (STM32F446xx devices) 
2457:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)
2458:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DSI:    DSI clock (STM32F469_479xx devices)
2459:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices)
2460:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices)
2461:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART9:  UART9 Clock (STM32F413_423xx Devices)
2462:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices)
2463:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
2464:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2465:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2466:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
ARM GAS  /tmp/cciW94A3.s 			page 77


2467:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
2468:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1901              		.loc 1 2468 1 is_stmt 1 view -0
 1902              		.cfi_startproc
 1903              		@ args = 0, pretend = 0, frame = 0
 1904              		@ frame_needed = 0, uses_anonymous_args = 0
 1905              		@ link register save eliminated.
2469:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2470:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
 1906              		.loc 1 2470 3 view .LVU491
2471:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1907              		.loc 1 2471 3 view .LVU492
2472:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1908              		.loc 1 2472 3 view .LVU493
 1909              		.loc 1 2472 6 is_stmt 0 view .LVU494
 1910 0000 21B1     		cbz	r1, .L153
2473:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2474:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1911              		.loc 1 2474 5 is_stmt 1 view .LVU495
 1912              		.loc 1 2474 19 is_stmt 0 view .LVU496
 1913 0002 054A     		ldr	r2, .L155
 1914 0004 536A     		ldr	r3, [r2, #36]
 1915 0006 1843     		orrs	r0, r0, r3
 1916              	.LVL150:
 1917              		.loc 1 2474 19 view .LVU497
 1918 0008 5062     		str	r0, [r2, #36]
 1919 000a 7047     		bx	lr
 1920              	.LVL151:
 1921              	.L153:
2475:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2476:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2477:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2478:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1922              		.loc 1 2478 5 is_stmt 1 view .LVU498
 1923              		.loc 1 2478 19 is_stmt 0 view .LVU499
 1924 000c 024A     		ldr	r2, .L155
 1925 000e 536A     		ldr	r3, [r2, #36]
 1926 0010 23EA0000 		bic	r0, r3, r0
 1927              	.LVL152:
 1928              		.loc 1 2478 19 view .LVU500
 1929 0014 5062     		str	r0, [r2, #36]
2479:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2480:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1930              		.loc 1 2480 1 view .LVU501
 1931 0016 7047     		bx	lr
 1932              	.L156:
 1933              		.align	2
 1934              	.L155:
 1935 0018 00380240 		.word	1073887232
 1936              		.cfi_endproc
 1937              	.LFE164:
 1939              		.section	.text.RCC_AHB1PeriphClockLPModeCmd,"ax",%progbits
 1940              		.align	1
 1941              		.global	RCC_AHB1PeriphClockLPModeCmd
 1942              		.syntax unified
 1943              		.thumb
 1944              		.thumb_func
ARM GAS  /tmp/cciW94A3.s 			page 78


 1945              		.fpu fpv4-sp-d16
 1947              	RCC_AHB1PeriphClockLPModeCmd:
 1948              	.LVL153:
 1949              	.LFB165:
2481:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2482:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2483:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.
2484:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2485:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2486:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2487:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2488:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB1 peripheral to gates its clock.
2489:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2490:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOA:       GPIOA clock
2491:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOB:       GPIOB clock 
2492:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOC:       GPIOC clock
2493:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOD:       GPIOD clock
2494:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOE:       GPIOE clock
2495:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOF:       GPIOF clock
2496:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2497:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOG:       GPIOG clock
2498:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOI:       GPIOI clock
2499:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOJ:       GPIOJ clock (STM32F42xxx/43xxx devices) 
2500:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_GPIOK:       GPIOK clock (STM32F42xxx/43xxx devices)   
2501:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_CRC:         CRC clock
2502:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_BKPSRAM:     BKPSRAM interface clock
2503:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA1:        DMA1 clock
2504:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2:        DMA2 clock
2505:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_DMA2D:       DMA2D clock (STM32F429xx/439xx devices) 
2506:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC:     Ethernet MAC clock
2507:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Tx:  Ethernet Transmission clock
2508:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_Rx:  Ethernet Reception clock
2509:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock
2510:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS:      USB OTG HS clock
2511:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock
2512:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2513:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2514:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2515:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2516:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
2517:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1950              		.loc 1 2517 1 is_stmt 1 view -0
 1951              		.cfi_startproc
 1952              		@ args = 0, pretend = 0, frame = 0
 1953              		@ frame_needed = 0, uses_anonymous_args = 0
 1954              		@ link register save eliminated.
2518:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2519:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
 1955              		.loc 1 2519 3 view .LVU503
2520:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1956              		.loc 1 2520 3 view .LVU504
2521:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 1957              		.loc 1 2521 3 view .LVU505
 1958              		.loc 1 2521 6 is_stmt 0 view .LVU506
 1959 0000 21B1     		cbz	r1, .L158
2522:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2523:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR |= RCC_AHB1Periph;
ARM GAS  /tmp/cciW94A3.s 			page 79


 1960              		.loc 1 2523 5 is_stmt 1 view .LVU507
 1961              		.loc 1 2523 20 is_stmt 0 view .LVU508
 1962 0002 054A     		ldr	r2, .L160
 1963 0004 136D     		ldr	r3, [r2, #80]
 1964 0006 1843     		orrs	r0, r0, r3
 1965              	.LVL154:
 1966              		.loc 1 2523 20 view .LVU509
 1967 0008 1065     		str	r0, [r2, #80]
 1968 000a 7047     		bx	lr
 1969              	.LVL155:
 1970              	.L158:
2524:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2525:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2526:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2527:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 1971              		.loc 1 2527 5 is_stmt 1 view .LVU510
 1972              		.loc 1 2527 20 is_stmt 0 view .LVU511
 1973 000c 024A     		ldr	r2, .L160
 1974 000e 136D     		ldr	r3, [r2, #80]
 1975 0010 23EA0000 		bic	r0, r3, r0
 1976              	.LVL156:
 1977              		.loc 1 2527 20 view .LVU512
 1978 0014 1065     		str	r0, [r2, #80]
2528:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2529:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 1979              		.loc 1 2529 1 view .LVU513
 1980 0016 7047     		bx	lr
 1981              	.L161:
 1982              		.align	2
 1983              	.L160:
 1984 0018 00380240 		.word	1073887232
 1985              		.cfi_endproc
 1986              	.LFE165:
 1988              		.section	.text.RCC_AHB2PeriphClockLPModeCmd,"ax",%progbits
 1989              		.align	1
 1990              		.global	RCC_AHB2PeriphClockLPModeCmd
 1991              		.syntax unified
 1992              		.thumb
 1993              		.thumb_func
 1994              		.fpu fpv4-sp-d16
 1996              	RCC_AHB2PeriphClockLPModeCmd:
 1997              	.LVL157:
 1998              	.LFB166:
2530:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2531:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2532:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.
2533:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2534:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           power consumption.
2535:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2536:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2537:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB2 peripheral to gates its clock.
2538:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2539:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_DCMI:   DCMI clock
2540:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_CRYP:   CRYP clock
2541:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_HASH:   HASH clock
2542:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_RNG:    RNG clock
2543:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB2Periph_OTG_FS: USB OTG FS clock  
ARM GAS  /tmp/cciW94A3.s 			page 80


2544:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2545:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2546:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2547:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2548:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
2549:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 1999              		.loc 1 2549 1 is_stmt 1 view -0
 2000              		.cfi_startproc
 2001              		@ args = 0, pretend = 0, frame = 0
 2002              		@ frame_needed = 0, uses_anonymous_args = 0
 2003              		@ link register save eliminated.
2550:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2551:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
 2004              		.loc 1 2551 3 view .LVU515
2552:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2005              		.loc 1 2552 3 view .LVU516
2553:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2006              		.loc 1 2553 3 view .LVU517
 2007              		.loc 1 2553 6 is_stmt 0 view .LVU518
 2008 0000 21B1     		cbz	r1, .L163
2554:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2555:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR |= RCC_AHB2Periph;
 2009              		.loc 1 2555 5 is_stmt 1 view .LVU519
 2010              		.loc 1 2555 20 is_stmt 0 view .LVU520
 2011 0002 054A     		ldr	r2, .L165
 2012 0004 536D     		ldr	r3, [r2, #84]
 2013 0006 1843     		orrs	r0, r0, r3
 2014              	.LVL158:
 2015              		.loc 1 2555 20 view .LVU521
 2016 0008 5065     		str	r0, [r2, #84]
 2017 000a 7047     		bx	lr
 2018              	.LVL159:
 2019              	.L163:
2556:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2557:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2558:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2559:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 2020              		.loc 1 2559 5 is_stmt 1 view .LVU522
 2021              		.loc 1 2559 20 is_stmt 0 view .LVU523
 2022 000c 024A     		ldr	r2, .L165
 2023 000e 536D     		ldr	r3, [r2, #84]
 2024 0010 23EA0000 		bic	r0, r3, r0
 2025              	.LVL160:
 2026              		.loc 1 2559 20 view .LVU524
 2027 0014 5065     		str	r0, [r2, #84]
2560:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2561:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2028              		.loc 1 2561 1 view .LVU525
 2029 0016 7047     		bx	lr
 2030              	.L166:
 2031              		.align	2
 2032              	.L165:
 2033 0018 00380240 		.word	1073887232
 2034              		.cfi_endproc
 2035              	.LFE166:
 2037              		.section	.text.RCC_AHB3PeriphClockLPModeCmd,"ax",%progbits
 2038              		.align	1
ARM GAS  /tmp/cciW94A3.s 			page 81


 2039              		.global	RCC_AHB3PeriphClockLPModeCmd
 2040              		.syntax unified
 2041              		.thumb
 2042              		.thumb_func
 2043              		.fpu fpv4-sp-d16
 2045              	RCC_AHB3PeriphClockLPModeCmd:
 2046              	.LVL161:
 2047              	.LFB167:
2562:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2563:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F40_41xxx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F42
2564:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2565:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.
2566:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2567:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2568:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2569:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2570:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB3 peripheral to gates its clock.
2571:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter must be: 
2572:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_FSMC or RCC_AHB3Periph_FMC (STM32F412xG/STM32F413_423xx/STM32F429x/4
2573:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *           - RCC_AHB3Periph_QSPI (STM32F412xG/STM32F413_423xx/STM32F446xx/STM32F469_479xx device
2574:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2575:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2576:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2577:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2578:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
2579:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2048              		.loc 1 2579 1 is_stmt 1 view -0
 2049              		.cfi_startproc
 2050              		@ args = 0, pretend = 0, frame = 0
 2051              		@ frame_needed = 0, uses_anonymous_args = 0
 2052              		@ link register save eliminated.
2580:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2581:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
 2053              		.loc 1 2581 3 view .LVU527
2582:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2054              		.loc 1 2582 3 view .LVU528
2583:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2055              		.loc 1 2583 3 view .LVU529
 2056              		.loc 1 2583 6 is_stmt 0 view .LVU530
 2057 0000 21B1     		cbz	r1, .L168
2584:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2585:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR |= RCC_AHB3Periph;
 2058              		.loc 1 2585 5 is_stmt 1 view .LVU531
 2059              		.loc 1 2585 20 is_stmt 0 view .LVU532
 2060 0002 054A     		ldr	r2, .L170
 2061 0004 936D     		ldr	r3, [r2, #88]
 2062 0006 1843     		orrs	r0, r0, r3
 2063              	.LVL162:
 2064              		.loc 1 2585 20 view .LVU533
 2065 0008 9065     		str	r0, [r2, #88]
 2066 000a 7047     		bx	lr
 2067              	.LVL163:
 2068              	.L168:
2586:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2587:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2588:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2589:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->AHB3LPENR &= ~RCC_AHB3Periph;
ARM GAS  /tmp/cciW94A3.s 			page 82


 2069              		.loc 1 2589 5 is_stmt 1 view .LVU534
 2070              		.loc 1 2589 20 is_stmt 0 view .LVU535
 2071 000c 024A     		ldr	r2, .L170
 2072 000e 936D     		ldr	r3, [r2, #88]
 2073 0010 23EA0000 		bic	r0, r3, r0
 2074              	.LVL164:
 2075              		.loc 1 2589 20 view .LVU536
 2076 0014 9065     		str	r0, [r2, #88]
2590:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2591:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2077              		.loc 1 2591 1 view .LVU537
 2078 0016 7047     		bx	lr
 2079              	.L171:
 2080              		.align	2
 2081              	.L170:
 2082 0018 00380240 		.word	1073887232
 2083              		.cfi_endproc
 2084              	.LFE167:
 2086              		.section	.text.RCC_APB1PeriphClockLPModeCmd,"ax",%progbits
 2087              		.align	1
 2088              		.global	RCC_APB1PeriphClockLPModeCmd
 2089              		.syntax unified
 2090              		.thumb
 2091              		.thumb_func
 2092              		.fpu fpv4-sp-d16
 2094              	RCC_APB1PeriphClockLPModeCmd:
 2095              	.LVL165:
 2096              	.LFB168:
2592:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F40_41xxx || STM32F412xG || STM32F413_423xx || STM32F427_437xx || STM32F429_439xx ||
2593:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2594:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2595:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.
2596:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2597:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2598:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2599:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2600:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
2601:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2602:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM2:   TIM2 clock
2603:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM3:   TIM3 clock
2604:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM4:   TIM4 clock
2605:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM5:   TIM5 clock
2606:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM6:   TIM6 clock
2607:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM7:   TIM7 clock
2608:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM12:  TIM12 clock
2609:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM13:  TIM13 clock
2610:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_TIM14:  TIM14 clock
2611:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_LPTIM1: LPTIM1 clock (STM32F410xx and STM32F413_423xx devices) 
2612:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_WWDG:   WWDG clock
2613:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI2:   SPI2 clock
2614:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPI3:   SPI3 clock
2615:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_SPDIF:   SPDIF RX clock (STM32F446xx devices) 
2616:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART2: USART2 clock
2617:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_USART3: USART3 clock
2618:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART4:  UART4 clock
2619:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART5:  UART5 clock
2620:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C1:   I2C1 clock
ARM GAS  /tmp/cciW94A3.s 			page 83


2621:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C2:   I2C2 clock
2622:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_I2C3:   I2C3 clock
2623:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_FMPI2C1:   FMPI2C1 clock
2624:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN1:   CAN1 clock
2625:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CAN2:   CAN2 clock
2626:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_CEC:    CEC clock (STM32F446xx devices)
2627:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_PWR:    PWR clock
2628:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_DAC:    DAC clock
2629:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART7:  UART7 clock
2630:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB1Periph_UART8:  UART8 clock
2631:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2632:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2633:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2634:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2635:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
2636:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2097              		.loc 1 2636 1 is_stmt 1 view -0
 2098              		.cfi_startproc
 2099              		@ args = 0, pretend = 0, frame = 0
 2100              		@ frame_needed = 0, uses_anonymous_args = 0
 2101              		@ link register save eliminated.
2637:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2638:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 2102              		.loc 1 2638 3 view .LVU539
2639:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2103              		.loc 1 2639 3 view .LVU540
2640:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2104              		.loc 1 2640 3 view .LVU541
 2105              		.loc 1 2640 6 is_stmt 0 view .LVU542
 2106 0000 21B1     		cbz	r1, .L173
2641:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2642:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR |= RCC_APB1Periph;
 2107              		.loc 1 2642 5 is_stmt 1 view .LVU543
 2108              		.loc 1 2642 20 is_stmt 0 view .LVU544
 2109 0002 054A     		ldr	r2, .L175
 2110 0004 136E     		ldr	r3, [r2, #96]
 2111 0006 1843     		orrs	r0, r0, r3
 2112              	.LVL166:
 2113              		.loc 1 2642 20 view .LVU545
 2114 0008 1066     		str	r0, [r2, #96]
 2115 000a 7047     		bx	lr
 2116              	.LVL167:
 2117              	.L173:
2643:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2644:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2645:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2646:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB1LPENR &= ~RCC_APB1Periph;
 2118              		.loc 1 2646 5 is_stmt 1 view .LVU546
 2119              		.loc 1 2646 20 is_stmt 0 view .LVU547
 2120 000c 024A     		ldr	r2, .L175
 2121 000e 136E     		ldr	r3, [r2, #96]
 2122 0010 23EA0000 		bic	r0, r3, r0
 2123              	.LVL168:
 2124              		.loc 1 2646 20 view .LVU548
 2125 0014 1066     		str	r0, [r2, #96]
2647:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2648:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
ARM GAS  /tmp/cciW94A3.s 			page 84


 2126              		.loc 1 2648 1 view .LVU549
 2127 0016 7047     		bx	lr
 2128              	.L176:
 2129              		.align	2
 2130              	.L175:
 2131 0018 00380240 		.word	1073887232
 2132              		.cfi_endproc
 2133              	.LFE168:
 2135              		.section	.text.RCC_APB2PeriphClockLPModeCmd,"ax",%progbits
 2136              		.align	1
 2137              		.global	RCC_APB2PeriphClockLPModeCmd
 2138              		.syntax unified
 2139              		.thumb
 2140              		.thumb_func
 2141              		.fpu fpv4-sp-d16
 2143              	RCC_APB2PeriphClockLPModeCmd:
 2144              	.LVL169:
 2145              	.LFB169:
2649:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2650:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2651:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.
2652:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
2653:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         power consumption.
2654:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
2655:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note   By default, all peripheral clocks are enabled during SLEEP mode.
2656:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
2657:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2658:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM1:   TIM1 clock
2659:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM8:   TIM8 clock
2660:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART1: USART1 clock
2661:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_USART6: USART6 clock
2662:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC1:   ADC1 clock
2663:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC2:   ADC2 clock
2664:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_ADC3:   ADC3 clock
2665:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SDIO:   SDIO clock
2666:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI1:   SPI1 clock
2667:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI4:   SPI4 clock
2668:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SYSCFG: SYSCFG clock
2669:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_EXTIT:  EXTIIT clock
2670:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM9:   TIM9 clock
2671:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM10:  TIM10 clock
2672:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_TIM11:  TIM11 clock
2673:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI5:   SPI5 clock
2674:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SPI6:   SPI6 clock
2675:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI1:   SAI1 clock (STM32F42xxx/43xxx/446xx/469xx/479xx/413_423x
2676:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_SAI2:   SAI2 clock (STM32F446xx devices)
2677:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_LTDC:   LTDC clock (STM32F429xx/439xx devices)
2678:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DSI:    DSI clock (STM32F469_479xx devices)
2679:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM1: DFSDM Clock (STM32F412xG and STM32F413_423xx Devices)
2680:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_DFSDM2: DFSDM2 Clock (STM32F413_423xx Devices)
2681:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART9:  UART9 Clock (STM32F413_423xx Devices)
2682:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_APB2Periph_UART10: UART10 Clock (STM32F413_423xx Devices)
2683:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2684:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2685:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2686:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2687:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
ARM GAS  /tmp/cciW94A3.s 			page 85


2688:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2146              		.loc 1 2688 1 is_stmt 1 view -0
 2147              		.cfi_startproc
 2148              		@ args = 0, pretend = 0, frame = 0
 2149              		@ frame_needed = 0, uses_anonymous_args = 0
 2150              		@ link register save eliminated.
2689:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2690:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 2151              		.loc 1 2690 3 view .LVU551
2691:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2152              		.loc 1 2691 3 view .LVU552
2692:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2153              		.loc 1 2692 3 view .LVU553
 2154              		.loc 1 2692 6 is_stmt 0 view .LVU554
 2155 0000 21B1     		cbz	r1, .L178
2693:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2694:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR |= RCC_APB2Periph;
 2156              		.loc 1 2694 5 is_stmt 1 view .LVU555
 2157              		.loc 1 2694 20 is_stmt 0 view .LVU556
 2158 0002 054A     		ldr	r2, .L180
 2159 0004 536E     		ldr	r3, [r2, #100]
 2160 0006 1843     		orrs	r0, r0, r3
 2161              	.LVL170:
 2162              		.loc 1 2694 20 view .LVU557
 2163 0008 5066     		str	r0, [r2, #100]
 2164 000a 7047     		bx	lr
 2165              	.LVL171:
 2166              	.L178:
2695:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2696:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2697:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2698:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->APB2LPENR &= ~RCC_APB2Periph;
 2167              		.loc 1 2698 5 is_stmt 1 view .LVU558
 2168              		.loc 1 2698 20 is_stmt 0 view .LVU559
 2169 000c 024A     		ldr	r2, .L180
 2170 000e 536E     		ldr	r3, [r2, #100]
 2171 0010 23EA0000 		bic	r0, r3, r0
 2172              	.LVL172:
 2173              		.loc 1 2698 20 view .LVU560
 2174 0014 5066     		str	r0, [r2, #100]
2699:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2700:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2175              		.loc 1 2700 1 view .LVU561
 2176 0016 7047     		bx	lr
 2177              	.L181:
 2178              		.align	2
 2179              	.L180:
 2180 0018 00380240 		.word	1073887232
 2181              		.cfi_endproc
 2182              	.LFE169:
 2184              		.section	.text.RCC_LSEModeConfig,"ax",%progbits
 2185              		.align	1
 2186              		.global	RCC_LSEModeConfig
 2187              		.syntax unified
 2188              		.thumb
 2189              		.thumb_func
 2190              		.fpu fpv4-sp-d16
ARM GAS  /tmp/cciW94A3.s 			page 86


 2192              	RCC_LSEModeConfig:
 2193              	.LVL173:
 2194              	.LFB170:
2701:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2702:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2703:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the External Low Speed oscillator mode (LSE mode).
2704:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This mode is only available for STM32F410xx/STM32F411xx/STM32F446xx/STM32F469_479xx devic
2705:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  Mode: specifies the LSE mode.
2706:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2707:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode.
2708:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode.
2709:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2710:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2711:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LSEModeConfig(uint8_t RCC_Mode)
2712:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2195              		.loc 1 2712 1 is_stmt 1 view -0
 2196              		.cfi_startproc
 2197              		@ args = 0, pretend = 0, frame = 0
 2198              		@ frame_needed = 0, uses_anonymous_args = 0
 2199              		@ link register save eliminated.
2713:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2714:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LSE_MODE(RCC_Mode));
 2200              		.loc 1 2714 3 view .LVU563
2715:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2716:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_Mode == RCC_LSE_HIGHDRIVE_MODE)
 2201              		.loc 1 2716 3 view .LVU564
 2202              		.loc 1 2716 5 is_stmt 0 view .LVU565
 2203 0000 0128     		cmp	r0, #1
 2204 0002 05D0     		beq	.L185
2717:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2718:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
2719:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2720:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2721:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2722:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
 2205              		.loc 1 2722 5 is_stmt 1 view .LVU566
 2206 0004 054A     		ldr	r2, .L186
 2207 0006 136F     		ldr	r3, [r2, #112]
 2208 0008 23F00803 		bic	r3, r3, #8
 2209 000c 1367     		str	r3, [r2, #112]
2723:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2724:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2210              		.loc 1 2724 1 is_stmt 0 view .LVU567
 2211 000e 7047     		bx	lr
 2212              	.L185:
2718:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2213              		.loc 1 2718 5 is_stmt 1 view .LVU568
 2214 0010 024A     		ldr	r2, .L186
 2215 0012 136F     		ldr	r3, [r2, #112]
 2216 0014 43F00803 		orr	r3, r3, #8
 2217 0018 1367     		str	r3, [r2, #112]
 2218 001a 7047     		bx	lr
 2219              	.L187:
 2220              		.align	2
 2221              	.L186:
 2222 001c 00380240 		.word	1073887232
 2223              		.cfi_endproc
ARM GAS  /tmp/cciW94A3.s 			page 87


 2224              	.LFE170:
 2226              		.section	.text.RCC_ITConfig,"ax",%progbits
 2227              		.align	1
 2228              		.global	RCC_ITConfig
 2229              		.syntax unified
 2230              		.thumb
 2231              		.thumb_func
 2232              		.fpu fpv4-sp-d16
 2234              	RCC_ITConfig:
 2235              	.LVL174:
 2236              	.LFB171:
2725:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2726:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F413_423xx)
2727:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2728:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the LPTIM1 clock Source.
2729:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F410xx devices.
2730:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the LPTIM1 clock Source.
2731:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2732:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_PCLK: LPTIM1 clock from APB1 selected.
2733:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_HSI:  LPTIM1 clock from HSI selected.
2734:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_LSI:  LPTIM1 clock from LSI selected.
2735:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_LPTIM1CLKSOURCE_LSE:  LPTIM1 clock from LSE selected.
2736:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2737:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2738:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_LPTIM1ClockSourceConfig(uint32_t RCC_ClockSource)
2739:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2740:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2741:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_LPTIM1_CLOCKSOURCE(RCC_ClockSource));
2742:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2743:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear LPTIM1 clock source selection source bits */
2744:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_LPTIM1SEL;
2745:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set new LPTIM1 clock source */
2746:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 |= RCC_ClockSource;
2747:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2748:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F413_423xx */
2749:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2750:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx)
2751:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2752:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the DSI clock Source.
2753:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F469_479xx devices.
2754:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the DSI clock Source.
2755:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2756:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DSICLKSource_PHY: DSI-PHY used as DSI byte lane clock source (usual case).
2757:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_DSICLKSource_PLLR: PLL_R used as DSI byte lane clock source, used in case D
2758:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2759:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2760:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_DSIClockSourceConfig(uint8_t RCC_ClockSource)
2761:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2762:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2763:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_DSI_CLOCKSOURCE(RCC_ClockSource));
2764:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2765:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_DSICLKSource_PLLR)
2766:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2767:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL);
2768:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2769:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2770:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /tmp/cciW94A3.s 			page 88


2771:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL);
2772:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2773:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2774:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /*  STM32F469_479xx */
2775:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2776:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx) || defined(STM32F469_4
2777:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2778:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the 48MHz clock Source.
2779:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx/STM32F469_479xx devices.
2780:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the 48MHz clock Source.
2781:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2782:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_48MHZCLKSource_PLL: 48MHz from PLL selected.
2783:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_48MHZCLKSource_PLLSAI: 48MHz from PLLSAI selected.
2784:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_CK48CLKSOURCE_PLLI2SQ : 48MHz from PLLI2SQ
2785:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2786:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2787:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_48MHzClockSourceConfig(uint8_t RCC_ClockSource)
2788:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2789:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2790:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_48MHZ_CLOCKSOURCE(RCC_ClockSource));
2791:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx) 
2792:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_48MHZCLKSource_PLLSAI)
2793:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2794:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL);
2795:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2796:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2797:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2798:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL);
2799:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2800:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #elif  defined(STM32F446xx)
2801:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_48MHZCLKSource_PLLSAI)
2802:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2803:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2804:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2805:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2806:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2807:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2808:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2809:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx)
2810:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_CK48CLKSOURCE_PLLI2SQ)
2811:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2812:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2813:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2814:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2815:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2816:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL);
2817:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2818:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #else
2819:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F469_479xx */  
2820:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2821:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2822:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2823:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the SDIO clock Source.
2824:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F469_479xx/STM32F446xx devices.
2825:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the SDIO clock Source.
2826:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2827:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SDIOCLKSource_48MHZ: 48MHz clock selected.
ARM GAS  /tmp/cciW94A3.s 			page 89


2828:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SDIOCLKSource_SYSCLK: system clock selected.
2829:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2830:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2831:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SDIOClockSourceConfig(uint8_t RCC_ClockSource)
2832:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2833:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2834:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SDIO_CLOCKSOURCE(RCC_ClockSource));
2835:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F469_479xx)   
2836:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_SDIOCLKSource_SYSCLK)
2837:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2838:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL);
2839:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2840:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2841:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2842:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL);
2843:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2844:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
2845:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_SDIOCLKSource_SYSCLK)
2846:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2847:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL);
2848:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2849:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2850:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2851:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL);
2852:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2853:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #else
2854:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F469_479xx */ 
2855:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2856:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx || STM32F469_479xx */
2857:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2858:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F446xx)
2859:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2860:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the AHB1 clock gating for the specified IPs.
2861:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2862:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_AHB1ClockGating: specifies the AHB1 clock gating.
2863:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
2864:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_APB1Bridge: AHB1 to APB1 clock
2865:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_APB2Bridge: AHB1 to APB2 clock 
2866:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_CM4DBG: Cortex M4 ETM clock
2867:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_SPARE: Spare clock
2868:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_SRAM: SRAM controller clock
2869:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_FLITF: Flash interface clock
2870:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_AHB1ClockGating_RCC: RCC clock
2871:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
2872:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2873:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2874:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2875:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_AHB1ClockGatingCmd(uint32_t RCC_AHB1ClockGating, FunctionalState NewState)
2876:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2877:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2878:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_AHB1_CLOCKGATING(RCC_AHB1ClockGating));
2879:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2880:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2881:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
2882:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2883:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CKGATENR &= ~RCC_AHB1ClockGating;
2884:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
ARM GAS  /tmp/cciW94A3.s 			page 90


2885:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2886:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2887:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     RCC->CKGATENR |= RCC_AHB1ClockGating;
2888:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2889:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2890:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2891:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2892:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the SPDIFRX clock Source.
2893:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2894:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the SPDIFRX clock Source.
2895:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2896:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SPDIFRXCLKSource_PLLR: SPDIFRX clock from PLL_R selected.
2897:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_SPDIFRXCLKSource_PLLI2SP: SPDIFRX clock from PLLI2S_P selected.
2898:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2899:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2900:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_SPDIFRXClockSourceConfig(uint8_t RCC_ClockSource)
2901:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2902:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2903:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_SPDIFRX_CLOCKSOURCE(RCC_ClockSource));
2904:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2905:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_SPDIFRXCLKSource_PLLI2SP)
2906:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2907:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL);
2908:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2909:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2910:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2911:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL);
2912:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2913:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2914:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2915:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2916:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the CEC clock Source.
2917:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2918:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the CEC clock Source.
2919:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2920:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_CECCLKSource_HSIDiv488: CEC clock from HSI/488 selected.
2921:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_CECCLKSource_LSE: CEC clock from LSE selected.
2922:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2923:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2924:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_CECClockSourceConfig(uint8_t RCC_ClockSource)
2925:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2926:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2927:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CEC_CLOCKSOURCE(RCC_ClockSource));
2928:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   
2929:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if(RCC_ClockSource == RCC_CECCLKSource_LSE)
2930:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2931:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     SET_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL);
2932:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2933:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
2934:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
2935:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     CLEAR_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL);
2936:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
2937:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2938:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F446xx */
2939:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2940:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx) || defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx
2941:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
ARM GAS  /tmp/cciW94A3.s 			page 91


2942:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief Configures the FMPI2C1 clock Source.
2943:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @note This feature is only available for STM32F446xx devices.
2944:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param RCC_ClockSource: specifies the FMPI2C1 clock Source.
2945:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
2946:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FMPI2C1CLKSource_APB1: FMPI2C1 clock from APB1 selected.
2947:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FMPI2C1CLKSource_SYSCLK: FMPI2C1 clock from Sytem clock selected.
2948:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FMPI2C1CLKSource_HSI: FMPI2C1 clock from HSI selected.
2949:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2950:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2951:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_FMPI2C1ClockSourceConfig(uint32_t RCC_ClockSource)
2952:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2953:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2954:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FMPI2C1_CLOCKSOURCE(RCC_ClockSource));
2955:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2956:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Clear FMPI2C1 clock source selection source bits */
2957:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 &= ~RCC_DCKCFGR2_FMPI2C1SEL;
2958:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set new FMPI2C1 clock source */
2959:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->DCKCFGR2 |= RCC_ClockSource;
2960:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2961:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx || STM32F412xG || STM32F413_423xx || STM32F446xx */
2962:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2963:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @}
2964:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2965:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2966:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #if defined(STM32F410xx)
2967:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2968:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the MCO1.
2969:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the MCO1.
2970:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2971:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2972:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2973:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO1Cmd(FunctionalState NewState)
2974:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2975:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2976:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2977:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2978:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = (uint32_t)NewState;
2979:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2980:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2981:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
2982:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the MCO2.
2983:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the MCO2.
2984:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
2985:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
2986:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
2987:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_MCO2Cmd(FunctionalState NewState)
2988:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
2989:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
2990:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2991:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2992:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = (uint32_t)NewState;
2993:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
2994:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** #endif /* STM32F410xx */
2995:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
2996:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /** @defgroup RCC_Group4 Interrupts and flags management functions
2997:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *  @brief   Interrupts and flags management functions 
2998:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  *
ARM GAS  /tmp/cciW94A3.s 			page 92


2999:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @verbatim   
3000:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================
3001:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****                 ##### Interrupts and flags management functions #####
3002:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****  ===============================================================================  
3003:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3004:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** @endverbatim
3005:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @{
3006:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3007:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3008:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3009:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
3010:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
3011:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
3012:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
3013:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
3014:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
3015:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
3016:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
3017:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
3018:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469x
3019:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
3020:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be: ENABLE or DISABLE.
3021:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
3022:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3023:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
3024:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2237              		.loc 1 3024 1 view -0
 2238              		.cfi_startproc
 2239              		@ args = 0, pretend = 0, frame = 0
 2240              		@ frame_needed = 0, uses_anonymous_args = 0
 2241              		@ link register save eliminated.
3025:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3026:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 2242              		.loc 1 3026 3 view .LVU570
3027:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2243              		.loc 1 3027 3 view .LVU571
3028:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (NewState != DISABLE)
 2244              		.loc 1 3028 3 view .LVU572
 2245              		.loc 1 3028 6 is_stmt 0 view .LVU573
 2246 0000 21B1     		cbz	r1, .L189
3029:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3030:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
3031:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 2247              		.loc 1 3031 5 is_stmt 1 view .LVU574
 2248              		.loc 1 3031 41 is_stmt 0 view .LVU575
 2249 0002 054A     		ldr	r2, .L191
 2250 0004 537B     		ldrb	r3, [r2, #13]	@ zero_extendqisi2
 2251 0006 1843     		orrs	r0, r0, r3
 2252              	.LVL175:
 2253              		.loc 1 3031 41 view .LVU576
 2254 0008 5073     		strb	r0, [r2, #13]
 2255 000a 7047     		bx	lr
 2256              	.LVL176:
 2257              	.L189:
3032:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3033:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
3034:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
ARM GAS  /tmp/cciW94A3.s 			page 93


3035:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
3036:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 2258              		.loc 1 3036 5 is_stmt 1 view .LVU577
 2259              		.loc 1 3036 41 is_stmt 0 view .LVU578
 2260 000c 024A     		ldr	r2, .L191
 2261 000e 537B     		ldrb	r3, [r2, #13]	@ zero_extendqisi2
 2262 0010 23EA0000 		bic	r0, r3, r0
 2263              	.LVL177:
 2264              		.loc 1 3036 41 view .LVU579
 2265 0014 5073     		strb	r0, [r2, #13]
3037:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3038:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2266              		.loc 1 3038 1 view .LVU580
 2267 0016 7047     		bx	lr
 2268              	.L192:
 2269              		.align	2
 2270              	.L191:
 2271 0018 00380240 		.word	1073887232
 2272              		.cfi_endproc
 2273              	.LFE171:
 2275              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 2276              		.align	1
 2277              		.global	RCC_GetFlagStatus
 2278              		.syntax unified
 2279              		.thumb
 2280              		.thumb_func
 2281              		.fpu fpv4-sp-d16
 2283              	RCC_GetFlagStatus:
 2284              	.LVL178:
 2285              	.LFB172:
3039:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3040:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3041:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
3042:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
3043:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
3044:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
3045:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
3046:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLRDY: main PLL clock ready
3047:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready
3048:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PLLSAIRDY: PLLSAI clock ready (only for STM32F42xxx/43xxx/446xx/469xx/
3049:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
3050:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
3051:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset
3052:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PINRST: Pin reset
3053:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_PORRST: POR/PDR reset
3054:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_SFTRST: Software reset
3055:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
3056:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
3057:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_FLAG_LPWRRST: Low Power reset
3058:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
3059:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3060:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
3061:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2286              		.loc 1 3061 1 is_stmt 1 view -0
 2287              		.cfi_startproc
 2288              		@ args = 0, pretend = 0, frame = 0
 2289              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cciW94A3.s 			page 94


 2290              		@ link register save eliminated.
3062:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t tmp = 0;
 2291              		.loc 1 3062 3 view .LVU582
3063:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   uint32_t statusreg = 0;
 2292              		.loc 1 3063 3 view .LVU583
3064:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus bitstatus = RESET;
 2293              		.loc 1 3064 3 view .LVU584
3065:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3066:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3067:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
 2294              		.loc 1 3067 3 view .LVU585
3068:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3069:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the RCC register index */
3070:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG >> 5;
 2295              		.loc 1 3070 3 view .LVU586
 2296              		.loc 1 3070 18 is_stmt 0 view .LVU587
 2297 0000 4309     		lsrs	r3, r0, #5
 2298              	.LVL179:
3071:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 2299              		.loc 1 3071 3 is_stmt 1 view .LVU588
 2300              		.loc 1 3071 6 is_stmt 0 view .LVU589
 2301 0002 012B     		cmp	r3, #1
 2302 0004 0CD0     		beq	.L199
3072:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CR;
3074:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3075:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 2303              		.loc 1 3075 8 is_stmt 1 view .LVU590
 2304              		.loc 1 3075 11 is_stmt 0 view .LVU591
 2305 0006 022B     		cmp	r3, #2
 2306 0008 0DD0     		beq	.L200
3076:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->BDCR;
3078:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3079:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else                       /* The flag to check is in CSR register */
3080:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3081:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     statusreg = RCC->CSR;
 2307              		.loc 1 3081 5 is_stmt 1 view .LVU592
 2308              		.loc 1 3081 15 is_stmt 0 view .LVU593
 2309 000a 094B     		ldr	r3, .L201
 2310              	.LVL180:
 2311              		.loc 1 3081 15 view .LVU594
 2312 000c 5B6F     		ldr	r3, [r3, #116]
 2313              	.LVL181:
 2314              	.L195:
3082:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3083:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3084:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Get the flag position */
3085:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   tmp = RCC_FLAG & FLAG_MASK;
 2315              		.loc 1 3085 3 is_stmt 1 view .LVU595
 2316              		.loc 1 3085 7 is_stmt 0 view .LVU596
 2317 000e 00F01F00 		and	r0, r0, #31
 2318              	.LVL182:
3086:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 2319              		.loc 1 3086 3 is_stmt 1 view .LVU597
 2320              		.loc 1 3086 42 is_stmt 0 view .LVU598
 2321 0012 23FA00F0 		lsr	r0, r3, r0
ARM GAS  /tmp/cciW94A3.s 			page 95


 2322              	.LVL183:
 2323              		.loc 1 3086 6 view .LVU599
 2324 0016 10F0010F 		tst	r0, #1
 2325 001a 07D0     		beq	.L198
3087:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3088:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2326              		.loc 1 3088 15 view .LVU600
 2327 001c 0120     		movs	r0, #1
 2328 001e 7047     		bx	lr
 2329              	.LVL184:
 2330              	.L199:
3073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2331              		.loc 1 3073 5 is_stmt 1 view .LVU601
3073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2332              		.loc 1 3073 15 is_stmt 0 view .LVU602
 2333 0020 034B     		ldr	r3, .L201
 2334              	.LVL185:
3073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2335              		.loc 1 3073 15 view .LVU603
 2336 0022 1B68     		ldr	r3, [r3]
 2337              	.LVL186:
3073:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2338              		.loc 1 3073 15 view .LVU604
 2339 0024 F3E7     		b	.L195
 2340              	.LVL187:
 2341              	.L200:
3077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2342              		.loc 1 3077 5 is_stmt 1 view .LVU605
3077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2343              		.loc 1 3077 15 is_stmt 0 view .LVU606
 2344 0026 024B     		ldr	r3, .L201
 2345              	.LVL188:
3077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2346              		.loc 1 3077 15 view .LVU607
 2347 0028 1B6F     		ldr	r3, [r3, #112]
 2348              	.LVL189:
3077:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2349              		.loc 1 3077 15 view .LVU608
 2350 002a F0E7     		b	.L195
 2351              	.LVL190:
 2352              	.L198:
3089:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3090:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
3091:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3092:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2353              		.loc 1 3092 15 view .LVU609
 2354 002c 0020     		movs	r0, #0
 2355              	.LVL191:
3093:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3094:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the flag status */
3095:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return bitstatus;
 2356              		.loc 1 3095 3 is_stmt 1 view .LVU610
3096:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2357              		.loc 1 3096 1 is_stmt 0 view .LVU611
 2358 002e 7047     		bx	lr
 2359              	.L202:
 2360              		.align	2
ARM GAS  /tmp/cciW94A3.s 			page 96


 2361              	.L201:
 2362 0030 00380240 		.word	1073887232
 2363              		.cfi_endproc
 2364              	.LFE172:
 2366              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 2367              		.align	1
 2368              		.global	RCC_WaitForHSEStartUp
 2369              		.syntax unified
 2370              		.thumb
 2371              		.thumb_func
 2372              		.fpu fpv4-sp-d16
 2374              	RCC_WaitForHSEStartUp:
 2375              	.LFB125:
 302:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   __IO uint32_t startupcounter = 0;
 2376              		.loc 1 302 1 is_stmt 1 view -0
 2377              		.cfi_startproc
 2378              		@ args = 0, pretend = 0, frame = 8
 2379              		@ frame_needed = 0, uses_anonymous_args = 0
 2380 0000 00B5     		push	{lr}
 2381              	.LCFI3:
 2382              		.cfi_def_cfa_offset 4
 2383              		.cfi_offset 14, -4
 2384 0002 83B0     		sub	sp, sp, #12
 2385              	.LCFI4:
 2386              		.cfi_def_cfa_offset 16
 303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2387              		.loc 1 303 3 view .LVU613
 303:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ErrorStatus status = ERROR;
 2388              		.loc 1 303 17 is_stmt 0 view .LVU614
 2389 0004 0023     		movs	r3, #0
 2390 0006 0193     		str	r3, [sp, #4]
 304:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   FlagStatus hsestatus = RESET;
 2391              		.loc 1 304 3 is_stmt 1 view .LVU615
 2392              	.LVL192:
 305:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 2393              		.loc 1 305 3 view .LVU616
 2394              	.L205:
 307:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2395              		.loc 1 307 3 discriminator 2 view .LVU617
 309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 2396              		.loc 1 309 5 discriminator 2 view .LVU618
 309:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     startupcounter++;
 2397              		.loc 1 309 17 is_stmt 0 discriminator 2 view .LVU619
 2398 0008 3120     		movs	r0, #49
 2399 000a FFF7FEFF 		bl	RCC_GetFlagStatus
 2400              	.LVL193:
 310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2401              		.loc 1 310 5 is_stmt 1 discriminator 2 view .LVU620
 310:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 2402              		.loc 1 310 19 is_stmt 0 discriminator 2 view .LVU621
 2403 000e 019B     		ldr	r3, [sp, #4]
 2404 0010 0133     		adds	r3, r3, #1
 2405 0012 0193     		str	r3, [sp, #4]
 311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2406              		.loc 1 311 10 is_stmt 1 discriminator 2 view .LVU622
 311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2407              		.loc 1 311 27 is_stmt 0 discriminator 2 view .LVU623
ARM GAS  /tmp/cciW94A3.s 			page 97


 2408 0014 019B     		ldr	r3, [sp, #4]
 311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2409              		.loc 1 311 3 discriminator 2 view .LVU624
 2410 0016 B3F5A04F 		cmp	r3, #20480
 2411 001a 01D0     		beq	.L204
 311:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2412              		.loc 1 311 51 discriminator 1 view .LVU625
 2413 001c 0028     		cmp	r0, #0
 2414 001e F3D0     		beq	.L205
 2415              	.L204:
 313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2416              		.loc 1 313 3 is_stmt 1 view .LVU626
 313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2417              		.loc 1 313 7 is_stmt 0 view .LVU627
 2418 0020 3120     		movs	r0, #49
 2419              	.LVL194:
 313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2420              		.loc 1 313 7 view .LVU628
 2421 0022 FFF7FEFF 		bl	RCC_GetFlagStatus
 2422              	.LVL195:
 313:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
 2423              		.loc 1 313 6 view .LVU629
 2424 0026 00B1     		cbz	r0, .L206
 315:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
 2425              		.loc 1 315 12 view .LVU630
 2426 0028 0120     		movs	r0, #1
 2427              	.L206:
 2428              	.LVL196:
 321:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2429              		.loc 1 321 3 is_stmt 1 view .LVU631
 322:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
 2430              		.loc 1 322 1 is_stmt 0 view .LVU632
 2431 002a 03B0     		add	sp, sp, #12
 2432              	.LCFI5:
 2433              		.cfi_def_cfa_offset 4
 2434              		@ sp needed
 2435 002c 5DF804FB 		ldr	pc, [sp], #4
 2436              		.cfi_endproc
 2437              	.LFE125:
 2439              		.section	.text.RCC_ClearFlag,"ax",%progbits
 2440              		.align	1
 2441              		.global	RCC_ClearFlag
 2442              		.syntax unified
 2443              		.thumb
 2444              		.thumb_func
 2445              		.fpu fpv4-sp-d16
 2447              	RCC_ClearFlag:
 2448              	.LFB173:
3097:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3098:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3099:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC reset flags.
3100:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST,  RCC_FLAG_SFTRST,
3101:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
3102:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  None
3103:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
3104:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3105:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearFlag(void)
ARM GAS  /tmp/cciW94A3.s 			page 98


3106:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2449              		.loc 1 3106 1 is_stmt 1 view -0
 2450              		.cfi_startproc
 2451              		@ args = 0, pretend = 0, frame = 0
 2452              		@ frame_needed = 0, uses_anonymous_args = 0
 2453              		@ link register save eliminated.
3107:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Set RMVF bit to clear the reset flags */
3108:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   RCC->CSR |= RCC_CSR_RMVF;
 2454              		.loc 1 3108 3 view .LVU634
 2455              		.loc 1 3108 12 is_stmt 0 view .LVU635
 2456 0000 024A     		ldr	r2, .L209
 2457 0002 536F     		ldr	r3, [r2, #116]
 2458 0004 43F08073 		orr	r3, r3, #16777216
 2459 0008 5367     		str	r3, [r2, #116]
3109:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2460              		.loc 1 3109 1 view .LVU636
 2461 000a 7047     		bx	lr
 2462              	.L210:
 2463              		.align	2
 2464              	.L209:
 2465 000c 00380240 		.word	1073887232
 2466              		.cfi_endproc
 2467              	.LFE173:
 2469              		.section	.text.RCC_GetITStatus,"ax",%progbits
 2470              		.align	1
 2471              		.global	RCC_GetITStatus
 2472              		.syntax unified
 2473              		.thumb
 2474              		.thumb_func
 2475              		.fpu fpv4-sp-d16
 2477              	RCC_GetITStatus:
 2478              	.LVL197:
 2479              	.LFB174:
3110:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3111:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3112:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
3113:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
3114:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be one of the following values:
3115:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
3116:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
3117:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
3118:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
3119:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
3120:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt
3121:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI clock ready interrupt (only for STM32F42xxx/43xxx/446x
3122:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
3123:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
3124:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3125:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
3126:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2480              		.loc 1 3126 1 is_stmt 1 view -0
 2481              		.cfi_startproc
 2482              		@ args = 0, pretend = 0, frame = 0
 2483              		@ frame_needed = 0, uses_anonymous_args = 0
 2484              		@ link register save eliminated.
3127:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   ITStatus bitstatus = RESET;
 2485              		.loc 1 3127 3 view .LVU638
ARM GAS  /tmp/cciW94A3.s 			page 99


3128:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3129:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3130:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
 2486              		.loc 1 3130 3 view .LVU639
3131:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3132:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the status of the specified RCC interrupt */
3133:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 2487              		.loc 1 3133 3 view .LVU640
 2488              		.loc 1 3133 11 is_stmt 0 view .LVU641
 2489 0000 034B     		ldr	r3, .L214
 2490 0002 DB68     		ldr	r3, [r3, #12]
 2491              		.loc 1 3133 6 view .LVU642
 2492 0004 1842     		tst	r0, r3
 2493 0006 01D0     		beq	.L213
3134:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3135:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = SET;
 2494              		.loc 1 3135 15 view .LVU643
 2495 0008 0120     		movs	r0, #1
 2496              	.LVL198:
 2497              		.loc 1 3135 15 view .LVU644
 2498 000a 7047     		bx	lr
 2499              	.LVL199:
 2500              	.L213:
3136:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3137:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   else
3138:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   {
3139:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****     bitstatus = RESET;
 2501              		.loc 1 3139 15 view .LVU645
 2502 000c 0020     		movs	r0, #0
 2503              	.LVL200:
3140:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   }
3141:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Return the RCC_IT status */
3142:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   return  bitstatus;
 2504              		.loc 1 3142 3 is_stmt 1 view .LVU646
3143:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2505              		.loc 1 3143 1 is_stmt 0 view .LVU647
 2506 000e 7047     		bx	lr
 2507              	.L215:
 2508              		.align	2
 2509              	.L214:
 2510 0010 00380240 		.word	1073887232
 2511              		.cfi_endproc
 2512              	.LFE174:
 2514              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 2515              		.align	1
 2516              		.global	RCC_ClearITPendingBit
 2517              		.syntax unified
 2518              		.thumb
 2519              		.thumb_func
 2520              		.fpu fpv4-sp-d16
 2522              	RCC_ClearITPendingBit:
 2523              	.LVL201:
 2524              	.LFB175:
3144:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3145:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** /**
3146:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
3147:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
ARM GAS  /tmp/cciW94A3.s 			page 100


3148:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *          This parameter can be any combination of the following values:
3149:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSIRDY: LSI ready interrupt
3150:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_LSERDY: LSE ready interrupt
3151:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSIRDY: HSI ready interrupt
3152:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_HSERDY: HSE ready interrupt
3153:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLRDY: main PLL ready interrupt
3154:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
3155:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_PLLSAIRDY: PLLSAI ready interrupt (only for STM32F42xxx/43xxx/446xx/469x
3156:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *            @arg RCC_IT_CSS: Clock Security System interrupt
3157:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   * @retval None
3158:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   */
3159:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
3160:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** {
 2525              		.loc 1 3160 1 is_stmt 1 view -0
 2526              		.cfi_startproc
 2527              		@ args = 0, pretend = 0, frame = 0
 2528              		@ frame_needed = 0, uses_anonymous_args = 0
 2529              		@ link register save eliminated.
3161:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Check the parameters */
3162:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
 2530              		.loc 1 3162 3 view .LVU649
3163:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** 
3164:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
3165:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****      pending bits */
3166:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2531              		.loc 1 3166 3 view .LVU650
 2532              		.loc 1 3166 39 is_stmt 0 view .LVU651
 2533 0000 014B     		ldr	r3, .L217
 2534 0002 9873     		strb	r0, [r3, #14]
3167:Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_rcc.c **** }
 2535              		.loc 1 3167 1 view .LVU652
 2536 0004 7047     		bx	lr
 2537              	.L218:
 2538 0006 00BF     		.align	2
 2539              	.L217:
 2540 0008 00380240 		.word	1073887232
 2541              		.cfi_endproc
 2542              	.LFE175:
 2544              		.section	.data.APBAHBPrescTable,"aw"
 2545              		.align	2
 2546              		.set	.LANCHOR0,. + 0
 2549              	APBAHBPrescTable:
 2550 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
 2550      01020304 
 2550      01020304 
 2550      06
 2551 000d 070809   		.ascii	"\007\010\011"
 2552              		.text
 2553              	.Letext0:
 2554              		.file 2 "/home/ktkuri/arm-gcc-tools/arm-none-eabi/include/machine/_default_types.h"
 2555              		.file 3 "/home/ktkuri/arm-gcc-tools/arm-none-eabi/include/sys/_stdint.h"
 2556              		.file 4 "Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2557              		.file 5 "Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_rcc.h"
ARM GAS  /tmp/cciW94A3.s 			page 101


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_rcc.c
     /tmp/cciW94A3.s:18     .text.RCC_DeInit:0000000000000000 $t
     /tmp/cciW94A3.s:26     .text.RCC_DeInit:0000000000000000 RCC_DeInit
     /tmp/cciW94A3.s:78     .text.RCC_DeInit:000000000000003c $d
     /tmp/cciW94A3.s:85     .text.RCC_HSEConfig:0000000000000000 $t
     /tmp/cciW94A3.s:92     .text.RCC_HSEConfig:0000000000000000 RCC_HSEConfig
     /tmp/cciW94A3.s:114    .text.RCC_HSEConfig:000000000000000c $d
     /tmp/cciW94A3.s:119    .text.RCC_AdjustHSICalibrationValue:0000000000000000 $t
     /tmp/cciW94A3.s:126    .text.RCC_AdjustHSICalibrationValue:0000000000000000 RCC_AdjustHSICalibrationValue
     /tmp/cciW94A3.s:157    .text.RCC_AdjustHSICalibrationValue:0000000000000010 $d
     /tmp/cciW94A3.s:162    .text.RCC_HSICmd:0000000000000000 $t
     /tmp/cciW94A3.s:169    .text.RCC_HSICmd:0000000000000000 RCC_HSICmd
     /tmp/cciW94A3.s:187    .text.RCC_HSICmd:0000000000000008 $d
     /tmp/cciW94A3.s:192    .text.RCC_LSEConfig:0000000000000000 $t
     /tmp/cciW94A3.s:199    .text.RCC_LSEConfig:0000000000000000 RCC_LSEConfig
     /tmp/cciW94A3.s:242    .text.RCC_LSEConfig:000000000000002c $d
     /tmp/cciW94A3.s:247    .text.RCC_LSICmd:0000000000000000 $t
     /tmp/cciW94A3.s:254    .text.RCC_LSICmd:0000000000000000 RCC_LSICmd
     /tmp/cciW94A3.s:272    .text.RCC_LSICmd:0000000000000008 $d
     /tmp/cciW94A3.s:277    .text.RCC_PLLConfig:0000000000000000 $t
     /tmp/cciW94A3.s:284    .text.RCC_PLLConfig:0000000000000000 RCC_PLLConfig
     /tmp/cciW94A3.s:324    .text.RCC_PLLConfig:000000000000001c $d
     /tmp/cciW94A3.s:329    .text.RCC_PLLCmd:0000000000000000 $t
     /tmp/cciW94A3.s:336    .text.RCC_PLLCmd:0000000000000000 RCC_PLLCmd
     /tmp/cciW94A3.s:354    .text.RCC_PLLCmd:0000000000000008 $d
     /tmp/cciW94A3.s:359    .text.RCC_PLLI2SConfig:0000000000000000 $t
     /tmp/cciW94A3.s:366    .text.RCC_PLLI2SConfig:0000000000000000 RCC_PLLI2SConfig
     /tmp/cciW94A3.s:393    .text.RCC_PLLI2SConfig:0000000000000014 $d
     /tmp/cciW94A3.s:398    .text.RCC_PLLI2SCmd:0000000000000000 $t
     /tmp/cciW94A3.s:405    .text.RCC_PLLI2SCmd:0000000000000000 RCC_PLLI2SCmd
     /tmp/cciW94A3.s:423    .text.RCC_PLLI2SCmd:0000000000000008 $d
     /tmp/cciW94A3.s:428    .text.RCC_PLLSAIConfig:0000000000000000 $t
     /tmp/cciW94A3.s:435    .text.RCC_PLLSAIConfig:0000000000000000 RCC_PLLSAIConfig
     /tmp/cciW94A3.s:462    .text.RCC_PLLSAIConfig:0000000000000014 $d
     /tmp/cciW94A3.s:467    .text.RCC_PLLSAICmd:0000000000000000 $t
     /tmp/cciW94A3.s:474    .text.RCC_PLLSAICmd:0000000000000000 RCC_PLLSAICmd
     /tmp/cciW94A3.s:492    .text.RCC_PLLSAICmd:0000000000000008 $d
     /tmp/cciW94A3.s:497    .text.RCC_ClockSecuritySystemCmd:0000000000000000 $t
     /tmp/cciW94A3.s:504    .text.RCC_ClockSecuritySystemCmd:0000000000000000 RCC_ClockSecuritySystemCmd
     /tmp/cciW94A3.s:522    .text.RCC_ClockSecuritySystemCmd:0000000000000008 $d
     /tmp/cciW94A3.s:527    .text.RCC_MCO1Config:0000000000000000 $t
     /tmp/cciW94A3.s:534    .text.RCC_MCO1Config:0000000000000000 RCC_MCO1Config
     /tmp/cciW94A3.s:569    .text.RCC_MCO1Config:0000000000000010 $d
     /tmp/cciW94A3.s:574    .text.RCC_MCO2Config:0000000000000000 $t
     /tmp/cciW94A3.s:581    .text.RCC_MCO2Config:0000000000000000 RCC_MCO2Config
     /tmp/cciW94A3.s:616    .text.RCC_MCO2Config:0000000000000010 $d
     /tmp/cciW94A3.s:621    .text.RCC_SYSCLKConfig:0000000000000000 $t
     /tmp/cciW94A3.s:628    .text.RCC_SYSCLKConfig:0000000000000000 RCC_SYSCLKConfig
     /tmp/cciW94A3.s:659    .text.RCC_SYSCLKConfig:0000000000000010 $d
     /tmp/cciW94A3.s:664    .text.RCC_GetSYSCLKSource:0000000000000000 $t
     /tmp/cciW94A3.s:671    .text.RCC_GetSYSCLKSource:0000000000000000 RCC_GetSYSCLKSource
     /tmp/cciW94A3.s:688    .text.RCC_GetSYSCLKSource:000000000000000c $d
     /tmp/cciW94A3.s:693    .text.RCC_HCLKConfig:0000000000000000 $t
     /tmp/cciW94A3.s:700    .text.RCC_HCLKConfig:0000000000000000 RCC_HCLKConfig
     /tmp/cciW94A3.s:731    .text.RCC_HCLKConfig:0000000000000010 $d
     /tmp/cciW94A3.s:736    .text.RCC_PCLK1Config:0000000000000000 $t
ARM GAS  /tmp/cciW94A3.s 			page 102


     /tmp/cciW94A3.s:743    .text.RCC_PCLK1Config:0000000000000000 RCC_PCLK1Config
     /tmp/cciW94A3.s:774    .text.RCC_PCLK1Config:0000000000000010 $d
     /tmp/cciW94A3.s:779    .text.RCC_PCLK2Config:0000000000000000 $t
     /tmp/cciW94A3.s:786    .text.RCC_PCLK2Config:0000000000000000 RCC_PCLK2Config
     /tmp/cciW94A3.s:817    .text.RCC_PCLK2Config:0000000000000010 $d
     /tmp/cciW94A3.s:822    .text.RCC_GetClocksFreq:0000000000000000 $t
     /tmp/cciW94A3.s:829    .text.RCC_GetClocksFreq:0000000000000000 RCC_GetClocksFreq
     /tmp/cciW94A3.s:1034   .text.RCC_GetClocksFreq:00000000000000a8 $d
     /tmp/cciW94A3.s:1042   .text.RCC_RTCCLKConfig:0000000000000000 $t
     /tmp/cciW94A3.s:1049   .text.RCC_RTCCLKConfig:0000000000000000 RCC_RTCCLKConfig
     /tmp/cciW94A3.s:1104   .text.RCC_RTCCLKConfig:0000000000000030 $d
     /tmp/cciW94A3.s:1109   .text.RCC_RTCCLKCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1116   .text.RCC_RTCCLKCmd:0000000000000000 RCC_RTCCLKCmd
     /tmp/cciW94A3.s:1134   .text.RCC_RTCCLKCmd:0000000000000008 $d
     /tmp/cciW94A3.s:1139   .text.RCC_BackupResetCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1146   .text.RCC_BackupResetCmd:0000000000000000 RCC_BackupResetCmd
     /tmp/cciW94A3.s:1164   .text.RCC_BackupResetCmd:0000000000000008 $d
     /tmp/cciW94A3.s:1169   .text.RCC_I2SCLKConfig:0000000000000000 $t
     /tmp/cciW94A3.s:1176   .text.RCC_I2SCLKConfig:0000000000000000 RCC_I2SCLKConfig
     /tmp/cciW94A3.s:1194   .text.RCC_I2SCLKConfig:0000000000000008 $d
     /tmp/cciW94A3.s:1199   .text.RCC_SAIBlockACLKConfig:0000000000000000 $t
     /tmp/cciW94A3.s:1206   .text.RCC_SAIBlockACLKConfig:0000000000000000 RCC_SAIBlockACLKConfig
     /tmp/cciW94A3.s:1237   .text.RCC_SAIBlockACLKConfig:0000000000000014 $d
     /tmp/cciW94A3.s:1242   .text.RCC_SAIBlockBCLKConfig:0000000000000000 $t
     /tmp/cciW94A3.s:1249   .text.RCC_SAIBlockBCLKConfig:0000000000000000 RCC_SAIBlockBCLKConfig
     /tmp/cciW94A3.s:1280   .text.RCC_SAIBlockBCLKConfig:0000000000000014 $d
     /tmp/cciW94A3.s:1285   .text.RCC_SAIPLLI2SClkDivConfig:0000000000000000 $t
     /tmp/cciW94A3.s:1292   .text.RCC_SAIPLLI2SClkDivConfig:0000000000000000 RCC_SAIPLLI2SClkDivConfig
     /tmp/cciW94A3.s:1326   .text.RCC_SAIPLLI2SClkDivConfig:0000000000000014 $d
     /tmp/cciW94A3.s:1331   .text.RCC_SAIPLLSAIClkDivConfig:0000000000000000 $t
     /tmp/cciW94A3.s:1338   .text.RCC_SAIPLLSAIClkDivConfig:0000000000000000 RCC_SAIPLLSAIClkDivConfig
     /tmp/cciW94A3.s:1372   .text.RCC_SAIPLLSAIClkDivConfig:0000000000000018 $d
     /tmp/cciW94A3.s:1377   .text.RCC_LTDCCLKDivConfig:0000000000000000 $t
     /tmp/cciW94A3.s:1384   .text.RCC_LTDCCLKDivConfig:0000000000000000 RCC_LTDCCLKDivConfig
     /tmp/cciW94A3.s:1415   .text.RCC_LTDCCLKDivConfig:0000000000000014 $d
     /tmp/cciW94A3.s:1420   .text.RCC_TIMCLKPresConfig:0000000000000000 $t
     /tmp/cciW94A3.s:1427   .text.RCC_TIMCLKPresConfig:0000000000000000 RCC_TIMCLKPresConfig
     /tmp/cciW94A3.s:1445   .text.RCC_TIMCLKPresConfig:0000000000000008 $d
     /tmp/cciW94A3.s:1450   .text.RCC_AHB1PeriphClockCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1457   .text.RCC_AHB1PeriphClockCmd:0000000000000000 RCC_AHB1PeriphClockCmd
     /tmp/cciW94A3.s:1494   .text.RCC_AHB1PeriphClockCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1499   .text.RCC_AHB2PeriphClockCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1506   .text.RCC_AHB2PeriphClockCmd:0000000000000000 RCC_AHB2PeriphClockCmd
     /tmp/cciW94A3.s:1543   .text.RCC_AHB2PeriphClockCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1548   .text.RCC_AHB3PeriphClockCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1555   .text.RCC_AHB3PeriphClockCmd:0000000000000000 RCC_AHB3PeriphClockCmd
     /tmp/cciW94A3.s:1592   .text.RCC_AHB3PeriphClockCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1597   .text.RCC_APB1PeriphClockCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1604   .text.RCC_APB1PeriphClockCmd:0000000000000000 RCC_APB1PeriphClockCmd
     /tmp/cciW94A3.s:1641   .text.RCC_APB1PeriphClockCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1646   .text.RCC_APB2PeriphClockCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1653   .text.RCC_APB2PeriphClockCmd:0000000000000000 RCC_APB2PeriphClockCmd
     /tmp/cciW94A3.s:1690   .text.RCC_APB2PeriphClockCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1695   .text.RCC_AHB1PeriphResetCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1702   .text.RCC_AHB1PeriphResetCmd:0000000000000000 RCC_AHB1PeriphResetCmd
     /tmp/cciW94A3.s:1739   .text.RCC_AHB1PeriphResetCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1744   .text.RCC_AHB2PeriphResetCmd:0000000000000000 $t
ARM GAS  /tmp/cciW94A3.s 			page 103


     /tmp/cciW94A3.s:1751   .text.RCC_AHB2PeriphResetCmd:0000000000000000 RCC_AHB2PeriphResetCmd
     /tmp/cciW94A3.s:1788   .text.RCC_AHB2PeriphResetCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1793   .text.RCC_AHB3PeriphResetCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1800   .text.RCC_AHB3PeriphResetCmd:0000000000000000 RCC_AHB3PeriphResetCmd
     /tmp/cciW94A3.s:1837   .text.RCC_AHB3PeriphResetCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1842   .text.RCC_APB1PeriphResetCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1849   .text.RCC_APB1PeriphResetCmd:0000000000000000 RCC_APB1PeriphResetCmd
     /tmp/cciW94A3.s:1886   .text.RCC_APB1PeriphResetCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1891   .text.RCC_APB2PeriphResetCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1898   .text.RCC_APB2PeriphResetCmd:0000000000000000 RCC_APB2PeriphResetCmd
     /tmp/cciW94A3.s:1935   .text.RCC_APB2PeriphResetCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1940   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1947   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000000 RCC_AHB1PeriphClockLPModeCmd
     /tmp/cciW94A3.s:1984   .text.RCC_AHB1PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/cciW94A3.s:1989   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/cciW94A3.s:1996   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000000 RCC_AHB2PeriphClockLPModeCmd
     /tmp/cciW94A3.s:2033   .text.RCC_AHB2PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/cciW94A3.s:2038   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/cciW94A3.s:2045   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000000 RCC_AHB3PeriphClockLPModeCmd
     /tmp/cciW94A3.s:2082   .text.RCC_AHB3PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/cciW94A3.s:2087   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/cciW94A3.s:2094   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000000 RCC_APB1PeriphClockLPModeCmd
     /tmp/cciW94A3.s:2131   .text.RCC_APB1PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/cciW94A3.s:2136   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000000 $t
     /tmp/cciW94A3.s:2143   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000000 RCC_APB2PeriphClockLPModeCmd
     /tmp/cciW94A3.s:2180   .text.RCC_APB2PeriphClockLPModeCmd:0000000000000018 $d
     /tmp/cciW94A3.s:2185   .text.RCC_LSEModeConfig:0000000000000000 $t
     /tmp/cciW94A3.s:2192   .text.RCC_LSEModeConfig:0000000000000000 RCC_LSEModeConfig
     /tmp/cciW94A3.s:2222   .text.RCC_LSEModeConfig:000000000000001c $d
     /tmp/cciW94A3.s:2227   .text.RCC_ITConfig:0000000000000000 $t
     /tmp/cciW94A3.s:2234   .text.RCC_ITConfig:0000000000000000 RCC_ITConfig
     /tmp/cciW94A3.s:2271   .text.RCC_ITConfig:0000000000000018 $d
     /tmp/cciW94A3.s:2276   .text.RCC_GetFlagStatus:0000000000000000 $t
     /tmp/cciW94A3.s:2283   .text.RCC_GetFlagStatus:0000000000000000 RCC_GetFlagStatus
     /tmp/cciW94A3.s:2362   .text.RCC_GetFlagStatus:0000000000000030 $d
     /tmp/cciW94A3.s:2367   .text.RCC_WaitForHSEStartUp:0000000000000000 $t
     /tmp/cciW94A3.s:2374   .text.RCC_WaitForHSEStartUp:0000000000000000 RCC_WaitForHSEStartUp
     /tmp/cciW94A3.s:2440   .text.RCC_ClearFlag:0000000000000000 $t
     /tmp/cciW94A3.s:2447   .text.RCC_ClearFlag:0000000000000000 RCC_ClearFlag
     /tmp/cciW94A3.s:2465   .text.RCC_ClearFlag:000000000000000c $d
     /tmp/cciW94A3.s:2470   .text.RCC_GetITStatus:0000000000000000 $t
     /tmp/cciW94A3.s:2477   .text.RCC_GetITStatus:0000000000000000 RCC_GetITStatus
     /tmp/cciW94A3.s:2510   .text.RCC_GetITStatus:0000000000000010 $d
     /tmp/cciW94A3.s:2515   .text.RCC_ClearITPendingBit:0000000000000000 $t
     /tmp/cciW94A3.s:2522   .text.RCC_ClearITPendingBit:0000000000000000 RCC_ClearITPendingBit
     /tmp/cciW94A3.s:2540   .text.RCC_ClearITPendingBit:0000000000000008 $d
     /tmp/cciW94A3.s:2545   .data.APBAHBPrescTable:0000000000000000 $d
     /tmp/cciW94A3.s:2549   .data.APBAHBPrescTable:0000000000000000 APBAHBPrescTable

NO UNDEFINED SYMBOLS
