
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.3 Build EDK_P.40xd
# Fri Nov 09 15:52:38 2012
# Target Board:  xilinx.com zc706 Rev B
# Family:    zynq
# Device:    xc7z045
# Package:   ffg900
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT hdmi_clk = axi_hdmi_tx_0_hdmi_out_clk, DIR = O, SIGIS = CLK
 PORT hdmi_data = axi_hdmi_tx_0_hdmi_data, DIR = O, VEC = [23:0]
 PORT hdmi_hsync = axi_hdmi_tx_0_hdmi_hsync, DIR = O
 PORT hdmi_vsync = axi_hdmi_tx_0_hdmi_vsync, DIR = O
 PORT hdmi_data_e = axi_hdmi_tx_0_hdmi_data_e, DIR = O
 PORT hdmi_spdif = axi_spdif_tx_0_spdif_tx_o, DIR = O
 PORT hdmi_int = hdmi_int, DIR = I, SIGIS = INTERRUPT
 PORT rx_clk_in_p = axi_ad9361_0_rx_clk_in_p, DIR = I, SIGIS = CLK
 PORT rx_clk_in_n = axi_ad9361_0_rx_clk_in_n, DIR = I, SIGIS = CLK
 PORT rx_frame_in_p = axi_ad9361_0_rx_frame_in_p, DIR = I
 PORT rx_frame_in_n = axi_ad9361_0_rx_frame_in_n, DIR = I
 PORT rx_data_in_p = axi_ad9361_0_rx_data_in_p, DIR = I, VEC = [5:0]
 PORT rx_data_in_n = axi_ad9361_0_rx_data_in_n, DIR = I, VEC = [5:0]
 PORT tx_clk_out_p = axi_ad9361_0_tx_clk_out_p, DIR = O
 PORT tx_clk_out_n = axi_ad9361_0_tx_clk_out_n, DIR = O
 PORT tx_frame_out_p = axi_ad9361_0_tx_frame_out_p, DIR = O
 PORT tx_frame_out_n = axi_ad9361_0_tx_frame_out_n, DIR = O
 PORT tx_data_out_p = axi_ad9361_0_tx_data_out_p, DIR = O, VEC = [5:0]
 PORT tx_data_out_n = axi_ad9361_0_tx_data_out_n, DIR = O, VEC = [5:0]
# PORT enable = axi_ad9361_0_enable, DIR = O
# PORT txnrx = axi_ad9361_0_txnrx, DIR = O
 PORT spi_csn = processing_system7_0_SPI0_SS_O, DIR = O
 PORT spi_clk = processing_system7_0_SPI0_SCLK_O, DIR = O, SIGIS = CLK
 PORT spi_mosi = processing_system7_0_SPI0_MOSI_O, DIR = O
 PORT axi_iic_0_Sda_pin = axi_iic_0_Sda, DIR = IO
 PORT axi_iic_0_Scl_pin = axi_iic_0_Scl, DIR = IO
 PORT spi_miso = net_spi_miso, DIR = I
 PORT ps7_gpio = processing_system7_0_GPIO, DIR = IO, VEC = [31:0]


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.02.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_S_AXI_HP0_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 1
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 0
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 1
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 0
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 200000000
 PARAMETER C_FCLK_CLK2_FREQ = 200000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_USE_S_AXI_HP2 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP2_MASTERS = axi_dmac_0.M_DEST_AXI
 PARAMETER C_NUM_F2P_INTR_INPUTS = 4
 PARAMETER C_INTERCONNECT_S_AXI_HP2_AW_REGISTER = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP2_AR_REGISTER = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP2_W_REGISTER = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP2_R_REGISTER = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP2_B_REGISTER = 0
 PARAMETER C_USE_DMA0 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = axi_vdma_0.M_AXI_MM2S
 PARAMETER C_USE_S_AXI_HP3 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP3_MASTERS = axi_dmac_1.M_SRC_AXI
 PARAMETER C_EN_EMIO_GPIO = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 32
 BUS_INTERFACE M_AXI_GP0 = axi_interconnect_0
 BUS_INTERFACE S_AXI_HP2 = axi_interconnect_2
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_1
 BUS_INTERFACE S_AXI_HP3 = axi_interconnect_3
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
 PORT FCLK_CLK2 = processing_system7_0_FCLK_CLK2
 PORT FCLK_RESET2_N = processing_system7_0_FCLK_RESET2_N
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP2_ACLK = processing_system7_0_FCLK_CLK0
 PORT IRQ_F2P = axi_vdma_0_mm2s_introut & axi_iic_0_IIC2INTC_Irpt & axi_dmac_0_irq & axi_dmac_1_irq
 PORT DMA0_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA0_DAREADY = axi_spdif_tx_0_DMA_REQ_DAREADY
 PORT DMA0_DRLAST = axi_spdif_tx_0_DMA_REQ_DRLAST
 PORT DMA0_DRTYPE = axi_spdif_tx_0_DMA_REQ_DRTYPE
 PORT DMA0_RSTN = processing_system7_0_DMA0_RSTN
 PORT DMA0_DAVALID = processing_system7_0_DMA0_DAVALID
 PORT DMA0_DATYPE = processing_system7_0_DMA0_DATYPE
 PORT DMA0_DRREADY = processing_system7_0_DMA0_DRREADY
 PORT DMA0_DRVALID = axi_spdif_tx_0_DMA_REQ_DRVALID
 PORT SPI0_SS_O = processing_system7_0_SPI0_SS_O
 PORT SPI0_SS_I = net_vcc
 PORT SPI0_MOSI_O = processing_system7_0_SPI0_MOSI_O
 PORT SPI0_SCLK_O = processing_system7_0_SPI0_SCLK_O
 PORT SPI0_SCLK_I = net_gnd
 PORT SPI0_MOSI_I = net_gnd
 PORT SPI0_MISO_I = net_spi_miso
 PORT GPIO = processing_system7_0_GPIO
 PORT S_AXI_HP2_ARESETN = processing_system7_0_S_AXI_HP2_ARESETN
 PORT S_AXI_HP3_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_HP0_ARESETN = processing_system7_0_S_AXI_HP0_ARESETN
 PORT M_AXI_GP0_ARESETN = processing_system7_0_M_AXI_GP0_ARESETN
 PORT S_AXI_HP3_ARESETN = processing_system7_0_S_AXI_HP3_ARESETN
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_M_AXI_GP0_ARESETN
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_S_AXI_HP0_ARESETN
END

BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 64
 PARAMETER C_MM2S_LINEBUFFER_THRESH = 8
 PARAMETER C_INCLUDE_S2MM = 0
 PARAMETER C_BASEADDR = 0x43000000
 PARAMETER C_HIGHADDR = 0x4300ffff
 BUS_INTERFACE S_AXI_LITE = axi_interconnect_0
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_1
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT m_axis_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_fsync_out = axi_vdma_0_mm2s_fsync_out
 PORT mm2s_buffer_almost_empty = axi_vdma_0_mm2s_buffer_almost_empty
 PORT mm2s_buffer_empty = axi_vdma_0_mm2s_buffer_empty
 PORT mm2s_fsync = axi_hdmi_tx_0_vdma_fs
 PORT s_axi_lite_aclk = processing_system7_0_FCLK_CLK0
 PORT m_axi_mm2s_aclk = processing_system7_0_FCLK_CLK0
 PORT mm2s_introut = axi_vdma_0_mm2s_introut
END

BEGIN axi_hdmi_tx
 PARAMETER INSTANCE = axi_hdmi_tx_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER PCORE_Cr_Cb_N = 0
 PARAMETER PCORE_EMBEDDED_SYNC = 0
 PARAMETER C_BASEADDR = 0x70e00000
 PARAMETER C_HIGHADDR = 0x70e0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT hdmi_clk = axi_hdmi_tx_0_hdmi_clk
 PORT hdmi_out_clk = axi_hdmi_tx_0_hdmi_out_clk
 PORT hdmi_24_hsync = axi_hdmi_tx_0_hdmi_hsync
 PORT hdmi_24_vsync = axi_hdmi_tx_0_hdmi_vsync
 PORT hdmi_24_data_e = axi_hdmi_tx_0_hdmi_data_e
 PORT hdmi_24_data = axi_hdmi_tx_0_hdmi_data
 PORT m_axis_mm2s_clk = processing_system7_0_FCLK_CLK0
 PORT m_axis_mm2s_fsync = axi_hdmi_tx_0_vdma_fs
 PORT m_axis_mm2s_fsync_ret = axi_vdma_0_mm2s_fsync_out
END

BEGIN axi_spdif_tx
 PARAMETER INSTANCE = axi_spdif_tx_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_DMA_TYPE = 1
 PARAMETER C_BASEADDR = 0x75c00000
 PARAMETER C_HIGHADDR = 0x75c0ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT spdif_tx_o = axi_spdif_tx_0_spdif_tx_o
 PORT spdif_data_clk = clock_generator_0_CLKOUT0
 PORT DMA_REQ_ACLK = processing_system7_0_FCLK_CLK0
 PORT DMA_REQ_DAREADY = axi_spdif_tx_0_DMA_REQ_DAREADY
 PORT DMA_REQ_DRLAST = axi_spdif_tx_0_DMA_REQ_DRLAST
 PORT DMA_REQ_DRTYPE = axi_spdif_tx_0_DMA_REQ_DRTYPE
 PORT DMA_REQ_RSTN = processing_system7_0_DMA0_RSTN
 PORT DMA_REQ_DAVALID = processing_system7_0_DMA0_DAVALID
 PORT DMA_REQ_DATYPE = processing_system7_0_DMA0_DATYPE
 PORT DMA_REQ_DRREADY = processing_system7_0_DMA0_DRREADY
 PORT DMA_REQ_DRVALID = axi_spdif_tx_0_DMA_REQ_DRVALID
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
END

BEGIN axi_clkgen
 PARAMETER INSTANCE = axi_clkgen_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x79000000
 PARAMETER C_HIGHADDR = 0x7900ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT drp_clk = processing_system7_0_FCLK_CLK0
 PORT clk = processing_system7_0_FCLK_CLK2
 PORT clk_0 = axi_hdmi_tx_0_hdmi_clk
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 200000000
 PARAMETER C_CLKOUT0_FREQ = 12288135
 PORT RST = processing_system7_0_FCLK_RESET2_N
 PORT CLKOUT0 = clock_generator_0_CLKOUT0
 PORT CLKIN = processing_system7_0_FCLK_CLK2
END

BEGIN axi_ad9361
 PARAMETER INSTANCE = axi_ad9361_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x79020000
 PARAMETER C_HIGHADDR = 0x7902ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT rx_clk_in_p = axi_ad9361_0_rx_clk_in_p
 PORT rx_clk_in_n = axi_ad9361_0_rx_clk_in_n
 PORT rx_frame_in_p = axi_ad9361_0_rx_frame_in_p
 PORT rx_frame_in_n = axi_ad9361_0_rx_frame_in_n
 PORT rx_data_in_p = axi_ad9361_0_rx_data_in_p
 PORT rx_data_in_n = axi_ad9361_0_rx_data_in_n
 PORT tx_clk_out_p = axi_ad9361_0_tx_clk_out_p
 PORT tx_clk_out_n = axi_ad9361_0_tx_clk_out_n
 PORT tx_frame_out_p = axi_ad9361_0_tx_frame_out_p
 PORT tx_frame_out_n = axi_ad9361_0_tx_frame_out_n
 PORT tx_data_out_p = axi_ad9361_0_tx_data_out_p
 PORT tx_data_out_n = axi_ad9361_0_tx_data_out_n
# PORT enable = axi_ad9361_0_enable
# PORT txnrx = axi_ad9361_0_txnrx
 PORT clk = clk
 PORT delay_clk = processing_system7_0_FCLK_CLK1
 PORT adc_mon_valid = adc_mon_valid
 PORT adc_mon_data = adc_mon_data
 PORT dev_dbg_trigger = dev_dbg_trigger
 PORT dev_dbg_data = dev_dbg_data
 PORT dac_drd = axi_ad9361_0_dac_drd
 PORT dac_ddata = axi_dmac_1_fifo_rd_dout
 PORT dac_dvalid = axi_dmac_1_fifo_rd_valid
 PORT adc_ddata = axi_ad9361_0_adc_ddata
 PORT adc_dvalid = axi_ad9361_0_adc_dvalid_0
 PORT dac_dunderflow = axi_dmac_1_fifo_rd_underflow
 PORT adc_doverflow = axi_dmac_0_fifo_wr_overflow
 PORT adc_dsync = axi_ad9361_0_adc_dsync
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_S_AXI_HP2_ARESETN
END

BEGIN chipscope_icon
 PARAMETER INSTANCE = chipscope_icon_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_NUM_CONTROL_PORTS = 2
 PORT control0 = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL_0
 PORT control1 = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL_1
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_0
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_DATA_SAME_AS_TRIGGER = 0
 PARAMETER C_DATA_IN_WIDTH = 298
 PARAMETER C_ENABLE_TRIGGER_OUT = 0
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 4
 PARAMETER C_NUM_DATA_SAMPLES = 2048
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL_0
 PORT TRIG0 = dev_dbg_trigger
 PORT DATA = dev_dbg_data
 PORT CLK = clk
END

BEGIN chipscope_ila
 PARAMETER INSTANCE = chipscope_ila_1
 PARAMETER HW_VER = 1.05.a
 PARAMETER C_DATA_SAME_AS_TRIGGER = 0
 PARAMETER C_DATA_IN_WIDTH = 117
 PARAMETER C_ENABLE_TRIGGER_OUT = 0
 PARAMETER C_TRIG0_TRIGGER_IN_WIDTH = 2
 PARAMETER C_NUM_DATA_SAMPLES = 2048
 PORT CHIPSCOPE_ILA_CONTROL = chipscope_ila_0_CHIPSCOPE_ILA_CONTROL_1
 PORT TRIG0 = adc_mon_valid
 PORT DATA = adc_mon_data
 PORT CLK = clk
END

BEGIN axi_iic
 PARAMETER INSTANCE = axi_iic_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_BASEADDR = 0x41600000
 PARAMETER C_HIGHADDR = 0x4160ffff
 BUS_INTERFACE S_AXI = axi_interconnect_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT Sda = axi_iic_0_Sda
 PORT Scl = axi_iic_0_Scl
 PORT IIC2INTC_Irpt = axi_iic_0_IIC2INTC_Irpt
END

BEGIN axi_dmac
 PARAMETER INSTANCE = axi_dmac_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x7c400000
 PARAMETER C_HIGHADDR = 0x7c40ffff
 PARAMETER C_DMA_TYPE_DEST = 0
 PARAMETER C_DMA_TYPE_SRC = 2
 PARAMETER C_CLKS_ASYNC_DEST_REQ = 0
 PARAMETER C_SYNC_TRANSFER_START = 1
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_DEST_AXI = axi_interconnect_2
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT m_dest_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT irq = axi_dmac_0_irq
 PORT fifo_wr_clk = clk
 PORT fifo_wr_en = axi_ad9361_0_adc_dvalid_0
 PORT fifo_wr_din = axi_ad9361_0_adc_ddata
 PORT fifo_wr_overflow = axi_dmac_0_fifo_wr_overflow
 PORT fifo_wr_sync = axi_ad9361_0_adc_dsync
END

BEGIN axi_dmac
 PARAMETER INSTANCE = axi_dmac_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_DMA_TYPE_SRC = 0
 PARAMETER C_CYCLIC = 1
 PARAMETER C_BASEADDR = 0x7c420000
 PARAMETER C_HIGHADDR = 0x7c42ffff
 PARAMETER C_DMA_TYPE_DEST = 2
 PARAMETER C_AXI_SLICE_DEST = 1
 PARAMETER C_CLKS_ASYNC_REQ_SRC = 0
 BUS_INTERFACE S_AXI = axi_interconnect_0
 BUS_INTERFACE M_SRC_AXI = axi_interconnect_3
 PORT s_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT fifo_rd_clk = clk
 PORT fifo_rd_en = axi_ad9361_0_dac_drd
 PORT fifo_rd_dout = axi_dmac_1_fifo_rd_dout
 PORT fifo_rd_valid = axi_dmac_1_fifo_rd_valid
 PORT irq = axi_dmac_1_irq
 PORT m_src_axi_aclk = processing_system7_0_FCLK_CLK0
 PORT fifo_rd_underflow = axi_dmac_1_fifo_rd_underflow
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_3
 PARAMETER HW_VER = 1.06.a
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_S_AXI_HP3_ARESETN
END

