
[options]
isa rv32im

[depth]
insn         20
reg      15    30
pc_fwd   10    30
pc_bwd   10    30
liveness 1  10 30
unique   1  10 30
causal   10    30

[defines]
`define RISCV_FORMAL_ALIGNED_MEM
`define RISCV_FORMAL_ALTOPS
`defined DEBUGNETS

[define liveness]
`define VEXRISCV_FAIRNESS

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/DecodeFV_getRd.v
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/DecodeFV_getRs1.v
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/DecodeFV_getRs2.v
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/DecodeFV.v
read_verilog ~/eda/clash/veldt/verilog/DecodeFV/Decode_parseInstr.v