#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 11 11:23:21 2025
# Process ID: 31372
# Current directory: D:/fpga/shakelite2_save
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent57784 D:\fpga\shakelite2_save\shakelite2_save.xpr
# Log file: D:/fpga/shakelite2_save/vivado.log
# Journal file: D:/fpga/shakelite2_save\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/fpga/shakelite2_save/shakelite2_save.xpr
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/fpga/shakelite2_save/shakelite2_save.runs/impl_1/cpu_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
write_hw_platform -fixed -force  -include_bit -file D:/fpga/shakelite2_save/cpu_wrapper.xsa
close_hw_manager
make_wrapper -files [get_files D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd] -top
set_property synth_checkpoint_mode Hierarchical [get_files  D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd]
generate_target all [get_files  D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd]
catch { config_ip_cache -export [get_ips -all cpu_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all cpu_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all cpu_sha3_1003_tIP1_0_0] }
catch { config_ip_cache -export [get_ips -all cpu_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd]
launch_runs -jobs 8 cpu_sha3_1003_tIP1_0_0_synth_1
export_simulation -of_objects [get_files D:/fpga/shakelite2_save/shakelite2_save.srcs/sources_1/bd/cpu/cpu.bd] -directory D:/fpga/shakelite2_save/shakelite2_save.ip_user_files/sim_scripts -ip_user_files_dir D:/fpga/shakelite2_save/shakelite2_save.ip_user_files -ipstatic_source_dir D:/fpga/shakelite2_save/shakelite2_save.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/fpga/shakelite2_save/shakelite2_save.cache/compile_simlib/modelsim} {questa=D:/fpga/shakelite2_save/shakelite2_save.cache/compile_simlib/questa} {riviera=D:/fpga/shakelite2_save/shakelite2_save.cache/compile_simlib/riviera} {activehdl=D:/fpga/shakelite2_save/shakelite2_save.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -force  -include_bit -file D:/fpga/shakelite2_save/vitisnew/cpu_wrapper.xsa
