

================================================================
== Vivado HLS Report for 'dog_func_1'
================================================================
* Date:           Wed Dec  4 23:12:30 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sift_starter
* Solution:       solution1
* Product family: qzynq
* Target device:  xq7z020cl400-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      2.71|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     21|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      1|
|Register         |        -|      -|      22|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      22|     22|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |delay_rp_V_write_assign_fu_123_p2  |     +    |      0|  0|  10|          10|           1|
    |delay_wp_V_write_assign_fu_118_p2  |     +    |      0|  0|  10|          10|           1|
    |ap_sig_37                          |    or    |      0|  0|   1|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|  21|          21|           3|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |in_V_blk_n  |   1|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   1|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1      |   1|   0|    1|          0|
    |delay_rp_V_read_1_reg_146  |  10|   0|   10|          0|
    |delay_wp_V_read_1_reg_151  |  10|   0|   10|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  22|   0|   22|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+--------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+-------------------------+-----+-----+--------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_start                 |  in |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_done                  | out |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_idle                  | out |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_ready                 | out |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_ce                    |  in |    1| ap_ctrl_none |    dog_func.1   | return value |
|ap_return_0              | out |    8| ap_ctrl_none |    dog_func.1   | return value |
|ap_return_1              | out |   10| ap_ctrl_none |    dog_func.1   | return value |
|ap_return_2              | out |   10| ap_ctrl_none |    dog_func.1   | return value |
|in_V_blk_n               | out |    1| ap_ctrl_none |    dog_func.1   | return value |
|in_V_ap_vld              |  in |    1|    ap_vld    |       in_V      |    scalar    |
|in_V                     |  in |    8|    ap_vld    |       in_V      |    scalar    |
|delay_wp_V_read          |  in |   10|    ap_none   | delay_wp_V_read |    scalar    |
|delay_rp_V_read          |  in |   10|    ap_none   | delay_rp_V_read |    scalar    |
|delay_buffer_V_address0  | out |   12|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_ce0       | out |    1|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_q0        |  in |    8|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_address1  | out |   12|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_ce1       | out |    1|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_we1       | out |    1|   ap_memory  |  delay_buffer_V |     array    |
|delay_buffer_V_d1        | out |    8|   ap_memory  |  delay_buffer_V |     array    |
|tmp_5                    |  in |    3|    ap_none   |      tmp_5      |    scalar    |
+-------------------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: in_V_read [1/1] 0.00ns
:0  %in_V_read = call i8 @_ssdm_op_Read.ap_vld.i8(i8 %in_V)

ST_1: tmp_5_read [1/1] 0.00ns
:1  %tmp_5_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %tmp_5)

ST_1: delay_rp_V_read_1 [1/1] 0.00ns
:2  %delay_rp_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %delay_rp_V_read)

ST_1: delay_wp_V_read_1 [1/1] 0.00ns
:3  %delay_wp_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %delay_wp_V_read)

ST_1: tmp_2 [1/1] 0.00ns
:9  %tmp_2 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %tmp_5_read, i10 %delay_wp_V_read_1)

ST_1: tmp_3 [1/1] 0.00ns
:10  %tmp_3 = zext i13 %tmp_2 to i64

ST_1: delay_buffer_V_addr [1/1] 0.00ns
:11  %delay_buffer_V_addr = getelementptr [3072 x i8]* %delay_buffer_V, i64 0, i64 %tmp_3

ST_1: stg_10 [1/1] 2.71ns
:12  store i8 %in_V_read, i8* %delay_buffer_V_addr, align 1

ST_1: tmp_4 [1/1] 0.00ns
:13  %tmp_4 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i10(i3 %tmp_5_read, i10 %delay_rp_V_read_1)

ST_1: tmp_6 [1/1] 0.00ns
:14  %tmp_6 = zext i13 %tmp_4 to i64

ST_1: delay_buffer_V_addr_1 [1/1] 0.00ns
:15  %delay_buffer_V_addr_1 = getelementptr [3072 x i8]* %delay_buffer_V, i64 0, i64 %tmp_6

ST_1: delay_buffer_V_load [2/2] 2.71ns
:16  %delay_buffer_V_load = load i8* %delay_buffer_V_addr_1, align 1


 <State 2>: 2.71ns
ST_2: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i8 %in_V, [7 x i8]* @p_str2071, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072) nounwind

ST_2: stg_16 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [7 x i8]* @p_str2071, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072)

ST_2: stg_17 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2073, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2072) nounwind

ST_2: stg_18 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecMemCore([3072 x i8]* %delay_buffer_V, [1 x i8]* @p_str2072, [12 x i8]* @p_str2074, [1 x i8]* @p_str2072, i32 -1, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072)

ST_2: stg_19 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2072) nounwind

ST_2: delay_buffer_V_load [1/2] 2.71ns
:16  %delay_buffer_V_load = load i8* %delay_buffer_V_addr_1, align 1

ST_2: delay_wp_V_write_assign [1/1] 1.89ns
:17  %delay_wp_V_write_assign = add i10 %delay_wp_V_read_1, 1

ST_2: delay_rp_V_write_assign [1/1] 1.89ns
:18  %delay_rp_V_write_assign = add i10 %delay_rp_V_read_1, 1

ST_2: mrv [1/1] 0.00ns
:19  %mrv = insertvalue { i8, i10, i10 } undef, i8 %delay_buffer_V_load, 0

ST_2: mrv_1 [1/1] 0.00ns
:20  %mrv_1 = insertvalue { i8, i10, i10 } %mrv, i10 %delay_wp_V_write_assign, 1

ST_2: mrv_2 [1/1] 0.00ns
:21  %mrv_2 = insertvalue { i8, i10, i10 } %mrv_1, i10 %delay_rp_V_write_assign, 2

ST_2: stg_26 [1/1] 0.00ns
:22  ret { i8, i10, i10 } %mrv_2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ delay_wp_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_rp_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ delay_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ tmp_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_V_read               (read          ) [ 000]
tmp_5_read              (read          ) [ 000]
delay_rp_V_read_1       (read          ) [ 011]
delay_wp_V_read_1       (read          ) [ 011]
tmp_2                   (bitconcatenate) [ 000]
tmp_3                   (zext          ) [ 000]
delay_buffer_V_addr     (getelementptr ) [ 000]
stg_10                  (store         ) [ 000]
tmp_4                   (bitconcatenate) [ 000]
tmp_6                   (zext          ) [ 000]
delay_buffer_V_addr_1   (getelementptr ) [ 011]
stg_15                  (specinterface ) [ 000]
stg_16                  (specinterface ) [ 000]
stg_17                  (specinterface ) [ 000]
stg_18                  (specmemcore   ) [ 000]
stg_19                  (specpipeline  ) [ 000]
delay_buffer_V_load     (load          ) [ 000]
delay_wp_V_write_assign (add           ) [ 000]
delay_rp_V_write_assign (add           ) [ 000]
mrv                     (insertvalue   ) [ 000]
mrv_1                   (insertvalue   ) [ 000]
mrv_2                   (insertvalue   ) [ 000]
stg_26                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delay_wp_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_wp_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="delay_rp_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_rp_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="delay_buffer_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_buffer_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i3.i10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2071"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2072"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2073"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2074"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="in_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="8" slack="0"/>
<pin id="47" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_5_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="0" index="1" bw="3" slack="0"/>
<pin id="53" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="delay_rp_V_read_1_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="10" slack="0"/>
<pin id="58" dir="0" index="1" bw="10" slack="0"/>
<pin id="59" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_rp_V_read_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="delay_wp_V_read_1_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="10" slack="0"/>
<pin id="64" dir="0" index="1" bw="10" slack="0"/>
<pin id="65" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_wp_V_read_1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="delay_buffer_V_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="13" slack="0"/>
<pin id="72" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_V_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="12" slack="0"/>
<pin id="77" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="79" dir="0" index="3" bw="12" slack="0"/>
<pin id="80" dir="0" index="4" bw="8" slack="0"/>
<pin id="78" dir="1" index="2" bw="8" slack="0"/>
<pin id="81" dir="1" index="5" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_10/1 delay_buffer_V_load/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="delay_buffer_V_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="13" slack="0"/>
<pin id="88" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_buffer_V_addr_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="13" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="13" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_4_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="13" slack="0"/>
<pin id="107" dir="0" index="1" bw="3" slack="0"/>
<pin id="108" dir="0" index="2" bw="10" slack="0"/>
<pin id="109" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_6_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="13" slack="0"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="delay_wp_V_write_assign_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="1"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="delay_wp_V_write_assign/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="delay_rp_V_write_assign_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="10" slack="1"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="delay_rp_V_write_assign/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mrv_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="28" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mrv_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="28" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="mrv_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="28" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="delay_rp_V_read_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="1"/>
<pin id="148" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="delay_rp_V_read_1 "/>
</bind>
</comp>

<comp id="151" class="1005" name="delay_wp_V_read_1_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="1"/>
<pin id="153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="delay_wp_V_read_1 "/>
</bind>
</comp>

<comp id="156" class="1005" name="delay_buffer_V_addr_1_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="1"/>
<pin id="158" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="delay_buffer_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="82"><net_src comp="44" pin="2"/><net_sink comp="75" pin=4"/></net>

<net id="83"><net_src comp="68" pin="3"/><net_sink comp="75" pin=3"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="84" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="50" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="62" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="56" pin="2"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="42" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="75" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="118" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="123" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="56" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="154"><net_src comp="62" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="159"><net_src comp="84" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="75" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delay_wp_V_read | {}
	Port: delay_rp_V_read | {}
	Port: delay_buffer_V | {1 }
	Port: in_V | {}
 - Input state : 
	Port: dog_func.1 : delay_wp_V_read | {1 }
	Port: dog_func.1 : delay_rp_V_read | {1 }
	Port: dog_func.1 : delay_buffer_V | {1 2 }
	Port: dog_func.1 : tmp_5 | {1 }
	Port: dog_func.1 : in_V | {1 }
  - Chain level:
	State 1
		tmp_3 : 1
		delay_buffer_V_addr : 2
		stg_10 : 3
		tmp_6 : 1
		delay_buffer_V_addr_1 : 2
		delay_buffer_V_load : 3
	State 2
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		stg_26 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    add   | delay_wp_V_write_assign_fu_118 |    0    |    10   |
|          | delay_rp_V_write_assign_fu_123 |    0    |    10   |
|----------|--------------------------------|---------|---------|
|          |      in_V_read_read_fu_44      |    0    |    0    |
|   read   |      tmp_5_read_read_fu_50     |    0    |    0    |
|          |  delay_rp_V_read_1_read_fu_56  |    0    |    0    |
|          |  delay_wp_V_read_1_read_fu_62  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           tmp_2_fu_92          |    0    |    0    |
|          |          tmp_4_fu_105          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |          tmp_3_fu_100          |    0    |    0    |
|          |          tmp_6_fu_113          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           mrv_fu_128           |    0    |    0    |
|insertvalue|          mrv_1_fu_134          |    0    |    0    |
|          |          mrv_2_fu_140          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    20   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|delay_buffer_V_addr_1_reg_156|   12   |
|  delay_rp_V_read_1_reg_146  |   10   |
|  delay_wp_V_read_1_reg_151  |   10   |
+-----------------------------+--------+
|            Total            |   32   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  12  |   24   ||    12   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  1.571  ||    12   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   20   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   12   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   32   |   32   |
+-----------+--------+--------+--------+
