Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Mar 25 18:44:54 2025
| Host         : vivado running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file /home/azureuser/btreeBlock/verilog/delete/3/vivado/reports/timing_route.rpt
| Design       : delete
| Device       : 7a50t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         6           
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           
XDCC-8     Warning   User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.436        0.000                      0                 2148        0.130        0.000                      0                 2148        5.100        0.000                       0                  1567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.600}      11.200          89.286          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               0.436        0.000                      0                 2148        0.130        0.000                      0                 2148        5.100        0.000                       0                  1567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            M_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clock rise@11.200ns - clock rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 1.618ns (15.274%)  route 8.975ns (84.726%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.500ns = ( 14.700 - 11.200 ) 
    Source Clock Delay      (SCD):    3.899ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C15                  IBUF (Prop_ibuf_I_O)         0.784     0.784 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.541    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.617 r  clock_IBUF_BUFG_inst/O
                         net (fo=1566, routed)        1.282     3.899    clock_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y53          FDRE (Prop_fdre_C_Q)         0.341     4.240 f  step_reg[2]/Q
                         net (fo=164, routed)         1.127     5.367    step_reg_n_0_[2]
    SLICE_X5Y50          LUT4 (Prop_lut4_I1_O)        0.097     5.464 f  M[3]_i_37/O
                         net (fo=1, routed)           0.608     6.071    M[3]_i_37_n_0
    SLICE_X6Y51          LUT6 (Prop_lut6_I5_O)        0.097     6.168 r  M[3]_i_18/O
                         net (fo=1, routed)           0.385     6.553    M[3]_i_18_n_0
    SLICE_X8Y52          LUT6 (Prop_lut6_I4_O)        0.097     6.650 r  M[3]_i_6/O
                         net (fo=2, routed)           0.802     7.452    M[3]_i_6_n_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.098     7.550 r  step[9]_i_4/O
                         net (fo=806, routed)         1.052     8.602    opCodeMap[1]
    SLICE_X15Y68         LUT5 (Prop_lut5_I4_O)        0.250     8.852 r  M[696]_i_25/O
                         net (fo=1, routed)           1.184    10.036    M[696]_i_25_n_0
    SLICE_X23Y110        LUT6 (Prop_lut6_I3_O)        0.097    10.133 r  M[696]_i_10/O
                         net (fo=772, routed)         0.818    10.951    M[696]_i_10_n_0
    SLICE_X23Y101        LUT3 (Prop_lut3_I2_O)        0.107    11.058 r  M[707]_i_25/O
                         net (fo=538, routed)         1.014    12.073    M[707]_i_25_n_0
    SLICE_X32Y116        LUT5 (Prop_lut5_I3_O)        0.240    12.313 r  M[84]_i_11/O
                         net (fo=2, routed)           0.496    12.809    M[84]_i_11_n_0
    SLICE_X32Y116        LUT6 (Prop_lut6_I5_O)        0.097    12.906 r  M[83]_i_5/O
                         net (fo=3, routed)           1.489    14.395    M[83]
    SLICE_X43Y80         LUT6 (Prop_lut6_I4_O)        0.097    14.492 r  M[83]_i_1/O
                         net (fo=1, routed)           0.000    14.492    M[83]_i_1_n_0
    SLICE_X43Y80         FDRE                                         r  M_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     11.200    11.200 r  
    C15                                               0.000    11.200 r  clock (IN)
                         net (fo=0)                   0.000    11.200    clock
    C15                  IBUF (Prop_ibuf_I_O)         0.653    11.853 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.663    13.516    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    13.588 r  clock_IBUF_BUFG_inst/O
                         net (fo=1566, routed)        1.111    14.700    clock_IBUF_BUFG
    SLICE_X43Y80         FDRE                                         r  M_reg[83]/C
                         clock pessimism              0.233    14.933    
                         clock uncertainty           -0.035    14.898    
    SLICE_X43Y80         FDRE (Setup_fdre_C_D)        0.030    14.928    M_reg[83]
  -------------------------------------------------------------------
                         required time                         14.928    
                         arrival time                         -14.492    
  -------------------------------------------------------------------
                         slack                                  0.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 lT_StuckSA_Transaction_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            T_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.382%)  route 0.340ns (64.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    C15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.966    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.992 r  clock_IBUF_BUFG_inst/O
                         net (fo=1566, routed)        0.563     1.555    clock_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  lT_StuckSA_Transaction_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  lT_StuckSA_Transaction_reg[64]/Q
                         net (fo=7, routed)           0.340     2.035    lT_StuckSA_Transaction_reg_n_0_[64]
    SLICE_X8Y49          LUT5 (Prop_lut5_I0_O)        0.045     2.080 r  T[22]_i_1/O
                         net (fo=1, routed)           0.000     2.080    T[22]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  T_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    C15                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    C15                  IBUF (Prop_ibuf_I_O)         0.353     0.353 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.218    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.247 r  clock_IBUF_BUFG_inst/O
                         net (fo=1566, routed)        0.839     2.085    clock_IBUF_BUFG
    SLICE_X8Y49          FDRE                                         r  T_reg[22]/C
                         clock pessimism             -0.255     1.830    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.120     1.950    T_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.600 }
Period(ns):         11.200
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         11.200      9.608      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.600       5.100      SLICE_X50Y119   M_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.600       5.100      SLICE_X50Y119   M_reg[0]/C



