#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Apr 23 18:47:21 2020
# Process ID: 18785
# Current directory: /home/miguelan/Escritorio/dsd/practica3/practica3.runs/synth_1
# Command line: vivado -log Manager0s1sPL.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Manager0s1sPL.tcl
# Log file: /home/miguelan/Escritorio/dsd/practica3/practica3.runs/synth_1/Manager0s1sPL.vds
# Journal file: /home/miguelan/Escritorio/dsd/practica3/practica3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Manager0s1sPL.tcl -notrace
Command: synth_design -top Manager0s1sPL -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1902.562 ; gain = 202.715 ; free physical = 122 ; free virtual = 1450
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Manager0s1sPL' [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/Manager0s1sPL.vhd:41]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-3491] module 'DivFreq' declared at '/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/DivFreq.vhd:34' bound to instance 'DivisorFrequencia' of component 'DivFreq' [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/Manager0s1sPL.vhd:70]
INFO: [Synth 8-638] synthesizing module 'DivFreq' [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/DivFreq.vhd:40]
	Parameter N bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DivFreq' (1#1) [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/DivFreq.vhd:40]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'Contador_Johnson' declared at '/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/Contador_Johnson.vhd:34' bound to instance 'counter' of component 'Contador_Johnson' [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/Manager0s1sPL.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Contador_Johnson' [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/Contador_Johnson.vhd:45]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Contador_Johnson' (2#1) [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/Contador_Johnson.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Manager0s1sPL' (3#1) [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/sources_1/new/Manager0s1sPL.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1964.312 ; gain = 264.465 ; free physical = 166 ; free virtual = 1482
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1967.281 ; gain = 267.434 ; free physical = 159 ; free virtual = 1477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1967.281 ; gain = 267.434 ; free physical = 159 ; free virtual = 1477
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1967.281 ; gain = 0.000 ; free physical = 140 ; free virtual = 1469
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/constrs_1/new/NexysA7-100T.xdc]
Finished Parsing XDC File [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/constrs_1/new/NexysA7-100T.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/miguelan/Escritorio/dsd/practica3/practica3.srcs/constrs_1/new/NexysA7-100T.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Manager0s1sPL_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Manager0s1sPL_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.035 ; gain = 0.000 ; free physical = 73 ; free virtual = 1387
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2045.035 ; gain = 0.000 ; free physical = 73 ; free virtual = 1387
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2045.035 ; gain = 345.188 ; free physical = 130 ; free virtual = 1452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 2045.035 ; gain = 345.188 ; free physical = 130 ; free virtual = 1452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 2045.035 ; gain = 345.188 ; free physical = 130 ; free virtual = 1453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 2045.035 ; gain = 345.188 ; free physical = 120 ; free virtual = 1445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DivFreq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Contador_Johnson 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:42 . Memory (MB): peak = 2045.035 ; gain = 345.188 ; free physical = 101 ; free virtual = 1435
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:57 . Memory (MB): peak = 2045.035 ; gain = 345.188 ; free physical = 63 ; free virtual = 1307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2046.035 ; gain = 346.188 ; free physical = 84 ; free virtual = 1310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:58 . Memory (MB): peak = 2046.035 ; gain = 346.188 ; free physical = 83 ; free virtual = 1310
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2051.973 ; gain = 352.125 ; free physical = 77 ; free virtual = 1309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2051.973 ; gain = 352.125 ; free physical = 77 ; free virtual = 1309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2051.973 ; gain = 352.125 ; free physical = 77 ; free virtual = 1310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2051.973 ; gain = 352.125 ; free physical = 76 ; free virtual = 1309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2051.973 ; gain = 352.125 ; free physical = 76 ; free virtual = 1309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2051.973 ; gain = 352.125 ; free physical = 76 ; free virtual = 1309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     5|
|7     |LUT5   |    37|
|8     |FDCE   |    36|
|9     |IBUF   |     3|
|10    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |    94|
|2     |  DivisorFrequencia |DivFreq          |    82|
|3     |  counter           |Contador_Johnson |     7|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2051.973 ; gain = 352.125 ; free physical = 76 ; free virtual = 1309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:58 . Memory (MB): peak = 2051.973 ; gain = 274.371 ; free physical = 127 ; free virtual = 1361
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 2051.980 ; gain = 352.125 ; free physical = 127 ; free virtual = 1362
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2051.980 ; gain = 0.000 ; free physical = 73 ; free virtual = 1355
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.879 ; gain = 0.000 ; free physical = 75 ; free virtual = 1376
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:22 . Memory (MB): peak = 2060.879 ; gain = 620.980 ; free physical = 208 ; free virtual = 1511
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2060.879 ; gain = 0.000 ; free physical = 206 ; free virtual = 1511
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/miguelan/Escritorio/dsd/practica3/practica3.runs/synth_1/Manager0s1sPL.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Manager0s1sPL_utilization_synth.rpt -pb Manager0s1sPL_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 18:49:18 2020...
