[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LIF-MD6000-6MG81I production of LATTICE SEMICONDUCTOR CORPORATION from the text: \nCrossLink Family  \n \nData Sheet  \nFPGA -DS-02007  Version 1.5 \nJuly 2018  \n \n\nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n2  FPGA -DS-02007 -1.5 \nContents  \nAcronyms in This Document  ................................ ................................ ................................ ................................ .................  5 \n1. General Description  ................................ ................................ ................................ ................................ ......................  6 \n1.1. Features  ................................ ................................ ................................ ................................ ...............................  6 \n2. Product Feature Summary  ................................ ................................ ................................ ................................ ............  7 \n3. Architecture Overview  ................................ ................................ ................................ ................................ ..................  8 \n3.1. MIPI D -PHY Blocks  ................................ ................................ ................................ ................................ ...............  9 \n3.2. Programmable I/O Banks  ................................ ................................ ................................ ................................ .. 14 \n3.3. sysI/O Buffers  ................................ ................................ ................................ ................................ ....................  15 \n3.3.1.  Programmable PULLMODE Settings  ................................ ................................ ................................ .............  15 \n3.3.2.  Output Drive Strength  ................................ ................................ ................................ ................................ ... 15 \n3.3.3.  On-Chip Termination  ................................ ................................ ................................ ................................ .... 15 \n3.4. Programmable FPGA F abric  ................................ ................................ ................................ ..............................  16 \n3.4.1.  PFU Blocks  ................................ ................................ ................................ ................................ .....................  16 \n3.4.2.  Slice  ................................ ................................ ................................ ................................ ...............................  17 \n3.5. Clocking Structure  ................................ ................................ ................................ ................................ .............  19 \n3.5.1.  sysCLK PLL  ................................ ................................ ................................ ................................ .....................  19 \n3.5.2.  Primary Clocks  ................................ ................................ ................................ ................................ ...............  20 \n3.5.3.  Edge Clocks  ................................ ................................ ................................ ................................ ...................  20 \n3.5.4.  Dynamic Clock Enables  ................................ ................................ ................................ ................................ . 21 \n3.5.5.  Internal Oscill ator (OSCI)  ................................ ................................ ................................ ...............................  21 \n3.6. Embedded Block RAM Overview  ................................ ................................ ................................ .......................  22 \n3.7. Power Management Unit  ................................ ................................ ................................ ................................ .. 23 \n3.7.1.  PMU State Machine  ................................ ................................ ................................ ................................ ...... 23 \n3.8. User I2C IP ................................ ................................ ................................ ................................ ..........................  24 \n3.9. Programming and Configuration  ................................ ................................ ................................ .......................  25 \n4. DC and Switching Characteristics  ................................ ................................ ................................ ................................  26 \n4.1. Absolute Maximum Ratings  ................................ ................................ ................................ ..............................  26 \n4.2. Recommended Operating Conditions  ................................ ................................ ................................ ...............  26 \n4.3. Power Sup ply Ramp Rates  ................................ ................................ ................................ ................................ . 27 \n4.4. Power -On-Reset Voltage Levels  ................................ ................................ ................................ ........................  27 \n4.5. ESD Performance  ................................ ................................ ................................ ................................ ...............  27 \n4.6. DC Electrical Characteris tics ................................ ................................ ................................ ..............................  28 \n4.7. CrossLink Supply Current ................................ ................................ ................................ ................................ ... 29 \n4.8. Power Management Unit (PMU) Timing  ................................ ................................ ................................ ...........  30 \n4.9. sysI/O Recommended Operating Conditions  ................................ ................................ ................................ .... 30 \n4.10.  sysI/O Single -Ended DC Electrical Characteristics  ................................ ................................ .............................  31 \n4.11.  sysI/O Differential Electrical Characteristics  ................................ ................................ ................................ ..... 31 \n4.11.1.  LVDS/subLVDS/SLVS200  ................................ ................................ ................................ ...........................  31 \n4.11.2.  Hardened MIPI D -PHY I/Os  ................................ ................................ ................................ .......................  32 \n4.12.  CrossLink Ma ximum General Purpose I/O Buffer Speed  ................................ ................................ ...................  33 \n4.13.  CrossLink External Switching Characteristics  ................................ ................................ ................................ .... 34 \n4.14.  sysCLOCK PLL Timing  ................................ ................................ ................................ ................................ .........  40 \n4.15.  Hardened MIPI D -PHY Performance ................................ ................................ ................................ ..................  41 \n4.16.  Internal  Oscillators (HFOSC, LFOSC)  ................................ ................................ ................................ ..................  41 \n4.17.  User I2C ................................ ................................ ................................ ................................ ..............................  41 \n4.18.  CrossLink sysCONFIG Port Timing Specifications  ................................ ................................ ..............................  42 \n4.19.  SRAM Configuration Time from NVCM  ................................ ................................ ................................ .............  42 \n4.20.  Switch ing Test Conditions  ................................ ................................ ................................ ................................ . 43 \n5. Pinout Information  ................................ ................................ ................................ ................................ .....................  44 \n5.1. WLCSP36 Pinout  ................................ ................................ ................................ ................................ ................  44 \n5.2. ucfBGA64 Pinout  ................................ ................................ ................................ ................................ ...............  45 \n5.3. ctfBGA80/cktBGA80 Pinout  ................................ ................................ ................................ ...............................  47 \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  3 \n5.4. csfBGA81 Pinout  ................................ ................................ ................................ ................................ ................  49 \n5.5. Dual Function Pin Descriptions  ................................ ................................ ................................ .........................  51 \n5.6. Dedicated Function Pin Descriptions  ................................ ................................ ................................ ................  51 \n5.7. Pin I nformation Summary  ................................ ................................ ................................ ................................ . 52 \n6. CrossLink Part Number Description  ................................ ................................ ................................ ............................  53 \n6.1. Ordering Part Numbers  ................................ ................................ ................................ ................................ ..... 53 \nReferences  ................................ ................................ ................................ ................................ ................................ ..........  54 \nTechnical Support  ................................ ................................ ................................ ................................ ...............................  54 \nRevision History  ................................ ................................ ................................ ................................ ................................ .. 55 \n \nFigures  \nFigure 3.1. CrossLink Device Block Diagram  ................................ ................................ ................................ .........................  8 \nFigure 3.2. CrossLink sysI/O Banking  ................................ ................................ ................................ ................................ .... 9 \nFigure 3.3. MIPI DSI Transmit Interface with Hard D -PHY Module  ................................ ................................ .....................  10 \nFigure 3.4. MIPI CSI -2 Transmit Interface with Hard D -PHY Module  ................................ ................................ ..................  11 \nFigure 3.5. MIPI DSI Receive Interface with Hard D -PHY Module  ................................ ................................ ......................  12 \nFigure 3.6. MIPI CSI -2 Receive Interface with Hard D -PHY Module  ................................ ................................ ....................  13 \nFigure 3.7. CrossLink Device Simplified Block Diagram  (Top Level)  ................................ ................................ ....................  16 \nFigure 3.8. CrossLink PFU Diagram  ................................ ................................ ................................ ................................ ..... 16 \nFigure 3.9. Slice Diagram  ................................ ................................ ................................ ................................ ....................  17 \nFigure 3.10. Connectivity Supporting LUT5, LUT6, LUT7 and LUT8  ................................ ................................ ....................  18 \nFigure 3.11. CrossLink PLL Block Diagram  ................................ ................................ ................................ ...........................  19 \nFigure 3.12. CrossLink Clocking Structure  ................................ ................................ ................................ ...........................  20 \nFigure 3.13. CrossLink Edge Clock Sources per Bank  ................................ ................................ ................................ ..........  21 \nFigure 3.14. CrossLink OSCI Component Symbol  ................................ ................................ ................................ ................  21 \nFigure 3. 15. CrossLink MIPI D -PHY Block  ................................ ................................ ................................ ............................  23 \nFigure 3.16. CrossLink PMU State Machine  ................................ ................................ ................................ ........................  24 \nFigure 4.1. Receiver RX.CLK.Centered Waveforms  ................................ ................................ ................................ .............  38 \nFigure 4.2. Receiver RX.CLK.Aligned Input Waveforms  ................................ ................................ ................................ ...... 38 \nFigure 4.3. Transmit TX.CLK.Centered Output Waveforms  ................................ ................................ ................................  38 \nFigure 4.4. Transmit TX.CLK.Aligned Waveforms  ................................ ................................ ................................ ...............  39 \nFigure 4.5. DDRX71, DDRX141 Video Timing Waveforms  ................................ ................................ ................................ .. 39 \nFigure 4.6. Output Test Load, LVTTL and LVCMOS Standards  ................................ ................................ ............................  43 \n \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n4  FPGA -DS-02007 -1.5 \nTables  \nTable 2.1. CrossLink Feature Summary  ................................ ................................ ................................ ................................ . 7 \nTable 3.1. CrossLink Output Support per Bank Basis  ................................ ................................ ................................ ..........  14 \nTable 3.2. CrossLink Input Support per Bank Basis  ................................ ................................ ................................ .............  15 \nTable 3.3. Drive Strength Values  ................................ ................................ ................................ ................................ .........  15 \nTable 3.4. Slice Signal Descriptions  ................................ ................................ ................................ ................................ ..... 18 \nTable 3.5. CrossLink PLL Port Definition  ................................ ................................ ................................ .............................  19 \nTable 3.6. OSCI Component Port Definition  ................................ ................................ ................................ .......................  21 \nTable 3.7. OSCI Component Attribute Definition  ................................ ................................ ................................ ...............  21 \nTable 3.8. sysMEM Block Configurations  ................................ ................................ ................................ ............................  22 \nTable 3.9. CrossLink sysCONFIG Pins  ................................ ................................ ................................ ................................ .. 25 \nTable 4.1 . Absolute Maximum Ratings 1, 2, 3 ................................ ................................ ................................ ........................  26 \nTable 4.2. Recommended Operating Conditions 1, 2 ................................ ................................ ................................ ...........  26 \nTable 4.3. Power Supply Ramp Rates*  ................................ ................................ ................................ ...............................  27 \nTable 4.4. Power -On-Reset Voltage Levels 1, 3, 4  ................................ ................................ ................................ ..............  27 \nTable 4.5. DC Electrical Characteristics  ................................ ................................ ................................ ...............................  28 \nTable 4.6. CrossLink Supply Current  ................................ ................................ ................................ ................................ ... 29 \nTable 4.7. PMU Timing*  ................................ ................................ ................................ ................................ ......................  30 \nTable 4.8. sysI/O Recommended Operating Conditions1 ................................ ................................ ................................ .... 30 \nTable 4.9. sysI/O Single -Ended DC Electrical Characteristics  ................................ ................................ ..............................  31 \nTable 4.10. LVDS/subLVDS1/SLVS200 1, 2 ................................ ................................ ................................ ............................  31 \nTable 4.11. MIP I D-PHY ................................ ................................ ................................ ................................ .......................  32 \nTable 4.12. CrossLink Maximum I/O Buffer Speed  ................................ ................................ ................................ .............  33 \nTable 4.13. CrossLink External Switching Characteristics 4, 5 ................................ ................................ ..............................  34 \nTable 4.14. sysCLOCK PLL Timing  ................................ ................................ ................................ ................................ ........  40 \nTable 4.15. 1500 Mb/s  MIPI_DPHY_X8_RX/TX Timing Table (1500 Mb/s > MIPI D -PHY Data Rate > 1200 Mb/s)*  ..........  41 \nTable 4.16. 1200 Mb/s MIPI_DPHY_X4_RX/TX Timi ng Table (1200 Mb/s > MIPI D -PHY Data Rate > 1000 Mb/s)  ............  41 \nTable 4.17 . 1000 Mb/s MIPI_DPHY_X4_RX/TX Timing Table (1000 Mb/s > MIPI D -PHY Data Rate > 10 Mb/s)  ................  41 \nTable 4.18. Internal Oscillators  ................................ ................................ ................................ ................................ ...........  41 \nTable 4.19. User I2C 1 ................................ ................................ ................................ ................................ ..........................  41 \nTable 4.20. CrossLink sysCONFIG Port Timing Specifications  ................................ ................................ .............................  42 \nTable 4.21. SRAM Configuration Time from NVCM  ................................ ................................ ................................ ............  42 \nTable 4.22. Test Fixture Required Components, Non -Terminated Interfaces*  ................................ ................................ .. 43 \nTable 5.1. WLCSP36 Pinout  ................................ ................................ ................................ ................................ .................  44 \nTable 5.2. ucfBGA64 Pinou t ................................ ................................ ................................ ................................ ................  45 \nTable 5.3. ctfBGA80/cktBGA80 Pinout  ................................ ................................ ................................ ...............................  47 \nTable 5.4. csfBGA81 Pinout  ................................ ................................ ................................ ................................ .................  49 \nTable 5.5. Dual Function Pi n Descriptions  ................................ ................................ ................................ ..........................  51 \nTable 5.6. Dedicated Function Pin Descriptions  ................................ ................................ ................................ .................  51 \nTable 5.7. Pin Information Summary  ................................ ................................ ................................ ................................ .. 52 \n \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  5 \nAcronyms in This Document  \nA list of a cronyms  used in this document.  \n \n Acronym  Definition  \nAR Augmented Reality  \nASIC  Application -Specific Integrated Circuit  \nBGA  Ball Grid Array  \nCMOS  Complementary Metal Oxide Semiconductor  \nCSI Camera Serial Interface  \nDBI Display Bus Interface  \nDDR  Double Dat a Rate  \nDPI Display Pixel Interface  \nDSI Display Serial Interface  \nEBR Embedded Block RAM  \nECLK  Edge Clock  \nFPGA  Field -Programmable Gate Array  \nFPD Flat Panel Display  \nGPIO  General -Purpose Input/ Output  \nHFOSC  High Frequency Oscillator  \nHMI  Human Machine In terface  \nI2C Inter -Integrated Circuit  \nISM Industrial, Scientific, Medical  \nLFOSC  Low Frequency Oscillator  \nLUT Look Up Table  \nLVCMOS  Low-Voltage Complementary Metal Oxide Semiconductor  \nLVDS  Low-Voltage Differential Signaling  \nLVTTL  Low Voltage Transistor -Transistor Logic  \nMIPI  Mobile Industry Processor Interface  \nNVCM  Non-Volatile Configuration Memory  \nOTP One Time Programmable  \nPCLK  Primary Clock  \nPFU Programmable Functional Unit  \nPLL Phase Locked Loops  \nPMU  Power Management Unit  \nRAM  Random Access Memor y \nRx Receive  \nSDR Single Data Rate  \nSLVS 200 Scalable Low -Voltage Signaling  \nSPI Serial Peripheral Interface  \nTransFR  Transparent Field Reconfiguration  \nTx Transmit  \nUHD  Ultra -High-Definition  \nVR Virtual Reality  \nWLCSP  Wafer Level Chip Scale Packaging  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n6  FPGA -DS-02007 -1.5 \n1. General Description  \nCrossLink ™ from Lattice Semiconductor is a \nprogrammable video bridging device that supports a \nvariety of protocols and interfaces for mobile image \nsensors and displays. The device is based on L attice \nmobile FPGA 40-nm technology. It  combines the \nextreme flexibility of an FPGA with the low power, low \ncost and small footprint of an ASIC.  \nCrossLink supports video interfaces including MIPI® \nDPI, MIPI DBI, CMOS camera and display interfaces, \nOpenLDI, FPD -Link, FLATLINK, MIPI D -PHY, MIPI CSI -2, \nMIPI DSI, SLVS200, SubLVDS, HiSPi and more.  \nLattice Semiconductor provides many pre -engineered \nIP (Intellectual Property) modules for CrossLink. By \nusing these configurable soft core IPs as standardized \nblocks, designers are free to concentrate on the unique \naspects of their design, increasing their productivity.  \nThe Lattice Diamond® design software allows large \ncomplex designs to be efficiently implemented using \nCrossLink. Synthesis library support for CrossLink \ndevices is available for popular logic s ynthesis tools. \nThe Diamond tools use the synthesis tool output along \nwith the constraints from its floor planning tools to \nplace and route the design in the CrossLink device. The \ntools extract the timing from the routing and  \nback -annotate it into the des ign for timing verification.  \nInterfaces on CrossLink provide a variety of bridging \nsolutions for smart phone, tablets, wearables, VR, AR, \nDrone, Smart Home, HMI as well as adjacent ISM \nmarkets.  The device is capable of supporting  \nhigh -resolution, high -bandwidth content for mobile \ncameras and displays at 4 UHD and beyond.  \n1.1. Feature s \n\uf0b7 Ultra -low power  \n\uf0b7 Sleep Mode Support  \n\uf0b7 Normal Operation – From 5 mW to 15 0 mW  \n\uf0b7 Ultra small footprint packages  \n\uf0b7 36-ball WLCSP (6  mm2) \n\uf0b7 64-ball ucfBGA  (12 mm2) \n\uf0b7 80-ball ctf BGA ( 42 mm2) \n\uf0b7 80-ball ckfBGA (49 mm2) \n\uf0b7 81-ball csf BGA  (20 mm2) \uf0b7 Programmable architecture  \n\uf0b7 5936 LUTs  \n\uf0b7 180 Kb block RAM  \n\uf0b7 47 Kb distributed RAM  \n\uf0b7 Two hardened 4-lane MIPI D -PHY interfaces  \n\uf0b7 Transmit and receive  \n\uf0b7 6 Gb /s per D -PHY interface  \n\uf0b7 Programmable  source synchronous I/O \n\uf0b7 MIPI D -PHY Rx, LVDS Rx, LVDS Tx, SubLVDS Rx, \nSLVS200 Rx, HiSPi Rx \n\uf0b7 Up to 1200 Mb/s per I /O \n\uf0b7 Four high -speed clock inputs  \n\uf0b7 Programmable CMOS I /O \n\uf0b7 LVTTL and LVCMOS  \n\uf0b7 3.3 V, 2.5 V, 1.8  V and 1.2  V (outputs)  \n\uf0b7 LVCMOS differential outputs  \n\uf0b7 Flexible device configuration  \n\uf0b7 One Time P rogrammable ( OTP) non-volatile \nconfiguration memory  \n\uf0b7 Master SPI boot from external f lash \n\uf0b7 Dual image booting supported  \n\uf0b7 I2C programming  \n\uf0b7 SPI programming  \n\uf0b7 TransFR™ I/O for simple field updates  \n\uf0b7 Enhanced system level support  \n\uf0b7 Reveal logic a nalyzer  \n\uf0b7 TraceID for syste m tracking  \n\uf0b7 On-chip hardened I2C block  \n\uf0b7 Applications examples  \n\uf0b7 Dual MIPI CSI -2 to Single MIPI CSI -2 \nAggregation  \n\uf0b7 Quad MIPI CSI -2 to Single MIPI CSI -2 \nAggregation  \n\uf0b7 Single MIPI DSI to Single MIPI DSI Repeater  \n\uf0b7 Single MIPI CSI -2 to Single MIPI CSI -2 Repeater  \n\uf0b7 Single  MIPI DSI to Dual MIPI DSI Splitter  \n\uf0b7 Single MIPI CSI -2 to Dual MIPI CSI -2 Splitter  \n\uf0b7 MIPI DSI to OpenLDI/FPD -Link/LVDS Translator  \n\uf0b7 OpenLDI/FPD -Link/LVDS to MIPI DSI Translator  \n\uf0b7 MIPI DSI/CSI -2 to CMOS Translator  \n\uf0b7 CMOS to MIPI DSI/CSI -2 Translator  \n\uf0b7 SubLVDS to MIPI CSI-2 Translator   \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  7 \n2. Product Feature Summary  \nTable 2.1 lists CrossLink device information and packages . \nTable 2.1. CrossLink Feature Summary  \nDevice  CrossLink  \nLUTs  5936  \nsysMEM Blocks (9 Kb) 20 \nEmbedded Memory ( Kb) 180 \nDistributed RAM Bits ( Kb) 47 \nGeneral Purpose PLL 1 \nNVCM  Yes \nEmbedded I2C 2 \nOscillator (10 KHz)  1 \nOscillator (48 MHz)  1 \nHarden ed MIPI D -PHY 21, 2 \nPackages  (Footprint, Pitch)  I/O \n36 WLCSP2 (2.535 × 2.583 mm2, 0.4 mm)  17 \n64 ucfBGA (3. 5 × 3.5 mm2, 0.4 mm)  29 \n80 ctfBGA ( 6.5 x 6.5  mm2, 0.65  mm)  37 \n80 ckfBGA (7.0 x 7.0 mm2, 0.65 mm)  37 \n81 csfBGA ( 4.5 × 4.5 mm2, 0.5 mm)  37 \nNotes : \n1. Additional D -PHY Rx interfaces are available using programmable I/O . \n2. Only one Hardened D -PHY is available  in 36 WLCSP package . \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n8  FPGA -DS-02007 -1.5 \n3. Architecture Overview  \nCrossLink is designed as a flexible, chip -to-chip bridging solution which supports a wide variety of applications. The \ndevice  provides three key building blocks for these bridging  applications:  \n\uf0b7 Up to two embedded Hard D -PHY blocks  \n\uf0b7 Two  banks of flexible programmable I/O supporting a variety of standards including D -PHY Rx,  subLVDS, SLVS 200, \nLVDS, and CMOS  \n\uf0b7 A programmable logic core providing the LUTs, memory, and system resources to  implement a wid e range of \nbridging operations  \nIn addition to these blocks, CrossLink also provides key system resources including a Power Management Unit, flexible \nconfiguration interface, additional CMOS GPIO, and user I2C blocks.   \nThe block diagram for the device is shown in Figure 3.1. \nProgrammable IO\nRx: D-PHY / SubLVDS / \nLVDS / SLVS 200 / CMOS\nTx: LVDS / CMOS\nUp to 1.2 Gb/s per Lane\n14 IO / 7 Pairs\nProgrammable IO\nRx: D-PHY / SubLVDS / \nLVDS / SLVS 200 / CMOS\nTx: LVDS / CMOS\nUp to 1.2 Gb/s per Lane\n16 IO / 8 PairsMIPI D -PHY\n6 Gb/s\nRx & Tx\n4 Data Lanes\n1 Clock Lane\nMIPI D -PHY\n6 Gb/s\nRx & Tx\n4 Data Lanes\n1 Clock LaneProgrammable FPGA Fabric\n5,936 LUTs\n180 kbits block RAM\n47 kbits distributed RAM\nEnough FPGA resources to handle video :\nMuxing\nMerging\nDemuxing\nArbitration\nSplitting\nData Conversion\nCustom Protocol Design\nPower Management Unit I2C / SPI1GPIOs\n \nFigure 3.1. CrossLink Device Block Diagram  \nNote : I2C and SPI configuration modes are supported. User m ode hardened I2C is also supported.  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  9 \n3.1. MIPI D -PHY Blocks  \nThe top side of the device  (Figure 3.2) includes  two hard MIPI D -PHY quads . The D-PHY can be configured to support \nboth  camera interface (CSI -2) and display interface (DSI) applications. Below is a summary of the features supported by \nthe hard D -PHY quads.  \n\uf0b7 Transmit and Receive compliant to  MIPI Alliance  Specification for  D-PHY Revision 1.1  \n\uf0b7 High -Speed (HS) and Low -Power (LP) mode support (including built -in conte ntion detect)  \n\uf0b7 Supports continuous clock mode or low power clock mode  \n\uf0b7 Up to 6 Gb/ s per quad (1500 Mb /s data rate per lane ) \n\uf0b7 Dedicated PLL for Transmit Frequency Synthesis  \nDedicated Serializer and De -Serializer blocks for fabric interfacing Lattice Semiconduct or provides a set of pre -\nengineered IP modules which include the full implementation and control of the hard D -PHY blocks to enable designers \nto focus on unique aspects of their design.  \nFigure 3.3 to Figure 3.6 show the signals connected to the fabric and the automatic settings when the hardened D -PHY \nis configured for the DSI/CSI -2 transmit and receive modes.  Refer to CrossLink High -Speed I/O Interfac e (FPGA -TN-\n02012)  for more information on the Hard D -PHY quads.  \n \nVCCIO1VCCIO0\nGNDGNDGNDMIPI D-PHY 0 MIPI D-PHY 1 \nBank 0 Bank 1 Bank 2VCCIO2TOP\nBOTTOM\n \nFigure 3.2. CrossLink sysI/O Banking  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n10  FPGA -DS-02007 -1.5 \nBidirectional clk and data\nTX – CLK HS portsRX - Data LP ports\nTX – Data HS ports\nTX – Data LP ports\nTX – CLK LP ports\nControl Ports\nPLL PortsMIPIDPHYA\nCLKP\nCLKN\nDP0\nDN0DP[3:1]\nDN[3:1]\nDy_HSTXDATA [15:0]\nD0_TXLPP\nD0_TXLPND0_TXLPEN\nCLK_TXHSGATED0_RXLPP\nD0_RXLPN\nTXHSBYTECLK\nREFCLK LOCK\n* x = 1, 2, 3\n   y = 0, 1, 2, 3D0_TXHSEN\nCLK_TXHSEN\nCLK_TXLPP\nCLK_TXLPN\nPDPLLUSRSTDBYDx_TXLPP\nDx_TXLPN \nFigure 3.3. MIPI DSI Transmit  Interface  with Hard D -PHY Module  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  11 \nBidirectional clk and data\nTX – CLK HS portsTX – Data HS ports\nTX – Data LP ports\nTX – CLK LP ports\nControl Ports\nPLL PortsMIPIDPHYA\nCLKP\nCLKN\nDP0\nDN0DP[3:1]\nDN[3:1]\nDy_HSTXDATA [15:0]\nD0_TXLPEN\nCLK_TXHSGATETXHSBYTECLK\nREFCLK LOCK\n* x = 1, 2, 3\n   y = 0, 1, 2, 3D0_TXHSEN\nCLK_TXHSEN\nCLK_TXLPENCLK_TXLPP\nCLK_TXLPN\nPDPLLUSRSTDBY \nFigure 3.4. MIPI CSI -2 Transmit Interface with Hard D -PHY Module  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n12  FPGA -DS-02007 -1.5 \nBidirectional clk and data\nRX - Data HS ports\nRX - CLK HS ports\nRX - CLK LP portsRX - Data LP ports\nTX – Data LP ports\nControl PortsMIPIDPHYA\nCLKP\nCLKN\nDP0\nDN0DPx\nDNx\nD0_TXLPP\nD0_TXLPND0_RXLPP\nD0_RXLPN\n* x = 1, 2, 3\n   y = 0, 1, 2, 3USRSTDBYDO_RXHSEN\nDO_RXLPEN\nCLKRXHSEN\nCLKRXLPENDy_HSRXDATA [15:0]\nRXHSBYTECLK\nCLK_RXLPPCLKHSBYTE\nCLK_RXLP N\nCLK_CDD0_CD \nFigure 3.5. MIPI DSI Receive  Interface with Hard D -PHY Module  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  13 \nBidirectional clk and data\nRX - Data HS ports\nRX - CLK HS ports\nRX - CLK LP portsRX - Data LP ports\nControl PortsMIPIDPHYA\nCLKP\nCLKN\nDP0\nDN0DPx\nDNx\nD0_RXLPP\nD0_RXLPN\n* x = 1, 2, 3\n   y = 0, 1, 2, 3USRSTDBYDy_HSRXDATA [15:0]\nRXHSBYTECLK\nD0_CD\nCLK_RXLPPCLKHSBYTE\nCLK_RXLP N\nCLK_CD \nFigure 3.6. MIPI CSI -2 Receive Interfac e with Hard D -PHY Module  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n14  FPGA -DS-02007 -1.5 \n3.2. Programmable I/O Banks  \nCrossLink devices provide programmable I/O which can be used to interface to a variety of external standards  on Banks \n1 and 2 . CrossLink devices also provide dedicated CMOS GPIO s on Bank 0. Bank 0 GPIOs only support Single Data Rate \n(SDR) interfaces , while Bank 1 and Bank 2 support both SDR and Double Data Rate ( DDR ) interfaces . The GPIOs on Bank \n0 do not include differential signaling capabilities.  The location of the three  Banks and their associated supplies  are \nshown in Figure 3.2. \nBank 0 features:  \n\uf0b7 Support for the following single ended standards (ratioed to VCCIO)  \n\uf0b7 LVCMOS 33 \n\uf0b7 LVCMOS 25 \n\uf0b7 LVCMOS 18 \n\uf0b7 LVTTL 33 \n\uf0b7 Tri-state control for output  \n\uf0b7 Input/output register blocks  \n\uf0b7 Open -drain  option and programmable input hysteresis  \n\uf0b7 Internal pull -up resistors with configurable values of 3.3 kΩ, 6.8  kΩ, and 10 kΩ  \n \nBank 1 and Bank 2 features : \n\uf0b7 Built -in support for the following differential standards  \n\uf0b7 LVDS – Tx and Rx \n\uf0b7 SLVS 200 – Rx \n\uf0b7 SubLVDS – Rx \n\uf0b7 MIPI – Rx (both LP and HS receive on a single differential pair)  \n\uf0b7 Support for the following single ended standards (ratioed to VCCIO)  \n\uf0b7 LVCMOS 33 \n\uf0b7 LVCMOS 25 \n\uf0b7 LVCMOS 18 \n\uf0b7 LVCMOS12  (Outputs  Only ) \n\uf0b7 LVTTL 33 \n\uf0b7 Independent voltage levels per bank based on VCCIO supply  \n\uf0b7 Input /output gearboxes per LVDS pair supporting several ratios for video interface applications  \n\uf0b7 DDRX 1, DDRX 2, DDRX 4, DDRX 8 and DDRX 71, DDRX 141 \n\uf0b7 Programmable delay cells to support edge -aligned and center -aligned interfaces  \n\uf0b7 Programmable differential termination (~ 10 0 Ω) with dynamic enable control  \n\uf0b7 Tri-state control for output  \n\uf0b7 Input/ output register blocks  \n\uf0b7 Single -ended standards support open -drain and programmable input hysteresis  \n\uf0b7 Optional weak pull -up resistors  \nTable 3.1. CrossLink Output Support per Bank Basis  \nOUTPUT  BANK 0  BANK 1  BANK 2  \nLVCMOS12  — \uf0fc \uf0fc \nLVCMOS18  \uf0fc \uf0fc \uf0fc \nLVCMOS25  \uf0fc \uf0fc \uf0fc \nLVCMOS33  \uf0fc \uf0fc \uf0fc \nLVTTL33  \uf0fc \uf0fc \uf0fc \nLVDS25  — \uf0fc \uf0fc \n \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  15 \nTable 3.2. CrossLink Input Support per Bank Basis  \nINPUT  BANK 0  BANK 1  BANK 2  \nLVCMOS12  — — — \nLVCMOS18  \uf0fc \uf0fc \uf0fc \nLVCMOS25  \uf0fc \uf0fc \uf0fc \nLVCMOS33  \uf0fc \uf0fc \uf0fc \nLVTTL33  \uf0fc \uf0fc \uf0fc \nLVDS25  — \uf0fc \uf0fc \nMIPI D -PHY — \uf0fc \uf0fc \nSLVS200  — \uf0fc \uf0fc \nsubLVDS  — \uf0fc \uf0fc \n \n3.3. sysI/O Buffers  \nThe CrossLink  sysI/O buffers are distributed across three banks  located at the bottom of the CrossLink  device as shown \nin Figure 3.2. The sysI/O buffers support a wide variety of standards to interface to a range of systems including LVDS, \nsubLVDS, LVCMOS, LVTTL, SLVS 200 and M IPI. CrossLink  supports single -ended buffers on all three banks. Differential \nI/O is supported on Bank 1 and Bank 2.  \n3.3.1.  Programmable PULLMODE Settings  \nThe CrossLink  sysI/O buffers offer multiple programmable  value pull -up resistors on the three banks. The pul l-up values \nare programmable on a “per -pin” basis. The default state of the I/O pins prior to configuration is tri -stated with a weak \npull-up to V CCIOx. The I/O pins convert to the software user -defined settings after the configuration bitstream has been \nsuccessfully downloaded to the device. Each sysIO buffer can be prog rammed with a 100 kΩ  (weak pull -up), 3.3 kΩ, 6.8 \nkΩ, 10 kΩ  or no pull -up. These pull -up options allow an I2C interface to be place on the maj ority of the pins on the \ndevice. These options are not exclusively for I2C protocol and may be used for other functions.   \n3.3.2.  Output  Drive Strength  \nEach CrossLink output can have its own in dividual drive strength setting, but is predefined based on the V CCIOx setting.  \nTable 3.3 lists the drive settings for the corresponding I/O type.   \nTable 3.3. Drive Strength Values  \nVCCIOx (V)  I/O Type  Drive Strength (mA)  \n3.3 LVTTL 33 8 \n3.3 LVCMOS33  8 \n2.5 LVCMOS25  6 \n1.8 LVCMOS18  4 \n1.2 LVCMOS12  2 \n3.3.3.  On-Chip Termination  \nBank 1 and bank 2 of CrossLink support LVDS, SLVS200 subLVDS  and MIPI D -PHY inputs. These two banks support on -\nchip 100 Ω input differential termination between LVDS, SLVS200 and subLVDS pairs. For MIPI D -PHY inputs, the on -\nchip 100 Ω termination is dynamically enabled based on the HSSEL (High Speed Select) signal.  \nSee CrossLink High -Speed I/O Interfac e (FPGA -TN-02012)  and CrossLink sysI/O Usage Guid e (FP GA-TN-02016)  for \ndetails.  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n16  FPGA -DS-02007 -1.5 \n3.4. Programmable FPGA  Fabric  \nCrossLink  is built around a programmable logic fabric consisting of 5936 four input lookup tables (LUT4) arranged \nalongside dedicated registers in Programmable Functional Units (PFU). These PFU blocks are  the building blocks for \nlogic, arithmetic, RAM and ROM functions. The PFU blocks are connected via a programmable routing network. The \nLattice Diamond design software configures  the PFU blocks and the programmable routing  for each unique design. \nIntersper sed between rows of PFU are rows of sysMEM™ Embedded Block RAM (EBR) , with programmable I/O banks, \nembedded I2C and embedded MIPI D -PHY arranged on the top and bottom of the device as shown in Figure 3.7. \nPFU PFU\nPFU PFUPFU PFU\nPFU PFUPFU\nPFUMIPI D-PHY 0 MIPI D-PHY 1\nBank 2 Bank 1 Bank 04 EBR Blocks (9 kb each)\nPMU\nCONFIGDDRDLL1DDRDLL2\nOSCPLLClockingI2C0\nI2C1NVCM\n4 EBR Blocks (9 kb each) 4 EBR Blocks (9 kb each) 4 EBR Blocks (9 Kb each) 4 EBR Blocks (9 kb each)\n \nFigure 3.7. CrossLink Device Simplified Block Diagram (Top Level)  \n3.4.1.  PFU Block s \nThe core of the CrossLink device consists of PFU blocks. Each PFU block consists of four interconnected slices numbered 0 – \n3 as shown in Figure 3.8. Each slice contains two LUTs. All the interconnections to and from PFU blocks are from routing. \nThe PFU block can be used in Distributed RAM or ROM function, or used to perfor m Logic, Arithmetic or ROM functions.  \nSlice 0LUT4 &\nCARRY\nD DSlice 1 Slice 2From\nRouting\nSlice 3\nD D D D\nFF FF FF FF FF FFD\nFFD\nFF\nTo\nRoutingLUT4 &\nCARRYLUT4 &\nCARRYLUT4 &\nCARRYLUT4 &\nCARRYLUT4 &\nCARRYLUT4 &\nCARRYLUT4 &\nCARRY\n \nFigure 3.8. CrossLink PFU Diagram  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  17 \n3.4.2.  Slice  \nEach slice contains two LUT4s feeding two registers. Each PFU contains logic that allows the LUTs to be combined to \nperform functions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions \n(programmable as synchronous/asynchronous), clock select, chip -select and wider RAM/ROM functions. Figure 3.9 \nshows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative \nand edge triggered or level sensitive clocks.  \nEach slice has 14 input signals: 13 signals from routing and 1 signal  from the carry -chain routed from the adjacent slice \nor PFU. There are five outputs: four to routing and one to carry -chain (to the adjacent PFU). There are two inter \nslice/PFU output signals that are used to support wider LUT functions, such as LUT6, LUT7 , and LUT8. Table 3.4 and \nFigure 3.10 list the signals associated with all the slices. Figure 3.8 shows the connectivity of the inter -slice/PFU signals \nthat support LUT5, LUT6, LUT7 , and LUT8.  \nLUT4 &\nCARRY*\nFF\nLUT4 &\nCARRY*FXA\nFXB\nM1\nM0\nA1\nB1\nC1\nD1\nF1\nF1\nQ1FCO\nFFF0\nF0\nQ0\nFCICE\nCLK\nLSR\nFor Slices 0 and 1, memory control signals are generated from Slice 2 as follows: \nWCK is CLK\nWRE is from LSR\nDI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2\nWAD [A:D] is a 4-bit address from slice 2 LUT inputNotes:A0\nB0\nC0\nD0\nFrom Different Slice/PFU\n \nFigure 3.9. Slice Diagram  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n18  FPGA -DS-02007 -1.5 \nSLICE 3A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 2A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 1A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 0A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0LUT8\nLUT5\nLUT6\nLUT5\nLUT6\nLUT5LUT7\nLUT5LUT7 Output \nTo Next PFUPFU Col(n-1)\nLUT7 Output \nFrom Previous PFUPFU Col(n) PFU Col(n+1)SLICE 3A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 2A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 1A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 0A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0LUT8\nLUT5\nLUT6\nLUT5\nLUT6\nLUT5LUT7\nLUT5\nSLICE 3A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 2A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 1A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 0A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0LUT8\nLUT5\nLUT6\nLUT5\nLUT6\nLUT5LUT7\nLUT5 \nFigure 3.10. Connectivity Supporting LUT5, LUT6, LUT7 and LUT8  \nTable 3.4. Slice Signal Descriptions  \nFunction  Type  Signal Names  Description  \nInput  Data signal  A0, B0 , C0, D0  Inputs to LUT4  \nInput  Data signal  A1, B1, C1, D1  Inputs to LUT4  \nInput  Multi -purpose  M0 Multipurpose Input  \nInput  Multi -purpose  M1 Multipurpose Input  \nInput  Control signal  CE Clock Enable  \nInput  Control signal  LSR Local Set/Reset  \nInput  Control si gnal  CLK System Clock  \nInput  Inter -PFU signal  FCI Fast Carry -in1 \nInput  Inter -slice signal  FXA Intermediate signal to generate LUT6, LUT7 and LUT82 \nInput  Inter -slice signal  FXB Intermediate signal to generate LUT6, LUT7 and LUT82 \nOutput  Data signals  F0, F1 LUT4 output register bypass signals  \nOutput  Data signals  Q0, Q1  Register outputs  \nOutput  Inter -PFU signal  FCO Fast carry chain output1 \nNotes : \n1. See Figure 3.9 for connection details . \n2. Requires two adjacent PFUs.  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  19 \n3.5. Clocking Structure  \nThe CrossLink  device family provides resources to support a wide range of clocking requirements for programmable \nvideo bridging. These resources are described  below . For  detail s, refer to  CrossLink sysCLOCK PLL/DLL Design and \nUsage Guid e (FPGA -TN-02015) . \n3.5.1.  sysCLK PLL  \nThe CrossLink sysCLK PLL provides the ability to synthesis clock frequencies  (See Table 4.14 for input frequenc y range). \nThe PLL provides features such as dynamic selectable clock input, clock injection delay removal, independent dynamic \noutput enable control, and programmable output phase adjustment. The architecture of the PLL is shown in Figure 3.11 \nand followed by a description of the PLL blocks.  \n \nFigure 3.11. CrossLink PLL Block Diagram  \nTable 3.5 provides a description of the sign als in the PLL block . \nTable 3.5. CrossLink PLL Port Definition  \nSignal  I/O Description  \nCLKI  I Input clock to PLL  \nCLKFB  I Feedback clock  \nUSRSTDBY  I User port to put the PLL to sleep mode  \nPHASESEL[1:0]  I Select the output affected by Dynamic Phase adjustment  \nPHASEDIR  I Dynamic phase adjustment direction  \nPHASESTEP  I Dynamic phase adjustment step  \nPHASELOADREG  I Load dynamic phase adjustment values into PLL  \nRST I Resets the whole PLL  \nENCLKOP  I Enable PLL out put CLKOP  \nENCLKOS  I Enable PLL output CLKOS  \nENCLKOS2  I Enable PLL output CLKOS2  \nENCLKOS3  I Enable PLL output CLKOS3  \nPLLWAKESYNC  I Enable PLL switching from internal to user feedback path when PLL wake up  \nCLKOP  O PLL main output clock  \nCLKOS  O PLL outp ut clock  \nCLKOS2  O PLL output clock  \nCLKOS3  O PLL output clock  \nLOCK  O PLL LOCK to CLKI, asynchronous signal. Active high indicates PLL lock  \n\nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n20  FPGA -DS-02007 -1.5 \n3.5.2.  Primary Clocks  \nThe primary clock routing network is made up of low skew clock routing resources with connectivity to every \nsynchronous element of the device. Primary clock sources are selected in the center mux and distributed on the \nprimary clock routing to clock the synchronous elements in the FPGA fabric. CrossLink family of devices provide u p to \neight  unique  globa l primar y clocks. Primary c lock sources are : \n\uf0b7 LVDS PIO pins  \n\uf0b7 GPIO pins  \n\uf0b7 PLL outputs  \n\uf0b7 Clock dividers  \n\uf0b7 Fabric internal ly generated clock signal  \n\uf0b7 Divided down clock from DPHY  \n\uf0b7 OSCI  \nThe routing clock structure is shown in Figure 3.12. \nCenter Mux\n(8 PCLKs out )\nPLL\nBank 0\nGRPIOLVDS\nPIOGRPIO GPIO GPIOCLKDIV CLKDIV CLKDIV CLKDIVOSC2 2CLK_HS_BYTE _0 HS_BYTE _CLK0 (RX and TX ) CLK_HS_BYTE _0 HS_BYTE _CLK1 (RX and TX )MIPI _DPHY 0 MIPI _DPHY 1\n2 2Fabric\nEntry\nBank 2Edge Clock s Edge Clock s\nBank 1\nFabric\nEntry\nOSC_HF OSC_LF\nLVDS\nPIOLVDS\nPIOLVDS\nPIOLVDS\nPIOLVDS\nPIO\n \nFigure 3.12. CrossLink Clocking Structure  \n3.5.3.  Edge Clocks  \nThe CrossLink device has Edge Clock (ECLK) at the bottom 2 banks (Bank 1 and Bank 2) of the device ( Figure 3.3). The \nCrossLink device has 2 edge clocks per Programmable I/O bank. These clocks, which have low injection time and skew, \nare used to clock I/O registers. Edge clock resources are designed for high speed I/O interfaces  with high fan -out \ncapability.  The sources of edge clocks are:  \n\uf0b7 Dedicated Clock  (PCLK ) pins muxed with the DLLDEL output  \n\uf0b7 PLL outputs (CLKOP and CLKOS)  \n\uf0b7 Internal nodes  \nELCK input MUX collects all clock sources as shown in Figure 3.13 below. There are two ECLK Input MUXs, one on each \nbank. It drives the ECLK SYNC modules and the ECLK Clock Divider through a 2 to 1 MUX.  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  21 \nBank 1 or Bank 2 LVDS PCLK Pin\nBank 1 or Bank 2 DLLDEL Output\nPLL CLKOP\nPLL CLKOS\nFrom RoutingECLKSYNC B\nTo ECLK of other \nbank on same sideFrom ECLKSYNC  of \nother bank on\nsame side \nECLK Tree \nFigure 3.13. CrossLink Ed ge Clock Sources per Bank  \n3.5.4.  Dynamic  Clock  Enable s \nEach PLL output has a user input signal to dynamically enable/disable its output to provide a glitch free clock. Then the \nclock enable signal is set to logic ‘0’, the corresponding output clock is held to log ic ‘0’. This allows the user to save \npower by stopping the corresponding output clock when not in use . \n3.5.5.  Internal Oscillator (OSCI)  \nThe OSCI element performs multiple functions on the CrossLink device. It is used for configuration and available during \nuser m ode. OSCI element has the following features in user mode:  \n\uf0b7 Always -on low frequency  clock output  (LFCLKOUT) with nominal frequency of 10 kHz  \n\uf0b7 High -frequency clock output (HFCLKOUT) with nominal frequency of 48 MHz  that can be enabled or disabled using \nHFOUTE N input  \n\uf0b7 Programmable output dividers  (HFCLKDIV) for 48 MHz, 24 MHz, 12 MHz or 6 MHz HFCLKOUT output  \n\uf0b7 Both output clocks have a direct connection to primary clock routing  \n\uf0b7 Figure 3.14, Table 3.6 and Table 3.7 below show the OSCI definitions  \n \nFigure 3.14. Cross Link OSCI Component Symbol  \nTable 3.6. OSCI  Component Port Definition  \nPort Name  I/O Description  \nHFOUTEN  I High frequency clock output enable  \nHFCLKOUT  O High frequency clock output  \nLFCLKOUT  O Low Frequency clock output  \n \nTable 3.7. OSCI Component Attribute Definition  \nDefparam  Name  Description  Value  Default  \nHFCLKDIV  Configure HF oscillator output divider  1, 2, 4, 8  1 \n \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n22  FPGA -DS-02007 -1.5 \n3.6. Embedded Block RAM Overview  \nCrossLink devices contain sysMEM Embedded Block RAM (EBR). The EBR con sists of a 9 -KB RAM with memory core, \ndedicated input registers and output registers with separate clock and clock enable.  \nSupport for different memory configurations : \n\uf0b7 Single Port  \n\uf0b7 True Dual Port  \n\uf0b7 Pseudo Dual Port  \n\uf0b7 ROM  \n\uf0b7 FIFO (logic wrapper added automaticall y by design tools)  \nFlexible customization features : \n\uf0b7 Initialization of RAM /ROM  \n\uf0b7 Memory cascading (handled automatically by design tools)  \n\uf0b7 Optional parity bit support  \n\uf0b7 Byte -enable  \n\uf0b7 Multiple block size options  \n\uf0b7 RAM modes support optional Write Through or Read -Befo re-Write modes  \nFor details, refer to CrossLink Memory Usage Guid e (FPGA -TN-02017) . \nTable 3.8. sysMEM Block Configurations  \nMemory Mode  Memory Size Configurations  \nSingle Port  8,192 x 1  \n4,096 x 2  \n2,048 x 4  \n1,024 x 9  \n512 x 18  \nTrue Dual Port  8,192 x 1  \n4,096 x 2  \n2,048 x 4  \n1,024 x 9  \nPseudo Dual Port  8,192 x 1  \n4,096 x 2  \n2,048 x 4  \n1,024 x 9  \n512 x 18  \nROM  8,192 x 1  \n4,096 x 2  \n2,048 x 4  \n1,024 x 9  \n512 x 18  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  23 \n3.7. Power Management Unit  \nThe embedded Power Management Unit (PMU) allows low-power Sleep State  of the device . Figure 3.15 show s the \nblock diagram of the PMU IP.  \nWhen instantia ted in the design, PMU  is always on, and uses the low -speed clock from oscillator of the device to  \nperform its operations.  \nThe typical use case for the PMU is through a user implemented state machine that control s the sleep and  wake up of \nthe device. The s tate machine implemented in the FPGA fabric identif ies when the device needs to  go into sleep mode, \nissue s the command through PMU’s FPGA fabric interface, assign s the parameters for sleep  (time to wake up  and so \non) and issue s Sleep command.  \nThe device ca n be woken up externally using the PMU Wake -Up (USRWKUP) pin, or from the PMU Watch  Dog Timer \nexpiry or from I2C0 (address decoding detection or FIFO full in one of harden ed I2C). \nPower Management Unit (PMU) \nWatch Dog \nTimer\nPower Control UnitExternal User Wake-up\n(USRWKUPN)\nPMU Wake-up from I2C0\n(PMUWKUP) 8-bit Addressable Fabric InterfacePMU Sleep Signal, SLEEP\nPMU Control \nRegister\nWatch Dog Timer\nUser Mode SignalsPMU Clock (From Oscillator)\n(PMUCLK)\nFrom FPGA Fabric\n \nFigure 3.15. CrossLink  MIPI D -PHY Block  \n3.7.1.  PMU State Machine  \nPMU can place the device in two mutually exclusive states – Normal State and Sleep State. Figure 3.16 shows the  PMU \nState Ma chine triggers for transition from  one state to the other.  \n\uf0b7 Normal state  – All elements of the device are active to the extent required by the design. In this state,  the device is \nat fully active and performing as required by the application.  \nNote that the power consumption of the device is highest in this state.  \n\uf0b7 Sleep state  – The device is power gated such that the device is not operational. The configuration of  the device and \nthe EBR contents are retained; thus in Sleep mode, the device does not lose confi guration  SRAM and EBR contents. \nWhen it transitions to Normal state, device operates with these contents preserved.  \nThe PMU is active along with the associated GPIOs.  \nThe power consumption of the device is lowest in this state. This helps reduce the overal l power consumption for \nthe device.  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n24  FPGA -DS-02007 -1.5 \nSleep Mode Normal ModeUser Logic Initiated\nUser I2C/\nExternal Wake-up/\nWDT Expiry Wake-up \nFigure 3.16. CrossLink  PMU State Machine  \nFor more details, refer to Power Management and Calculation for CrossLink Device s (FPGA -TN-02018) . \n3.8. User I2C IP \nCrossLink devices have two I2C IP cores  that can be configured either as an I2C master or as  an I2C slave. The I2C0 core \nhas pre -assigned pins, and supports PMU wakeup over  I2C. The pins for the I2C1 interface are not pre -assigned  – user \ncan use any General Purpose I/O pins.  \nThe I2C cores support the following functionality:  \n\uf0b7 Master and Slave operation  \n\uf0b7 7-bit and 10 -bit addressing  \n\uf0b7 Multi -master arbitration support  \n\uf0b7 Clock stretch ing \n\uf0b7 Up to 1 MHz data transfer speed  \n\uf0b7 General call support  \n\uf0b7 Optionally delaying input or output data, or both  \n\uf0b7 Optional FIFO mode  \n\uf0b7 Transmit FIFO size is 10 bits x 16 bytes, receive FIFO size is 10 bits x 32 bytes  \nFor further information on the User I2C, refer t o CrossLink I2C Hardened IP Usage Guid e (FPGA -TN-02019) . \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  25 \n3.9. Programming and Configuration  \nCrossLink is a SRAM -based programmable logic device that includes an internal Non -Volatile Con figuration Memory \n(NVCM), as well as flexible SPI and I2C configuration modes. CrossLink provides four modes for loading the \nconfiguration data into the SRAM memory.  \n\uf0b7 Self-Download (NVCM) mode  – CrossLink retrieves bitstream f rom internal NVCM  \n\uf0b7 Master SPI mo de – CrossLink retrieves bitstream from an external SPI Flash  \n\uf0b7 Slave SPI mode  – System microprocessor writes  bitstream  to CrossLink through SPI port  \n\uf0b7 Slave  I2C mode  – System microprocessor writes  bitstream  to CrossLink through I2C port  \nCrossLink provides a s et of sysCONFIG I/O pins to program and configure the FPGA. The sysCONFIG pins are grouped \ntogether to create ports (I2C, SSPI or MSPI) that are used to interact with the FPGA for programming, configuration, and \naccess of resources inside the FPGA. The sys CONFIG pins ( Table 3.9) in a configuration group may be active and used \nfor programming the FPGA or they can be reconfigured to act as general purpose I/Os.  \nTable 3.9. CrossLink sysCONFIG Pins  \nPin Name  Associated sysCONFIG Port  \nCRESETB  Self Download Mode /SSPI/MSPI/I2C \nCDONE  Self Download Mode /SSPI/MSPI/I2C \nSPI_SCK/MCK/SDA  SSPI/MSPI/I2C \nSPI_SS/CSN/SCL  SSPI/MSPI/I2C \nMOSI  SSPI/MSPI  \nMISO  SSPI/MSPI  \n \nAs external power ramps up, a Power On Reset (POR) circuit inside the FPGA becomes active. When POR conditions are \nmet, the POR circuit releases an internal reset strobe, allowing the device to begin its initialization process. After \nCrossLink drives CDONE low, CrossLink en ters the memory initialization phase where it clears all of the SRAM memory \ninside the FPGA. CrossLink remains in initialization state until the CRESETB pin is deasserted or after SSPI/SI2C activation \ncode is received.  \n\uf0b7 After CRESETB goes from low to high,  the Configuration Logic puts the device into master auto booting mode \nwhere it boots either from the internal NVRAM or an external SPI boot PROM.  \n\uf0b7 Holding the CRESETB low postpones the master auto booting event and allows the slave configuration ports (Sla ve \nSPI or Slave I2C) to detect a ‘Slave Active’ condition where the SPI or I2C Master sends an Activation Key code to \nCrossLink . An external SPI Master or I2C Master needs to write the Activation Key to the FPGA while CRESETB is \nheld LOW and within 9.5 ms from V cc min during power up to enter into one of the slave configuration modes.  \n\uf0b7 Sources should not drive output to CrossLink until configuration has been completed to ensure CrossLink is in a \nknown state.  \nIn addition to the flexible configuration modes, t he CrossLink configuration engine supports the following special \nfeatures:  \n\uf0b7 TransFR (Transparent Field Reconfiguration) allowing users to update logic in field without interrupting system \noperation by freezing I/O states during configuration  \n\uf0b7 Dual -Boot Suppo rt for primary and golden bitstreams provides automatic recovery from configuration failures  \n\uf0b7 Security and One -Time Programmable (OTP) modes protect bitstream integrity and prevent readback  \n\uf0b7 64-bit unique TraceID per device  \nFor more information,  refer to CrossLink Programming and Configuration Usage Guid e (FPGA -TN-02014) .  \n \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n26  FPGA -DS-02007 -1.5 \n4. DC and Switching Characteristics  \n4.1. Absolute Maximum Ratings  \nTable 4.1. Absolute Maximum Ratings  1, 2, 3 \nSymbol  Parameter  Min Max  Unit  \nVCC Core Supply Voltage  –0.5 1.32  V \nVCCGPLL PLL Supply Voltage  –0.5 1.32  V \nVCCAUX  Auxiliary Supply Voltage for Bank 1, 2 and NVCM - @ 2.5 V4 –0.5 2.75  V \nAuxiliary Supply Voltage for Ba nk 1, 2 and NVCM - @ 3.3 V4 –0.5 3.63  V \nVCCIO I/O Driver Supply Voltage for Banks 0, 1, 2  –0.5 3.63  V \n— Input or I/O Transient Voltage Applied  –0.5 3.63  V \nVCCA_DPHY x \nVCCPLL_DPHY  \nVCCMU_DPHY 1 MIPI D -PHY Supply Voltages  –0.5 1.32  V \n— Voltage Applied on M IPI D -PHY Pins  –0.5 1.32  V \nTA Storage Temperature (Ambient)  –65 150 °C \nTJ Junction Temperature (TJ)  — +125  °C \nNotes : \n1. Stress above those listed under the “Absolute Maximum Ratings” may cause permanent damage to the device. Functional \noperation of the  device at these or any other conditions above those indicated in the operational sections of this specification is \nnot implied.  \n2. Compliance with the Lattice Thermal Manageme nt document is required.  \n3. All voltages referenced to GND.  \n4. VCCAUX  must be set to 2.5 V when an external I2C Master or SPI Master is used to program CrossLink’s NVCM. This restriction is \nnot applicable for read access of the NVCM, such as Self -Download Mode,  where the NVCM is already programmed and \nCrossLink retrieves the bitstream from the NVCM and programs it to the SRAM memory.  \n4.2. Recommended Operating Conditions  \nTable 4.2. Recommended Operating Conditions  1, 2 \nSymbol  Parameter  Min Max  Unit  \nVCC Core Supply Voltage  1.14  1.26  V \nVCCGPLL PLL Supply Voltage  1.14  1.26  V \nVCCAUX  Auxiliary Supply Voltage for Bank 1, 2 and NVCM - @ 2.5 V3 2.375  2.625  V \nAuxiliary Supply Voltage for Bank 1, 2 and NVCM - @ 3.3 V3 3.135  3.465 V \nVCCIO 0 I/O Driver Supply Voltage for Bank 0  1.71 3.465  V \nVCCIO1/2 I/O Dr iver Supply Voltage for Bank 1, 2 1.14  3.465  V \nTJIND Junction Temperature, Industrial Operation  –40 100 °C \nD-PHY External Power Supply  \nVCCA_DPHYx  Analog Supply Voltage for D -PHY 1.14  1.26  V \nVCCPLL_DPHYx  PLL Supply voltage for D -PHY 1.14  1.26  V \nVCCMU_DPHY1  Supply for V CCA_DPHY1 and V CCPLL_DPHY1 on the WLCSP36 package  1.14  1.26  V \nNotes : \n1. For Correct Operation, all supplies must be held in their valid operation range.  \n2. Like pow er supplies , must be tied together if they are at the same supply voltage.  Follow the noise filtering recommendations in \nCrossLink Hardware Checklis t (FPGA -TN-02013) . \n3. VCCAUX  must be  set to 2.5 V when an external I2C Master or SPI Master is used to program CrossLink’s NVCM. This restriction is \nnot applicable for read access of the NVCM , such as Self -Download Mode , where the NVCM is already programmed and \nCrossLink retrieves the bitstr eam from the NVCM and programs it to the SRAM memory.  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  27 \n4.3. Power Supply Ramp Rates  \nTable 4.3. Power Supply Ramp Rates * \nSymbol  Parameter  Min Max  Unit  \ntRAMP Power supply ra mp rates for all power supplies  0.6 10 V/ms  \n*Note : Assume monotonic ramp rates.  \n4.4. Power -On-Reset Voltage Levels  \nTable 4.4. Power -On-Reset Voltage Levels  1, 3, 4 \nSymbol  Parameter  Min Max  Unit  \nVPORUP  Power -On-Reset ramp up trip point \n(Monitoring V CC, VCCIO0, and  VCCAUX ) VCC 0.62  0.93  V \nVCCIO02 0.87  1.50  V \nVCCAUX  0.90  1.53  V \nVPORDN  Power -On-Reset ramp down  trip point \n(Monitoring V CC, VCCIO0, and  VCCAUX ) VCC — 0.79  V \nVCCIO02 — 1.50  V \nVCCAUX — 1.53  V \nNotes:  \n1. These POR ramp up trip points are onl y provided for guidance. Device operation is only characterized for power supply voltages \nspecified under recommended operating conditions.  \n2. Only V CCIO0 (Config Bank) h as a Power -On-Reset ramp up trip point. All other VCCIOs do not have Power -On-Reset ramp up \ndetection.  \n3. VCCIO supplies  should be powered -up before or together with the VCC and V CCAUX  supplies.  \n4. Configuration starts after V CC, VCCIO0 and V CCAUX  reach V PORUP . For details, see tCONFIGURATION time  in Table 4.21 on page 42.  \n4.5. ESD Performance  \nRefer to the LIFMD Product Family Qualification Summary for complete qualification data, including ESD  performance.  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n28  FPGA -DS-02007 -1.5 \n4.6. DC Electrical Characteristics  \nOver recommended operating conditions.  \nTable 4.5. DC Electrical Characteristics  \nSymbol  Parameter  Condition  Min Typ Max  Unit  \nIIL, IIH1, 4, 5 Input or I/O Leakage  0 ≤ V IN ≤ VCCIO  −10 — +10 µA \nIPU4 Internal Pull -Up Current  VCCIO  = 1.8 V between 0 ≤ V IN ≤ 0.65 * V CCIO  −3 — −31 µA \nVCCIO  = 2.5 V between 0 ≤ V IN ≤ 0.65 * V CCIO −8 — −72 µA \nVCCIO  = 3.3 V between 0 ≤ V IN ≤ 0.65 * V CCIO −11 — −128 µA \nC12 I/O Capacitance2 VCCIO = 3.3 V, 2.5 V, 1.8 V, 1.2 V,  \nVCC = 1.2 V , VIO = 0 to V IH (MAX)  — 6 — pF \nC22 Dedicated Input \nCapacitance2 VCCIO = 3.3 V, 2.5 V, 1.8 V, 1.2 V,  \nVCC = 1.2 V , VIO = 0 to V IH (MAX)  — 6 — pF \nC32 MIPI D -PHY High Speed \nI/O Capacitance  VCCIO = 2.5V,V CC = 1.2V, V CC*_DPHY = 1.2V , V IO \n= 0 to V IH (MAX)  — 5 — pF \nVHYST3 Hysteresis for Single -\nEnded Inputs  VCCIO = 3.3 V, 2.5 V, 1.8 V  \nVCC = 1.2 V, V IO = 0 to V IH (MAX)  — 200 — mV \nNotes:  \n1. Input or I/O leakage current is measured with the pin configured as an input or as an I /O with the output driver tristated. It is \nnot measured with the output driver active. Bus maintenance circuits are disabled.  \n2. TA = 25 oC, f = 1.0 MHz.  \n3. Hysteresis is not available for V CCIO = 1.2  V. \n4. Weak pull -up setting. Programmable pull -up resistors on Ba nk 0 will see higher current. Refer to  CrossLink sysI/O Usage Guid e \n(FPGA -TN-02016)  for details  on programmable pull -up resistors.  \n5. Input pins are clamped to V CCIO and GND by a diode . When input is higher than V CCIO, or lower than GND, the Input Leakage  \ncurrent will be higher than the I IL and I IH. \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  29 \n4.7. CrossLink  Supply Current  \nOver recommended operating conditions.  \nTable 4.6. CrossLink Supply Current  \nSymbol  Parameter  Typ Unit  \nNormal Operation  1 \nICC Vcc Power Supply Current  7 mA \nICCPLL PLL Power Supply Current  50 µA \nICCAUX  Auxiliary Power Supply Current for Bank 1, 2 and NVCM Programming Supply Current  3 mA \nICCIO x Bank  x Power Supply Curren t (per Bank)  60 µA \nICCA_DPHYx  VCCA_DPHYx Power Supply Current  8.5 mA \nICCPLL_DPHYx  VCCPLL_DPHYx Power Supply Current  1.5 mA \nICCMLL_DPHYx  VCCA_DPHY 1 & V CCPLL_DPHY1  Power Supply Operation Current for WLCSP36  Package  10 mA \nStandby Current2 \nICC_STDBY  Vcc Power Supply Standby Current  4 mA \nICCPLL _STDBY  PLL Power Supply Standby Current  10 µA \nICCAUX _STDBY  Auxiliary Power Supply Current for Bank 1, 2 and NVCM Programming Supply Standby Current  0.2 mA \nICCIO x_STDBY  Bank Power Supply Standby Current (per Bank)  6 µA \nICCA_DPHYx _STDBY  VCCA_DPHYx Power Supply Standby Current  6 µA \nICCPLL_DPHYx _STDBY  VCCPLL_DPHYx Power Supply Standby Current  4 µA \nICCMLL_DPHYx _STDBY  VCCA_DPHY 1 & V CCPLL _DPHY1 Power Supply Static Current for WLCSP36  Package  10 µA \nSleep /Power Down  Mode  Current  3 \nICC_SLEEP  Vcc Power Supply Sleep Current  0.2 mA \nICCPLL_SLEEP  PLL Power Supply Current  10 µA \nICCAUX_SLEEP  Auxiliary Power Supply Current for Bank 1, 2 and NVCM Programming Supply Current  20 µA \nICCIOx_SLEEP  Bank Power Supply Current (per Bank)  6 µA \nICCA_DPHY_SLEEP  VCCA_DPHYx  Power  Supply Sleep Current  6 µA \nICCPLL_DPHY_SLEEP  VCCPLL_DPHYx Power  Supply Sleep Current  4 µA \nICCAMLL_DPHYx_SLEEP  VCCA_DPHY1 & VCCPLL_DPHY1 Power Supply Static Current for WLCSP36 Package  10 µA \nNotes:  \n1. Normal Operation  \n2:1 MIPI CSI -2 Image Sensor Aggregator Bridge design  under the following conditions : \na. TJ = 25  °C, all power supplies at nominal voltage s. \nb. Typical processed device  in csfBGA81 package . \nc. To determine power for all other applications and operating conditions, u se Power Calculator in Lattice Diamond design \nsoftware  \n2. Standby Operation  \nA typically processed device in csfBGA81 package with blank pattern programmed, under the following conditions : \na. All outputs are tri -stated, all inputs are held at either V CCIO, or GND . \nb. All clock inputs are at 0 MHz.  \nc. TJ = 25  °C, all power supplies at nominal voltages.  \nd. No pull -ups on I/O.  \n3. Sleep/Power Down Mode  \n2:1 MIPI CSI -2 Image Sensor Aggregator Bridge design under  the following conditions : \na. Design is put into Sleep/Power Down Mode wit h user logic powers down D -PHY, and enters into Sleep Mode in PMU . \nb. TJ = 25  °C, all power supplies at nominal voltage s. \nc. Typical processed device  in csfBGA81 package . \n4. For ucfBGA64 package  \na. VCCA_DPHY0  and V CCA_DPHY1  are tied together as V CCA_DPHY x. \nb. VCCPLL_DPHY 0 and V CCPLL_DPHY1  are tied together as V CCPLL_DPHY x. \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n30  FPGA -DS-02007 -1.5 \n5. For WLCS36 package  \na. VCCGPLL  and V CCIO1 (Bank 1) are tied together to V CC. \nb. VCCPLL_DPHY 1 and V CCA_DPHY 1 are tied together as V CCMU_DPHY 1. \n6. To determine the CrossLink start -up peak current, use the Power Cal culator tool in the Lattice Diamond design software . \n4.8. Power Management Unit ( PMU ) Timing  \nTable 4.7. PMU Timing * \nSymbol  Parameter  Device  Max  Unit  \ntPMUWAKE  Time for PMU to wake from Sleep mode  All Devices  0.5 ms \n*Note : For details on PMU usage, refer to Power Management and Calculation for CrossLink Device s (FPGA -TN-02018) . \n4.9. sysI/O Recommended Operating Conditions   \nTable 4.8. sysI/O Recommended Operating Conditions1 \nStandard  VCCIO \nMin Typ Max  \nLVCMOS33/LVTTL33  3.135  3.30  3.465  \nLVCMOS25  2.375  2.50  2.625  \nLVCMOS18  1.710  1.80  1.890  \nLVCMOS12  (Output only)  2 1.140  1.20  1.260  \nsubLVD S (Input only ) 1.710  1.80  1.890  \n2.375  2.50  2.625  \n3.135  3.30  3.465  \nSLVS 200 (Input only)  3 1.140  1.20  1.260  \n1.710  1.80  1.890  \n2.375  2.50  2.625  \n3.135  3.30  3.465  \nLVDS (Input only)  1.710  1.80  1.890  \n2.375  2.50  2.625  \n3.135  3.30  3.465  \nLVDS (Output only)  2.375  2.50 2.625  \nMIPI (Input only)  1.140  1.20  1.260  \nNote s:  \n1. For input voltage compatibility, refer to  CrossLink sysI/O Usage Guid e (FPGA -TN-02016) . \n2. For VCCIO1 and VCCIO2 only.  \n3. For SLVS 200/MIPI interface I/O placement, see the Programmable I/O Banks  section.  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  31 \n4.10. sysI/O Single -Ended DC Electrical Characteristics  \nTable 4.9. sysI/O Single -Ended DC Electrical Characteristics  \nInput/Output \nStandard  VIL VIH VOL Max \n(V) VOH Min \n(V) IOL \n (mA)  IOH  \n(mA)  Min (V)  Max (V)  Min (V)  Max (V)  \nLVCMOS33/ \nLVTTL33  –0.3 0.8 2.0 VCCIO+0.2  0.40  VCCIO − 0.4 8 –8 \n0.20  VCCIO − 0.2 0.1 –0.1 \nLVCMOS25  –0.3 0.7 1.7 VCCIO+0.2  0.40  VCCIO − 0.4 6 –6 \n0.20  VCCIO − 0.2 0.1 –0.1 \nLVCMOS18  –0.3 0.35 V CCIO 0.65 V CCIO VCCIO+0.2  0.40  VCCIO − 0.4 4 –4 \n0.20  VCCIO − 0.2 0.1 –0.1 \nLVCMOS12  \n(Output only) — — — — 0.40  VCCIO − 0.4 2 –2 \n0.20  VCCIO − 0.2 0.1 –0.1 \n \n4.11. sysI/O Diffe rential Electrical Characteristics  \n4.11.1.  LVDS/subLVDS/SLVS 200 \nOver recommended operating conditions.  \nTable 4.10. LVDS/subLVDS 1/SLVS 200 1, 2 \nParameter  Description  Test Conditions  Min Typ Max  Unit \nVINP, VINN Input Vo ltage  — 0.00  — 2.40  V \nVCM Input Common Mode Voltage  Half the sum of the two inputs  0.05  — 2.35  V \nVTHD(LVDS)  Differential Input Threshold  ǀVINP - VINNǀ 100 — — mV \nVTHD(subLVDS)  Differential Input Threshold  ǀVINP - VINNǀ 90 — — mV \nVTHD(SLVS 200) Differential Input Threshold  ǀVINP - VINNǀ 70 — — mV \nIIN Input Current  Normal Mode  −10 — 10 µA \nStandby Mode  −10 — 10 µA \nVOH Output High Voltage  for V OP or V OM RT = 100 Ω  — 1.43  1.60  V \nVOL Output Low Voltage for V OP or V OM RT = 100 Ω  0.90  1.08  — V \nVOD Output Voltage Differential  |VOP - VOM|, RT = 100 Ω  250 350 450 mV \n∆VOD Change in V OD between High and \nLow — — — 50 mV \nVOS Output Voltage Offset  (Common \nMode Voltage)  \n (VOP + V OM)/2, RT = 100 Ω  1.125  1.250  1.375  V \n∆VOS Change in V OS between H and L  — — — 50 mV \nISAB Output Short Circuit Current  VOD = 0 V driver outputs shorted to \neach other  — — 12 mA \nNotes : \n1. Inputs only  for subLVDS and SLVS 200. \n2. For SLVS 200/MIPI interface I/O placement, see the Programmable I/O Banks  section . \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n32  FPGA -DS-02007 -1.5 \n4.11.2.  Hardened MIPI D -PHY I/Os \nTable 4.11. MIPI D -PHY  \nSymbol  Description  Min Typ Max  Unit  \nReceiver  \nHigh Speed  \nVCMRX Common -Mode Voltage  HS Receive Mode  70 — 330 mV \nVIDTH Differential Input High Threshold  — — 70 mV \nVIDTL Differential Input Low Threshold  −70 — — mV \nVIHHS Single -ended input High Voltage  — — 460 mV \nVILHS Single -ended Input Low Voltage  −40 — — mV \nVTERM -EN Single -ended Threshold for HS Termination Enable  — — 450 mV \nZID Differential Input Impedance  80 100 125 Ω \nLow Power  \nVIH Logic 1 Input  Voltage  880 — — mV \nVIL Logic 0 Input Voltage , not in ULP State  — — 550 mV \nVIL-ULPS Logic 0 Input Voltage , in ULP State  — — 300 mV \nVHYST Input Hysteresis  25 — — mV \nTransmitter  \nHigh Speed  \nVCMTX HS Transmit Static Common Mode Voltage  150 200 250 mV \nVOD HS Transmit Differential Voltage  140 200 270 mV \nVOHHS HS Single -ended Output High Voltage  — — 360 mV \nZOS Single -ended Output Impedance  40 50 62.5  Ω \nΔZOS Single -ended Output Impedance Mismatch  — — 10 % \nLow Power  \nVOH Output High Voltage  1.1 1.2 1.3 V \nVOL Output Low Voltage  −50 — 50 mV \nZOLP Output Impedance in LP Mode  110 — — Ω \n \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  33 \n4.12. CrossLink  Maximum General Purpose I/O Buffer Speed  \nOver recommended operating conditions . \nTable 4.12. CrossLink  Maximum I/O Buffer Speed  \nBuffer  Description  Max  Unit \nMaximum Input Frequency  \nLVDS25  LVDS, V CCIO = 2.5 V, csfBGA81, ctfBGA80, ckfBGA80,  \nucfBGA64 packages  600 MHz  \nLVDS, V CCIO = 2.5 V, WLCSP36 package  500 MHz  \nsubLVDS  subLVDS, V CCIO = 2.5 V, csfBGA81, ctfBGA80, ckfBGA80,  \nucfBGA64 packages  600 MHz  \nsubLVDS, V CCIO = 2.5 V, WLCSP36 package  500 MHz  \nMIPI D -PHY (HS)6 MIPI D -PHY, csfBGA81, ctfBGA80, ckfBGA80,  ucfBGA64  \npackages  600 MHz  \nMIPI D -PHY, WLCSP36 package  500 MHz  \nMIPI D -PHY (LP)  MIPI D -PHY, csfBGA81, ctfBGA80, ckfBGA80,  ucfBGA64  \npackages  5 MHz  \nMIPI D -PHY, WLCSP36 package  5 MHz  \nSLVS 200 SLVS 200, VCCIO=2.5 V, csfBGA81, ctfBGA80, ckfBGA80,  \nucfBGA64 packages  600 MHz \nSLVS 200, VCCIO=2.5 V,  WLCSP36 package  500 MHz  \nLVCMOS33/LVTTL33  LVCMOS/LVTTL , VCCIO = 3.3 V  300 MHz  \nLVCMOS25D  Differential LVCMOS, V CCIO = 2.5 V  300 MHz  \nLVCMOS25  LVCMOS, V CCIO = 2.5 V  300 MHz  \nLVCMOS18  LVCMOS, V CCIO = 1.8 V  155 MHz  \nMaximum Output F requency  \nLVDS25  LVDS, V CCIO = 2.5 V, csfBGA81, ctfBGA80, ckfBGA80,  \nucfBGA64 packages  600 MHz  \nLVDS, V CCIO = 2.5 V, WLCSP36 package  500 MHz  \nLVCMOS33/LVTTL33  LVCMOS/LVTTL , VCCIO = 3.3 V  300 MHz  \nLVTTL33D  Differential LVTTL, V CCIO = 3.3 V  300 MHz  \nLVCMOS33 D Differential LVCMOS, 3.3 V  300 MHz  \nLVCMOS25  LVCMOS, 2.5 V  300 MHz  \nLVCMOS25D  Differential LVCMOS, 2.5 V  300 MHz  \nLVCMOS18  LVCMOS, 1.8 V  155 MHz  \nLVCMOS12  LVCMOS , VCCIO 1/2 = 1.2 V  70 MHz  \nNotes : \n1. These maximum speeds are characterized but not tested on ev ery device.  \n2. Maximum I/O speed for differential output standards emulated with resistors depends on the layout.  \n3. LVCMOS timing is measured with the load specified in Table 4.22. \n4. Actual system operation may vary depen ding on user logic implementation.  \n5. Maximum data rate equals two times the clock rate when utilizing DDR.  \n6. This is the maximum MIPI D -PHY input rate on the programmable I/O banks 1 and 2. The hardened MIPI D -PHY input and \noutput rates are described in Hardened MIPI D -PHY Performance  section . For SLVS 200/MIPI interface I/O placement, see the \nProgrammable I/O Banks  section . \n7. To ensure the MIPI Rx interface is implemented optimall y in the FPGA fabric with the Programmable I/Os, follow the guidelines \nof assigning I/Os to the bank for the MIPI Rx inputs: When an SLVS200/MIPI Rx interface is placed in Bank 1 or 2, do not plac e \nLVCMOS outputs on both Banks 1 and 2.  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n34  FPGA -DS-02007 -1.5 \n4.13. CrossLink External S witching Characteristics  \nTable 4.13. CrossLink  External Switching Characteristics  4, 5 \nParameter  Description  Conditions  –6 Unit Min Max  \nClocks  \nPrimary Clock  \nfMAX_PRI  Frequency for Primary Clock Tree  — — 150 MHz  \ntW_PRI  Clock Pulse Width for Primary Clock  — 0.8 — ns \ntSKEW_PRI  Primary Clock Skew Within a Clock  — — 450 ps \nEdge Clock  \nfMAX_EDGE  Frequency for Edge Clock Tree  — — 600 MHz  \ntW_EDGE  Clock Pulse Width for Edge Clock  — 0.783  — ns \ntSKEW_EDGE  Edge Clock Skew Within a Bank  — — 120 ps \nGeneric S DR In terface  1 \nGeneral Purpose I/O Pin Parameters Using Clock Tree Without PLL  \ntCO Clock to Output – PIO Input Register  — — 6.0 ns \ntSU Clock to Data Setup – PIO Input \nRegister  — −0.90  — ns \ntHD Clock to Da ta Hold  – PIO Input Register  — 1.82  — ns \ntSU_DELAY  Clock to Data Setup – PIO Input \nRegister  with Input Delay for zero t HD With data input delay \nfor hold time = 0  1.25 — ns \ntHD_DELAY  Clock to Data Hold  – PIO Input Register  \nwith Input Delay for zero t HD With data input delay \nfor hold time = 0  0 — ns \nGeneral Purpose I/O Pin Parameters Using Clock Tree With PLL  \ntCO Clock to Output – PIO Input Register  — — 5.2 ns \ntSU Clock to Data Setup – PIO Input \nRegister  — 0.20 — ns \ntHD Clock to Data Hold – PIO Input Re gister  — 1.01  — ns \ntSU_DELAY  Clock to Data Setup – PIO Input \nRegister with Input Delay for zero t HD \n With data input delay \nfor hold time = 0  1.70  — ns \ntHD_DELAY  Clock to Data Hold – PIO Input Register \nwith Input Delay for zero t HD With data input delay \nfor hold time = 0  0 — ns \nGeneric DDR In terfaces  2 \nGeneric DDRX8  or DDRX4  or DDRX2  I/O with Clock and Data Centered at General Purpose Pins (GDDRX8_RX/TX.ECLK. Centered \nor GDDRX4_RX/TX.ECLK.Centered  or GDDRX2_RX/TX.ECLK.Centered ) \ntSU_GDDRX 2_4_8_CENTERED  Input Data Set -Up Before CLK  Rising \nand Falling edges  — 0.167  — ns \ntHD_GDDRX 2_4_8_CENTERED  Input Data Hold After CLK  Rising and \nFalling edges  — 0.167  — ns \ntDVB_GDDRX 2_4_8_CENTERED  Output Data Valid Before CLK Output  \nRising and Falling edges  Data Rate = 1.2 Gb/s6 0.297  — ns \nOther Data Rates6 −0.120  — ns+1/2UI  \ntDVA_GDDRX 2_4_8_CENTERED  Output Data Valid After CLK Output  \nRising and Falling edges  Data Rate = 1.2 Gb /s6 0.297  — ns \nOther Data Rates6 −0.120  — ns+1/2UI  \nfMAX_GDDRX 2_4_8_CENTERED  Frequency for ECLK3 csfBGA81, ctfBGA80, \nckfBGA80, ucfB GA64  \nGDDRX2  — 300 MHz  \ncsfBGA81, ctfBGA80, \nckfBGA80, ucfBGA64  \nGDDRX4 and GDDRX8  — 600 MHz  \nWLCSP36  \nGDDRX2  — 250 MHz  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  35 \nTable 4.13. CrossLink  External Switching Characteristics  4, 5(Continued ) \n Parameter  Descriptio n Conditions  –6 Unit  Min Max  \nGeneric DDR Interfaces  2 \nGeneric DDRX8 or DDRX4  or DDRX2 I/O with Clock and Data Centered at General Purpose Pins (GDDRX8_RX/TX.ECLK.Centered \nor GDDRX4_RX/TX.ECLK.Centered or GDDRX2_RX/TX.ECLK.Centered)  \n  WLCSP36  \nGDDRX4  and GDDRX8  — 500 MHz  \nGeneric DDRX1 I/O with Clock and Data Centered at General Purpose Pins (GDDRX1_RX/TX. SCLK .Centered ) \ntSU_GDDRX1 _CENTERED  Input Data Set -Up Before CLK \nRising and Falling edges  \n — 0.917  — ns \ntHD_GDDRX1 _CENTERED  Input Data Hold After C LK Rising \nand Falling edges  — 0.917  — ns \ntDVB_GDDRX1 _CENTERED  Output Data Valid Before CLK \nOutput Rising and Falling edges  Data Rate =  \n300 Mb/s  1.217  — ns \nOther Data Rates  -0.450  — ns+1/2UI  \ntDVA_GDDRX1 _CENTERED  Output Data Valid After CLK \nOutput Risin g and Falling edges  Data Rate =  \n300 Mb/s  1.217  — ns \nOther Data Rates  -0.450  — ns+1/2UI  \nfMAX_GDDRX1 _CENTERED  Frequency for PCLK3 — — 150 MHz  \nGeneric DDRX8 or DDRX4 or DDRX2 I/O with Clock and Data Aligned at General Purpose Pins (GDDRX8_RX/TX.ECLK.Alig ned or \nGDDRX4_RX/TX.ECLK.Aligned or GDDRX2_RX/TX.ECLK. Aligned) \ntSU_GDDRX2_4_8_ALIGNED  Input Data Valid After CLK  Rising \nand Falling edges  Data Rate =  \n1.2 Gb/s6 — 0.188  ns \nOther Data Rates6 — −0.229  ns+1/2UI   \ntHD_GDDRX2_4_8_ALIGNED  Input Data Hold After CLK  Rising \nand Falling edges  Data Rate =  \n1.2 Gb/s6 0.646  — ns \nOther Data Rates6 0.229  — ns+1/2UI  \ntDIA_GDDRX2_4_8_ALIGNED  Output Data Invalid After CLK \nRising and Falling edges  Output  — — 0.120  ns \ntDIB_GDDRX2_4_8_ALIGNED  Output Data Invalid Before CLK \nOutput  Rising and Falling edges  — — 0.120  ns \nfMAX_GDDRX2_4_8_ALIGNED  Frequency for ECLK3 csfBGA81, ctfBGA80,  \nckfBGA80, ucfBGA64  \nGDDRX2  — 300 MHz  \ncsfBGA81, ctfBGA80,  \nckfBGA80,  ucfBGA64  \nGDDRX4 and GDDRX8  — 600 MHz  \nWLCSP36  \nGDDRX2  — 250 MHz  \nWLCSP36  \nGDDRX4 and GDDRX8  — 500 MHz  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n36  FPGA -DS-02007 -1.5 \nTable 4.13. CrossLink  External Switching Characteristics  4, 5(Continued ) \nParameter  Description  Conditions  –6 Unit  Min Max  \nGeneric DDR Interfaces  2 \nGeneric DDRX1 I/O with Clock and Data Aligned at General Purpose Pins (GDDRX1_RX/TX. SCLK. Aligned)  \ntSU_GDDRX1_ALIGNED  Input Data Valid After CLK Risi ng \nand Falling edges  Data Rate =  \n300 Mb/s  — 0.750  ns \nOther Data Rate s — -0.917  ns+1/2UI  \ntHD_GDDRX1_ALIGNED  Input Data Hold After CLK Rising \nand Falling edges  Data Rate =  \n300 Mb/s  2.583  — ns \nOther Dat a Rates  0.916  — ns+1/2UI  \ntDIA_GDDRX1 _ALIGNED  Output Data Invalid After CLK \nRising and Falling edges  Output  — — 0.450  ns \ntDIB_GDDRX1 _ALIGNED  Output Data Invalid Before CLK \nOutput Rising and Falling edges  — — 0.450  ns \nfMAX_GDDRX1 _ALIGNED  Frequency for ECLK3 — — 150 MHz  \nGeneral Purpose I/O MIPI D -PHY Rx with 1:8 or 1:16 Gearing  \ntSU_GDDRX _MP Input Data Set -Up Before CLK  900 Mb/s <  Data Rate ≤ \n1.2 Gb/s &  \nVIDTH = 140 mV  \nVIDTL = -140 mV  0.200  — UI \n600 Mb/s < Data Rate \n≤ 900 M b/s &  \nVIDTH = 140 mV  \nVIDTL = -140 mV  0.150  — UI \nData Rate ≤ 600 Mb/s  & \nVIDTH = 70 mV  \nVIDTL = -70 mV  0.150  — UI \ntHD_GDDRX_MP  Input Data Hold After CLK  900 Mb/s <  Data Rate ≤ \n1.2 Gb/s &  \nVIDTH = 140 mV  \nVIDTL = -140 mV  0.200  — UI \n600 Mb/s < Data Rate ≤ \n900 M b/s &  \nVIDTH = 140 mV  \nVIDTL = -140 mV  0.150  — UI \nData Rate ≤ 600 Mb/s  & \nVIDTH = 70 mV  \nVIDTL = -70 mV  0.150  — UI \nfMAX_GDDRX _MP Frequency for ECLK3 csfBGA81, ctfBGA80, \nckfBGA80,  ucfBGA64  — 600 MHz  \nWLCSP36  — 500 MHz  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  37 \nTable 4.13. CrossLink  External Switching Characteristics  4, 5 Continued ) \nParameter  Description  Conditions  –6 Unit  Min Max  \nGeneric DDRX71 o r DDRX141 Inputs (GDDRX71_RX.ECLK or GDDRX141_RX.ECLK)  \ntRPBi_DVA  Input Valid Bit "i" switching from \nCLK Rising Edge  \n("i" = 0 to 6, 0 aligns with CLK)  — — 0.3 UI \n— — −0.222  ns+ \n(i+ 1/2)*UI  \ntRPBi_DVE  Input Hold Bit "i" switching from \nCLK Rising Edge  \n("i" = 0 to 6, 0 aligns with CLK)  — 0.7 — UI \n— 0.222  — ns+ \n(i+ 1/2)*UI  \nfMAX_RX71_141  DDR71/DDR141 ECLK Frequency3 csfBGA81, ctfBGA80, \nckfBGA80,  ucfBGA64,  \nWLCSP36  — 450 MHz  \nGeneric DDR Interfaces  2 \nGeneric DDRX71 Outputs with Clock and Data Aligned at Pin (GDDRX71_TX.ECLK)  \ntTPBi _DOV Data Output Valid Bit "i" switching \nfrom CLK Rising Edge ("i" = 0 to 6, \n0 aligns with CLK)  — — 0.143  ns+i*UI  \ntTPBi _DOI Data Output Inva lid Bit "i" \nswitching from CLK Rising Edge ("i" \n= 0 to 6, 0 aligns with CLK)  — −0.143  — ns+i*UI  \ntTPBi _skew_UI  Tx skew in UI  — — 0.15  UI \nfMAX_TX71  DDR71 ECLK Frequency3 csfBGA81,  \nctfBGA80,  ckfBGA80,  \nucfBGA64  — 525 MHz  \nWLCSP36  — 500 MHz  \nGeneric DDRX141 Outputs with Clock and Data Aligned at Pin (GDDRX141_TX.ECLK)   \ntTPBi _DOV Data  Output Valid Bit "i" switching \nfrom CLK Rising Edge ("i" = 0 to 6, \n0 aligns with CLK)  All Devices  — 0.125  ns+i*UI  \ntTPBi _DOI Data Output Invalid Bit "i" \nswitching from CLK Rising Edge ("i" \n= 0 to 6, 0 aligns with CLK)  All Devices  −0.125  — ns+i*UI \ntTPBi _skew_UI  TX skew in UI  All Devices  — 0.15  UI \nfMAX_TX 141 DDR141 ECLK Frequency  3 csfBGA81,  \nctfBGA80,  ckfBGA80,  \nucfBGA64  — 600 MHz  \nWLCSP36  — 500 MHz  \nNotes : \n1. General I/O timing numbers based on LVCMOS 2.5, 0 p F load.  \n2. Generic DDRX8, DDRX71 and DDRX141 timing  numbers based on LVDS I/O.  \n3. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.  \n4. These numbers are generated using best case PLL located.  \n5. All numbers are generated with the Lattice Diamond design  software.  \n6. Maximu m data rate for GDDRX2 mode is 5 00 Mbps  for WLCSP36 package and 600 Mbps for all other packages . \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n38  FPGA -DS-02007 -1.5 \ntSU/tDVBDQRx CLK (in)\nRx DATA (in)\ntHD/tDVADQtSU/tDVBDQ\ntHD/tDVADQ \nFigure 4.1. Receiver RX.CLK.Centered Waveforms  \ntSURx CLK (in)\nRx DATA (in)\ntHDtSU\ntHD1/2 UI 1/2 UI\n1 UI\n \nFigure 4.2. Receiver RX.CLK.Aligned Input Waveforms  \n \n \n \n \n \n \n Tx CLK (out)\nTx DATA (out)\ntDVB1/2 UI 1/2 UI 1/2 UI 1/2 UI\ntDVAtDVB\ntDVA\n \nFigure 4.3. Transmit TX.CLK.Centered Output Waveforms  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  39 \n  \n \n \n \n \n Tx CLK (out)\nTx DATA (out)1 UI\ntDIAtDIB\n \n tDIAtDIB \nFigure 4.4. Transmit TX.CLK.Aligned Waveforms  \n \n \nFigure 4.5. DDRX71 , DDRX141  Video Timing Waveforms  \n\nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n40  FPGA -DS-02007 -1.5 \n4.14. sysCLOCK PLL Timing  \nOver recommended op erating conditions.  \nTable 4.14. sysCLOCK PLL Timing  \nParameter  Descriptions  Conditions  Min Max  Unit  \nfIN Input Clock Frequency (CLKI, CLKFB)  — 10 400 MHz  \nfPD Phase Detector Input Clock Frequency  — 10 400 MHz  \nfOUT Output Clock Frequency (CLKOP, CLKOS)  — 4.6875  600 MHz  \nfVCO PLL VCO Frequency  — 600 1200  MHz  \nAC Characteristics  \ntDT Output Clock Duty Cycle  — 45 55 % \ntPH Output Phase Accuracy  — −5 5 % \ntOPJIT1 Output Clock Period Jitter  3 fOUT ≥ 100 MHz  — 100 ps p-p \nfOUT < 100 MHz  — 0.025  UIPP  \nOutput Clock Cycle -to-Cycle Jitter  3 fOUT ≥ 100 MHz  — 200 ps p-p \nfOUT < 100 MHz  — 0.05  UIPP  \nOutput Clock Phase Jitter  fPD > 100 MHz  — 200 ps p-p \nfPD < 100 MHz  — 0.05  UIPP  \ntSPO Static Phase Offset  Divider ratio = integer  — 400 ps p-p \ntLOCK2 PLL Lock -in Time  — — 15 ms \ntUNLOCK  PLL Unlock Time  — — 50 ns \ntIPJIT Input Clock Period Jitter  fPD ≥ 20 MHz  — 500 ps p-p \nfPD < 20 MHz  — 0.02  UIPP  \ntHI Input Clock High Time  90% to 90%  0.5 — ns \ntLO Input Clock Low Time  10% to 10%  0.5 — ns \nNotes:  \n1. Jitter sample is taken over 10,000 samples for Periodic jitter, and 2,000 samples for Cycle -to-Cycle jitter of the primary PLL \noutput with  clean reference clock with no additional I/O toggling.  \n2. Output clock is valid after t LOCK for PLL reset and dynamic delay adjustment.  \n3. Period jitter and cycle -to-cycle jitter numbers are guaranteed for fPD ≥ 10 MHz. For fPD < 10 MHz, the jitter numbers may not be \nmet in certain conditions.  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  41 \n4.15. Hardened MIPI D -PHY Performance  \nTable 4.15. 1500 Mb/s MIPI_DPHY_X8_RX/TX Timing Table  (1500 Mb/s > MIPI D -PHY Data Rate > 12 00 Mb/s) * \nParameter  Description  Min Max  Unit  \ntSU_MIPIX8  Input Data Setup before CLK  0.200  — UI \ntHD_MIPIX8  Input Data Hold after CLK  0.200  — UI \ntDVB_MIPIX8  Output Data Valid before CLK Output  0.300  — UI \ntDVA_MIPIX8  Output Data Valid after CLK Output  0.300 — UI \n*Note : For WLCSP36 package, the MIPI D -PHY f max is 1200 Mb/s, for other packages, f max is 1500 Mb/s.  \nTable 4.16. 1200 Mb/s MIPI_DPHY_X4_RX/TX Timing Table (1200 Mb/s > MIPI D -PHY Data Rate > 1000 Mb/s ) \nParameter  Description  Min Max  Unit  \ntSU_MIPIX4  Input Data Setup before CLK  0.200  — UI \ntHD_MIPIX4  Input Data Hold after CLK  0.200  — UI \ntDVB_MIPIX4  Output Data Valid before CLK Output  0.300  — UI \ntDVA_MIPIX4  Output Data Valid after CLK Output  0.300  — UI \n \nTable 4.17. 1000 Mb/s MIPI_DPHY_X4_RX/TX Timing Table (1000 Mb/s > MIPI D -PHY Data Rate > 10 Mb/s)  \nParameter  Description  Min Max  Unit  \ntSU_MIPIX4  Input Data Setup before CLK  0.150  — UI \ntHD_MIPIX4  Input Data  Hold after CLK  0.150  — UI \ntDVB_MIPIX4  Output Data Valid before CLK Output  0.350  — UI \ntDVA_MIPIX4  Output Data Valid after CLK Output  0.350  — UI \n \n4.16. Internal Oscillators (HFOSC, LFOSC)  \nTable 4.18. Internal Osci llators  \nParameter  Parameter Description  Min Typ Max  Unit  \nfCLKHF  HFOSC CLKK Clock Frequency  43.2  48 52.8  MHz  \nfCLKLF LFOSC CLKK Clock Frequency  9 10 11 kHz \nDCH CLKHF  HFOSC Duty Cycle (Clock High Period)  45 50 55 % \nDCH CLKLF LFOSC Duty Cycle (Clock High Per iod) 45 50 55 % \n4.17. User I2C \nTable 4.19. User I2C 1 \nSymbol  Parameter  STD Mode  FAST Mode  FAST Mode Plus2 \nUnits  Min Typ Max  Min Typ Max  Min Typ Max  \nfscl SCL Clock \nFrequency  — — 100 — — 400 — — 10002 kHz \nTDELA Y Optional delay \nthrough delay block  — 62 — — 62 — — 62 — ns \nNotes : \n1. Refer to the I2C Specification for timing requirements . \n2. Fast Mode Plus maximum speed may be achieved by using external pull up resistor on I2C bus. Internal pull up may not be \nsufficient to support the maximum speed.  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n42  FPGA -DS-02007 -1.5 \n4.18. CrossLink  sysCONFIG Port  Timing Specifications  \nOver recommended operating conditions.  \nTable 4.20. CrossLink  sysCONFIG Port Timing Specifications  \nSymbol  Parameter  Min Max  Unit  \nAll Configuration Mode  \ntPRGM Minimum CRESETB LOW pulse width required to \nrestart configuration (from falling edge to rising edge)  145 — ns \nSlave SPI1 \nfCCLK SPI_SCK Input Clock Frequency  — 110 MHz  \ntSTSU MOSI Setup Time  0.5 — ns \ntSTH MOSI Hold Time  2.0 — ns \ntSTCO SPI_SCK Falling Edge to Valid MISO Output  — 13.3  ns \ntSCS Chip Select HIGH Time  25 — ns \ntSCSS Chip Select Setup Time  0.5 — ns \ntSCSH Chip Select Hold Time  0.5 — ns \nMaster SPI  \nfCCLK MCK Output Clock Frequency  — 52.8  MHz  \nI2C 2 \nfMAX Maximum SCL Clock Frequency (Fast -Mode Plus) — 1 MHz  \nNote s:  \n1. Refer  to CrossLink Programming and Configuration Usage Guide  (FPGA -TN-02014) , for timing requirements t o enable CrossLink  \nSSPI Mode . \n2. Refer to the I2 C specification  for timing requirements  when configur ing with I2C port . \n4.19. SRAM Configuration Time from NVCM  \nOver recommended operating conditions.  \nTable 4.21. SRAM Configuration Time from NVCM  \nSymbol  Parameter  Typ Unit  \nTCONFIGURATION  POR /CRESET_B  to Device I/O Active * 83 ms \n*Note : Before and during configuration, the I/Os are held in t ristate with  weak internal pull ups enabled. I/Os are released to user \nfunctionality when  the device has finishe d configuration . \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  43 \n4.20. Switching Test Conditions  \nFigure 4.6 shows the output test load that is used for AC testing. The specific values for resistance, capacitance,  \nvoltage, and other test conditions are listed  in Table 4.22. \nDUT VT\nR1\nR2 \nCL* \n*CL Includes Test Fixture and Probe CapacitanceTest Point\n \nFigure 4.6. Output Test Load, LVTTL and LVCMOS Standards  \nTable 4.22. Test Fixture Required Components, Non -Terminated Interfaces * \nTest Condition  R1 R2 CL Timing Ref.  VT \nLVTTL and other LVCMOS settings (L ≥ H, H ≥ L) ∞ ∞ 0 pF LVCMOS 3.3 = 1.5 V  — \nLVCMOS 2.5 = V CCIO/2 — \nLVCMOS 1.8 = V CCIO/2 — \nLVCMOS 1.2 = V CCIO/2 — \nLVCMOS 2.5 I/O (Z ≥ H) ∞ 1 MΩ 0 pF VCCIO/2 — \nLVCMOS 2.5 I/O (Z ≥ L) 1 MΩ ∞ 0 pF VCCIO/2 VCCIO  \nLVCMOS 2.5 I/O (H ≥ Z) ∞ 100 0 pF VOH – 0.10  — \nLVCMOS 2.5 I/O (L ≥ Z) 100 ∞ 0 pF VOL + 0.10  VCCIO  \n*Note : Output test conditions for all  other interfaces are determined by the respective standards.  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n44  FPGA -DS-02007 -1.5 \n5. Pinout Information  \nThe p inout  tables below correspond  to CrossLink LIF -MD6000 Pinout Version 1. 4. \nGND pins are referenced as V SS in Lattice Diamond Software.  \n5.1. WLCSP36 Pinout  \nTable 5.1. WLCSP36 Pinout  \nPin Number  Pin Function  Bank  Dual Function  Differential  \nA1 GNDMU_DPHY1  GND  — — \nA2 VCCMU_DPHY1  DPHY1  — — \nA3 DPHY1_DP2  DPHY1  — True_OF_DPHY1_DN2  \nA4 DPHY1_DN2  DPHY1  — Comp_OF_DPHY1_DP2  \nA5 VCCAUX  VCCAUX  — — \nA6 PB2C  2 MIPI_CLKT2_0  True_OF_PB2D  \nB1 DPHY1_DP0  DPHY1  — True_OF_DPHY1_DN0  \nB2 DPHY1_DP1  DPHY1  — True_OF_DPHY1_DN1  \nB3 DPHY1_DP3  DPHY1  — True_OF_DPHY1_DN3  \nB4 DPHY1_DN3  DPHY1  — Comp_OF_DPHY1_DP3  \nB5 PB16D  2 PCLKC2_1  Comp_OF_PB16C  \nB6 PB2D  2 MIPI_CLKC 2_0 Comp_OF_PB2C  \nC1 DPHY1_DN0  DPHY1  — Comp_OF_DPHY1_DP0  \nC2 DPHY1_DN1  DPHY1  — Comp_OF_DPHY1_DP1  \nC3 PB52  0 SPI_SS/CSN/SCL  — \nC4 VCC VCC — — \nC5 PB16C  2 PCLKT2_1  True_OF_PB16D  \nC6 GND  GND  — — \nD1 DPHY1_CKP  DPHY1  — True_OF_DPHY1_CKN  \nD2 PB48  0 PCLKT0_1/USER _SCL  — \nD3 PB47  0 PCLKT0_0/USER_SDA  — \nD4 CRESET_B  0 — — \nD5 PB16B  2 PCLKC2_0  Comp_OF_PB16A  \nD6 PB6B  2 — Comp_OF_PB6A  \nE1 DPHY1_CKN  DPHY1  — Comp_OF_DPHY1_CKP  \nE2 VCCIO0  0 — — \nE3 GND  GND  — — \nE4 PB50  0 MOSI  — \nE5 PB16A  2 PCLKT2_0  True_OF_PB16B  \nE6 PB6A  2 GR_PCLK2_0  True_OF_PB6B  \nF1 PB51  0 MISO  — \nF2 PB49  0 PMU_WKUPN/CDONE  — \nF3 PB53  0 SPI_SCK/MCK/SDA  — \nF4 PB12A  2 GPLLT2_0  True_OF_PB12B  \nF5 PB12B  2 GPLLC2_0  Comp_OF_PB12A  \nF6 VCCIO2  2 — — \n \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  45 \n5.2. ucfBGA64 Pinout  \nTable 5.2. ucfBGA64 Pinout  \nPin Number  Pin Function  Bank  Dual Function  Differential  \nA1 DPHY1_CKP  DPHY1  — True_OF_DPHY1_CKN  \nA2 DPHY1_CKN  DPHY1  — Comp_OF_DPHY1_CKP  \nA3 DPHY1_DP3  DPHY1  — True_OF_DPHY1_DN3  \nA4 DPHY1_DN3  DPHY1  — Comp_OF_DPHY1_DP3  \nA5 DPHY0_DN2  DPHY 0 — Comp_OF_DPHY0_DP2  \nA6 DPHY0_DP0  DPHY0  — True_OF_DPHY0_DN0  \nA7 DPHY0_CKP  DPHY0  — True_OF_DPHY0_CKN  \nA8 DPHY0_CKN  DPHY0  — Comp_OF_DPHY0_CKP  \nB1 DPHY1_DP2  DPHY1  — True_OF_DPHY1_DN2  \nB2 DPHY1_DN2  DPHY1  — Comp_OF_DPHY1_DP2  \nB3 DPHY1_DP1  DPHY1  — True_OF_DPHY 1_DN1  \nB4 DPHY1_DN1  DPHY1  — Comp_OF_DPHY1_DP1  \nB5 DPHY0_DP2  DPHY0  — True_OF_DPHY0_DN2  \nB6 DPHY0_DN0  DPHY0  — Comp_OF_DPHY0_DP0  \nB7 DPHY0_DP3  DPHY0  — True_OF_DPHY0_DN3  \nB8 DPHY0_DN3  DPHY0  — Comp_OF_DPHY0_DP3  \nC1 DPHY1_DP0  DPHY1  — True_OF_DPHY1_DN0  \nC2 DPHY1_ DN0  DPHY1  — Comp_OF_DPHY1_DP0  \nC3 PB47  0 PCLKT0_0/USER_SDA  — \nC4 VCCPLL_DPHY x DPHY  — — \nC5 VCCA_DPHY x DPHY  — — \nC6 GNDA_DPHY x GND  — — \nC7 DPHY0_DP1  DPHY0  — True_OF_DPHY0_DN1  \nC8 DPHY0_DN1  DPHY0  — Comp_OF_DPHY0_DP1  \nD1 PB34B  1 — Comp_OF_PB34A  \nD2 PB34A  1 GR_PCLK1_0  True_OF_PB34B  \nD3 PB52  0 SPI_SS/CSN/SCL  — \nD4 GND  GND  — — \nD5 VCC VCC — — \nD6 VCCAUX  VCCAUX  — — \nD7 PB16A  2 PCLKT2_0  True_OF_PB16B  \nD8 PB12A  2 GPLLT2_0  True_OF_PB12B  \nE1 PB51  0 MISO  — \nE2 CRESET_B  0 — — \nE3 PB48  0 PCLKT0_1/USER_SCL  — \nE4 VCC VCC — — \nE5 GND  GND  — — \nE6 VCCIO2  2 — — \nE7 PB16B  2 PCLKC2_0  Comp_OF_PB16A  \nE8 PB12B  2 GPLLC2_0  Comp_OF_PB12A  \nF1 PB53  0 SPI_SCK/MCK/SDA  — \nF2 PB50  0 MOSI  — \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n46  FPGA -DS-02007 -1.5 \nTable 5.2. ucfBGA64 Pinout  (Continued)  \nPin Number  Pin Function  Bank  Dual Function  Differential  \nF3 VCCIO0 0 — — \nF4 VCCIO1  1 — — \nF5 GND  GND  — — \nF6 VCCIO2  2 — — \nF7 PB6A  2 GR_PCLK2_0  True_OF_PB6B  \nF8 PB6B  2 — Comp_OF_PB6A  \nG1 PB38D  1 — Comp_OF_PB38C  \nG2 PB38C  1 — True_OF_PB38D  \nG3 PB49  0 PMU_WKUPN/CDONE  — \nG4 VCCGPLL  VCCGPLL  — — \nG5 PB29B  1 PCLKC1_0  Comp_ OF_PB29A  \nG6 PB29A  1 PCLKT1_0  True_OF_PB29B  \nG7 PB2D  2 MIPI_CLKC2_0  Comp_OF_PB2C  \nG8 PB2C  2 MIPI_CLKT2_0  True_OF_PB2D  \nH1 PB34D  1 MIPI_CLKC1_0  Comp_OF_PB34C  \nH2 PB34C  1 MIPI_CLKT1_0  True_OF_PB34D  \nH3 PB29C  1 PCLKT1_1  True_OF_PB29D  \nH4 PB29D  1 PCLKC1_1  Comp _OF_PB29C  \nH5 PB16D  2 PCLKC2_1  Comp_OF_PB16C  \nH6 PB16C  2 PCLKT2_1  True_OF_PB16D  \nH7 PB12D  2 — Comp_OF_PB12C  \nH8 PB12C  2 — True_OF_PB12D  \n \n  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  47 \n5.3. ctfBGA80 /cktBGA80  Pinout  \nTable 5.3. ctfBGA80/cktBGA80  Pinout  \nPin Numb er Pin Function  Bank  Dual Function  Differential  \nA1 DPHY1_DN2  DPHY1  — Comp_OF_DPHY1_DP2  \nA2 DPHY1_DN0  DPHY1  — Comp_OF_DPHY1_DP0  \nA3 DPHY1_CKN  DPHY1  — Comp_OF_DPHY1_CKP  \nA4 DPHY1_DN1  DPHY1  — Comp_OF_DPHY1_DP1  \nA5 DPHY1_DN3  DPHY1  — Comp_OF_DPHY1_DP3  \nA6 DPHY 0_DN2  DPHY0  — Comp_OF_DPHY0_DP2  \nA7 DPHY0_DN0  DPHY0  — Comp_OF_DPHY0_DP0  \nA8 DPHY0_CKN  DPHY0  — Comp_OF_DPHY0_CKP  \nA9 DPHY0_DN1  DPHY0  — Comp_OF_DPHY0_DP1  \nA10 DPHY0_DN3  DPHY0  — Comp_OF_DPHY0_DP3  \nB1 DPHY1_DP2  DPHY1  — True_OF_DPHY1_DN2  \nB2 DPHY1_DP0  DPHY1  — True_OF_DPHY1_DN0  \nB3 DPHY1_CKP  DPHY1  — True_OF_DPHY1_CKN  \nB4 DPHY1_DP1  DPHY1  — True_OF_DPHY1_DN1  \nB5 DPHY1_DP3  DPHY1  — True_OF_DPHY1_DN3  \nB6 DPHY0_DP2  DPHY0  — True_OF_DPHY0_DN2  \nB7 DPHY0_DP0  DPHY0  — True_OF_DPHY0_DN0  \nB8 DPHY0_CKP  DPHY0  — True_OF_DPHY0_CKN  \nB9 DPHY0_DP1  DPHY0  — True_OF_DPHY0_DN1  \nB10 DPHY0_DP3  DPHY0  — True_OF_DPHY0_DN3  \nC1 GND  GND  — — \nC2 GND A_DPHY1  DPHY1  — — \nC9 GND A_DPHY0  DPHY0  — — \nC10 GND  GND  — — \nD1 PB48  0 PCLKT0_1/USER_SCL  — \nD2 VCCPLL_DPHY1  DPHY1  — — \nD4 VCCA_DPHY1  DPHY1  — — \nD5 VCCA UX VCCAUX  — — \nD6 GND PLL_DPHY x GND  — — \nD7 VCCPLL_DPHY0  DPHY0  — — \nD9 PB16A  2 PCLKT2_0  True_OF_PB16B  \nD10 PB16B  2 PCLKC2_0  Comp_OF_PB16A  \nE1 PB34A  1 GR_PCLK1_0  True_OF_PB34B  \nE2 PB34B  1 — Comp_OF_PB34A  \nE4 VCC VCC — — \nE5 GND  GND  — — \nE6 VCC VCC — — \nE7 VCCA_DPHY0  DPHY0  — — \nE9 PB12A  2 GPLLT2_0  True_OF_PB12B  \nE10 PB12B  2 GPLLC2_0  Comp_OF_PB12A  \nF1 PB38A  1 — True_OF_PB38B  \nF2 PB38B  1 — Comp_OF_PB38A  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n48  FPGA -DS-02007 -1.5 \nTable 5.3. ctfBGA80/cktBGA80  Pinout  (Continued)  \nPin Number  Pin Function  Bank  Dual Function  Differential  \nF4 VCCIO0  0 — — \nF5 VCCIO1  1 — — \nF6 VCCIO2  2 — — \nF7 VCCIO2  2 — — \nF9 PB6A  2 GR_PCLK2_0  True_OF_PB6B  \nF10 PB6B  2 — Comp_OF_PB6A  \nG1 PB50  0 MOSI  — \nG2 GND  GND  — — \nG4 VCCIO1  1 — — \nG5 GND  GND  — — \nG6 VCCGPLL  VCCGPLL  — — \nG7 GNDGPLL  GND  — — \nG9 PB2A  2 — True_OF _PB2B  \nG10 PB2B  2 — Comp_OF_PB2A  \nH1 PB52  0 SPI_SS/CSN/SCL  — \nH2 CRESET_B  0 — — \nH9 PB2D  2 MIPI_CLKC2_0  Comp_OF_PB2C  \nH10 PB2C  2 MIPI_CLKT2_0  True_OF_PB2D  \nJ1 PB53  0 SPI_SCK/MCK/SDA  — \nJ2 PB49  0 PMU_WKUPN/CDONE  — \nJ3 PB43D  1 — Comp_OF_PB43C  \nJ4 PB38D  1 — Comp_OF_PB38C  \nJ5 PB34D  1 MIPI_CLKC1_0  Comp_OF_PB34C  \nJ6 PB29D  1 PCLKC1_1  Comp_OF_PB29C  \nJ7 PB29A  1 PCLKT1_0  True_OF_PB29B  \nJ8 PB16D  2 PCLKC2_1  Comp_OF_PB16C  \nJ9 PB6D  2 — Comp_OF_PB6C  \nJ10 PB6C  2 — True_OF_PB6D  \nK1 PB51  0 MISO  — \nK2 PB47  0 PCLKT0_0/USER_SDA  — \nK3 PB43C  1 — True_OF_PB43D  \nK4 PB38C  1 — True_OF_PB38D  \nK5 PB34C  1 MIPI_CLKT1_0  True_OF_PB34D  \nK6 PB29C  1 PCLKT1_1  True_OF_PB29D  \nK7 PB29B  1 PCLKC1_0  Comp_OF_PB29A  \nK8 PB16C  2 PCLKT2_1  True_OF_PB16D  \nK9 PB12D  2 — Comp_OF_PB12C  \nK10 PB12C  2 — True_OF_PB 12D \n \n  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  49 \n5.4. csfBGA81 Pinout  \nTable 5.4. csfBGA81 Pinout  \nPin Number  Pin Function  Bank  Dual Function  Differential  \nA1 DPHY1_CKP  DPHY1  — True_OF_DPHY1_CKN  \nA2 DPHY1_CKN  DPHY1  — Comp_OF_DPHY1_CKP  \nA3 DPHY1_DP1  DPHY1  — True_OF_DPHY1_DN1  \nA4 DPHY1_DP3  DPHY1  — True_OF_DPHY1_DN3  \nA5 VCCA_DPHY1  DPHY1  — — \nA6 DPHY0_DN2  DPHY0  — Comp_OF_DPHY0_DP2  \nA7 DPHY0_DN0  DPHY0  — Comp_OF_DPHY0_DP0  \nA8 DPHY0_CKP  DPHY0  — True_OF_DPHY0_CKN  \nA9 DPHY0_CKN  DPHY0  — Comp_OF_DPHY0_CKP  \nB1 DPHY1_DP0  DPHY1  — True_OF_DPHY1_DN0  \nB2 DPHY1_DN0  DPHY1  — Comp_OF_DPHY1_DP0  \nB3 DPHY1_DN1  DPHY1  — Comp_OF_DPHY1_DP1  \nB4 DPHY1_DN3  DPHY1  — Comp_OF_DPHY1_DP3  \nB5 GNDPLL_DPHY x GND  — — \nB6 DPHY0_DP2  DPHY0  — True_OF_DPHY0_DN2  \nB7 DPHY0_DP0  DPHY0  — True_OF_DPHY0_DN0  \nB8 DPHY0_DP1  DPHY0  — True_OF_DPHY0_DN1  \nB9 DPHY0_DN1  DPHY0  — Comp_OF_DPHY0_DP1  \nC1 DPHY1_DP2  DPHY1  — True_OF_DPHY1_DN2  \nC2 DPHY1_DN2  DPHY1  — Comp_OF_DPHY1_DP2  \nC3 GNDA_DPHY1  DPHY1  — — \nC4 VCCPLL_DPHY1  DPHY1  — — \nC5 GND  GND  — — \nC6 VCCPLL_DPHY0  DPHY0  — — \nC7 GNDA_DPHY0  DPHY0  — — \nC8 DPHY0_DP3  DPHY0  — True_OF_DPHY0_DN3  \nC9 DPHY0_DN3  DPHY0  — Comp_OF_DPHY0_DP3  \nD1 PB34A  1 GR_PCLK1_0  True_OF_PB34B  \nD2 PB34B  1 — Comp_OF_PB34A  \nD3 VCCA_DPHY1  DPHY1  — — \nD4 GND  GND  — — \nD5 VCCAUX  VCCAUX  — — \nD6 GND  GND  — — \nD7 VCCA_DPH Y0 DPHY0  — — \nD8 PB16B  2 PCLKC2_0  Comp_OF_PB16A  \nD9 PB16A  2 PCLKT2_0  True_OF_PB16B  \nE1 PB38A  1 — True_OF_PB38B  \nE2 PB38B  1 — Comp_OF_PB38A  \nE3 VCC VCC — — \nE4 VCC VCC — — \nE5 GND  GND  — — \nE6 VCCIO2  2 — — \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n50  FPGA -DS-02007 -1.5 \nTable 5.4 csfBGA81  Pinout  (Continued)  \nPin Number  Pin Function  Bank  Dual Function  Differential  \nE7 PB12B  2 GPLLC2_0  Comp_OF_PB12A  \nE8 PB6B  2 — Comp_OF_PB6A  \nE9 PB6A  2 GR_PCLK2_0  True_OF_PB6B  \nF1 PB50  0 MOSI  — \nF2 PB48  0 PCLKT0_1/USER_SCL  — \nF3 VCCIO1  1 — — \nF4 GND  GND  — — \nF5 GNDGPLL  GND  — — \nF6 VCCIO2  2 — — \nF7 PB12A  2 GPLLT2_0  True_OF_PB12B  \nF8 PB2B  2 — Comp_OF_PB2A  \nF9 PB2A  2 — True_OF_PB2B  \nG1 PB52  0 SPI_SS/CSN/SCL  — \nG2 CRESET_B  0 — — \nG3 VCCIO0  0 — — \nG4 VCCIO1  1 — — \nG5 VCCGPLL  VCCGPLL  — — \nG6 PB29B  1 PCLKC1_0  Comp_OF_PB29A  \nG7 PB29A  1 PCLKT1_0  True_O F_PB29B  \nG8 PB2D  2 MIPI_CLKC2_0  Comp_OF_PB2C  \nG9 PB2C  2 MIPI_CLKT2_0  True_OF_PB2D  \nH1 PB53  0 SPI_SCK/MCK/SDA  — \nH2 PB49  0 PMU_WKUPN/CDONE  — \nH3 PB43D  1 — Comp_OF_PB43C  \nH4 PB38D  1 — Comp_OF_PB38C  \nH5 PB34D  1 MIPI_CLKC1_0  Comp_OF_PB34C  \nH6 PB29D  1 PCLKC1_1  Comp_OF_PB29C  \nH7 PB16D  2 PCLKC2_1  Comp_OF_PB16C  \nH8 PB6D  2 — Comp_OF_PB6C  \nH9 PB6C  2 — True_OF_PB6D  \nJ1 PB51  0 MISO  — \nJ2 PB47  0 PCLKT0_0/USER_SDA  — \nJ3 PB43C  1 — True_OF_PB43D  \nJ4 PB38C  1 — True_OF_PB38D  \nJ5 PB34C  1 MIPI_CLKT1_0  True_OF_PB34D  \nJ6 PB29C  1 PCLKT1_1  True_OF_PB29D  \nJ7 PB16C  2 PCLKT2_1  True_OF_PB16D  \nJ8 PB12D  2 — Comp_OF_PB12C  \nJ9 PB12C  2 — True_OF_PB12D  \n \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  51 \n5.5. Dual Function  Pin Descriptions  \nThe following table describes the dual functions available to certain pins on the CrossLink device. These pi ns may \nalternatively be used as general purpose I/O when the described dual function is not enabled.  \nTable 5.5. Dual Function Pin Descriptions  \nSignal Name  I/O Description  \nGeneral Purpose  \nUSER_ SCL I/O User Sl ave I 2C0 clock input and Master I2C0 clock output. Enables PMU \nwake -up via I 2C0.  \nUSER_ SDA I/O User Slave I 2C0 data input and Master I2C0 data output. Enables PMU \nwake up via I 2C0.  \nPMU_WKUPN  — This pin wakes the PMU from sleep mode when toggled low.  \nClock Functions  \nGPLL2_0[T, C]_IN  I General Purpose PLL (GPLL) input pads: T = true and C = complement. These \npins can be used to input a reference clock directly to the General Purpose \nPLL. These pins do not provide direct access to the primary clock networ k. \nGR_PCLK[Bank]0  I These pins provide a short General Routing path to the primary clock \nnetwork . Refer to CrossLink sysCLOCK PLL/DLL Design and Usage Guid e \n(FPGA -TN-02015)  for det ails.  \nPCLK[T/C][Bank]_[num]  I/O General Purpose Primary CLK pads: [T/C] = True/Complement, [Bank] = (0,  1 \nand 2). These pins provide direct access to the primary and edge clock \nnetworks.  \nMIPI_CLK[T/C][Bank]_0  I/O MIPI D -PHY Reference CLK pads: [T/C] = T rue/Complement, [Bank] = (0, 1 \nand 2). These pins can be used to input a reference clock directly to the  \nD-PHY PLLs. These pins do not provide direct access to the primary clock \nnetwork . \nConfiguration  \nCDONE  I/O Open Drain pin. Indicates that the configu ration sequence is complete, and \nthe startup sequence is in progress.  Holding CDONE delays configura tion. \nSPI_SCK  I Input Configuration Clock for configuring CrossLink  in Slave SPI mode (SSPI).  \nMCK  O Output Configuration Clock for configuring CrossLink  in Master SPI mode \n(MSPI).  \nSPI_SS  I Input Chip Select for configur ing CrossLink  in Slave SPI mode (SSPI).  \nCSN O Output Chip Select for configur ing CrossLink  in Master SPI mode (MSPI).  \nMOSI  I/O Data Output when configuring CrossLink in Master SPI mode (MSPI), data \ninput when configuring CrossLink in Slave SPI mode (SSPI).  \nMISO  I/O Data Input when configuring CrossLink in Master SPI mode (MSPI), data \noutput when configuring CrossLink in Slave SPI mode (SSPI).  \nSCL I/O Slave I2C clock I/O when configurin g CrossLink in I2C mode . \nSDA I/O Slave I2C data  I/O when configuring CrossLink in I2C mode . \n \n5.6. Dedicated Function Pin Descriptions  \nTable 5.6. Dedicated Function Pin Descriptions  \nSignal Name  I/O Description  \nConfiguration  \nCRESET_B  I Configuration Reset, active LOW.  \nMIPI D -PHY \nDPHY[num]_CK[P/N]  I/O MIPI D -PHY Clock [num] = D -PHY 0 or 1, P = Positive, N = Negative.  \nDPHY[num]_D[P/N][lane]  I/O MIPI D -PHY Data [num] = D -PHY 0 or 1, P = Positive, N = Negative,  \nLane = data lane in the D -PHY block 0, 1,  2 or 3.  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n52  FPGA -DS-02007 -1.5 \n5.7. Pin Information Summary  \nTable 5.7. Pin Information Summary  \nPin Type  CrossLink  \nWLCSP36  ucfBGA64  ctfBGA80  ckfBGA80  csfBGA81  \nTotal General Purpose I/O  17 29 37 37 37 \nVCC/VCCIOx/VCCAUX/VCCGPLL  4 8 9 9 10 \nGND  2 3 6 6 6 \nD-PHY Clock/Data  10 20 20 20 20 \nD-PHY VCC  1 2 4 4 4 \nD-PHY GND  1 1 3 3 3 \nCRESETB  1 1 1 1 1 \nTotal Balls  36 64 80 80 81 \nGeneral Purpose I/O  per Bank  \n \n \n \n \n Bank 0  7 7 7 7 7 \nBank 1  0 10 14 14 14 \nBank 2  10 12 16 16 16 \nTotal General Purpose Single Ended I /O 17 29 37 37 37 \nDifferential I/O Pairs per Bank  \nBank 0  0 0 0 0 0 \nBank 1  0 5 7 7 7 \nBank 2  5 6 8 8 8 \nTotal General Purpose Differential I /O \nPairs  5 11 15 15 15 \n \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  53 \n6. CrossLink  Part Number Des cription  \nLogic Capacity\n    6000 = 6000 LUTs   \nSpeed Package\n     UWG 36 = 36-ball WLCSP     \n     UMG64 = 64-ball ucfBGA     \n     MG81 = 81-ball csfBGA \n     JMG80 = 80-ball ctfBGA\n     KMG 80 = 80-ball ckfBGA    Device Family\n   CrossLink  FPGA  LIF-MD XXXX -X XXXXX X  TR\nGrade\nI  = Industrial    \n6 = Fastest Tape & Reel\n     <blank >=No Tape & Reel\n     TR=Tape & Reel (see note in section 7.1)\n \n6.1. Ordering Part Numbers  \nIndustrial * \nPart Number  Grade  Package  Pins  Temp.  LUTs (K)  \nLIF-MD6000 -6UWG3 6ITR –6 Lead free WLCSP  36 Industrial  5.9 \nLIF-MD6000 -6UMG64I  –6 Lead free ucfBGA  64 Industrial  5.9 \nLIF-MD6000 -6MG81I  –6 Lead free csfBGA  81 Industrial  5.9 \nLIF-MD6000 -6JMG8 0I –6 Lead free ct fBGA  80 Industrial  5.9 \nLIF-MD6000 -6KMG80I  -6 Lead free ckfBGA  80 Industrial  5.9 \n*Note : UWG36 package is available in shipments of 5000  pieces /reel (TR), 1000  pieces /reel (TR1K), and 5 0 pieces /reel (TR50 – for \nsamples only).  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n54  FPGA -DS-02007 -1.5 \nReferences  \nFor more information, refer to the following technical notes:  \n\uf0b7 CrossLink High -Speed I/O Interfac e (FPGA -TN-02012 ) \n\uf0b7 CrossLink Hardware Checklist (FPGA -TN-02013)  \n\uf0b7 CrossLink Programming and Configuration Usage Guide  (FPGA -TN-02014 ) \n\uf0b7 CrossLink sysCLOCK PLL/DLL Design and Usage Guide  (FPGA -TN-02015 ) \n\uf0b7 CrossLink sysI/O Usage Guid e (FPGA -TN-02016 ) \n\uf0b7 CrossLink Memory Usage Guid e (FPGA -TN-02017 ) \n\uf0b7 Power Management and Calculation for CrossLink Device s (FPGA -TN-02018) \n\uf0b7 CrossLink I2C Hardened IP Usage Guid e (FPGA -TN-02019 ) \n\uf0b7 Advanced CrossLink I2C Hardened IP Reference Gu ide (FPGA -TN-02020 ) \nFor package information, refer to the following technical notes:  \n\uf0b7 PCB Layout Recommendations for BGA Packages  (TN1074)  \n\uf0b7 Solder Reflow Guide for Surface Mount Device s (FPGA -TN-1204 1, previously TN1076)  \n\uf0b7 Wafer -Level Chip -Scale Package Guide (TN1242)  \n\uf0b7 Thermal Management   \n\uf0b7 Package Diagrams  \nFor further information on interface standards refer to the following websites:  \n\uf0b7 JEDEC Standards  (LVTTL, LVCMOS): www.jedec.org  \n\uf0b7 MIPI Standards (D -PHY): www.mipi.org   \nTechnical Support  \nFor assistance, submit a technical support case at www.latticesemi.com/techsupport . \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  55 \nRevision History  \nDate  Version  Change Summary  \nJuly2018  1.5 \uf0b7 Updated Table 4.1. Absolute Maximum Ratings  1, 2, 3 . Added footnote 4 to VCCAUX  parameter s. \n\uf0b7 Updated Table 4.2. Recommended Operating Conditions  1, 2. Added footnote 3 to VCCAUX  \nparameters.   \n\uf0b7 Updated  Table 4.13. CrossLink  External Switching Characteristics  4, 5. Revised  tSU_GDDRX _MP and \ntHD_GDDR X_MP conditions under I/O MIPI D -PHY Rx with 1:8 or 1:16 Gearing.  \nFebruary \n2018 1.4 \uf0b7 Removed Application Examples section  and its associated references throughout the \ndocument  \n\uf0b7 Updated  the Architecture Overview  section (general update)  \n\uf0b7 Reordered the list of features supported by the hard D -PHY quads  \n\uf0b7 Added Figure 3.3 to Figure 3.6 to the MIPI D -PHY Blocks  section  \n\uf0b7 Updated the Programmable I/O Banks  section  \n\uf0b7 Added Bank 0 list of features  \n\uf0b7 Added Table 3.1, Table 3.2, Table 3.3, and Table 3.4  \n\uf0b7 Updated Programmable FPGA  Fabric  section  \n\uf0b7 Removed FPGA Fabric Overview header  \n\uf0b7 Added PFU Block s section  \n\uf0b7 Added Slice  section  \n\uf0b7 Moved Clocking Overview as a new Clocking Structure  (heading 2) section  and added \ncontents  \n\uf0b7 Moved Embedded Block RAM Overview  as a new (heading 2 ) section  and added \ncontents  \n\uf0b7 Removed System Resources section  \n\uf0b7 Moved  Power Management Unit  section  under Embedded Block RAM Overview   \n\uf0b7 Removed Device Configuration section  \n\uf0b7 Moved User I 2C IP as a new (heading 2) section  \n\uf0b7 Added Programming and Configuration  section  \n\uf0b7 Updated CrossLink  Maximum General Purpose I/O Buffer Speed  section. Changed \nLVTTL33/LVCMOS33 to LVCMOS33/LVTTL33  \n\uf0b7 Updated CrossLink External S witching Characteristics  section  (general update)  \n\uf0b7 Placed captions  to pinout tables  \nCrossLink Family   \nData Sheet  \n \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at  www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without noti ce. \n56  FPGA -DS-02007 -1.5 \nDate  Version  Change Summary  \nNovember  \n2017  1.3 \uf0b7 Added 80 -ball ckfBGA (49 mm2) package in Features section  \n\uf0b7 Updated note in Table 2.1, Table 2.2, Table 2.3, Table 2.4, Table 2.5, Table 2.6, Table 2.7, \nTable 2.8, and Table 2.9  Added 80 ckfBGA (7.0 x 7.0 mm2, 1 mm) pack age to Table 2.1. \nCrossLink Feature Summary  \n\uf0b7 Updated System Resources section  \n\uf0b7 Removed LVCMOS12 (Outputs Only) from CMOS GPIO (Bank 0) section  \n\uf0b7 Added information in Device Configuration  section  \n\uf0b7 Updated Table 4.1. Absolute Maximum Ratings  1, 2, 3  \n\uf0b7 Changed  symbol from VCCPLL  to VCCGPLL  \n\uf0b7 Removed VCC_DPHY  symbol  \n\uf0b7 Updated Table 4.2. Recommended Operating Conditions  1, 2 \n\uf0b7 Revised symbols to VCCGPLL.and VCCIO0  \n\uf0b7 Added  row of  VCCIO1/2  symbol  \n\uf0b7 Removed  row of VCC_DPHYx  symbol  \n\uf0b7 Removed VCC_DPHY1 from V CCMU_DPHY1 parameter  description  \n\uf0b7 Added notes to Table 4.8. sysI/O Recommended Operating Conditions1 and Table 4.20. \nCrossLink  sysCONFIG Port Timing Specifications  \n\uf0b7 Updated link to the LIFMD Product Family Qualification Summary reference in the ESD \nPerformance  section  \n\uf0b7 Removed VCCIO = 1.2 V between 0 ≤ VIN ≤ 0.65 * V CCIO condition from Table 4.5. DC Electrical \nCharacteristics  \n\uf0b7 Updated Table 4.6. CrossLink Supply Current  \n\uf0b7 Updated ICCMLL_DPHYx, ICCMLL_DPHYx_STDBY, and ICCPL L_DPHY_SLEEP parameters  \n\uf0b7 Moved ICCA_DPHY_SLEEP and updated parameter  \n\uf0b7 Updated ICCAMLL_DPHYx_SLEEP parameter and unit  \n\uf0b7 Updated footnote 4 -a, 4-b, and 5 -b \n\uf0b7 Updated Table 4.12. CrossLink  Maximum I/O Buffer Speed  \n\uf0b7 Added ckfBGA80 package in descriptions  \n\uf0b7 Changed LVTTL33/LVCMOS to LVTTL33/LVCMOS33  \n\uf0b7 Changed V CCIO to V CCIO1/2  in LVCMOS12 description  \n\uf0b7 Updated  the CrossLink External S witching Characteristics  section and  Table 4.13. CrossLink  \nExternal Switching Characteristics  4, 5 \n\uf0b7 Removed “Over recommended commercial operating conditions.”  \n\uf0b7 General update of information under Generic DDR Interfaces2  including the addition of \n“Generic DDRX1 I/O with Clock and Data Cent ered at General Purpose Pins \n(GDDRX1_RX/TX.ECLK.Centered) ” and “ Generic DDRX1 I/O with Clock and Data Aligned \nat General Purpose Pins (GDDRX1_RX/TX.ECLK.Aligned ” rows  \n\uf0b7 Added  ckfBGA80 package in specific conditions  \n\uf0b7 Changed T REFRESH  to T CONFIGURATION in Table 4.21. SRAM Configuration Time from NVCM  \n\uf0b7 Updated Pinout Information  section  \n\uf0b7 Updated section introduction  \n\uf0b7 Updated WLCSP36 Pinout . Changed C4 bank to VCC  \n\uf0b7 Updated section to ctfBGA80 /cktBGA80  Pinout  and revised pin f unction of C1, C2, C9, \nC10, D6, E5, G2, G5, and G7  \n\uf0b7 Updated pin function of B5 in csfBGA81 Pinout  \n\uf0b7 Updated Pin Information Summary  section  \n\uf0b7 Updated CrossLink  Part Number Des cription  section  \n\uf0b7 Added LIF -MD6000 -6KMG80I part number to Ordering Part Numbers  section  \n\uf0b7 Update reference to the Solder Reflow Guide for Surface Mount Devices document in \nReferences  section  \n CrossLink Family  \n Data Sheet  \n© 2015 -2018  Lattice Semiconductor Corp. All Lattice trademarks, registered trademar ks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and informat ion herein are subject to change without notice.  \nFPGA -DS-02007 -1.5  57 \nDate  Version  Change Summary  \nJune  2017  1.2 \uf0b7 Updated Fabric Resources Used in Table 2.1, Table 2.2, Table 2. 3, Table 2.4, Table 2.5, Table \n2.6, and Table 2.9  \n\uf0b7 Updated Figure 3.1. CrossLink Device Block Diagram  \n\uf0b7 Added row of VCCAUX  for 3.3 V in Table 4.1. Absolute Maximum Ratings  1, 2, 3 and Table 4.2. \nRecommended Operating Conditions  1, 2 \n\uf0b7 Added row of C3 to Table 4.5. DC Electrical Characteristics  \n\uf0b7 Added rows of I CCAMLL_DPHYx , ICCAMLL_DPHYx_STDBY , and  ICCAMLL_DPHYx_SLEEP  to Table 4.6. CrossLink \nSupply Current  \n\uf0b7 Updated Max value in Table 4.7. PMU  \n\uf0b7 Updated values of subLVDS (Input only) and SLVS200 (Input only), and added row of LVDS \n(Input only)  to Table 4.8. sysI/O Recommended Operating Conditions1 \n\uf0b7 Updated Table 5.10. LVDS/subLVDS1/SLVS200  \n\uf0b7 Updated parameter descriptions in Table 4.11. MIPI D -PHY  \n\uf0b7 Added row of MIPI D -PHY (LP Mode), and u pdated Max values of subLVDS and SLVS200 in \nTable 4.12. CrossLink  Maximum I/O Buffer Speed  \n\uf0b7 Updated conditions in Table 4.13. CrossLink  External Switching Characteristics  4, 5 \n\uf0b7 Added rows of  fPD and f VCO to Table 4.14. sysCLOCK PLL Timing  \n\uf0b7 Updated values in Table 4.15. 1500 Mb/s MIPI_DPHY_X8_RX/TX Timing Table  (1500 Mb/s > \nMIPI D -PHY Data Rate > 12 00 Mb/s) , Table 4.16. 1200 Mb/s MIPI_DPHY_X4_RX/TX Timing \nTable (1200 Mb/s > MIPI D -PHY Data Rate > 1000 Mb/s ) and Table 4.17. 1000 Mb/s \nMIPI_DPHY_X4_RX/TX Timing Table (1000 Mb/s > MIPI D -PHY Data Rate > 10 Mb/s)  \n\uf0b7 Updated Typ values of DCH CLKHF  and DCH CLKLF in Table 4.18. Internal Osci llators  \n\uf0b7 Added row of T DELAY  to Table 4.19. User I2C 1 \n\uf0b7 Updated  Min value of t SCS in Table 4.20. CrossLink  sysCONFIG Port Timing Specifications  \n\uf0b7 Updated  symbol and parameter in  Table 4.21. SRAM Configuration Time from NVCM  \n\uf0b7 Included version number in Pinout Information  \nMarch  2017  1.1 Update d I/O placements on banks containing MIPI interface  in Programmable I/O Banks  section . \nUpdate d DC and Switching Characteristics  section:  \n\uf0b7 Updated Table 4.4. Power -On-Reset Voltage Levels  1, 3, 4, added row of V PORDN  \n\uf0b7 Added Note 5 to Table 4.5. DC Electrical Characteristics  \n\uf0b7 Updated Table 4.6. CrossLink Supply Current , added notes  \n\uf0b7 Updated max values of V THD and VTHD(subLVDS)  in Table 4.10. LVDS/subLVDS 1/SLVS 200 1, 2 \n\uf0b7 Maximum input frequency values of subLVDS and  SLVS 200 are TBD in  Table 4.12. CrossLink  \nMaximum I/O Buffer Speed  \n\uf0b7 Updated Table 4.13. CrossLink  External Switching Characteristics  4, 5 \n\uf0b7 Updated min values of tSU_MIPIX4  and tHO_MIPIX4  in Table 4.16. 1200 Mb/s MIPI_DPHY_X4_RX/TX \nTiming Table (1200 Mb/s > MIPI D -PHY Data Rate > 1000 Mb/s ) and Table 4.17. 1000 Mb/s \nMIPI_DPHY_X4_RX/TX Timing Table (1000 Mb/s > MIPI D -PHY Data Rate > 10 Mb/s)  \n\uf0b7 Updated Table 4.20. CrossLink  sysCONFIG Port Timing Specifications  \n\uf0b7 Updated Table 4.21. SRAM Configuration Time from NVCM  \nUpdated Pinout Information  section  \nUpdated CrossLink  Part Number Des cription   \nJuly 2016  1.0 Updated document numbers.  \nMay 2016  1.0 First preliminary release.  \n \n  \n \n  \n7TH Floor , 111 SW 5th Avenue  \nPortland , OR 97 204, USA  \nT 503.268.8000  \nwww.latticesemi.com  \n\n'}]
!==============================================================================!
### Component Summary: LIF-MD6000-6MG81I

#### Key Specifications:
- **Voltage Ratings:**
  - Core Supply Voltage (VCC): 1.14V to 1.26V
  - Auxiliary Supply Voltage (VCCAUX): 2.375V to 2.625V (for 2.5V) and 3.135V to 3.465V (for 3.3V)
  - I/O Driver Supply Voltage (VCCIO): 1.71V to 3.465V

- **Current Ratings:**
  - Supply Current (Normal Operation): 7 mA
  - PLL Supply Current: 50 µA
  - Auxiliary Power Supply Current: 3 mA
  - I/O Power Supply Current (per Bank): 60 µA

- **Power Consumption:**
  - Normal Operation: 5 mW to 150 mW
  - Sleep Mode: 0.2 mA

- **Operating Temperature Range:**
  - Industrial: -40°C to +100°C

- **Package Type:**
  - 81-ball csfBGA (20 mm² footprint)

- **Special Features:**
  - Ultra-low power consumption
  - Programmable architecture with 5936 LUTs
  - Two hardened 4-lane MIPI D-PHY interfaces supporting up to 6 Gb/s
  - One Time Programmable (OTP) non-volatile configuration memory
  - Enhanced system-level support with logic analyzer and TraceID for system tracking

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The LIF-MD6000-6MG81I is a member of the CrossLink family of Field-Programmable Gate Arrays (FPGAs) from Lattice Semiconductor. It is designed as a programmable video bridging device that supports various protocols and interfaces for mobile image sensors and displays. The device combines the flexibility of an FPGA with the low power and small footprint characteristics of an ASIC, making it suitable for applications requiring high-resolution and high-bandwidth content.

#### Typical Applications:
- **Mobile Devices:** Used in smartphones, tablets, and wearables for video processing and bridging.
- **Consumer Electronics:** Applications in smart home devices and human-machine interfaces (HMI).
- **Industrial Applications:** Suitable for drones and augmented/virtual reality (AR/VR) systems.
- **Video Interfaces:** Supports MIPI DSI, MIPI CSI-2, and other video protocols for camera and display interfacing.

This component is particularly useful in scenarios where low power consumption and high performance are critical, such as in mobile and portable devices. The programmable nature allows for customization to meet specific design requirements, enhancing productivity for developers.