

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Aug  8 19:33:19 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv2_fp3_u2_ap_r6_r3_c
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.498|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5793|  5793|  5793|  5793|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  5792|  5792|       362|          -|          -|    16|    no    |
        | + Row_Loop             |   360|   360|        72|          -|          -|     5|    no    |
        |  ++ Col_Loop           |    70|    70|        14|          -|          -|     5|    no    |
        |   +++ Pool_Row_Loop    |    12|    12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |     4|     4|         2|          -|          -|     2|    no    |
        +------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.36ns)   --->   "%icmp_ln10 = icmp eq i5 %f_0, -16" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 12 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %6, label %Filter_Loop_begin" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [cnn_ap_lp/max_pool_2.cpp:11]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [cnn_ap_lp/max_pool_2.cpp:11]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %f_0 to i12" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 16 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i5 %f_0 to i10" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 17 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 18 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_2.cpp:40]   --->   Operation 19 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 20 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.13ns)   --->   "%icmp_ln13 = icmp eq i3 %r_0, -3" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 21 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 22 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 23 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [cnn_ap_lp/max_pool_2.cpp:14]   --->   Operation 26 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 27 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %r_0 to i6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 28 'zext' 'zext_ln203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 29 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %tmp_4 to i6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 30 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.78ns)   --->   "%add_ln203 = add i6 %zext_ln203, %zext_ln203_1" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 31 'add' 'add_ln203' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 32 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [cnn_ap_lp/max_pool_2.cpp:39]   --->   Operation 33 'specregionend' 'empty_49' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/max_pool_2.cpp:10]   --->   Operation 34 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 35 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.13ns)   --->   "%icmp_ln16 = icmp eq i3 %c_0, -3" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 36 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 37 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 38 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [cnn_ap_lp/max_pool_2.cpp:17]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2)" [cnn_ap_lp/max_pool_2.cpp:17]   --->   Operation 41 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %c_0, i1 false)" [cnn_ap_lp/max_pool_2.cpp:27]   --->   Operation 42 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 43 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1)" [cnn_ap_lp/max_pool_2.cpp:38]   --->   Operation 44 'specregionend' 'empty_48' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/max_pool_2.cpp:13]   --->   Operation 45 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.81>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%max_0 = phi i14 [ 0, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 46 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 47 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i4" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 48 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 49 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 50 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 51 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %Col_Loop_end, label %Pool_Row_Loop_begin" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [cnn_ap_lp/max_pool_2.cpp:21]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3)" [cnn_ap_lp/max_pool_2.cpp:21]   --->   Operation 54 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i2 %mpr_0 to i1" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 55 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.73ns)   --->   "%i = add i4 %zext_ln20, %shl_ln" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 56 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_5 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i, i32 1, i32 3)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 57 'partselect' 'tmp_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i3 %tmp_5 to i7" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 58 'zext' 'zext_ln1494' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (3.49ns)   --->   "%mul_ln1494 = mul i7 11, %zext_ln1494" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 59 'mul' 'mul_ln1494' <Predicate = (!icmp_ln20)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 60 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i3 %c_0 to i6" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 61 'zext' 'zext_ln203_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.82ns)   --->   "%add_ln203_1 = add i6 %zext_ln203_2, %add_ln203" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 62 'add' 'add_ln203_1' <Predicate = (icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln203_1, i4 0)" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 63 'bitconcatenate' 'tmp_6_cast' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln203_2 = add i10 %zext_ln13_1, %tmp_6_cast" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 64 'add' 'add_ln203_2' <Predicate = (icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i10 %add_ln203_2 to i64" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 65 'zext' 'zext_ln203_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%max_pool_out_V_addr = getelementptr [400 x i14]* %max_pool_out_V, i64 0, i64 %zext_ln203_3" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 66 'getelementptr' 'max_pool_out_V_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.25ns)   --->   "store i14 %max_0, i14* %max_pool_out_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:36]   --->   Operation 67 'store' <Predicate = (icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_2)" [cnn_ap_lp/max_pool_2.cpp:37]   --->   Operation 68 'specregionend' 'empty_47' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/max_pool_2.cpp:16]   --->   Operation 69 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.49>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%max_1 = phi i14 [ %max_0, %Pool_Row_Loop_begin ], [ %select_ln29, %_ifconv ]" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 70 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %_ifconv ]"   --->   Operation 71 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i4" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 72 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 73 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 74 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 75 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %_ifconv" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.73ns)   --->   "%j = add i4 %shl_ln1, %zext_ln23" [cnn_ap_lp/max_pool_2.cpp:27]   --->   Operation 77 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1494_1 = zext i4 %j to i7" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 78 'zext' 'zext_ln1494_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln1494 = add i7 %mul_ln1494, %zext_ln1494_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 79 'add' 'add_ln1494' <Predicate = (!icmp_ln23)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1494, i4 0)" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 80 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1494_2 = zext i11 %tmp_6 to i12" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 81 'zext' 'zext_ln1494_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (1.63ns)   --->   "%add_ln1494_1 = add i12 %zext_ln1494_2, %zext_ln13" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 82 'add' 'add_ln1494_1' <Predicate = (!icmp_ln23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i12 %add_ln1494_1 to i64" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 83 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%conv_out_0_V_addr = getelementptr [1056 x i14]* %conv_out_0_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 84 'getelementptr' 'conv_out_0_V_addr' <Predicate = (!icmp_ln23 & !trunc_ln26)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%conv_out_1_V_addr = getelementptr [880 x i14]* %conv_out_1_V, i64 0, i64 %zext_ln1494_3" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 85 'getelementptr' 'conv_out_1_V_addr' <Predicate = (!icmp_ln23 & trunc_ln26)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 86 'load' 'conv_out_1_V_load' <Predicate = (!icmp_ln23 & trunc_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_6 : Operation 87 [2/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 87 'load' 'conv_out_0_V_load' <Predicate = (!icmp_ln23 & !trunc_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_3)" [cnn_ap_lp/max_pool_2.cpp:34]   --->   Operation 88 'specregionend' 'empty_46' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/max_pool_2.cpp:20]   --->   Operation 89 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.86>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str4) nounwind" [cnn_ap_lp/max_pool_2.cpp:24]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (3.25ns)   --->   "%conv_out_1_V_load = load i14* %conv_out_1_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 91 'load' 'conv_out_1_V_load' <Predicate = (trunc_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_7 : Operation 92 [1/2] (3.25ns)   --->   "%conv_out_0_V_load = load i14* %conv_out_0_V_addr, align 2" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 92 'load' 'conv_out_0_V_load' <Predicate = (!trunc_ln26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 400> <RAM>
ST_7 : Operation 93 [1/1] (0.70ns)   --->   "%max_V = select i1 %trunc_ln26, i14 %conv_out_1_V_load, i14 %conv_out_0_V_load" [cnn_ap_lp/max_pool_2.cpp:26]   --->   Operation 93 'select' 'max_V' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %max_V, %max_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 94 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i14 %max_V, i14 %max_1" [cnn_ap_lp/max_pool_2.cpp:29]   --->   Operation 95 'select' 'select_ln29' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/max_pool_2.cpp:23]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln10             (br               ) [ 01111111]
f_0                 (phi              ) [ 00100000]
icmp_ln10           (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
f                   (add              ) [ 01111111]
br_ln10             (br               ) [ 00000000]
specloopname_ln11   (specloopname     ) [ 00000000]
tmp                 (specregionbegin  ) [ 00011111]
zext_ln13           (zext             ) [ 00011111]
zext_ln13_1         (zext             ) [ 00011111]
br_ln13             (br               ) [ 00111111]
ret_ln40            (ret              ) [ 00000000]
r_0                 (phi              ) [ 00010000]
icmp_ln13           (icmp             ) [ 00111111]
empty_42            (speclooptripcount) [ 00000000]
r                   (add              ) [ 00111111]
br_ln13             (br               ) [ 00000000]
specloopname_ln14   (specloopname     ) [ 00000000]
tmp_1               (specregionbegin  ) [ 00001111]
shl_ln              (bitconcatenate   ) [ 00001111]
zext_ln203          (zext             ) [ 00000000]
tmp_4               (bitconcatenate   ) [ 00000000]
zext_ln203_1        (zext             ) [ 00000000]
add_ln203           (add              ) [ 00001111]
br_ln16             (br               ) [ 00111111]
empty_49            (specregionend    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
c_0                 (phi              ) [ 00001111]
icmp_ln16           (icmp             ) [ 00111111]
empty_43            (speclooptripcount) [ 00000000]
c                   (add              ) [ 00111111]
br_ln16             (br               ) [ 00000000]
specloopname_ln17   (specloopname     ) [ 00000000]
tmp_2               (specregionbegin  ) [ 00000111]
shl_ln1             (bitconcatenate   ) [ 00000111]
br_ln20             (br               ) [ 00111111]
empty_48            (specregionend    ) [ 00000000]
br_ln13             (br               ) [ 00111111]
max_0               (phi              ) [ 00000111]
mpr_0               (phi              ) [ 00000100]
zext_ln20           (zext             ) [ 00000000]
icmp_ln20           (icmp             ) [ 00111111]
empty_44            (speclooptripcount) [ 00000000]
mpr                 (add              ) [ 00111111]
br_ln20             (br               ) [ 00000000]
specloopname_ln21   (specloopname     ) [ 00000000]
tmp_3               (specregionbegin  ) [ 00000011]
trunc_ln26          (trunc            ) [ 00000011]
i                   (add              ) [ 00000000]
tmp_5               (partselect       ) [ 00000000]
zext_ln1494         (zext             ) [ 00000000]
mul_ln1494          (mul              ) [ 00000011]
br_ln23             (br               ) [ 00111111]
zext_ln203_2        (zext             ) [ 00000000]
add_ln203_1         (add              ) [ 00000000]
tmp_6_cast          (bitconcatenate   ) [ 00000000]
add_ln203_2         (add              ) [ 00000000]
zext_ln203_3        (zext             ) [ 00000000]
max_pool_out_V_addr (getelementptr    ) [ 00000000]
store_ln36          (store            ) [ 00000000]
empty_47            (specregionend    ) [ 00000000]
br_ln16             (br               ) [ 00111111]
max_1               (phi              ) [ 00111111]
mpc_0               (phi              ) [ 00000010]
zext_ln23           (zext             ) [ 00000000]
icmp_ln23           (icmp             ) [ 00111111]
empty_45            (speclooptripcount) [ 00000000]
mpc                 (add              ) [ 00111111]
br_ln23             (br               ) [ 00000000]
j                   (add              ) [ 00000000]
zext_ln1494_1       (zext             ) [ 00000000]
add_ln1494          (add              ) [ 00000000]
tmp_6               (bitconcatenate   ) [ 00000000]
zext_ln1494_2       (zext             ) [ 00000000]
add_ln1494_1        (add              ) [ 00000000]
zext_ln1494_3       (zext             ) [ 00000000]
conv_out_0_V_addr   (getelementptr    ) [ 00000001]
conv_out_1_V_addr   (getelementptr    ) [ 00000001]
empty_46            (specregionend    ) [ 00000000]
br_ln20             (br               ) [ 00111111]
specloopname_ln24   (specloopname     ) [ 00000000]
conv_out_1_V_load   (load             ) [ 00000000]
conv_out_0_V_load   (load             ) [ 00000000]
max_V               (select           ) [ 00000000]
icmp_ln1494         (icmp             ) [ 00000000]
select_ln29         (select           ) [ 00111111]
br_ln23             (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_out_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="max_pool_out_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="14" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_V_addr/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln36_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="9" slack="0"/>
<pin id="81" dir="0" index="1" bw="14" slack="0"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="conv_out_0_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_0_V_addr/6 "/>
</bind>
</comp>

<comp id="92" class="1004" name="conv_out_1_V_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="14" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_1_V_addr/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_1_V_load/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="0"/>
<pin id="107" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_out_0_V_load/6 "/>
</bind>
</comp>

<comp id="111" class="1005" name="f_0_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="1"/>
<pin id="113" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="f_0_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="r_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="c_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="3" slack="1"/>
<pin id="135" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="c_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="145" class="1005" name="max_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="14" slack="1"/>
<pin id="147" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="max_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="14" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="mpr_0_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="1"/>
<pin id="160" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="mpr_0_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="2" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/5 "/>
</bind>
</comp>

<comp id="169" class="1005" name="max_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="14" slack="1"/>
<pin id="171" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="max_1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="max_1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="14" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="14" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_1/6 "/>
</bind>
</comp>

<comp id="181" class="1005" name="mpc_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="1"/>
<pin id="183" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpc_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="mpc_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="2" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpc_0/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln10_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="f_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln13_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln13_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln13_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="3" slack="0"/>
<pin id="214" dir="0" index="1" bw="3" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="r_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="4" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln203_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln203_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln203_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln16_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="c_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="3" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln20_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln20_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mpr_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln26_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="2"/>
<pin id="297" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="0" index="1" bw="4" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="0" index="3" bw="3" slack="0"/>
<pin id="304" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln1494_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mul_ln1494_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="0" index="1" bw="3" slack="0"/>
<pin id="316" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1494/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln203_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="1"/>
<pin id="321" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln203_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="2"/>
<pin id="326" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_6_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="6" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_cast/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln203_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="3"/>
<pin id="338" dir="0" index="1" bw="10" slack="0"/>
<pin id="339" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_2/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln203_3_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="10" slack="0"/>
<pin id="343" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln23_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln23_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="2" slack="0"/>
<pin id="352" dir="0" index="1" bw="2" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="mpc_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="2" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpc/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="j_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="2"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln1494_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="4" slack="0"/>
<pin id="369" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_1/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln1494_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="7" slack="1"/>
<pin id="373" dir="0" index="1" bw="4" slack="0"/>
<pin id="374" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_6_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="7" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln1494_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_2/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln1494_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="0" index="1" bw="5" slack="4"/>
<pin id="391" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1494_1/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln1494_3_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="12" slack="0"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1494_3/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="max_V_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="2"/>
<pin id="401" dir="0" index="1" bw="14" slack="0"/>
<pin id="402" dir="0" index="2" bw="14" slack="0"/>
<pin id="403" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_V/7 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln1494_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="14" slack="0"/>
<pin id="408" dir="0" index="1" bw="14" slack="1"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln29_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="14" slack="0"/>
<pin id="415" dir="0" index="2" bw="14" slack="1"/>
<pin id="416" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/7 "/>
</bind>
</comp>

<comp id="423" class="1005" name="f_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="0"/>
<pin id="425" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="428" class="1005" name="zext_ln13_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="12" slack="4"/>
<pin id="430" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="433" class="1005" name="zext_ln13_1_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="3"/>
<pin id="435" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="r_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="446" class="1005" name="shl_ln_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="2"/>
<pin id="448" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="451" class="1005" name="add_ln203_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="2"/>
<pin id="453" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="add_ln203 "/>
</bind>
</comp>

<comp id="459" class="1005" name="c_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="464" class="1005" name="shl_ln1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="2"/>
<pin id="466" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="mpr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="477" class="1005" name="trunc_ln26_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="482" class="1005" name="mul_ln1494_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="1"/>
<pin id="484" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1494 "/>
</bind>
</comp>

<comp id="490" class="1005" name="mpc_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpc "/>
</bind>
</comp>

<comp id="495" class="1005" name="conv_out_0_V_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="1"/>
<pin id="497" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_0_V_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="conv_out_1_V_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="1"/>
<pin id="502" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_out_1_V_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="select_ln29_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="1"/>
<pin id="507" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="66" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="66" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="66" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="85" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="137" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="79" pin=1"/></net>

<net id="157"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="169" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="179"><net_src comp="145" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="115" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="115" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="115" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="115" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="126" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="126" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="126" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="126" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="36" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="126" pin="4"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="232" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="137" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="137" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="28" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="137" pin="4"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="162" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="162" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="162" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="50" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="162" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="274" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="294" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="56" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="312"><net_src comp="299" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="60" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="133" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="323" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="64" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="336" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="349"><net_src comp="185" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="185" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="46" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="185" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="50" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="346" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="362" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="64" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="404"><net_src comp="99" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="105" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="169" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="417"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="399" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="169" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="426"><net_src comp="198" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="431"><net_src comp="204" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="436"><net_src comp="208" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="444"><net_src comp="218" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="449"><net_src comp="224" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="454"><net_src comp="248" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="462"><net_src comp="260" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="467"><net_src comp="266" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="475"><net_src comp="284" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="480"><net_src comp="290" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="485"><net_src comp="313" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="493"><net_src comp="356" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="498"><net_src comp="85" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="503"><net_src comp="92" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="508"><net_src comp="412" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_out_V | {5 }
 - Input state : 
	Port: max_pool_2 : conv_out_0_V | {6 7 }
	Port: max_pool_2 : conv_out_1_V | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
		shl_ln : 1
		zext_ln203 : 1
		tmp_4 : 1
		zext_ln203_1 : 2
		add_ln203 : 3
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln1 : 1
	State 5
		zext_ln20 : 1
		icmp_ln20 : 1
		mpr : 1
		br_ln20 : 2
		trunc_ln26 : 1
		i : 2
		tmp_5 : 3
		zext_ln1494 : 4
		mul_ln1494 : 5
		add_ln203_1 : 1
		tmp_6_cast : 2
		add_ln203_2 : 3
		zext_ln203_3 : 4
		max_pool_out_V_addr : 5
		store_ln36 : 6
	State 6
		zext_ln23 : 1
		icmp_ln23 : 1
		mpc : 1
		br_ln23 : 2
		j : 2
		zext_ln1494_1 : 3
		add_ln1494 : 4
		tmp_6 : 5
		zext_ln1494_2 : 6
		add_ln1494_1 : 7
		zext_ln1494_3 : 8
		conv_out_0_V_addr : 9
		conv_out_1_V_addr : 9
		conv_out_1_V_load : 10
		conv_out_0_V_load : 10
	State 7
		max_V : 1
		icmp_ln1494 : 2
		select_ln29 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_198       |    0    |    0    |    15   |
|          |       r_fu_218       |    0    |    0    |    12   |
|          |   add_ln203_fu_248   |    0    |    0    |    15   |
|          |       c_fu_260       |    0    |    0    |    12   |
|          |      mpr_fu_284      |    0    |    0    |    10   |
|    add   |       i_fu_294       |    0    |    0    |    13   |
|          |  add_ln203_1_fu_323  |    0    |    0    |    15   |
|          |  add_ln203_2_fu_336  |    0    |    0    |    14   |
|          |      mpc_fu_356      |    0    |    0    |    10   |
|          |       j_fu_362       |    0    |    0    |    13   |
|          |   add_ln1494_fu_371  |    0    |    0    |    15   |
|          |  add_ln1494_1_fu_388 |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_192   |    0    |    0    |    11   |
|          |   icmp_ln13_fu_212   |    0    |    0    |    9    |
|   icmp   |   icmp_ln16_fu_254   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_278   |    0    |    0    |    8    |
|          |   icmp_ln23_fu_350   |    0    |    0    |    8    |
|          |  icmp_ln1494_fu_406  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|  select  |     max_V_fu_399     |    0    |    0    |    14   |
|          |  select_ln29_fu_412  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1494_fu_313  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_204   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_208  |    0    |    0    |    0    |
|          |   zext_ln203_fu_232  |    0    |    0    |    0    |
|          |  zext_ln203_1_fu_244 |    0    |    0    |    0    |
|          |   zext_ln20_fu_274   |    0    |    0    |    0    |
|   zext   |  zext_ln1494_fu_309  |    0    |    0    |    0    |
|          |  zext_ln203_2_fu_319 |    0    |    0    |    0    |
|          |  zext_ln203_3_fu_341 |    0    |    0    |    0    |
|          |   zext_ln23_fu_346   |    0    |    0    |    0    |
|          | zext_ln1494_1_fu_367 |    0    |    0    |    0    |
|          | zext_ln1494_2_fu_384 |    0    |    0    |    0    |
|          | zext_ln1494_3_fu_393 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_224    |    0    |    0    |    0    |
|          |     tmp_4_fu_236     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln1_fu_266    |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_328  |    0    |    0    |    0    |
|          |     tmp_6_fu_376     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln26_fu_290  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_5_fu_299     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   260   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln203_reg_451    |    6   |
|       c_0_reg_133       |    3   |
|        c_reg_459        |    3   |
|conv_out_0_V_addr_reg_495|   11   |
|conv_out_1_V_addr_reg_500|   10   |
|       f_0_reg_111       |    5   |
|        f_reg_423        |    5   |
|      max_0_reg_145      |   14   |
|      max_1_reg_169      |   14   |
|      mpc_0_reg_181      |    2   |
|       mpc_reg_490       |    2   |
|      mpr_0_reg_158      |    2   |
|       mpr_reg_472       |    2   |
|    mul_ln1494_reg_482   |    7   |
|       r_0_reg_122       |    3   |
|        r_reg_441        |    3   |
|   select_ln29_reg_505   |   14   |
|     shl_ln1_reg_464     |    4   |
|      shl_ln_reg_446     |    4   |
|    trunc_ln26_reg_477   |    1   |
|   zext_ln13_1_reg_433   |   10   |
|    zext_ln13_reg_428    |   12   |
+-------------------------+--------+
|          Total          |   137  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_105 |  p0  |   2  |  11  |   22   ||    9    |
|    c_0_reg_133    |  p0  |   2  |   3  |    6   ||    9    |
|   max_0_reg_145   |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   76   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   260  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   137  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   137  |   296  |
+-----------+--------+--------+--------+--------+
