0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/ip/dds_dds_compiler_0_1/sim/dds_dds_compiler_0_1.vhd,1727720701,vhdl,,,,dds_dds_compiler_0_1,,,,,,,,
C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/ip/dds_dds_compiler_1_1/sim/dds_dds_compiler_1_1.vhd,1727720702,vhdl,,,,dds_dds_compiler_1_1,,,,,,,,
C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/ip/dds_ila_0_0/sim/dds_ila_0_0.vhd,1727720702,vhdl,,,,dds_ila_0_0,,,,,,,,
C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/ip/dds_processing_system7_0_0/dds_processing_system7_0_0_sim_netlist.vhdl,1727720735,vhdl,,,,dds_processing_system7_0_0;dds_processing_system7_0_0_processing_system7_v5_5_processing_system7,,,,,,,,
C:/Users/vic56/fpga_synth/fpga_synth.ip_user_files/bd/dds/sim/dds.vhd,1727720692,vhdl,,,,dds,,,,,,,,
C:/Users/vic56/fpga_synth/fpga_synth.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
C:/Users/vic56/fpga_synth/fpga_synth.srcs/sources_1/bd/dds/hdl/dds_wrapper.vhd,1727720692,vhdl,,,,dds_wrapper,,,,,,,,
