# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.000256 4096 120 3430 66496 14.0004 837.243 419.522 1270.82 1270.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 0.000512 4096 210 310 36608 6.62717 41.5152 209.808 257.997 258.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 970 6.4e-05 4096 180 7690 260096 89.2435 67.2862 9110.75 1979.24 11246.7 11246.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 770 0.000512 512 205 260 26112 1.7504 0.935936 4.52422 51.3126 58.65 58.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 6.4e-05 4096 120 3350 286592 46.3219 55.595 4279.42 1677.25 6058.67 6058.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1360 0.000512 4096 250 1250 34240 6.61558 157.335 209.568 373.566 373.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 6.4e-05 512 92 540 180224 23.8872 6.70522 59.2238 209.146 299.201 299.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 0.000128 2048 50 600 151680 14.3932 169.396 419.499 603.334 603.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 740 3.2e-05 4096 240 7820 370688 2568.94 683.041 13899.1 19725.8 36879.3 36881.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1350 0.000512 4096 50 1180 37952 6.61526 157.043 209.644 373.346 373.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.000256 4096 120 3430 66456 13.9929 967.379 418.853 1400.28 1400.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 0.000512 4096 210 310 36576 6.61504 47.233 209.546 263.44 263.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 970 6.4e-05 4096 180 7690 260064 89.4525 67.2931 10833.6 1954.54 12945.2 12945.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 770 0.000512 512 205 260 25344 1.75914 0.93184 5.0255 50.0197 57.8626 57.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 6.4e-05 4096 120 3350 286704 46.4379 55.7128 4885.6 1675.35 6663.19 6663.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1360 0.000512 4096 250 1250 34272 6.61914 182.503 209.534 398.701 398.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 6.4e-05 512 92 540 175104 23.4708 6.57818 66.7467 204.093 301.132 301.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.000128 2048 50 600 151632 14.4916 192.277 418.895 625.709 625.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 740 3.2e-05 4096 240 7820 370944 2378.34 635.416 16491.3 18307.2 37814.5 37816.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1350 0.000512 4096 50 1180 37944 6.61914 190.497 209.459 406.62 406.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.000256 4096 120 3430 66480 14.0022 1007.79 419.122 1440.96 1441.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 0.000512 4096 210 310 36560 6.62147 49.5849 209.447 265.698 265.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 970 6.4e-05 4096 180 7690 260160 89.1486 67.2478 11264.6 1956.16 13377.4 13377.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 770 0.000512 512 205 260 25600 1.73472 0.923648 5.34358 49.9017 58.0339 58.1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 6.4e-05 4096 120 3350 286560 46.2903 55.6648 5107.84 1675.8 6885.68 6885.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1360 0.000512 4096 250 1250 34240 6.61229 190.697 209.455 406.809 406.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 6.4e-05 512 92 540 174080 23.9863 6.62733 69.8537 206.216 306.923 307.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.000128 2048 50 600 151600 14.3561 202.207 419.072 635.683 635.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 740 3.2e-05 4096 240 7820 371200 2566.06 682.861 17171.6 19671.2 40094.3 40096.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1350 0.000512 4096 50 1180 37920 6.6176 198.363 209.359 414.386 414.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.000256 4096 120 3430 66432 13.9981 936.425 419.35 1369.83 1369.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 0.000512 4096 210 310 36576 6.62381 46.2877 209.82 262.775 262.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 970 6.4e-05 4096 180 7690 259968 89.0305 67.2078 10476.3 1957.66 12590.4 12590.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 770 0.000512 512 205 260 25344 1.74854 0.926784 4.90851 49.9337 57.646 57.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 6.4e-05 4096 120 3350 286656 46.2235 55.5801 4749.46 1677.82 6529.17 6529.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1360 0.000512 4096 250 1250 34176 6.61094 176.947 209.399 392.999 393.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 6.4e-05 512 92 540 172032 24.1003 6.61213 63.8267 206.425 301.197 301.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.000128 2048 50 600 151584 14.3421 187.466 419.341 621.195 621.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 740 3.2e-05 4096 240 7820 368640 2386.1 639.245 15839.2 18414.8 37281.7 37283.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1350 0.000512 4096 50 1180 37920 6.6153 185.149 209.646 401.455 401.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.000256 4096 120 3430 66400 13.9979 946.622 418.742 1379.42 1379.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 0.000512 4096 210 310 36500 6.61408 46.6924 209.201 262.554 262.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 970 6.4e-05 4096 180 7690 260000 89.742 67.4027 10610.3 1957.61 12725.3 12725.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 770 0.000512 512 205 260 25600 1.75011 0.929856 4.98045 49.9128 57.7044 57.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 6.4e-05 4096 120 3350 286600 46.5429 55.7384 4801.46 1676.01 6579.83 6579.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1360 0.000512 4096 250 1250 34200 6.6168 179.038 209.322 395.023 395.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 6.4e-05 512 92 540 179200 23.441 6.63539 67.2503 206.198 303.768 303.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.000128 2048 50 600 151600 14.3729 190.171 418.922 623.51 623.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 740 3.2e-05 4096 240 7820 368000 2593.39 689.463 15973.9 19831.2 39090.6 39092.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1350 0.000512 4096 50 1180 37900 6.62016 186.977 209.458 403.099 403.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.000256 4096 120 3430 66416 13.9879 970.709 418.967 1403.72 1403.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 0.000512 4096 210 310 36512 6.6113 48.2209 209.382 264.259 264.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 970 6.4e-05 4096 180 7690 259840 89.2806 67.3394 10806.1 1957.37 12920.3 12920.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 770 0.000512 512 205 260 25088 1.7609 0.929792 5.10611 50.0069 57.9349 58.0424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 6.4e-05 4096 120 3350 286496 46.2844 55.6626 4891.91 1675.87 6669.81 6669.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1360 0.000512 4096 250 1250 34160 6.61309 183.338 209.203 399.202 399.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 6.4e-05 512 92 540 172032 23.3004 6.56531 66.6019 202.119 298.828 299.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.000128 2048 50 600 151536 14.467 194.476 418.849 627.836 627.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 740 3.2e-05 4096 240 7820 369152 2571.3 685.137 16391.7 19737.8 39388.5 39390.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1350 0.000512 4096 50 1180 37856 6.61299 191.126 209.274 407.057 407.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.000256 4096 120 3430 66360 13.99 975.035 418.755 1407.83 1407.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 0.000512 4096 210 310 36480 6.61011 48.2388 209.261 264.153 264.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 970 6.4e-05 4096 180 7690 259680 89.4657 67.2939 10904.5 1955.8 13017.3 13017.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 770 0.000512 512 205 260 24960 1.75523 0.92784 5.10931 49.9347 57.8561 57.9671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 6.4e-05 4096 120 3350 286560 46.433 55.7097 4946.87 1675.78 6724.87 6724.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1360 0.000512 4096 250 1250 34200 6.61226 184.675 209.49 400.824 400.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 6.4e-05 512 92 540 168960 24.464 6.62938 65.7166 206.269 303.324 303.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.000128 2048 50 600 151560 14.3975 196.295 418.985 629.723 629.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 740 3.2e-05 4096 240 7820 368640 2379.91 636.724 16533.3 18306.5 37858.9 37860.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1350 0.000512 4096 50 1180 37920 6.62938 192.342 209.751 408.768 408.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.000256 4096 120 3430 66432 14.0046 945.225 419.479 1378.76 1378.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 0.000512 4096 210 310 36480 6.61168 46.7552 209.452 262.863 262.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 970 6.4e-05 4096 180 7690 260096 89.1912 67.2667 10560.5 1958.6 12675.8 12676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 770 0.000512 512 205 260 25600 1.77075 0.94048 5.08531 51.3502 59.2763 59.3855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 6.4e-05 4096 120 3350 286464 46.2544 55.5807 4773.76 1697.3 6572.97 6573.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1360 0.000512 4096 250 1250 34176 6.61075 179.136 209.55 395.341 395.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 6.4e-05 512 92 540 180224 23.8551 6.70573 67.9027 209.165 307.867 308.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 0.000128 2048 50 600 151552 14.3442 189.746 419.288 623.422 623.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 740 3.2e-05 4096 240 7820 368640 2564.55 682.651 15949.2 19732.6 38931.5 38933.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1350 0.000512 4096 50 1180 37888 6.61581 186.38 209.673 402.713 402.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.000256 4096 120 3430 66240 14.003 950.8 418.787 1383.64 1383.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 0.000512 4096 210 310 36480 6.62323 47.1098 209.798 263.576 263.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 970 6.4e-05 4096 180 7690 259584 89.0697 67.2368 10647.4 1956.59 12760.5 12760.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 770 0.000512 512 205 260 24576 1.7711 0.926624 4.91792 50.0026 57.7497 57.8637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 6.4e-05 4096 120 3350 286464 46.2725 55.5938 4824.94 1678.14 6605.02 6605.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1360 0.000512 4096 250 1250 33984 6.5975 179.217 208.859 394.72 394.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 6.4e-05 512 92 540 147456 24.8329 6.53789 56.2107 198.215 286.038 286.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 0.000128 2048 50 600 151488 14.3442 190.827 419.283 624.498 624.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 740 3.2e-05 4096 240 7820 362496 2983.22 787.783 15842.7 22743.3 42360 42362.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1350 0.000512 4096 50 1180 37824 6.61677 188.889 209.756 405.305 405.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.000256 4096 120 3430 66200 13.982 1015.89 422.364 1452.29 1452.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 0.000512 4096 210 310 36400 6.60675 50.4291 211.279 268.355 268.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 970 6.4e-05 4096 180 7690 259200 89.6015 67.4493 11348.7 1978.16 13484.2 13484.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 770 0.000512 512 205 260 25600 1.74762 0.929568 5.516 51.2749 59.5952 59.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 6.4e-05 4096 120 3350 286000 46.42 55.7062 5094.72 1691.04 6887.97 6888.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1360 0.000512 4096 250 1250 34000 6.59555 190.65 210.858 408.148 408.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 6.4e-05 512 92 540 179200 23.4301 6.63094 73.1216 208.315 311.74 311.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 0.000128 2048 50 600 151400 14.4459 202.989 422.819 640.299 640.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 740 3.2e-05 4096 240 7820 364800 2968.61 780.661 17062.7 22992.2 43807.1 43809.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1350 0.000512 4096 50 1180 37800 6.61795 202.646 211.411 420.719 420.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.000256 4096 120 3430 66304 14.0245 1191.02 419.133 1624.23 1624.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 0.000512 4096 210 310 36352 6.61469 59.4165 209.273 275.347 275.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 970 6.4e-05 4096 180 7690 259072 88.9128 67.1285 13225.4 1952.73 15334.4 15334.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 770 0.000512 512 205 260 22528 1.73523 0.882784 5.79952 47.9479 56.4943 56.6047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 6.4e-05 4096 120 3350 285696 46.2374 55.578 5983 1673.83 7758.73 7758.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1360 0.000512 4096 250 1250 34048 6.6175 224.565 209.372 440.599 440.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 6.4e-05 512 92 540 163840 23.2945 6.53501 78.4194 198.096 306.585 306.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.000128 2048 50 600 151296 14.4309 238.985 420.52 673.979 674.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 740 3.2e-05 4096 240 7820 368640 2944.77 764.271 19989.4 22430.9 46132.2 46134.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1350 0.000512 4096 50 1180 37632 6.58816 233.468 208.759 448.861 448.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 0.000256 4096 120 3435 66496 14.0077 828.912 418.949 1261.92 1261.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1840 0.000512 4096 210 315 36576 6.61795 78.8275 209.425 294.916 294.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 970 6.4e-05 4096 180 7695 260224 89.1407 67.2206 9257.96 1959.56 11374.1 11374.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 770 0.000512 512 205 255 26368 1.74595 0.9376 8.7207 51.2588 62.7948 62.9111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1110 6.4e-05 4096 120 3360 286720 46.2601 55.5821 4200.03 1689.03 5990.98 5991.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1360 0.000512 4096 250 1245 34336 6.62528 155.894 209.572 372.136 372.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 6.4e-05 512 92 540 180224 23.8776 6.70515 58.5653 208.877 298.265 298.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1230 0.000128 2048 50 600 151712 14.4012 315.537 419.069 749.053 749.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 740 3.2e-05 4096 240 7830 370688 2566.09 682.922 14009.5 19700.6 36961.6 36963.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1350 0.000512 4096 50 1185 37984 6.60486 162.312 209.422 378.382 378.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.000256 4096 120 3435 66480 13.9985 836.303 419.276 1269.63 1269.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 0.000512 4096 210 315 36560 6.61434 41.2875 209.569 257.515 257.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 970 6.4e-05 4096 180 7695 260160 89.4892 67.3178 9334.03 1956.81 11447.9 11448.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 770 0.000512 512 205 255 26240 1.74893 0.934976 8.00182 50.1107 60.9289 61.0376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 6.4e-05 4096 120 3360 286720 46.4682 55.7065 4232.35 1678.94 6013.54 6013.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1360 0.000512 4096 250 1245 34320 6.62938 157.35 209.766 373.792 373.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 6.4e-05 512 92 540 179200 24.1739 6.72874 59.0401 209.753 299.933 300.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 0.000128 2048 50 600 151680 14.3967 167.767 419.312 601.519 601.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 740 3.2e-05 4096 240 7830 369920 2581.94 686.196 14113.4 19774.1 37158.1 37160.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1350 0.000512 4096 50 1185 38000 6.61008 164.898 209.737 381.287 381.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.000256 4096 120 3435 66480 14.0005 833.894 419.442 1267.39 1267.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 0.000512 4096 210 315 36576 6.62512 41.0118 209.76 257.441 257.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 970 6.4e-05 4096 180 7695 260160 89.2992 67.297 9301.97 1958.15 11416.9 11417.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 770 0.000512 512 205 255 26112 1.74349 0.930144 4.35936 50.1591 57.3242 57.4346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 6.4e-05 4096 120 3360 286656 46.3468 55.6558 4221.17 1680.95 6004.2 6004.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1360 0.000512 4096 250 1245 34320 6.61914 156.932 209.816 373.413 373.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 6.4e-05 512 92 540 172032 24.1428 6.61907 56.5594 206.387 293.948 294.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 0.000128 2048 50 600 151680 14.3888 165.795 419.461 599.689 599.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 740 3.2e-05 4096 240 7830 368640 2581.46 685.542 14013.1 19787.3 37069.8 37071.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1350 0.000512 4096 50 1185 37968 6.6129 163.18 209.779 379.613 379.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.000256 4096 120 3435 66472 13.9919 847.049 419.444 1280.54 1280.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 0.000512 4096 210 315 36568 6.62528 42.4611 209.764 258.894 258.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 970 6.4e-05 4096 180 7695 260064 89.4924 67.2887 9480.29 1957.42 11594.7 11594.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 770 0.000512 512 205 255 26432 1.74691 0.938944 4.55562 51.3451 58.7175 58.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 6.4e-05 4096 120 3360 286608 46.4641 55.7149 4297.89 1681.47 6081.62 6081.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1360 0.000512 4096 250 1245 34272 6.6145 159.388 209.596 375.643 375.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 6.4e-05 512 92 540 172032 24.3273 6.65117 58.0845 207.082 296.383 296.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.000128 2048 50 600 151648 14.3842 170.736 428.752 613.918 613.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 740 3.2e-05 4096 240 7830 369152 2581.61 685.054 14324.9 19789 37383 37384.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1350 0.000512 4096 50 1185 37968 6.62294 167.309 209.715 383.69 383.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.000256 4096 120 3435 66432 13.9948 855.437 418.875 1288.36 1288.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 0.000512 4096 210 315 36544 6.61843 43.5082 209.476 259.649 259.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 970 6.4e-05 4096 180 7695 260096 89.1317 67.2502 9392.32 1956.17 11505.1 11505.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 770 0.000512 512 205 255 26112 1.7512 0.93376 4.57994 51.2914 58.6883 58.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 6.4e-05 4096 120 3360 286592 46.285 55.6196 4407.77 1675.66 6185.41 6185.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1360 0.000512 4096 250 1245 34304 6.61914 162.353 209.618 378.634 378.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 6.4e-05 512 92 540 180224 23.8925 6.70496 61.4666 208.952 301.252 301.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.000128 2048 50 600 151680 14.3503 174.608 419.196 608.198 608.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 740 3.2e-05 4096 240 7830 370688 2568.28 682.952 14314.5 19708 37276.1 37278.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1350 0.000512 4096 50 1185 37952 6.61347 162.163 209.472 378.293 378.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.000256 4096 120 3435 66456 13.998 981.842 419.345 1415.24 1415.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 0.000512 4096 210 315 36504 6.6095 49.3546 209.469 265.476 265.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 970 6.4e-05 4096 180 7695 259776 89.4464 67.3636 10919.1 1957.98 13034.1 13034.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 770 0.000512 512 205 255 25920 1.74272 0.931584 5.12787 50.0444 57.9756 58.0854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 6.4e-05 4096 120 3360 286560 46.4384 55.7056 4947.02 1677.03 6726.27 6726.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1360 0.000512 4096 250 1245 34272 6.62278 184.948 209.716 401.334 401.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 6.4e-05 512 92 540 165888 24.369 6.58406 65.3461 204.301 300.837 301.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.000128 2048 50 600 151632 14.359 196.715 419.289 630.407 630.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 740 3.2e-05 4096 240 7830 368640 2783.44 736.183 16550.8 21209.1 41282.1 41284.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1350 0.000512 4096 50 1185 37944 6.61251 194.316 209.678 410.649 410.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.000256 4096 120 3435 66400 13.9969 955.855 419.197 1389.1 1389.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 0.000512 4096 210 315 36480 6.61024 48.0625 209.428 264.144 264.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 970 6.4e-05 4096 180 7695 260160 89.14 67.2816 10650.6 1957.87 12765.1 12765.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 770 0.000512 512 205 255 25600 1.73622 0.923648 4.96205 49.928 57.6801 57.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 6.4e-05 4096 120 3360 286560 46.2727 55.6561 4820.92 1697.48 6620.4 6620.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1360 0.000512 4096 250 1245 34240 6.6175 179.889 209.56 396.111 396.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 6.4e-05 512 92 540 174080 23.963 6.62685 66.64 206.415 303.888 304.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.000128 2048 50 600 151600 14.3589 191.513 419.341 625.259 625.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 740 3.2e-05 4096 240 7830 368640 2775.99 736.222 16129.9 21234.3 40879.1 40881.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1350 0.000512 4096 50 1185 37920 6.61709 189.205 209.591 405.456 405.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.000256 4096 120 3435 66432 14.0018 1017.12 419.405 1450.58 1450.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 0.000512 4096 210 315 36480 6.60906 51.5768 209.49 267.721 267.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 970 6.4e-05 4096 180 7695 259968 88.9701 67.2684 11313.8 1957.47 13427.7 13427.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 770 0.000512 512 205 255 25344 1.74438 0.925664 5.2512 49.9321 57.9821 58.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 6.4e-05 4096 120 3360 286656 46.1854 55.5868 5136.41 1677.67 6915.94 6916.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1360 0.000512 4096 250 1245 34272 6.6215 191.782 209.797 408.242 408.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 6.4e-05 512 92 540 172032 24.0786 6.61706 70.4694 206.402 307.805 307.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 0.000128 2048 50 600 151584 14.4369 204.304 419.295 638.08 638.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 740 3.2e-05 4096 240 7830 368640 2760.11 731.975 17176.8 21156.5 41828 41830.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1350 0.000512 4096 50 1185 37920 6.60685 201.749 209.734 418.135 418.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.000256 4096 120 3435 66400 13.996 1010.06 418.882 1443 1443.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 0.000512 4096 210 315 36500 6.6159 51.1209 209.441 267.222 267.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 970 6.4e-05 4096 180 7695 260000 89.6894 67.3729 11261.5 1957.89 13376.7 13376.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 770 0.000512 512 205 255 25600 1.73955 0.929152 5.31731 49.9125 58.0319 58.1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 6.4e-05 4096 120 3360 286600 46.5125 55.734 5108.17 1677.37 6887.87 6887.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1360 0.000512 4096 250 1245 34200 6.6113 190.452 209.242 406.349 406.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 6.4e-05 512 92 540 166400 24.7364 6.63274 67.8795 206.226 305.718 305.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 0.000128 2048 50 600 151600 14.4012 202.91 418.98 636.336 636.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 740 3.2e-05 4096 240 7830 368000 2591.38 689.387 17041 19837.2 40161.4 40163.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1350 0.000512 4096 50 1185 37900 6.6089 199.849 209.526 416.029 416.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.000256 4096 120 3435 66416 13.9927 1019.12 419.399 1452.57 1452.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 0.000512 4096 210 315 36512 6.6311 51.6116 209.751 268.039 268.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 970 6.4e-05 4096 180 7695 259840 89.2518 67.3452 11356.2 1959.01 13472 13472.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 770 0.000512 512 205 255 25984 1.73814 0.926304 5.34464 50.0348 58.1714 58.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 6.4e-05 4096 120 3360 286496 46.2684 55.6787 5151.51 1677.06 6930.6 6930.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1360 0.000512 4096 250 1245 34160 6.61914 191.807 209.278 407.748 407.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 6.4e-05 512 92 540 157696 24.7076 6.56672 64.6007 202.288 298.399 298.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 0.000128 2048 50 600 151536 14.3485 204.74 419.203 638.337 638.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 740 3.2e-05 4096 240 7830 369152 2570.29 685.162 17232.2 19750.3 40240.5 40242.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1350 0.000512 4096 50 1185 37856 6.61104 202.543 209.482 418.682 418.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.000256 4096 120 3435 66360 14.003 1004.88 419.14 1438.07 1438.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 0.000512 4096 210 315 36480 6.60963 50.9775 209.615 267.248 267.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 970 6.4e-05 4096 180 7695 259680 89.4462 67.3394 11223.9 1957.37 13338.3 13338.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 770 0.000512 512 205 255 25920 1.7353 0.9256 5.32682 49.949 58.0637 58.1734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 6.4e-05 4096 120 3360 286560 46.3933 55.7147 5091.12 1679.27 6872.57 6872.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1360 0.000512 4096 250 1245 34200 6.62214 189.712 209.581 405.963 406.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 6.4e-05 512 92 540 168960 24.4685 6.62922 68.0328 206.415 305.793 305.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 0.000128 2048 50 600 151560 14.3466 201.325 419.281 634.999 635.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 740 3.2e-05 4096 240 7830 364800 2796.56 738.779 16820.3 21306.6 41665 41667.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1350 0.000512 4096 50 1185 37920 6.6168 200.046 209.779 416.486 416.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.000256 4096 120 3435 66304 14.0001 962.21 418.884 1395.15 1395.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 0.000512 4096 210 315 36480 6.62323 48.7982 209.662 265.129 265.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 970 6.4e-05 4096 180 7695 260096 89.1314 67.282 10756.5 1958.46 12871.6 12871.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 770 0.000512 512 205 255 25600 1.76893 0.940864 4.99594 51.3525 59.1883 59.2962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 6.4e-05 4096 120 3360 286464 46.2532 55.5807 4875.16 1677.44 6654.51 6654.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1360 0.000512 4096 250 1245 34176 6.62038 181.731 209.443 397.842 397.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 6.4e-05 512 92 540 180224 23.8555 6.70925 69.4396 209.167 309.413 309.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 0.000128 2048 50 600 151552 14.3446 193.334 419.288 627.011 627.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 740 3.2e-05 4096 240 7830 368640 2563.58 682.667 16281.3 19716.4 39246.5 39248.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1350 0.000512 4096 50 1185 37888 6.60874 190.978 209.678 407.309 407.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.000256 4096 120 3435 66240 13.9877 1117.62 418.847 1550.51 1550.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 0.000512 4096 210 315 36288 6.59062 56.421 208.941 271.997 272.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 970 6.4e-05 4096 180 7695 259584 89.0644 67.1839 12405 1959.41 14520.8 14521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 770 0.000512 512 205 255 24576 1.77331 0.923808 5.71094 49.9954 58.532 58.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 6.4e-05 4096 120 3360 286464 46.2323 55.5895 5625.68 1676.86 7404.44 7404.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1360 0.000512 4096 250 1245 34176 6.62566 210.666 209.829 427.164 427.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 6.4e-05 512 92 540 147456 24.8074 7.88803 66.8822 198.197 298.005 298.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 0.000128 2048 50 600 151488 14.361 224.473 419.252 658.13 658.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 740 3.2e-05 4096 240 7830 362496 2982.27 787.844 18497.6 22744.5 45015 45017.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1350 0.000512 4096 50 1185 37824 6.61094 221.349 209.667 437.669 437.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.000256 4096 120 3435 66200 13.9899 1128.29 418.366 1560.7 1560.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 0.000512 4096 210 315 36400 6.61299 56.7089 209.438 272.806 272.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 970 6.4e-05 4096 180 7695 259200 89.5364 67.4598 12567.7 1959.01 14683.9 14684.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 770 0.000512 512 205 255 25600 1.7504 0.929792 6.09734 49.986 58.8919 59.0011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 6.4e-05 4096 120 3360 286000 46.4015 55.6882 5653.2 1674.7 7430.07 7430.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1360 0.000512 4096 250 1245 34000 6.59046 210.156 208.715 425.505 425.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 6.4e-05 512 92 540 153600 25.8637 6.63517 70.3763 206.298 309.407 309.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 0.000128 2048 50 600 151400 14.338 224.399 418.727 657.508 657.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 740 3.2e-05 4096 240 7830 364800 2967.69 780.733 18927.1 22573.1 45251.4 45253.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1350 0.000512 4096 50 1185 37800 6.61299 224.505 209.392 440.554 440.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.000256 4096 120 3435 66048 13.9864 1024.6 417.849 1456.49 1456.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 0.000512 4096 210 315 36352 6.61939 52.1771 209.487 268.327 268.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 970 6.4e-05 4096 180 7695 259072 88.9249 67.1395 11420.3 1952.76 13529.4 13529.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 770 0.000512 512 205 255 22528 1.73898 0.88128 4.90637 47.9394 55.5981 55.7056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 6.4e-05 4096 120 3360 285696 46.2316 55.593 5177.99 1676.34 6956.23 6956.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1360 0.000512 4096 250 1245 34048 6.6048 193.031 209.27 408.949 409.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 6.4e-05 512 92 540 163840 23.2978 6.53206 68.268 198.097 296.437 296.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 0.000128 2048 50 600 151296 14.3587 206.375 418.592 639.369 639.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 740 3.2e-05 4096 240 7830 368640 2945.71 764.213 17322.3 22437.2 43472.3 43474.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1350 0.000512 4096 50 1185 37632 6.58493 203.543 208.85 419.022 419.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 0.000256 4096 120 3440 66496 13.9623 778.999 419.494 1212.51 1212.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1840 0.000512 4096 210 320 36544 6.61914 74.8564 209.689 291.208 291.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 970 6.4e-05 4096 180 7700 260224 89.0962 67.1952 8728.54 1958.16 10843.2 10843.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 770 0.000512 512 205 260 25344 1.76147 0.934752 7.72595 51.2846 61.8392 61.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1110 6.4e-05 4096 120 3360 286656 46.2418 55.5811 3958.88 1677.53 5738.31 5738.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1360 0.000512 4096 250 1260 34272 6.62323 148.759 209.752 365.179 365.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 6.4e-05 512 92 540 184320 23.4721 6.7072 56.6624 209.106 296.191 296.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1230 0.000128 2048 50 600 151712 14.3708 304.375 419.522 738.31 738.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 740 3.2e-05 4096 240 7820 370688 2377.68 635.62 13203.5 18358.6 34577.5 34579.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1350 0.000512 4096 50 1180 38016 6.61805 153.735 209.912 370.307 370.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.000256 4096 120 3440 66480 13.9878 878.154 419.487 1311.68 1311.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 0.000512 4096 210 320 36520 6.62 44.6072 209.625 260.895 260.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 970 6.4e-05 4096 180 7700 260000 89.5089 67.3034 9804.76 1958.24 11920 11920.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 770 0.000512 512 205 260 25280 1.7656 0.93216 4.64784 50.121 57.6018 57.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 6.4e-05 4096 120 3360 286640 46.465 55.6943 4447.75 1680.75 6230.75 6230.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1360 0.000512 4096 250 1260 34240 6.62061 167.538 209.634 383.838 383.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 6.4e-05 512 92 540 184320 23.6768 6.73315 64.6387 209.815 305.104 305.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 0.000128 2048 50 600 151680 14.4067 177.157 419.432 611.039 611.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 740 3.2e-05 4096 240 7820 371200 2379.76 635.425 14909.2 18325.5 36252.1 36253.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1350 0.000512 4096 50 1180 38000 6.6273 172.657 209.862 389.188 389.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.000256 4096 120 3440 66480 13.9674 815.234 419.53 1248.78 1248.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 0.000512 4096 210 320 36528 6.61146 41.3594 209.701 257.716 257.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 970 6.4e-05 4096 180 7700 260160 89.2656 67.3317 9127.03 1958.15 11242 11242.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 770 0.000512 512 205 260 25344 1.75974 0.934304 4.31398 50.1616 57.2979 57.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 6.4e-05 4096 120 3360 286560 46.3135 55.6503 4131.11 1681.37 5914.52 5914.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1360 0.000512 4096 250 1260 34224 6.61571 155.126 209.594 371.379 371.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 6.4e-05 512 92 540 178176 23.5269 6.62157 57.981 206.386 294.755 294.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 0.000128 2048 50 600 151680 14.3516 163.674 419.46 597.531 597.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 740 3.2e-05 4096 240 7820 370176 2376.17 634.784 13810.5 18510.9 35334.8 35336.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1350 0.000512 4096 50 1180 37968 6.61789 160.993 222.182 389.838 389.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.000256 4096 120 3440 66472 13.9654 829.86 419.432 1263.31 1263.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 0.000512 4096 210 320 36512 6.61261 42.5734 209.611 258.841 258.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 970 6.4e-05 4096 180 7700 259840 89.4903 67.3773 9241.42 1958.11 11356.6 11356.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 770 0.000512 512 205 260 25536 1.77264 0.9384 4.57978 51.3438 58.7668 58.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 6.4e-05 4096 120 3360 286608 46.4627 55.6993 4191.94 1680.31 5974.5 5974.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1360 0.000512 4096 250 1260 34216 6.61386 158.075 209.546 374.28 374.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 6.4e-05 512 92 540 179200 23.5952 6.64986 59.6402 207.029 297.153 297.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.000128 2048 50 600 151648 14.4168 167.28 419.294 601.034 601.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 740 3.2e-05 4096 240 7820 369152 2580.69 685.018 13969 19749.5 36986.6 36988.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1350 0.000512 4096 50 1180 37968 6.62118 163.282 209.635 379.579 379.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.000256 4096 120 3440 66432 13.953 0 419.269 433.24 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.000256 4096 120 3440 66456 13.9593 1027.9 419.206 1461.12 1461.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 0.000512 4096 210 320 36504 6.6232 52.9388 209.556 269.161 269.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 970 6.4e-05 4096 180 7700 259776 89.3818 67.3751 11420.7 1960.98 13538.7 13538.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 770 0.000512 512 205 260 24768 1.7719 0.929568 5.33584 50.0324 58.2102 58.3274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 6.4e-05 4096 120 3360 286560 46.4277 55.7247 5170.1 1676.13 6948.47 6948.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1360 0.000512 4096 250 1260 34200 6.61328 195.951 209.435 412.047 412.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 6.4e-05 512 92 540 175104 23.4497 6.58461 72.5809 204.188 307.046 307.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.000128 2048 50 600 151632 14.3658 206.254 419.072 639.735 639.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 740 3.2e-05 4096 240 7820 370944 2375.96 635.385 17436.5 18316.7 38766.9 38768.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1350 0.000512 4096 50 1180 37944 6.61389 202.548 209.598 418.806 418.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.000256 4096 120 3440 66384 13.9634 716.48 419.149 1149.64 1149.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 0.000512 4096 210 320 36432 6.62733 36.9645 209.518 253.154 253.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 970 6.4e-05 4096 180 7700 259776 89.1726 67.2955 7936.91 1957.36 10050.9 10051.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 770 0.000512 512 205 260 24192 1.75805 0.913216 3.82003 49.686 56.3044 56.4122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 6.4e-05 4096 120 3360 286272 46.2513 55.6455 3585.61 1680.46 5368.04 5368.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1360 0.000512 4096 250 1260 34128 6.62118 135.999 209.403 352.068 352.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 6.4e-05 512 92 540 165888 23.071 6.54099 48.3958 200.113 278.363 278.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 0.000128 2048 50 600 151488 14.3381 143.524 418.808 576.714 576.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 740 3.2e-05 4096 240 7820 368640 2754.14 724.293 12041.1 21084.4 36606.6 36608.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1350 0.000512 4096 50 1180 37872 6.61507 140.883 209.448 356.99 357.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.000256 4096 120 3440 66400 13.9605 991.523 418.887 1424.43 1424.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 0.000512 4096 210 320 36480 6.62282 50.9152 209.433 267.016 267.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 970 6.4e-05 4096 180 7700 259840 89.2516 67.3423 11088.1 1957.74 13202.6 13202.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 770 0.000512 512 205 260 24960 1.74928 0.92208 5.28266 49.8991 57.9837 58.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 6.4e-05 4096 120 3360 286560 46.2801 55.6599 5040.88 1675.93 6818.83 6818.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1360 0.000512 4096 250 1260 34160 6.6048 189.258 209.308 405.215 405.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 6.4e-05 512 92 540 174080 23.973 6.62077 69.6598 206.222 306.716 306.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.000128 2048 50 600 151600 14.3854 199.563 418.925 632.918 632.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 740 3.2e-05 4096 240 7820 371200 2564.4 682.889 16939.3 19674.7 39863.7 39865.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1350 0.000512 4096 50 1180 37920 6.61709 196.413 209.354 412.429 412.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.000256 4096 120 3440 66240 13.9503 693.39 418.521 1125.91 1125.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 0.000512 4096 210 320 36320 6.60275 35.7748 209.029 251.45 251.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 970 6.4e-05 4096 180 7700 259840 89.144 67.4256 7731.63 1959.31 9847.73 9847.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 770 0.000512 512 205 260 24320 1.77408 0.921888 3.72877 49.961 56.5196 56.6299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 6.4e-05 4096 120 3360 286400 46.1603 55.593 3507.1 1676.58 5285.52 5285.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1360 0.000512 4096 250 1260 34080 6.60669 132.321 209.26 348.233 348.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 6.4e-05 512 92 540 163840 24.9145 6.61754 46.4454 206.314 284.533 284.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 0.000128 2048 50 600 151520 14.3458 139.702 419.008 573.1 573.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 740 3.2e-05 4096 240 7820 368640 2957.95 779.918 11713.5 22604.4 38058.6 38060.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1350 0.000512 4096 50 1180 37760 6.59456 136.879 208.969 352.488 352.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.000256 4096 120 3440 66432 13.9655 931.649 419.093 1364.77 1364.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 0.000512 4096 210 320 36480 6.61478 47.6631 209.493 263.814 263.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 970 6.4e-05 4096 180 7700 259968 89.0224 67.2448 10420.6 1955.56 12532.7 12532.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 770 0.000512 512 205 260 24576 1.75549 0.922272 4.83277 49.9126 57.555 57.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 6.4e-05 4096 120 3360 286464 46.1621 55.5797 4720.4 1677.96 6500.19 6500.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1360 0.000512 4096 250 1260 34176 6.61504 177.351 209.37 393.379 393.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 6.4e-05 512 92 540 172032 24.0901 6.61555 64.4049 206.195 301.543 301.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 0.000128 2048 50 600 151584 14.3425 186.561 418.882 619.83 619.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 740 3.2e-05 4096 240 7820 368640 2384.54 639.306 15785.2 18402 37213.3 37215.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1350 0.000512 4096 50 1180 37920 6.61299 184.828 209.533 401.015 401.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.000256 4096 120 3440 66240 13.9501 663.892 418.617 1096.51 1096.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 0.000512 4096 210 320 36288 6.60128 34.3597 208.997 250 250.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 970 6.4e-05 4096 180 7700 259584 89.0409 67.1906 7391.85 1955.05 9503.35 9503.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 770 0.000512 512 205 260 24576 1.77296 0.924064 3.58154 49.9741 56.3831 56.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 6.4e-05 4096 120 3360 286080 46.2282 55.5991 3342.88 1679.31 5124.09 5124.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1360 0.000512 4096 250 1260 33984 6.60042 126.128 209.335 342.108 342.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 6.4e-05 512 92 540 147456 24.8137 6.53312 40.0352 198.05 269.673 269.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 0.000128 2048 50 600 151488 14.4142 133.239 418.935 566.637 566.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 740 3.2e-05 4096 240 7820 362496 2982.4 787.883 11008.8 22736.1 37518.1 37520.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1350 0.000512 4096 50 1180 37824 6.61331 132.336 209.499 348.494 348.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.000256 4096 120 3440 66400 13.9932 969.824 419.295 1403.17 1403.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 0.000512 4096 210 320 36400 6.60998 49.848 209.258 265.759 265.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 970 6.4e-05 4096 180 7700 260000 89.6866 67.4063 10816 1959.53 12932.9 12933.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 770 0.000512 512 205 260 24800 1.76554 0.924512 5.06701 49.9372 57.8193 57.9293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 6.4e-05 4096 120 3360 286600 46.4998 55.7424 4900.91 1677.54 6680.78 6680.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1360 0.000512 4096 250 1260 34200 6.61776 184.894 209.701 401.259 401.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 6.4e-05 512 92 540 179200 23.4208 6.63459 69.9734 206.373 306.646 306.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 0.000128 2048 50 600 151600 14.4061 194.855 419.291 628.596 628.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 740 3.2e-05 4096 240 7820 368000 2591.8 689.48 16333.2 19910.4 39527.3 39529.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1350 0.000512 4096 50 1180 37900 6.61722 192.572 209.569 408.804 408.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.000256 4096 120 3440 66200 13.9473 682.566 418.799 1115.36 1115.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 0.000512 4096 210 320 36200 6.57952 35.1854 208.838 250.648 250.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 970 6.4e-05 4096 180 7700 259200 89.5457 67.4638 7566.2 1960.61 9684.03 9684.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 770 0.000512 512 205 260 24000 1.78534 0.930016 3.61843 50.0029 56.4672 56.5752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 6.4e-05 4096 120 3360 286000 46.3993 55.6888 3430.77 1679.5 5212.43 5212.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1360 0.000512 4096 250 1260 34000 6.61424 129.444 209.187 345.288 345.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 6.4e-05 512 92 540 179200 23.4278 6.63347 49.7434 208.806 288.85 289.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 0.000128 2048 50 600 151400 14.3396 137.202 419.07 570.654 570.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 740 3.2e-05 4096 240 7820 364800 2967.81 780.692 11386.4 22602.1 37739.7 37741.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1350 0.000512 4096 50 1180 37800 6.61859 134.524 209.529 350.715 350.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.000256 4096 120 3440 66416 13.9644 1237.27 419.493 1670.78 1670.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 0.000512 4096 210 320 36400 6.61651 63.2997 209.343 279.302 279.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 970 6.4e-05 4096 180 7700 259840 89.1929 67.3633 13653.7 1959.04 15769.5 15769.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 770 0.000512 512 205 260 25088 1.75994 0.927264 6.7505 50.0273 59.5969 59.7033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 6.4e-05 4096 120 3360 286496 46.2645 55.6671 6184.89 1676.88 7963.78 7963.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1360 0.000512 4096 250 1260 34160 6.61168 233.337 209.573 449.566 449.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 6.4e-05 512 92 540 172032 23.2636 6.57149 85.5164 202.29 317.883 318.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 0.000128 2048 50 600 151536 14.3617 246.525 419.205 680.136 680.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 740 3.2e-05 4096 240 7820 369152 2569.96 685.192 20792.9 19749.6 43800.2 43802.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1350 0.000512 4096 50 1180 37856 6.61658 243.452 209.365 459.477 459.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.000256 4096 120 3440 66304 13.9551 815.362 419.142 1248.51 1248.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 0.000512 4096 210 320 36288 6.6176 41.8549 209.164 257.681 257.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 970 6.4e-05 4096 180 7700 258944 89.123 67.3372 9031.08 1958.57 11146.3 11146.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 770 0.000512 512 205 260 23296 1.75654 0.905216 4.32054 49.4848 56.5984 56.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 6.4e-05 4096 120 3360 286272 46.1532 55.5807 4112.76 1676.23 5890.8 5890.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1360 0.000512 4096 250 1260 34048 6.61504 154.589 209.402 370.649 370.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 6.4e-05 512 92 540 143360 24.1035 6.42746 47.7817 192.581 271.136 271.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 0.000128 2048 50 600 151424 14.3626 162.562 418.87 595.837 595.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 740 3.2e-05 4096 240 7820 365568 3360.26 873.612 13499.6 25516.9 43253.5 43256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1350 0.000512 4096 50 1180 37632 6.58022 159.635 208.591 374.848 374.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.000256 4096 120 3440 66360 13.971 1190.44 418.939 1623.4 1623.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 0.000512 4096 210 320 36360 6.59914 60.5724 209.027 276.243 276.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 970 6.4e-05 4096 180 7700 259680 89.3914 67.328 13200.2 1957.74 15314.9 15315.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 770 0.000512 512 205 260 24960 1.75613 0.928576 6.64506 49.9326 59.3931 59.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 6.4e-05 4096 120 3360 286320 46.3819 55.719 5978.81 1675.64 7756.63 7756.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1360 0.000512 4096 250 1260 34080 6.60486 224.491 209.04 440.18 440.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 6.4e-05 512 92 540 168960 24.4459 6.63066 81.1358 206.266 318.717 318.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 0.000128 2048 50 600 151560 14.41 237.301 419.046 670.802 670.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 740 3.2e-05 4096 240 7820 368640 2377.92 636.69 19972.3 18304.9 41294.1 41295.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1350 0.000512 4096 50 1180 37920 6.62477 234.137 209.61 450.414 450.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.000256 4096 120 3440 66240 13.9717 805.507 418.823 1238.36 1238.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 0.000512 4096 210 320 36240 6.59846 41.3049 208.963 256.91 256.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 970 6.4e-05 4096 180 7700 259200 89.2946 67.454 8900.74 1962.64 11020.3 11020.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 770 0.000512 512 205 260 24960 1.76141 0.927744 4.43482 50.008 57.2573 57.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 6.4e-05 4096 120 3360 286080 46.219 55.6539 4035.66 1674.68 5812.29 5812.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1360 0.000512 4096 250 1260 33840 6.56371 151.781 208.334 366.721 366.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 6.4e-05 512 92 540 153600 25.8004 6.62477 49.9781 206.291 288.931 289.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 0.000128 2048 50 600 151440 14.3565 160.492 418.875 593.766 593.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 740 3.2e-05 4096 240 7820 368640 2373.79 636.261 13508.3 18304.5 34825 34826.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1350 0.000512 4096 50 1180 37680 6.60051 157.944 208.898 373.485 373.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.000256 4096 120 3440 66304 13.9533 1157.66 418.745 1590.42 1590.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 0.000512 4096 210 320 36352 6.59866 58.9169 209 274.56 274.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 970 6.4e-05 4096 180 7700 260096 89.0737 67.3246 12894.6 1962.18 15013.4 15013.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 770 0.000512 512 205 260 24576 1.79725 0.939616 6.36579 51.3312 60.5594 60.6701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 6.4e-05 4096 120 3360 286464 46.2213 55.5918 5837.24 1678.08 7617.22 7617.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1360 0.000512 4096 250 1260 34176 6.63133 219.616 209.572 435.865 435.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 6.4e-05 512 92 540 180224 23.8511 6.70739 84.1278 208.996 323.92 324.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 0.000128 2048 50 600 151552 14.3565 230.738 427.014 672.152 672.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 740 3.2e-05 4096 240 7820 368640 2563.06 682.707 19553.4 19705.7 42507.4 42509.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1350 0.000512 4096 50 1180 37888 6.61434 228.018 209.451 444.125 444.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.000256 4096 120 3440 66048 13.9396 775.166 418.282 1207.44 1207.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 0.000512 4096 210 320 36096 6.55574 40.106 208.482 255.185 255.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 970 6.4e-05 4096 180 7700 259072 88.9075 67.1381 8604.86 1954.35 10715.5 10715.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 770 0.000512 512 205 260 22528 1.73642 0.881088 3.73504 47.9607 54.4402 54.5505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 6.4e-05 4096 120 3360 285696 46.2478 55.5872 3910.11 1675.38 5687.41 5687.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1360 0.000512 4096 250 1260 34048 6.62528 148.238 209.749 364.655 364.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 6.4e-05 512 92 540 163840 23.3016 6.53302 51.7392 198.262 280.074 280.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 0.000128 2048 50 600 151296 14.3561 155.19 418.942 588.53 588.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 740 3.2e-05 4096 240 7820 368640 2945.49 764.322 13024.1 22451.4 39188.2 39190.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1350 0.000512 4096 50 1180 37632 6.59677 152.086 208.936 367.66 367.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.000256 4096 120 3440 66240 13.959 1012.38 418.617 1445.01 1445.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 0.000512 4096 210 320 36288 6.59914 51.4993 209.007 267.15 267.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 970 6.4e-05 4096 180 7700 259584 89.0541 67.2002 11277.2 1954.76 13388.5 13388.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 770 0.000512 512 205 260 24576 1.77133 0.925568 5.44934 49.9755 58.2526 58.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 6.4e-05 4096 120 3360 286080 46.2414 55.5997 5107.9 1677.66 6887.48 6887.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1360 0.000512 4096 250 1260 33984 6.60275 191.599 208.886 407.133 407.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 6.4e-05 512 92 540 147456 24.8157 6.53814 60.4958 198.053 290.137 290.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 0.000128 2048 50 600 151488 14.3565 202.029 418.933 635.363 635.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 740 3.2e-05 4096 240 7820 362496 2982.34 787.946 16750.9 22728.1 43252.2 43254.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1350 0.000512 4096 50 1180 37824 6.6183 199.592 209.555 415.81 415.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.000256 4096 120 3440 66048 13.9642 703.169 418.939 1136.13 1136.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 0.000512 4096 210 320 36096 6.60419 36.7497 209.148 252.549 252.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 970 6.4e-05 4096 180 7700 259584 89.0583 67.3133 7817.88 1958.27 9932.74 9932.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 770 0.000512 512 205 260 21504 1.77235 0.886784 3.46541 49.1112 55.3702 55.4803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 6.4e-05 4096 120 3360 285696 46.2327 55.5822 3541.85 1680.02 5323.76 5323.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1360 0.000512 4096 250 1260 33792 6.59661 132.881 209.037 348.557 348.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 6.4e-05 512 92 540 147456 24.8351 6.53414 42.7487 198.328 272.682 272.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 0.000128 2048 50 600 151296 14.4221 141.532 419.236 575.234 575.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 740 3.2e-05 4096 240 7820 356352 2985.11 786.558 11495.1 22734.4 38004.1 38006.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1350 0.000512 4096 50 1180 37632 6.61139 138.897 209.598 355.152 355.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.000256 4096 120 3440 66200 13.9464 1038.4 418.843 1471.24 1471.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 0.000512 4096 210 320 36200 6.56941 53.3175 208.772 268.701 268.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 970 6.4e-05 4096 180 7700 259200 89.5778 67.4684 11486.5 1960.83 13604.6 13604.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 770 0.000512 512 205 260 24000 1.78368 0.92736 5.43786 50.0018 58.2791 58.3945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 6.4e-05 4096 120 3360 286000 46.3892 55.7061 5199.87 1678.33 6980.39 6980.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1360 0.000512 4096 250 1260 34000 6.60586 197.048 209.279 412.973 413.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 6.4e-05 512 92 540 179200 23.4402 6.62822 75.8485 206.489 312.647 312.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 0.000128 2048 50 600 151400 14.3583 207.344 419.11 640.856 640.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 740 3.2e-05 4096 240 7820 364800 2967.88 780.722 17375.1 22597.9 43724.5 43726.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1350 0.000512 4096 50 1180 37800 6.61856 205.941 209.566 422.17 422.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.000256 4096 120 3440 66000 13.9484 746.588 418.336 1178.93 1178.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 0.000512 4096 210 320 36000 6.57552 38.0482 208.51 253.176 253.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 970 6.4e-05 4096 180 7700 259200 89.4735 67.628 8332.37 1960.6 10450.3 10450.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 770 0.000512 512 205 260 22400 1.8456 0.931776 3.83088 50.1074 56.8461 56.9566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 6.4e-05 4096 120 3360 285600 46.2509 55.6667 3717.94 1680.25 5500.19 5500.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1360 0.000512 4096 250 1260 33600 6.54746 139.577 207.886 354.055 354.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 6.4e-05 512 92 540 153600 25.8148 6.62938 47.4465 206.371 286.497 286.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 0.000128 2048 50 600 151200 14.3729 148.153 418.602 581.174 581.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 740 3.2e-05 4096 240 7820 358400 2770.7 733.427 12377.4 21228.1 37112.3 37114.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1350 0.000512 4096 50 1180 37600 6.6153 150.429 209.371 366.459 366.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 0.000256 4096 120 3432 66528 14.0084 769.698 419.547 1203.31 1203.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1840 0.000512 4096 210 312 36608 6.62195 72.8205 209.719 289.207 289.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 970 6.4e-05 4096 180 7704 260224 89.1156 67.2525 8646.66 1958.45 10761.7 10761.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 770 0.000512 512 205 264 25344 1.7649 0.937888 7.0105 51.2909 61.1333 61.2517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1110 6.4e-05 4096 120 3360 286592 46.2684 55.5809 3924.69 1677.73 5704.36 5704.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1360 0.000512 4096 250 1248 34304 6.61523 145.696 209.696 362.05 362.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 6.4e-05 512 92 552 176128 24.258 6.70762 54.5651 209.122 294.891 295.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1230 0.000128 2048 50 600 151712 14.4527 297.112 419.586 731.193 731.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 740 3.2e-05 4096 240 7824 369664 2576.02 684.647 13040.4 19790.1 36093.5 36095.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1350 0.000512 4096 50 1200 37984 6.62349 154.899 209.734 371.301 371.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.000256 4096 120 3432 66520 14.0058 812.841 419.517 1246.42 1246.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 0.000512 4096 210 312 36600 6.6248 40.2229 209.7 256.591 256.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 970 6.4e-05 4096 180 7704 260160 89.5484 67.3086 9094.77 1957.37 11209.2 11209.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 770 0.000512 512 205 264 25280 1.76218 0.930816 4.34733 50.1131 57.2795 57.3865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 6.4e-05 4096 120 3360 286560 46.4666 55.7023 4122.03 1677.22 5901.5 5901.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1360 0.000512 4096 250 1248 34320 6.61709 154.048 209.803 370.51 370.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 6.4e-05 512 92 552 179200 24.148 6.73072 58.7277 209.798 299.645 299.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 0.000128 2048 50 600 151680 14.371 164.053 419.477 597.945 598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 740 3.2e-05 4096 240 7824 369920 2579.84 685.918 13761.6 19767.2 36796.9 36798.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1350 0.000512 4096 50 1200 37960 6.61885 163.316 209.625 379.604 379.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.000256 4096 120 3432 66480 14.0022 802.779 418.892 1235.73 1235.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 0.000512 4096 210 312 36576 6.61443 39.8914 209.385 255.933 255.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 970 6.4e-05 4096 180 7704 260160 89.2045 67.3204 8961.48 1956.04 11074.3 11074.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 770 0.000512 512 205 264 25344 1.76026 0.933376 4.39565 50.1284 57.3465 57.4578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 6.4e-05 4096 120 3360 286560 46.3034 55.6605 4062.77 1675.44 5840.25 5840.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1360 0.000512 4096 250 1248 34272 6.61546 151.591 209.363 367.612 367.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 6.4e-05 512 92 552 172032 24.1373 6.62531 56.1969 206.143 293.342 293.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 0.000128 2048 50 600 151680 14.3574 160.373 419.016 593.789 593.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 740 3.2e-05 4096 240 7824 368640 2579.97 685.539 13521.2 19757.7 36546.8 36548.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1350 0.000512 4096 50 1200 37968 6.62691 160.199 209.483 376.35 376.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.000256 4096 120 3432 66432 14.0072 517.24 418.995 950.302 950.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 0.000512 4096 210 312 36480 6.60541 25.7583 209.187 241.594 241.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 970 6.4e-05 4096 180 7704 259968 88.9878 67.2373 5796.47 1956.03 7908.93 7909.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 770 0.000512 512 205 264 24576 1.75731 0.927776 2.87571 49.9155 55.6055 55.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 6.4e-05 4096 120 3360 286464 46.2054 55.593 2631.64 1676.08 4409.6 4409.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1360 0.000512 4096 250 1248 34176 6.60842 98.0296 209.164 313.846 313.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 6.4e-05 512 92 552 172032 24.1029 6.61606 36.9173 206.23 274.104 274.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 0.000128 2048 50 600 151584 14.4957 103.728 419.047 537.315 537.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 740 3.2e-05 4096 240 7824 368640 2760.28 732.085 8721.6 21139.1 33355.7 33357.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1350 0.000512 4096 50 1200 37920 6.61878 103.565 209.538 319.766 319.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.000256 4096 120 3432 66472 13.9909 930.797 419.395 1364.23 1364.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 0.000512 4096 210 312 36568 6.61709 46.7969 209.647 263.104 263.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 970 6.4e-05 4096 180 7704 260064 89.3498 67.2887 10390.6 1957.38 12504.8 12505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 770 0.000512 512 205 264 25536 1.7737 0.940032 5.26982 51.3502 59.4628 59.5734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 6.4e-05 4096 120 3360 286496 46.4056 55.7067 4709.05 1677.42 6488.66 6488.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1360 0.000512 4096 250 1248 34272 6.61302 176.001 209.652 392.312 392.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 6.4e-05 512 92 552 172032 24.3012 6.65395 65.3009 207.075 303.563 303.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.000128 2048 50 600 151648 14.3647 186.475 419.387 620.272 620.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 740 3.2e-05 4096 240 7824 369152 2578.49 685.061 15706.2 19748.9 38721 38722.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1350 0.000512 4096 50 1200 37968 6.62323 187.113 209.78 403.565 403.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.000256 4096 120 3432 66416 14.0042 585.271 419.395 1018.72 1018.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 0.000512 4096 210 312 36512 6.6112 30.0012 209.703 246.36 246.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 970 6.4e-05 4096 180 7704 259840 89.2187 67.3548 6537.55 1959.23 8653.58 8653.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 770 0.000512 512 205 264 25088 1.75875 0.929792 3.44573 50.0293 56.2954 56.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 6.4e-05 4096 120 3360 286272 46.2377 55.644 2963.09 1677.89 4742.94 4743.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1360 0.000512 4096 250 1248 34160 6.62272 110.565 209.355 326.586 326.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 6.4e-05 512 92 552 157696 24.7103 6.56589 38.2374 202.309 272.062 272.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 0.000128 2048 50 600 151536 14.4174 118.939 419.364 552.764 552.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 740 3.2e-05 4096 240 7824 369152 2569.8 685.114 9882.5 19752.5 32892.3 32894.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1350 0.000512 4096 50 1200 37856 6.60893 117.438 209.584 333.675 333.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.000256 4096 120 3432 66496 14.0039 888.355 419.562 1321.98 1322.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 0.000512 4096 210 312 36544 6.61146 45.4428 209.56 261.656 261.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 970 6.4e-05 4096 180 7704 260096 89.087 67.2676 9728.21 1958.02 11842.8 11843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 770 0.000512 512 205 264 25088 1.77946 0.935872 4.91418 51.3165 59.0764 59.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 6.4e-05 4096 120 3360 286464 46.25 55.6094 4574.14 1677.29 6353.36 6353.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1360 0.000512 4096 250 1248 34240 6.61814 169.46 209.528 385.649 385.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 6.4e-05 512 92 552 172032 24.6833 6.7113 62.6916 209.148 303.473 303.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.000128 2048 50 600 151680 14.3606 182.546 419.514 616.464 616.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 740 3.2e-05 4096 240 7824 368640 2583.09 688.357 14756.3 19858.5 37888.7 37890.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1350 0.000512 4096 50 1200 37952 6.62355 171.172 209.826 387.666 387.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.000256 4096 120 3432 66432 14.0063 583.359 419.57 1016.99 1017.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 0.000512 4096 210 312 36480 6.61981 30.5014 209.554 246.719 246.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 970 6.4e-05 4096 180 7704 260096 89.1486 67.2928 6253.93 1958.71 8369.28 8369.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 770 0.000512 512 205 264 24576 1.78899 0.937312 3.32509 51.4394 57.6223 57.7284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 6.4e-05 4096 120 3360 286464 46.2171 55.5786 3023 1677.49 4802.35 4802.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1360 0.000512 4096 250 1248 34176 6.61267 110.934 209.531 327.12 327.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 6.4e-05 512 92 552 163840 25.4496 6.70672 39.763 209.197 281.353 281.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 0.000128 2048 50 600 151552 14.3565 121.319 419.457 555.179 555.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 740 3.2e-05 4096 240 7824 364544 2981.94 788.107 9416.24 22764.3 35953.4 35955.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1350 0.000512 4096 50 1200 37888 6.62272 108.477 209.842 324.987 325.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.000256 4096 120 3432 66456 13.9981 985.858 423.013 1422.92 1422.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 0.000512 4096 210 312 36576 6.63296 49.7682 211.587 268.033 268.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 970 6.4e-05 4096 180 7704 260064 89.3832 67.2969 11019.4 1973.8 13150.1 13150.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 770 0.000512 512 205 264 24768 1.77133 0.929792 5.23776 51.3278 59.3972 59.5071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 6.4e-05 4096 120 3360 286416 46.4161 55.7192 4992.61 1691.82 6786.65 6786.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1360 0.000512 4096 250 1248 34272 6.6295 187.179 211.597 405.449 405.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 6.4e-05 512 92 552 165888 24.343 6.58227 66.773 206.109 304.05 304.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.000128 2048 50 600 151632 14.3661 197.853 423.019 635.281 635.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 740 3.2e-05 4096 240 7824 368640 2783.04 736.113 16667.8 21395.9 41585.5 41587.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1350 0.000512 4096 50 1200 37944 6.61914 197.853 211.548 416.063 416.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.000256 4096 120 3432 66384 14.0186 691.741 419.062 1124.87 1124.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 0.000512 4096 210 312 36432 6.60915 34.9636 209.211 250.825 250.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 970 6.4e-05 4096 180 7704 259776 89.1987 67.3414 7715.42 1957.63 9829.8 9829.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 770 0.000512 512 205 264 24192 1.75248 0.91392 3.74947 49.6949 56.2401 56.3467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 6.4e-05 4096 120 3360 286272 46.2418 55.6592 3488.57 1680.33 5270.88 5270.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1360 0.000512 4096 250 1248 34128 6.60666 130.701 209.185 346.537 346.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 6.4e-05 512 92 552 147456 24.807 6.54211 42.1461 198.059 271.799 271.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 0.000128 2048 50 600 151488 14.3461 138.945 420.978 574.314 574.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 740 3.2e-05 4096 240 7824 364032 3172.96 831.243 11523.8 24117.2 39648.3 39650.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1350 0.000512 4096 50 1200 37872 6.62323 138.723 209.565 354.954 355.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.000256 4096 120 3432 66480 14.0042 936.849 419.226 1370.13 1370.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 0.000512 4096 210 312 36560 6.61776 46.9627 209.663 263.286 263.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 970 6.4e-05 4096 180 7704 260160 89.1116 67.2986 10500.2 1956.23 12613.1 12613.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 770 0.000512 512 205 264 24960 1.75245 0.92752 4.9881 49.9076 57.7093 57.8171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 6.4e-05 4096 120 3360 286400 46.2705 55.6742 4756.55 1676.03 6534.6 6534.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1360 0.000512 4096 250 1248 34240 6.62445 177.865 209.445 393.978 394.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 6.4e-05 512 92 552 174080 23.9642 6.62528 66.4562 206.243 303.53 303.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.000128 2048 50 600 151600 14.3728 188.702 425.459 628.577 628.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 740 3.2e-05 4096 240 7824 368640 2775.16 736.408 15859 21212.7 40586 40588.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1350 0.000512 4096 50 1200 37920 6.61504 189.104 209.479 405.241 405.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.000256 4096 120 3432 66400 14.0092 670.232 419.472 1103.77 1103.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 0.000512 4096 210 312 36480 6.62528 33.9091 209.69 250.268 250.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 970 6.4e-05 4096 180 7704 259840 89.1604 67.4229 7465.72 1959.96 9582.48 9582.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 770 0.000512 512 205 264 24320 1.76832 0.925504 3.60688 49.9737 56.4069 56.5163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 6.4e-05 4096 120 3360 286400 46.1586 55.5769 3383.77 1677.3 5162.89 5162.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1360 0.000512 4096 250 1248 34080 6.6015 126.59 209.138 342.374 342.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 6.4e-05 512 92 552 163840 24.8837 6.61526 45.397 206.413 283.545 283.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 0.000128 2048 50 600 151520 14.3974 134.766 419.247 568.454 568.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 740 3.2e-05 4096 240 7824 368640 2958.03 779.986 11306.3 22630.6 37677.7 37679.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1350 0.000512 4096 50 1200 37760 6.60368 134.818 209.17 350.636 350.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.000256 4096 120 3432 66432 13.9959 1195.09 419.057 1628.2 1628.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 0.000512 4096 210 312 36480 6.6023 59.7287 209.214 275.592 275.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 970 6.4e-05 4096 180 7704 259968 88.929 67.2593 13244.4 1956.19 15357 15357.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 770 0.000512 512 205 264 24576 1.76605 0.923648 6.57766 49.9169 59.3158 59.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 6.4e-05 4096 120 3360 286464 46.1416 55.5643 5999.11 1676.3 7777.19 7777.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1360 0.000512 4096 250 1248 34176 6.61766 223.955 209.192 439.808 439.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 6.4e-05 512 92 552 172032 24.0869 6.61789 83.9681 206.255 321.174 321.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 0.000128 2048 50 600 151584 14.3604 239.201 419.072 672.679 672.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 740 3.2e-05 4096 240 7824 368640 2759.86 731.917 20094.5 21146.6 44735.6 44737.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1350 0.000512 4096 50 1200 37920 6.62502 239.946 209.569 456.184 456.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.000256 4096 120 3432 66240 13.9981 770.449 418.796 1203.3 1203.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 0.000512 4096 210 312 36288 6.59661 38.5524 208.828 254.022 254.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 970 6.4e-05 4096 180 7704 259584 89.0284 67.1875 8604.72 1956.2 10717.4 10717.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 770 0.000512 512 205 264 24576 1.76762 0.927104 4.39094 49.9965 57.2145 57.3273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 6.4e-05 4096 120 3360 286080 46.2295 55.6002 3915.94 1680.42 5698.26 5698.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1360 0.000512 4096 250 1248 33984 6.56998 145.495 208.797 360.909 360.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 6.4e-05 512 92 552 147456 24.8122 6.53722 47.6142 200.555 279.755 279.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 0.000128 2048 50 600 151488 14.3587 154.657 419.242 588.302 588.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 740 3.2e-05 4096 240 7824 362496 2981.59 787.975 12775.3 22750.8 39298.5 39300.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1350 0.000512 4096 50 1200 37824 6.62525 156.256 209.691 372.616 372.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.000256 4096 120 3432 66400 14.0044 1181.02 418.842 1613.92 1613.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 0.000512 4096 210 312 36500 6.6143 58.6778 209.309 274.643 274.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 970 6.4e-05 4096 180 7704 260000 89.7693 67.4482 13127.6 1957.95 15243 15243.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 770 0.000512 512 205 264 24800 1.76797 0.926848 6.67683 49.9144 59.4093 59.5188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 6.4e-05 4096 120 3360 286400 46.4716 55.7399 5949.4 1679.26 7730.95 7731.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1360 0.000512 4096 250 1248 34200 6.6089 221.763 209.305 437.721 437.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 6.4e-05 512 92 552 166400 24.7399 6.63411 80.4827 206.228 318.326 318.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 0.000128 2048 50 600 151600 14.3756 235.992 419.066 669.478 669.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 740 3.2e-05 4096 240 7824 368000 2590.81 689.402 19910 19832.4 43025.1 43026.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1350 0.000512 4096 50 1200 37900 6.61504 236.915 209.453 453.025 453.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.000256 4096 120 3432 66200 13.9873 797.812 418.685 1230.54 1230.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 0.000512 4096 210 312 36400 6.60883 40.4767 209.503 256.632 256.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 970 6.4e-05 4096 180 7704 259200 89.5742 67.4263 8853.7 1960.97 10971.9 10972.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 770 0.000512 512 205 264 24000 1.78778 0.927744 4.33766 50.0037 57.1902 57.2989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 6.4e-05 4096 120 3360 286000 46.4044 55.6892 4018.7 1676.18 5797.05 5797.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1360 0.000512 4096 250 1248 34000 6.58352 149.713 208.965 365.304 365.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 6.4e-05 512 92 552 153600 25.8591 6.62938 50.3699 206.482 289.582 289.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 0.000128 2048 50 600 151400 14.3503 159.871 419.105 593.37 593.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 740 3.2e-05 4096 240 7824 364800 2967.66 780.712 13285.3 22597.4 39633.9 39636.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1350 0.000512 4096 50 1200 37800 6.61725 159.972 209.64 376.273 376.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.000256 4096 120 3432 66416 14.0002 1159.5 419.381 1592.93 1592.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 0.000512 4096 210 312 36512 6.6176 58.2185 209.633 274.513 274.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 970 6.4e-05 4096 180 7704 259840 89.1942 67.3808 12883.2 1959.19 14999.2 14999.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 770 0.000512 512 205 264 25088 1.7583 0.927744 6.54698 50.0312 59.394 59.4995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 6.4e-05 4096 120 3360 286272 46.2275 55.6512 5837.28 1677.04 7616.27 7616.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1360 0.000512 4096 250 1248 34160 6.61181 217.938 209.356 433.949 434.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 6.4e-05 512 92 552 157696 24.7142 6.56429 74.5687 202.311 308.399 308.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.000128 2048 50 600 151536 14.3522 231.943 419.323 665.66 665.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 740 3.2e-05 4096 240 7824 369152 2569.77 685.181 19539.2 19752.5 42549.1 42551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1350 0.000512 4096 50 1200 37856 6.61446 233.204 209.484 449.345 449.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.000256 4096 120 3432 66304 14.0005 763.617 419.068 1196.74 1196.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 0.000512 4096 210 312 36288 6.60445 37.9922 208.872 253.511 253.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 970 6.4e-05 4096 180 7704 258944 89.1846 67.3434 8456.2 1958.88 10571.8 10572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 770 0.000512 512 205 264 23296 1.75882 0.905216 3.79501 49.496 56.0847 56.1946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 6.4e-05 4096 120 3360 286272 46.1412 55.5918 3845.48 1680.96 5628.26 5628.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1360 0.000512 4096 250 1248 34048 6.61037 143.65 209.193 359.497 359.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 6.4e-05 512 92 552 143360 24.1104 6.43277 45.2904 192.613 268.683 268.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 0.000128 2048 50 600 151424 14.4143 153.117 418.916 586.49 586.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 740 3.2e-05 4096 240 7824 365568 3360.94 873.708 12746.9 25529.9 42514.6 42516.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1350 0.000512 4096 50 1200 37632 6.57942 152.601 208.807 368.031 368.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.000256 4096 120 3432 66360 13.9941 1116.75 418.799 1549.6 1549.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 0.000512 4096 210 312 36480 6.61338 56.3407 209.349 272.346 272.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 970 6.4e-05 4096 180 7704 259680 89.4131 67.2998 12406.5 1959.19 14522.6 14522.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 770 0.000512 512 205 264 24960 1.75696 0.927744 6.0121 49.926 58.7547 58.8595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 6.4e-05 4096 120 3360 286320 46.3714 55.7231 5624.23 1675.7 7402.1 7402.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1360 0.000512 4096 250 1248 34200 6.61488 210.293 209.594 426.544 426.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 6.4e-05 512 92 552 168960 24.4546 6.62931 77.7019 206.276 315.301 315.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 0.000128 2048 50 600 151560 14.3455 224.364 419.07 657.824 657.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 740 3.2e-05 4096 240 7824 364800 2796.17 738.704 18631.3 21294.7 43463.5 43465.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1350 0.000512 4096 50 1200 37800 6.604 224.301 209.142 440.089 440.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.000256 4096 120 3432 66240 13.9981 718.795 419.138 1151.98 1152.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 0.000512 4096 210 312 36240 6.59437 35.8879 208.866 251.388 251.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 970 6.4e-05 4096 180 7704 259200 89.3142 67.4608 7983.81 1961.3 10102.1 10102.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 770 0.000512 512 205 264 24960 1.76704 0.927136 3.94371 50.0339 56.7988 56.9076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 6.4e-05 4096 120 3360 286080 46.2483 55.6524 3639.49 1676.55 5418.02 5418.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1360 0.000512 4096 250 1248 34080 6.61776 135.415 209.624 351.702 351.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 6.4e-05 512 92 552 153600 25.8308 6.62413 46.4669 206.517 285.68 285.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 0.000128 2048 50 600 151440 14.3477 144.797 419.336 578.524 578.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 740 3.2e-05 4096 240 7824 360960 3225.63 845.567 11874.2 24391.9 40340.3 40342.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1350 0.000512 4096 50 1200 37680 6.6048 143.509 209.218 359.374 359.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.000256 4096 120 3432 66432 14.0104 1070.58 419.236 1503.89 1503.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 0.000512 4096 210 312 36480 6.6089 53.781 209.396 269.831 269.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 970 6.4e-05 4096 180 7704 260096 89.094 67.3104 11893.4 1957.16 14007.2 14007.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 770 0.000512 512 205 264 24576 1.79277 0.936384 5.85677 51.3311 60.0497 60.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 6.4e-05 4096 120 3360 286464 46.2322 55.6052 5386.1 1678.35 7166.37 7166.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1360 0.000512 4096 250 1248 34176 6.61942 201.26 209.365 417.287 417.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 6.4e-05 512 92 552 163840 25.4368 6.7072 71.7305 209.027 313.148 313.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 0.000128 2048 50 600 151552 14.4069 214.434 419.005 647.888 647.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 740 3.2e-05 4096 240 7824 364544 2981.64 787.882 17814.9 22737 44324.3 44326.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1350 0.000512 4096 50 1200 37888 6.6185 214.706 209.576 430.948 431.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.000256 4096 120 3432 66304 14.0053 727.679 419.238 1160.97 1161.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 0.000512 4096 210 312 36352 6.60893 36.6387 209.393 252.683 252.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 970 6.4e-05 4096 180 7704 259072 88.9157 67.1093 8121.13 1953.03 10230.4 10230.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 770 0.000512 512 205 264 22528 1.73507 0.882752 3.85206 47.9474 54.5468 54.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 6.4e-05 4096 120 3360 285696 46.2299 55.5904 3667.52 1674.24 5443.65 5443.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1360 0.000512 4096 250 1248 34048 6.61674 136.02 209.366 352.045 352.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 6.4e-05 512 92 552 131072 26.2507 6.53517 39.6178 198.122 270.765 270.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 0.000128 2048 50 600 151296 14.4004 145.012 418.653 578.109 578.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 740 3.2e-05 4096 240 7824 360448 4397.79 1120.85 11963.1 32910.5 50396.2 50399.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1350 0.000512 4096 50 1200 37632 6.5975 144.184 208.889 359.714 359.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 0.000256 4096 120 3450 66464 14.0024 874.983 419.541 1308.58 1308.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1840 0.000512 4096 210 325 36512 6.62528 86.976 209.756 303.399 303.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 970 6.4e-05 4096 180 7700 260224 89.0415 67.2152 9738.34 1958.36 11853.2 11853.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 770 0.000512 512 205 275 24832 1.77875 0.936352 8.04134 51.285 62.1731 62.2933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1110 6.4e-05 4096 120 3350 286848 46.2275 55.5828 4404.1 1691.73 6197.73 6197.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1360 0.000512 4096 250 1250 34304 6.63142 165.472 209.745 381.895 381.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 6.4e-05 512 92 550 184320 23.4575 6.70515 65.181 209.13 304.719 304.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1230 0.000128 2048 50 600 151712 14.3614 333.787 419.499 767.692 767.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 740 3.2e-05 4096 240 7825 371712 2371.04 633.348 14843.2 18296.6 36146.5 36148.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1350 0.000512 4096 50 1200 37984 6.62304 175.147 209.823 391.635 391.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.000256 4096 120 3450 66440 14.0001 786.549 419.416 1220.02 1220.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 0.000512 4096 210 325 36520 6.62323 40.2499 209.816 256.732 256.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 970 6.4e-05 4096 180 7700 260000 89.4962 67.3035 8739.02 1958.27 10854.3 10854.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 770 0.000512 512 205 275 24640 1.78346 0.934272 4.23808 50.1184 57.202 57.3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 6.4e-05 4096 120 3350 286800 46.4749 55.706 3948.08 1677.33 5727.67 5727.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1360 0.000512 4096 250 1250 34280 6.61539 147.978 209.632 364.269 364.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 6.4e-05 512 92 550 184320 23.6633 6.73146 58.513 209.802 298.949 299.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 0.000128 2048 50 600 151680 14.3709 157.714 419.398 591.528 591.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 740 3.2e-05 4096 240 7825 371200 2379.94 635.362 13289.7 18324.3 34631.6 34633.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1350 0.000512 4096 50 1200 37960 6.61504 156.75 209.732 373.138 373.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 0.000256 4096 120 3450 66400 14.0086 506.76 418.965 939.788 939.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1840 0.000512 4096 210 325 36480 6.62253 75.4704 209.587 291.725 291.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 970 6.4e-05 4096 180 7700 259840 89.3132 67.3507 5626.62 1957.26 7740.77 7740.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 770 0.000512 512 205 275 24320 1.77478 0.92512 6.5776 49.8993 59.3079 59.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1110 6.4e-05 4096 120 3350 286720 46.2732 55.6962 2542.42 1678.55 4323.02 4323.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1360 0.000512 4096 250 1250 34240 6.61309 95.3712 209.41 311.438 311.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 6.4e-05 512 92 550 174080 23.97 6.61853 36.0325 206.17 273.031 273.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1230 0.000128 2048 50 600 151600 14.377 286.694 420.974 722.09 722.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 740 3.2e-05 4096 240 7825 371200 2565.37 682.849 8560.77 19666.7 31478.2 31480.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1350 0.000512 4096 50 1200 37920 6.6056 100.904 209.404 316.956 317.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.000256 4096 120 3450 66432 14.0104 837.499 419.105 1270.67 1270.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 0.000512 4096 210 325 36480 6.61776 43.106 209.488 259.255 259.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 970 6.4e-05 4096 180 7700 260160 89.2292 67.3279 9328.23 1956.55 11441.6 11441.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 770 0.000512 512 205 275 24576 1.78112 0.934752 4.5665 50.1432 57.5569 57.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 6.4e-05 4096 120 3350 286752 46.2828 55.6626 4214.49 1676.16 5992.67 5992.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1360 0.000512 4096 250 1250 34272 6.61744 157.604 209.486 373.753 373.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 6.4e-05 512 92 550 178176 23.5019 6.62288 60.8028 206.22 297.394 297.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 0.000128 2048 50 600 151680 14.3688 167.049 421.47 602.932 602.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 740 3.2e-05 4096 240 7825 370176 2565.37 682.409 14146 19670.4 37066.6 37068.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1350 0.000512 4096 50 1200 37968 6.62118 167.338 209.566 383.569 383.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.000256 4096 120 3450 66336 14.0003 539.73 418.793 972.579 972.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 0.000512 4096 210 325 36384 6.61709 27.8533 209.206 243.721 243.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 970 6.4e-05 4096 180 7700 259968 89.0001 67.2503 6026 1955.79 8138.26 8138.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 770 0.000512 512 205 275 23808 1.78634 0.92896 3.0033 49.9092 55.759 55.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 6.4e-05 4096 120 3350 286656 46.1804 55.5882 2726.2 1679 4507.04 4507.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1360 0.000512 4096 250 1250 34176 6.61629 102.148 209.203 318.011 318.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 6.4e-05 512 92 550 172032 24.0817 6.61629 38.1964 206.424 275.561 275.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 0.000128 2048 50 600 151584 14.3499 107.182 419.108 540.684 540.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 740 3.2e-05 4096 240 7825 368640 2761 732.057 9080.74 21133.5 33710.1 33712.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1350 0.000512 4096 50 1200 37920 6.61709 107.449 209.536 323.645 323.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.000256 4096 120 3450 66416 13.996 899.454 419.314 1332.82 1332.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 0.000512 4096 210 325 36456 6.61437 46.5824 209.522 262.762 262.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 970 6.4e-05 4096 180 7700 260064 89.3997 67.3133 9964.78 1956.9 12078.6 12078.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 770 0.000512 512 205 275 24640 1.79334 0.938016 5.15178 51.3403 59.3513 59.4575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 6.4e-05 4096 120 3350 286720 46.3974 55.6974 4500.38 1677 6279.55 6279.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1360 0.000512 4096 250 1250 34272 6.62042 169.38 209.642 385.687 385.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 6.4e-05 512 92 550 179200 23.5726 6.64656 65.4659 207.025 302.952 303.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.000128 2048 50 600 151648 14.4303 179.122 419.288 612.889 612.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 740 3.2e-05 4096 240 7825 370944 2375.65 633.283 15172 18275.8 36459.1 36460.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1350 0.000512 4096 50 1200 37968 6.62346 179.239 209.818 395.724 395.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.000256 4096 120 3450 66304 13.9946 565.318 418.723 998.09 998.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 0.000512 4096 210 325 36400 6.61251 30.1396 209.379 246.176 246.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 970 6.4e-05 4096 180 7700 259840 89.1975 67.3493 6281.77 1957.35 8395.89 8396.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 770 0.000512 512 205 275 24192 1.78317 0.926464 3.10186 50.0114 55.9539 56.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 6.4e-05 4096 120 3350 286496 46.2664 55.6421 2836.04 1680.47 4618.5 4618.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1360 0.000512 4096 250 1250 34160 6.61482 106.397 209.205 322.26 322.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 6.4e-05 512 92 550 172032 23.2899 6.5704 40.3454 204.179 274.631 274.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 0.000128 2048 50 600 151536 14.3431 114.995 419.018 548.403 548.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 740 3.2e-05 4096 240 7825 369152 2569.75 685.186 9515.53 19744.6 32517.6 32519.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1350 0.000512 4096 50 1200 37856 6.61402 113.68 209.357 329.695 329.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.000256 4096 120 3450 66432 14.0103 927.53 419.143 1360.74 1360.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 0.000512 4096 210 325 36480 6.62323 48.4393 209.552 264.657 264.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 970 6.4e-05 4096 180 7700 260096 89.071 67.2376 10140.6 1956.14 12253.3 12253.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 770 0.000512 512 205 275 24576 1.79165 0.936096 5.10717 51.2914 59.2569 59.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 6.4e-05 4096 120 3350 286720 46.248 55.5889 4664.21 1692.41 6458.54 6458.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1360 0.000512 4096 250 1250 34240 6.61523 174.544 216.998 398.203 398.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 6.4e-05 512 92 550 180224 23.8568 6.70419 68.05 208.947 307.799 307.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.000128 2048 50 600 151680 14.3584 187.261 419.103 620.769 620.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 740 3.2e-05 4096 240 7825 370688 2566 683.038 15473.6 19884.5 38609.7 38611.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1350 0.000512 4096 50 1200 37952 6.61853 178.876 209.537 395.077 395.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.000256 4096 120 3450 66304 13.9955 607.077 418.705 1039.83 1039.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 0.000512 4096 210 325 36352 6.61299 32.6701 209.162 248.488 248.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 970 6.4e-05 4096 180 7700 260096 89.0966 67.3122 6530.95 1956.37 8643.94 8644.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 770 0.000512 512 205 275 24576 1.78858 0.938784 3.58147 51.3188 57.7575 57.8644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 6.4e-05 4096 120 3350 286720 46.212 55.5889 3101.36 1675.48 4878.72 4878.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1360 0.000512 4096 250 1250 34176 6.61302 115.047 209.318 331.022 331.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 6.4e-05 512 92 550 180224 23.8635 6.70915 45.5231 208.947 285.281 285.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 0.000128 2048 50 600 151552 14.3995 124.627 418.955 558.028 558.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 740 3.2e-05 4096 240 7825 368640 2563.44 682.724 9932.44 19705 32886 32887.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1350 0.000512 4096 50 1200 37888 6.61939 112.959 209.607 329.229 329.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.000256 4096 120 3450 66384 13.9987 989.964 419.279 1423.3 1423.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 0.000512 4096 210 325 36432 6.61002 51.1222 209.517 267.293 267.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 970 6.4e-05 4096 180 7700 259776 89.4006 67.358 11027.9 1958.43 13143.3 13143.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 770 0.000512 512 205 275 24192 1.78515 0.93184 5.39011 50.0495 58.2868 58.3926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 6.4e-05 4096 120 3350 286704 46.3996 55.7137 4966.74 1679.37 6748.3 6748.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1360 0.000512 4096 250 1250 34272 6.62538 186.768 209.765 403.201 403.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 6.4e-05 512 92 550 175104 23.4524 6.58432 70.8248 204.321 305.423 305.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 0.000128 2048 50 600 151632 14.5322 197.292 419.357 631.224 631.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 740 3.2e-05 4096 240 7825 370944 2572.4 683.325 16838.3 19687.5 39783.9 39785.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1350 0.000512 4096 50 1200 37944 6.62118 198.523 209.775 414.96 415.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.000256 4096 120 3450 66240 14.0045 710.399 418.855 1143.31 1143.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 0.000512 4096 210 325 36288 6.59142 37.1876 209.103 252.927 252.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 970 6.4e-05 4096 180 7700 259776 89.1396 67.293 7888.81 1958.79 10004.2 10004.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 770 0.000512 512 205 275 23040 1.7849 0.915296 3.66723 49.7086 56.2113 56.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 6.4e-05 4096 120 3350 286560 46.239 55.6421 3541.95 1676.65 5320.56 5320.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1360 0.000512 4096 250 1250 34128 6.60672 134.027 209.356 350.031 350.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 6.4e-05 512 92 550 165888 23.0587 6.54336 48.5991 198.165 276.609 276.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 0.000128 2048 50 600 151488 14.3278 142.178 419.115 575.663 575.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 740 3.2e-05 4096 240 7825 368640 2753.92 724.345 11965.5 21041.5 36488 36490.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1350 0.000512 4096 50 1200 37872 6.62528 142.485 209.696 358.849 358.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.000256 4096 120 3450 66400 14.0145 959.5 419.457 1393.02 1393.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 0.000512 4096 210 325 36480 6.61699 50.1627 209.837 266.662 266.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 970 6.4e-05 4096 180 7700 259840 89.2579 67.3624 10671.4 1959.56 12787.8 12788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 770 0.000512 512 205 275 24320 1.76934 0.927744 5.19379 49.9288 57.9488 58.0643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 6.4e-05 4096 120 3350 286720 46.2746 55.6726 4821.79 1677.33 6601.16 6601.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1360 0.000512 4096 250 1250 34240 6.6176 181.671 209.658 397.99 398.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 6.4e-05 512 92 550 174080 23.9801 6.62323 68.3321 206.411 305.593 305.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 0.000128 2048 50 600 151600 14.4003 192.152 425.528 632.124 632.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 740 3.2e-05 4096 240 7825 371200 2564.47 682.938 16304 19689.5 39243.4 39245.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1350 0.000512 4096 50 1200 37920 6.61491 192.72 209.651 409.03 409.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.000256 4096 120 3450 66240 14.0022 674.447 419.026 1107.53 1107.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 0.000512 4096 210 325 36320 6.6104 35.4224 209.409 251.484 251.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 970 6.4e-05 4096 180 7700 259840 89.1607 67.4313 7468.34 1960.42 9585.57 9585.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 770 0.000512 512 205 275 24320 1.77427 0.922752 3.77779 49.9786 56.5789 56.6889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 6.4e-05 4096 120 3350 286720 46.1481 55.5887 3378.97 1682.74 5163.54 5163.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1360 0.000512 4096 250 1250 34080 6.60765 126.893 209.229 342.774 342.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 6.4e-05 512 92 550 163840 24.8903 6.61898 45.7474 206.467 283.957 284.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 0.000128 2048 50 600 151520 14.3667 135.28 419.345 569.035 569.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 740 3.2e-05 4096 240 7825 368640 2958.09 779.941 11356.6 22630.3 37727.8 37730.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1350 0.000512 4096 50 1200 37760 6.6007 134.791 209.221 350.658 350.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.000256 4096 120 3450 66336 13.9981 1170.84 419.205 1604.1 1604.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 0.000512 4096 210 325 36384 6.61514 60.5798 209.408 276.648 276.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 970 6.4e-05 4096 180 7700 259968 88.9271 67.2355 12931.2 1957.75 15045.3 15045.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 770 0.000512 512 205 275 23808 1.78291 0.925536 6.64522 49.936 59.4168 59.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 6.4e-05 4096 120 3350 286656 46.1742 55.5704 5836.92 1680.05 7618.81 7618.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1360 0.000512 4096 250 1250 34176 6.60861 219.468 209.401 435.522 435.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 6.4e-05 512 92 550 172032 24.0824 6.61725 82.6531 206.421 320.014 320.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 0.000128 2048 50 600 151584 14.3436 232.997 427.593 674.979 675.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 740 3.2e-05 4096 240 7825 368640 2759.36 731.903 19635.5 21153 44282.4 44284.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1350 0.000512 4096 50 1200 37920 6.62339 234.124 209.737 450.53 450.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.000256 4096 120 3450 66240 13.9982 786.451 419.191 1219.7 1219.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 0.000512 4096 210 325 36288 6.61504 41.225 209.402 257.284 257.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 970 6.4e-05 4096 180 7700 259584 89.0347 67.1982 8698.08 1956.62 10811.1 10811.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 770 0.000512 512 205 275 23040 1.8104 0.927264 4.33232 50.0058 57.2036 57.3129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 6.4e-05 4096 120 3350 286464 46.2295 55.6044 3947.75 1679.48 5729.14 5729.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1360 0.000512 4096 250 1250 33984 6.59226 147.401 208.882 362.924 362.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 6.4e-05 512 92 550 147456 24.8198 6.53229 48.1198 198.245 277.949 278.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 0.000128 2048 50 600 151488 14.3651 157.354 419.334 591.096 591.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 740 3.2e-05 4096 240 7825 362496 2982.4 787.954 12979 22790.7 39543 39545.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1350 0.000512 4096 50 1200 37824 6.62704 157.485 209.733 373.887 373.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.000256 4096 120 3450 66400 14.0024 1177.25 419.566 1610.88 1610.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 0.000512 4096 210 325 36400 6.61283 60.8668 209.508 277.03 277.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 970 6.4e-05 4096 180 7700 260000 89.6601 67.3795 13050.2 1959.89 15167.4 15167.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 770 0.000512 512 205 275 24000 1.78419 0.927744 6.60694 49.9411 59.3861 59.4944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 6.4e-05 4096 120 3350 286800 46.4694 55.7417 5892.74 1679.88 7674.92 7674.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1360 0.000512 4096 250 1250 34200 6.61981 220.867 209.549 437.082 437.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 6.4e-05 512 92 550 179200 23.4385 6.63347 86.4454 206.423 323.176 323.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 0.000128 2048 50 600 151600 14.4266 233.866 419.383 667.721 667.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 740 3.2e-05 4096 240 7825 371200 2374.88 634.193 19904.2 18287.2 41202.8 41204.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1350 0.000512 4096 50 1200 37900 6.61405 235.305 209.652 451.615 451.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.000256 4096 120 3450 66200 13.9983 787.264 418.624 1219.94 1220
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 0.000512 4096 210 325 36200 6.58845 41.2458 208.775 256.653 256.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 970 6.4e-05 4096 180 7700 259200 89.541 67.4501 8711.74 1959 10827.9 10828.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 770 0.000512 512 205 275 24000 1.7896 0.927648 4.54986 49.9852 57.3809 57.4871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 6.4e-05 4096 120 3350 286400 46.377 55.7024 3939.59 1674.71 5716.46 5716.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1360 0.000512 4096 250 1250 34000 6.58637 147.929 208.819 363.377 363.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 6.4e-05 512 92 550 179200 23.4352 6.62682 58.2007 206.295 294.798 294.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 0.000128 2048 50 600 151400 14.3316 156.437 418.774 589.586 589.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 740 3.2e-05 4096 240 7825 364800 2967.94 780.816 13074.1 22768.9 39594.7 39596.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1350 0.000512 4096 50 1200 37800 6.60278 157.475 209.451 373.574 373.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.000256 4096 120 3450 66304 13.9996 1134.07 419.066 1567.18 1567.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 0.000512 4096 210 325 36400 6.61504 59.0375 209.554 275.25 275.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 970 6.4e-05 4096 180 7700 259840 89.1784 67.3347 12534.4 1959.08 14650.2 14650.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 770 0.000512 512 205 275 24192 1.77946 0.927744 6.09126 50.0336 58.9598 59.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 6.4e-05 4096 120 3350 286496 46.258 55.6488 5657.74 1676.92 7436.65 7436.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1360 0.000512 4096 250 1250 34160 6.61254 212.984 213.235 432.875 432.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 6.4e-05 512 92 550 172032 23.2818 6.564 80.5004 202.282 312.872 313.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 0.000128 2048 50 600 151536 14.3828 226.486 419.265 660.177 660.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 740 3.2e-05 4096 240 7825 369152 2569.43 685.082 19090.5 19752.9 42100.3 42102.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1350 0.000512 4096 50 1200 37856 6.60688 226.963 209.454 443.068 443.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.000256 4096 120 3450 66080 13.9933 739.959 418.458 1172.47 1172.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 0.000512 4096 210 325 36288 6.61571 38.3094 209.555 254.524 254.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 970 6.4e-05 4096 180 7700 258944 89.1174 67.3346 8153.6 1963.68 10273.9 10274.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 770 0.000512 512 205 275 23296 1.75894 0.905632 3.83427 49.5115 56.1411 56.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 6.4e-05 4096 120 3350 286272 46.1767 55.5978 3685.41 1677.6 5464.87 5464.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1360 0.000512 4096 250 1250 34048 6.62064 138.395 209.37 354.432 354.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 6.4e-05 512 92 550 143360 24.1079 8.08429 44.0778 192.745 269.261 269.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 0.000128 2048 50 600 151424 14.3808 147.855 419.198 581.479 581.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 740 3.2e-05 4096 240 7825 365568 3361.24 873.558 12312.1 25546.2 42096.4 42099.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1350 0.000512 4096 50 1200 37632 6.58637 146.995 208.853 362.481 362.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.000256 4096 120 3450 66360 14.0022 1098.54 419.364 1531.96 1532.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 0.000512 4096 210 325 36360 6.60717 56.6945 209.35 272.696 272.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 970 6.4e-05 4096 180 7700 259680 89.4167 67.3124 12123.9 1957.02 14237.8 14238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 770 0.000512 512 205 275 24000 1.78483 0.927712 5.9679 49.9487 58.7551 58.8642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 6.4e-05 4096 120 3350 286560 46.3799 55.6898 5477.02 1678.35 7257.52 7257.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1360 0.000512 4096 250 1250 34200 6.6121 206.328 209.662 422.642 422.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 6.4e-05 512 92 550 168960 24.465 6.62986 76.1454 206.383 313.863 314.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 0.000128 2048 50 600 151560 14.3892 219.147 419.233 652.812 652.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 740 3.2e-05 4096 240 7825 368640 2378.44 636.619 18399.6 18313.1 39730 39731.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1350 0.000512 4096 50 1200 37800 6.59872 218.578 209.172 434.394 434.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.000256 4096 120 3450 66240 14.0063 730.919 419.464 1164.44 1164.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 0.000512 4096 210 325 36240 6.61094 37.7235 209.408 253.786 253.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 970 6.4e-05 4096 180 7700 259200 89.3405 67.4683 8114.7 1961.28 10233 10233.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 770 0.000512 512 205 275 23040 1.81062 0.928896 3.95475 54.0897 60.9135 61.0252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 6.4e-05 4096 120 3350 286080 46.2172 55.6626 3669.32 1676.45 5447.73 5447.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1360 0.000512 4096 250 1250 34080 6.61504 137.62 209.658 353.938 353.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 6.4e-05 512 92 550 153600 25.7947 6.6233 47.1167 206.517 286.293 286.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 0.000128 2048 50 600 151440 14.3478 146.842 419.328 580.564 580.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 740 3.2e-05 4096 240 7825 368640 2374.82 636.41 12320.4 18335.6 33669.6 33671.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1350 0.000512 4096 50 1200 37680 6.60547 145.564 209.226 361.44 361.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.000256 4096 120 3450 66304 14.0154 1054.33 418.735 1487.14 1487.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 0.000512 4096 210 325 36352 6.61094 54.4952 209.174 270.327 270.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 970 6.4e-05 4096 180 7700 260096 89.1126 67.3199 11666.5 1956.51 13779.7 13779.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 770 0.000512 512 205 275 24576 1.79334 0.938496 6.14723 51.3277 60.3325 60.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 6.4e-05 4096 120 3350 286720 46.2316 55.5857 5273.28 1675.72 7050.9 7050.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1360 0.000512 4096 250 1250 34176 6.61261 196.854 209.341 412.852 412.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 6.4e-05 512 92 550 180224 23.8693 6.70298 78.2118 209.014 318.038 318.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 0.000128 2048 50 600 151552 14.3449 209.329 418.867 642.585 642.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 740 3.2e-05 4096 240 7825 368640 2562.84 682.691 17658.7 19696.9 40603.7 40605.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1350 0.000512 4096 50 1200 37888 6.62323 209.792 209.508 425.967 426.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.000256 4096 120 3450 66048 13.9997 749.391 418.107 1181.55 1181.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 0.000512 4096 210 325 36096 6.57645 38.2293 208.514 253.363 253.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 970 6.4e-05 4096 180 7700 259072 88.9132 67.1206 8322.09 1952.66 10431 10431.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 770 0.000512 512 205 275 22528 1.73946 0.881088 4.02608 47.9449 54.7254 54.8311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 6.4e-05 4096 120 3350 286208 46.2418 55.5875 3765.87 1677.97 5545.76 5545.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1360 0.000512 4096 250 1250 34048 6.61504 141.286 209.369 357.313 357.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 6.4e-05 512 92 550 163840 23.2992 6.53968 50.6894 198.086 278.857 279.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 0.000128 2048 50 600 151296 14.367 149.057 418.58 582.051 582.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 740 3.2e-05 4096 240 7825 368640 2945.95 764.326 12592.2 22437.2 38742.6 38744.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1350 0.000512 4096 50 1200 37632 6.59456 149.837 208.849 365.325 365.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 0.000256 4096 120 3456 66432 14.0081 767.39 419.099 1200.55 1200.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1840 0.000512 4096 210 320 36544 6.60602 70.8567 209.516 287.023 287.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 970 6.4e-05 4096 180 7712 260352 89.0938 67.2538 8523.5 1955.85 10635.9 10636.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 770 0.000512 512 205 256 24832 1.7809 0.936448 6.33843 51.2662 60.453 60.5693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1110 6.4e-05 4096 120 3360 286592 46.2308 55.5813 3862.99 1680.7 5645.58 5645.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1360 0.000512 4096 250 1248 34304 6.61155 144.305 209.5 360.46 360.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 6.4e-05 512 92 544 172032 24.6716 6.70733 52.2307 208.934 292.783 292.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1230 0.000128 2048 50 608 151648 14.4077 286.468 419.097 720.019 720.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 740 3.2e-05 4096 240 7840 369664 2575.42 684.639 12923.6 19766.8 35953 35954.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1350 0.000512 4096 50 1184 37984 6.60864 150.548 209.579 366.782 366.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 0.000256 4096 120 3456 66368 13.9995 492.626 419.204 925.883 925.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1840 0.000512 4096 210 320 36480 6.61862 71.383 209.371 287.414 287.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 970 6.4e-05 4096 180 7712 260096 89.1308 67.2809 5477.25 1956.46 7590.32 7590.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 770 0.000512 512 205 256 24576 1.78605 0.934144 7.29072 51.2962 61.4374 61.5588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1110 6.4e-05 4096 120 3360 286464 46.2787 55.6011 2483.25 1677.93 4263.14 4263.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1360 0.000512 4096 250 1248 34240 6.61533 92.5682 209.361 308.588 308.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 6.4e-05 512 92 544 172032 24.6823 6.7031 33.94 208.986 274.544 274.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1230 0.000128 2048 50 608 151616 14.3884 285.546 419.318 719.295 719.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 740 3.2e-05 4096 240 7840 368640 2583.39 688.396 8279.65 19840.1 31393.9 31395.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1350 0.000512 4096 50 1184 37952 6.61562 96.8765 209.64 313.178 313.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.000256 4096 120 3456 66440 13.9982 783.849 419.172 1217.07 1217.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 0.000512 4096 210 320 36520 6.61238 39.654 209.424 255.734 255.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 970 6.4e-05 4096 180 7712 260160 89.4797 67.38 8721.28 1956.81 10835.2 10835.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 770 0.000512 512 205 256 24640 1.77686 0.93408 4.16499 50.0962 57.1044 57.2126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 6.4e-05 4096 120 3360 286560 46.4531 55.6969 3955.75 1675.9 5733.89 5733.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1360 0.000512 4096 250 1248 34320 6.61914 147.481 209.638 363.78 363.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 6.4e-05 512 92 544 174080 24.6481 6.72627 54.2804 209.624 295.513 295.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 0.000128 2048 50 608 151640 14.3828 158.966 419.102 592.494 592.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 740 3.2e-05 4096 240 7840 368640 2781.17 736.59 13174.9 21206.3 37901.6 37903.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1350 0.000512 4096 50 1184 38000 6.62736 153.828 209.596 370.093 370.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.000256 4096 120 3456 66400 14.0227 502.979 419.232 936.286 936.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 0.000512 4096 210 320 36480 6.61981 26.0973 209.455 242.217 242.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 970 6.4e-05 4096 180 7712 260160 89.174 67.251 5628.38 1956.26 7741.28 7741.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 770 0.000512 512 205 256 24320 1.76458 0.923648 6.17504 49.9094 58.9092 59.0207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 6.4e-05 4096 120 3360 286400 46.2868 55.6564 2551.26 1678.46 4331.74 4331.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1360 0.000512 4096 250 1248 34240 6.61434 94.7673 209.444 310.869 310.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 6.4e-05 512 92 544 163840 24.9127 6.62528 33.278 206.244 271.298 271.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1230 0.000128 2048 50 608 151600 14.4266 102.504 422.554 539.53 539.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 740 3.2e-05 4096 240 7840 368640 2774.72 736.245 8468.6 21211.8 33194.1 33196.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1350 0.000512 4096 50 1184 37920 6.61763 98.8765 209.415 314.952 315.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.000256 4096 120 3456 66432 14.0028 847.647 419.549 1281.25 1281.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 0.000512 4096 210 320 36528 6.61414 43.3178 209.707 259.683 259.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 970 6.4e-05 4096 180 7712 260160 89.1467 67.3918 9437.66 1958.16 11552.6 11552.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 770 0.000512 512 205 256 24576 1.78291 0.934016 4.5112 50.1556 57.5144 57.6205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 6.4e-05 4096 120 3360 286560 46.2529 55.6568 4280.5 1677.46 6059.95 6060.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1360 0.000512 4096 250 1248 34272 6.62106 159.699 209.619 375.984 376.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 6.4e-05 512 92 544 165888 24.7661 6.61987 56.3053 206.383 294.316 294.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 0.000128 2048 50 608 151632 14.379 171.661 419.492 605.574 605.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 740 3.2e-05 4096 240 7840 368640 2578.92 685.544 14282.9 19785 37334.8 37336.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1350 0.000512 4096 50 1184 37968 6.61453 166.859 209.745 383.262 383.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.000256 4096 120 3456 66336 14.0079 541.77 419.308 975.138 975.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 0.000512 4096 210 320 36480 6.62058 27.8221 209.708 244.196 244.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 970 6.4e-05 4096 180 7712 259968 88.955 67.281 5999.04 1957.65 8113.14 8113.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 770 0.000512 512 205 256 23808 1.77997 0.926176 2.90515 49.9378 55.6836 55.7927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 6.4e-05 4096 120 3360 286464 46.1591 55.5886 2718.93 1681.27 4502.03 4502.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1360 0.000512 4096 250 1248 34176 6.61702 101.83 209.355 317.845 317.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 6.4e-05 512 92 544 159744 25.2511 6.61504 35.4714 206.422 273.998 274.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 0.000128 2048 50 608 151584 14.3804 109.972 419.823 544.218 544.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 740 3.2e-05 4096 240 7840 368640 2759.58 732.056 9108.04 21166.6 33768.9 33770.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1350 0.000512 4096 50 1184 37920 6.60787 106.605 209.666 322.922 322.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.000256 4096 120 3456 66416 13.993 833.416 419.131 1266.59 1266.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 0.000512 4096 210 320 36512 6.6127 42.6713 209.469 258.8 258.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 970 6.4e-05 4096 180 7712 260064 89.4188 67.3377 9224.57 1955.54 11337.1 11337.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 770 0.000512 512 205 256 24640 1.796 0.940032 4.40832 51.3236 58.5985 58.7094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 6.4e-05 4096 120 3360 286496 46.39 55.7081 4180.7 1679.75 5962.63 5962.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1360 0.000512 4096 250 1248 34272 6.61299 156.158 209.459 372.273 372.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 6.4e-05 512 92 544 164864 25.0008 6.64656 54.5111 206.886 293.282 293.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 0.000128 2048 50 608 151592 14.3844 169.335 419.019 602.782 602.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 740 3.2e-05 4096 240 7840 367360 2591.99 689.595 13935.7 19851.5 37071.4 37073.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1350 0.000512 4096 50 1184 37968 6.62118 163.656 209.638 379.959 380.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.000256 4096 120 3456 66304 13.9936 533.794 419.126 966.966 967.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 0.000512 4096 210 320 36400 6.61507 27.7975 209.319 243.774 243.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 970 6.4e-05 4096 180 7712 259840 89.2362 67.3147 5929.75 1958.8 8045.31 8045.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 770 0.000512 512 205 256 24192 1.78285 0.925696 2.96179 50.0275 55.8287 55.9387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 6.4e-05 4096 120 3360 286272 46.2715 55.6728 2689.2 1676.67 4467.9 4467.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1360 0.000512 4096 250 1248 34160 6.61232 100.172 209.315 316.143 316.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 6.4e-05 512 92 544 157696 24.7181 6.56438 34.0808 202.265 267.865 268.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 0.000128 2048 50 608 151536 14.372 109.888 419.389 543.694 543.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 740 3.2e-05 4096 240 7840 365568 2984.04 788.377 8903.79 22763.6 35442.6 35444.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1350 0.000512 4096 50 1184 37856 6.61261 105.346 209.42 321.42 321.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.000256 4096 120 3456 66192 13.996 438.322 422.55 874.919 874.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 0.000512 4096 210 320 36288 6.59917 23.1034 210.872 240.617 240.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 970 6.4e-05 4096 180 7712 259392 89.4796 67.4585 4870.21 1974.32 7001.68 7001.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 770 0.000512 512 205 256 22848 1.7736 0.90528 2.26358 49.6836 54.7611 54.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 6.4e-05 4096 120 3360 286272 46.4097 55.7162 2210.3 1694.35 4006.86 4006.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1360 0.000512 4096 250 1248 34104 6.61558 82.6097 211.161 300.433 300.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 6.4e-05 512 92 544 150528 25.4054 6.576 27.2396 204.098 263.555 263.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 0.000128 2048 50 608 151368 14.3882 90.7633 422.77 527.965 528.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 740 3.2e-05 4096 240 7840 365568 2803.43 741.26 7313.4 21565.7 32426.6 32428.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1350 0.000512 4096 50 1184 37800 6.61315 86.5341 211.259 304.452 304.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.000256 4096 120 3456 66368 13.9926 834.918 419.307 1268.27 1268.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 0.000512 4096 210 320 36480 6.61626 43.3828 209.54 259.583 259.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 970 6.4e-05 4096 180 7712 260096 89.1192 67.2888 9119.39 1957.99 11234 11234.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 770 0.000512 512 205 256 24576 1.78858 0.936192 4.53834 51.3087 58.7024 58.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 6.4e-05 4096 120 3360 286464 46.2433 55.6097 4277.47 1677.18 6056.58 6056.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1360 0.000512 4096 250 1248 34240 6.61952 157.88 209.523 374.067 374.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 6.4e-05 512 92 544 172032 24.6905 6.70506 57.8602 209.146 298.641 298.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 0.000128 2048 50 608 151616 14.377 173.269 419.492 607.182 607.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 740 3.2e-05 4096 240 7840 368640 2583.18 688.33 13862.7 19857.8 36994.5 36996.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1350 0.000512 4096 50 1184 37952 6.61488 158.593 209.761 375.013 375.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.000256 4096 120 3456 66304 13.9922 561.266 418.798 994.108 994.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 0.000512 4096 210 320 36352 6.60022 29.6653 208.937 245.249 245.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 970 6.4e-05 4096 180 7712 260096 89.1371 67.3076 5986.09 1956.32 8099.06 8099.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 770 0.000512 512 205 256 24576 1.7961 0.937632 3.17206 51.3231 57.3591 57.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 6.4e-05 4096 120 3360 286464 46.2582 55.5889 2896.77 1675.42 4674.12 4674.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1360 0.000512 4096 250 1248 34176 6.61366 106.179 212.428 325.263 325.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 6.4e-05 512 92 544 163840 25.4418 6.70515 37.5146 208.934 278.834 279.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 0.000128 2048 50 608 151552 14.4704 116.838 429.76 561.112 561.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 740 3.2e-05 4096 240 7840 364544 2995.84 788.139 9023.69 22854.5 35669.6 35671.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1350 0.000512 4096 50 1184 37888 6.61565 101.543 221.061 329.262 329.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.000256 4096 120 3456 66240 13.9948 464.28 419.22 897.546 897.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 0.000512 4096 210 320 36288 6.6048 24.8251 209.148 240.618 240.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 970 6.4e-05 4096 180 7712 259584 89.0444 67.2095 4935.89 1956.19 7048.54 7048.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 770 0.000512 512 205 256 23040 1.81094 0.923712 2.5897 49.9956 55.4514 55.5593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 6.4e-05 4096 120 3360 286080 46.2509 55.5971 2378.3 1676.85 4157.09 4157.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1360 0.000512 4096 250 1248 33984 6.56931 87.5008 208.794 302.907 302.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 6.4e-05 512 92 544 147456 24.8164 6.53517 28.2452 198.195 258.033 258.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 0.000128 2048 50 608 151488 14.4113 97.4854 434.751 546.692 546.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 740 3.2e-05 4096 240 7840 362496 3005.06 787.855 7456.91 22814.2 34085 34087.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1350 0.000512 4096 50 1184 37824 6.62323 84.9121 209.624 301.202 301.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.000256 4096 120 3456 66384 13.9914 1203.07 419.357 1636.47 1636.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 0.000512 4096 210 320 36504 6.61981 61.4792 209.666 277.809 277.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 970 6.4e-05 4096 180 7712 260064 89.2822 67.2902 13248.9 1956.48 15362.2 15362.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 770 0.000512 512 205 256 24192 1.79062 0.932448 6.32611 50.0476 59.229 59.3408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 6.4e-05 4096 120 3360 286416 46.379 55.7089 5992.63 1676.96 7771.76 7771.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1360 0.000512 4096 250 1248 34272 6.62944 225.233 209.701 441.608 441.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 6.4e-05 512 92 544 165888 24.3343 6.58605 79.5193 204.301 314.982 315.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 0.000128 2048 50 608 151560 14.3831 242.432 419.277 676.139 676.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 740 3.2e-05 4096 240 7840 368640 2781.49 736.058 20133.2 21203.8 44857.2 44859.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1350 0.000512 4096 50 1184 37944 6.61475 236.57 209.622 452.852 452.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.000256 4096 120 3456 66240 13.9919 774.859 418.593 1207.5 1207.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 0.000512 4096 210 320 36432 6.61891 39.4383 209.481 255.584 255.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 970 6.4e-05 4096 180 7712 259776 89.2148 67.3508 8638.65 1957.04 10752.5 10752.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 770 0.000512 512 205 256 23040 1.78163 0.916128 4.1407 49.6868 56.6556 56.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 6.4e-05 4096 120 3360 286272 46.242 55.6414 3926.1 1675.17 5703.25 5703.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1360 0.000512 4096 250 1248 34128 6.61651 146.209 209.125 361.998 362.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 6.4e-05 512 92 544 147456 24.8231 6.53722 47.1544 197.992 276.744 276.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 0.000128 2048 50 608 151488 14.3636 156.961 418.899 590.272 590.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 740 3.2e-05 4096 240 7840 364032 3172.83 831.349 12892.9 24110.2 41010.5 41013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1350 0.000512 4096 50 1184 37872 6.61517 154.982 209.437 371.079 371.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.000256 4096 120 3456 66096 13.9883 633.195 418.662 1065.9 1065.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 0.000512 4096 210 320 36288 6.61558 32.2872 209.325 248.273 248.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 970 6.4e-05 4096 180 7712 259200 89.4996 67.4445 7016.83 1960.01 9133.99 9134.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 770 0.000512 512 205 256 22464 1.80426 0.920832 3.44813 49.76 56.0628 56.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 6.4e-05 4096 120 3360 285984 46.3688 55.7129 3185.85 1680.05 4968.06 4968.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1360 0.000512 4096 250 1248 34128 6.62509 119.812 209.747 336.228 336.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 6.4e-05 512 92 544 165888 24.3641 6.58832 43.9127 204.44 279.543 279.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 0.000128 2048 50 608 151416 14.3872 128.465 422.432 565.329 565.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 740 3.2e-05 4096 240 7840 366336 2795.93 735.976 10651.1 21261.7 35447.4 35449.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1350 0.000512 4096 50 1184 37800 6.6089 125.073 209.662 341.388 341.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.000256 4096 120 3456 66400 14.0051 1131.62 419.166 1564.85 1564.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 0.000512 4096 210 320 36480 6.62038 57.5468 209.426 273.636 273.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 970 6.4e-05 4096 180 7712 260160 89.1061 67.2588 12517.2 1956.03 14629.8 14630
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 770 0.000512 512 205 256 24320 1.77741 0.926912 6.22563 49.9 58.9615 59.0705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 6.4e-05 4096 120 3360 286400 46.2538 55.6611 5667.73 1678.67 7448.4 7448.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1360 0.000512 4096 250 1248 34240 6.60896 211.678 209.417 427.751 427.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 6.4e-05 512 92 544 163840 24.9212 6.62352 74.5465 206.212 312.549 312.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 0.000128 2048 50 608 151600 14.399 227.391 419.088 660.922 660.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 740 3.2e-05 4096 240 7840 368640 2773.93 736.292 19010.9 21207.4 43731.2 43733.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1350 0.000512 4096 50 1184 37920 6.61504 222.903 209.38 438.943 438.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.000256 4096 120 3456 66240 14.0012 760.882 418.734 1193.67 1193.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 0.000512 4096 210 320 36320 6.59901 38.8664 208.994 254.505 254.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 970 6.4e-05 4096 180 7712 259840 89.1217 67.4035 8394.01 1958.54 10509.3 10509.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 770 0.000512 512 205 256 24320 1.7769 0.925344 4.20301 49.9534 56.9881 57.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 6.4e-05 4096 120 3360 286400 46.1554 55.5936 3795.18 1676.21 5573.22 5573.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1360 0.000512 4096 250 1248 34080 6.59936 141.076 208.984 356.705 356.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 6.4e-05 512 92 544 163840 24.8829 6.61683 49.7498 206.267 287.754 287.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 0.000128 2048 50 608 151520 14.4342 151.738 421.447 587.663 587.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 740 3.2e-05 4096 240 7840 368640 2957.09 779.845 12735.3 22589.1 39064.2 39066.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1350 0.000512 4096 50 1184 37760 6.59728 148.662 208.955 364.26 364.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.000256 4096 120 3456 66240 14.0063 641.87 419.512 1075.44 1075.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 0.000512 4096 210 320 36240 6.5985 33.0285 209.172 248.844 248.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 970 6.4e-05 4096 180 7712 259200 89.4766 67.3928 7052.72 1961.03 9170.83 9171.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 770 0.000512 512 205 256 23040 1.81661 0.9288 3.39517 50.0296 56.298 56.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 6.4e-05 4096 120 3360 286080 46.2582 55.6749 3208.21 1676.31 4986.54 4986.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1360 0.000512 4096 250 1248 34080 6.61811 119.686 209.584 335.931 335.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 6.4e-05 512 92 544 153600 25.8184 6.62938 39.5989 206.498 278.784 278.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 0.000128 2048 50 608 151440 14.3875 127.83 419.441 561.704 561.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 740 3.2e-05 4096 240 7840 360960 3225.64 845.756 10523 24399.8 38997.2 38999.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1350 0.000512 4096 50 1184 37680 6.59456 126.061 209.223 341.922 341.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.000256 4096 120 3456 66336 14.006 1065.65 419.11 1498.82 1498.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 0.000512 4096 210 320 36480 6.6185 54.3396 209.512 270.515 270.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 970 6.4e-05 4096 180 7712 259968 88.9471 67.2645 11759.9 1959.25 13875.6 13875.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 770 0.000512 512 205 256 23808 1.77939 0.926816 5.54717 49.9138 58.294 58.4037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 6.4e-05 4096 120 3360 286464 46.1299 55.5909 5331.84 1676.03 7109.68 7109.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1360 0.000512 4096 250 1248 34176 6.6087 198.975 215.329 420.957 421.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 6.4e-05 512 92 544 159744 25.2516 6.61712 68.612 206.223 306.945 307.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 0.000128 2048 50 608 151584 14.3866 215.444 419.169 649.045 649.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 740 3.2e-05 4096 240 7840 368640 2759.29 731.98 17877.4 21136.5 42507.9 42510
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1350 0.000512 4096 50 1184 37920 6.61322 209.887 209.465 426.01 426.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.000256 4096 120 3456 66240 13.9967 692.88 418.923 1125.85 1125.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 0.000512 4096 210 320 36288 6.59558 35.3674 208.999 251.006 251.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 970 6.4e-05 4096 180 7712 259584 89.0334 67.1982 7707.73 1954.8 9818.97 9819.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 770 0.000512 512 205 256 23040 1.80778 0.927744 3.67616 49.9772 56.5196 56.6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 6.4e-05 4096 120 3360 286080 46.2325 55.5908 3501.2 1675.72 5278.83 5278.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1360 0.000512 4096 250 1248 33984 6.57379 129.896 208.646 345.159 345.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 6.4e-05 512 92 544 147456 24.8081 6.53853 42.381 198.078 272.044 272.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 0.000128 2048 50 608 151488 14.3737 141.427 419.101 574.946 575.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 740 3.2e-05 4096 240 7840 362496 2982.42 787.875 11506.6 22746.9 38031.4 38033.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1350 0.000512 4096 50 1184 37824 6.60275 138.547 209.475 354.67 354.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.000256 4096 120 3456 65952 13.9769 598.022 418.233 1030.29 1030.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 0.000512 4096 210 320 36288 6.61504 31.2778 209.682 247.618 247.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 970 6.4e-05 4096 180 7712 259200 89.3511 67.6165 6598.56 1963.6 8719.34 8719.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 770 0.000512 512 205 256 20736 1.78755 0.884992 3.08672 49.0366 54.9284 55.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 6.4e-05 4096 120 3360 286272 46.1473 55.5738 2995.01 1677.65 4774.47 4774.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1360 0.000512 4096 250 1248 33984 6.61645 111.833 209.329 327.825 327.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 6.4e-05 512 92 544 147456 24.793 6.53552 36.1364 198.283 265.984 266.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 0.000128 2048 50 608 151200 14.4036 120.978 418.928 554.353 554.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 740 3.2e-05 4096 240 7840 359424 3938.97 1001.66 9863.87 29681 44489.4 44492.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1350 0.000512 4096 50 1184 37728 6.61747 118.405 209.641 334.71 334.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.000256 4096 120 3456 66300 13.998 1050.18 419.132 1483.37 1483.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 0.000512 4096 210 320 36400 6.61133 53.5485 209.308 269.511 269.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 970 6.4e-05 4096 180 7712 260000 89.7786 67.4954 11579.7 1959.76 13697 13697.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 770 0.000512 512 205 256 24000 1.78358 0.92992 5.69485 49.9363 58.4731 58.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 6.4e-05 4096 120 3360 286400 46.478 55.7513 5248.17 1677.74 7028.22 7028.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1360 0.000512 4096 250 1248 34200 6.60122 195.592 222.349 424.588 424.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 6.4e-05 512 92 544 166400 24.7442 6.63216 70.2336 206.421 308.278 308.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 0.000128 2048 50 608 151500 14.3687 210.811 423.576 648.8 648.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 740 3.2e-05 4096 240 7840 368000 2591.03 689.56 17616.1 19877.4 40776.5 40778.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1350 0.000512 4096 50 1184 37900 6.62243 205.789 209.577 422.032 422.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.000256 4096 120 3456 66200 13.9853 740.63 418.641 1173.31 1173.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 0.000512 4096 210 320 36200 6.57408 37.4035 208.515 252.536 252.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 970 6.4e-05 4096 180 7712 259200 89.7245 67.41 8193.35 1958.51 10309.2 10309.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 770 0.000512 512 205 256 24000 1.78582 0.929728 3.9737 49.9809 56.8012 56.9098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 6.4e-05 4096 120 3360 286000 46.3836 55.6994 3716.5 1678.46 5497.13 5497.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1360 0.000512 4096 250 1248 34000 6.59149 137.315 208.722 352.673 352.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 6.4e-05 512 92 544 153600 25.8592 6.62832 46.1461 206.244 285.116 285.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 0.000128 2048 50 608 151400 14.3667 148.218 418.775 581.401 581.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 740 3.2e-05 4096 240 7840 364800 2967.77 780.723 12338.6 22572.2 38662.1 38664.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1350 0.000512 4096 50 1184 37800 6.61837 144.959 209.328 360.946 361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.000256 4096 120 3456 66000 13.9809 608.697 418.185 1040.92 1040.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 0.000512 4096 210 320 36000 6.55462 31.1808 208.016 245.795 245.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 970 6.4e-05 4096 180 7712 259200 89.9061 67.6825 6756.16 1959.95 8873.91 8874.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 770 0.000512 512 205 256 24000 1.79318 0.933632 3.59078 50.0478 56.4953 56.6047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 6.4e-05 4096 120 3360 285600 46.4568 55.7363 3062.25 1675.15 4839.68 4839.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1360 0.000512 4096 250 1248 33900 6.59661 113.371 208.764 328.776 328.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 6.4e-05 512 92 544 153600 25.8462 6.63306 38.4971 206.35 277.565 277.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 0.000128 2048 50 608 151200 14.3646 123.146 418.583 556.135 556.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 740 3.2e-05 4096 240 7840 364800 3790.65 969.101 10226.3 28446.1 43447.6 43450.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1350 0.000512 4096 50 1184 37500 6.56179 119.276 208.302 334.183 334.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.000256 4096 120 3456 66304 13.9929 1026.45 418.881 1459.38 1459.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 0.000512 4096 210 320 36400 6.61437 52.1402 209.207 268.005 268.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 970 6.4e-05 4096 180 7712 259840 89.1666 67.2945 11381.1 1957.88 13495.6 13495.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 770 0.000512 512 205 256 24192 1.78058 0.928288 5.51949 50.006 58.3656 58.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 6.4e-05 4096 120 3360 286272 46.2401 55.6851 5157.6 1675.67 6935.27 6935.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1360 0.000512 4096 250 1248 34160 6.61709 192.174 209.187 408.023 408.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 6.4e-05 512 92 544 157696 24.7079 6.56589 65.1842 202.139 305.08 305.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 0.000128 2048 50 608 151536 14.3921 207.786 425.233 647.457 647.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 740 3.2e-05 4096 240 7840 365568 2983.7 788.408 17134.4 22753.1 43662.5 43664.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1350 0.000512 4096 50 1184 37856 6.60326 204.167 209.331 420.147 420.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.000256 4096 120 3456 66080 13.9858 716.803 418.218 1149.06 1149.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 0.000512 4096 210 320 36288 6.60992 36.492 209.165 252.312 252.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 970 6.4e-05 4096 180 7712 258944 89.1585 67.3279 7941.63 1958.57 10056.9 10057.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 770 0.000512 512 205 256 23296 1.75738 0.904512 3.87088 49.4882 56.1503 56.2569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 6.4e-05 4096 120 3360 286272 46.1501 55.5893 3631.12 1680.6 5413.54 5413.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1360 0.000512 4096 250 1248 34048 6.61459 135.449 209.171 351.282 351.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 6.4e-05 512 92 544 143360 24.1301 6.43418 42.1479 192.58 265.526 265.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 0.000128 2048 50 608 151424 14.3788 146.481 421.366 582.269 582.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 740 3.2e-05 4096 240 7840 365568 3375.59 873.62 11975.5 25628.4 41883.5 41886.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1350 0.000512 4096 50 1184 37632 6.57408 141.232 208.673 356.523 356.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.000256 4096 120 3456 65856 13.9651 585.414 417.974 1017.41 1017.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 0.000512 4096 210 320 35952 6.55277 30.0319 208.142 244.769 244.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 970 6.4e-05 4096 180 7712 259392 89.369 67.4056 6506.21 1958.99 8622.2 8622.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 770 0.000512 512 205 256 21504 1.81664 0.912512 2.87616 49.5837 55.3201 55.4285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 6.4e-05 4096 120 3360 285600 46.2295 55.6442 2952.65 1678.94 4733.54 4733.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1360 0.000512 4096 250 1248 33936 6.61738 109.948 211.353 327.96 328.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 6.4e-05 512 92 544 129024 27.3054 6.56666 31.5683 202.44 268.121 268.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 0.000128 2048 50 608 151200 14.4011 118.8 419.064 552.306 552.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 740 3.2e-05 4096 240 7840 365568 3368.19 874.886 9882.03 25562.3 39690.7 39693.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1350 0.000512 4096 50 1184 37632 6.61062 116.23 214.405 337.292 337.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.000256 4096 120 3456 66360 14.0082 1017.12 419.236 1450.42 1450.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 0.000512 4096 210 320 36360 6.60227 50.936 209.036 266.618 266.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 970 6.4e-05 4096 180 7712 259680 89.4223 67.2604 11268.1 1955.85 13380.8 13381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 770 0.000512 512 205 256 24000 1.78179 0.925632 5.31715 49.9354 58.094 58.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 6.4e-05 4096 120 3360 286320 46.3782 55.7139 5113.01 1678.93 6894.11 6894.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1360 0.000512 4096 250 1248 34200 6.61203 190.775 209.445 406.875 406.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 6.4e-05 512 92 544 168960 24.4682 6.63142 68.5388 206.274 306.156 306.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 0.000128 2048 50 608 151560 14.3811 204.397 419.162 637.983 638.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 740 3.2e-05 4096 240 7840 364800 2796.17 738.88 16900.8 21294 41732.5 41734.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1350 0.000512 4096 50 1184 37920 6.62371 199.504 209.765 415.936 415.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.000256 4096 120 3456 66240 13.9974 716.802 419.232 1150.08 1150.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 0.000512 4096 210 320 36240 6.6007 37.5869 209.025 253.256 253.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 970 6.4e-05 4096 180 7712 259200 89.4272 67.3812 7887.28 1959.69 10004 10004.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 770 0.000512 512 205 256 23040 1.81226 0.927424 3.70643 50.0152 56.5881 56.6989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 6.4e-05 4096 120 3360 286080 46.2188 55.6575 3578.09 1678.74 5358.79 5358.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1360 0.000512 4096 250 1248 34080 6.61914 134.325 209.447 350.434 350.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 6.4e-05 512 92 544 153600 25.8155 6.62675 44.6806 206.354 283.713 283.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 0.000128 2048 50 608 151440 14.3971 145.05 421.493 580.983 581.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 740 3.2e-05 4096 240 7840 360960 3225.52 845.731 11792.1 24372.5 40238.9 40241.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1350 0.000512 4096 50 1184 37680 6.59456 140.724 208.982 356.344 356.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.000256 4096 120 3456 65880 13.9878 597.309 418.184 1029.53 1029.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 0.000512 4096 210 320 36000 6.5577 30.4379 208.498 245.537 245.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 970 6.4e-05 4096 180 7712 257760 89.686 67.5776 6608.06 1959.54 8725.08 8725.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 770 0.000512 512 205 256 23040 1.77117 0.905024 3.1376 49.4691 55.4131 55.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 6.4e-05 4096 120 3360 285840 46.3729 55.7016 3012.85 1679.59 4794.59 4794.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1360 0.000512 4096 250 1248 33840 6.58349 110.745 208.931 326.301 326.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 6.4e-05 512 92 544 138240 23.3403 6.06003 34.0231 185.94 249.596 249.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 0.000128 2048 50 608 151200 14.3755 119.865 419.07 553.354 553.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 740 3.2e-05 4096 240 7840 357120 6248.4 1558.76 9933.38 46078.3 63824.7 63829.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1350 0.000512 4096 50 1184 37440 6.55536 115.845 208.465 330.909 330.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.000256 4096 120 3456 66304 14.0103 1007.88 418.803 1440.75 1440.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 0.000512 4096 210 320 36352 6.60432 51.4202 208.947 267.014 267.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 970 6.4e-05 4096 180 7712 260096 89.1004 67.299 11133.4 1956.41 13246.4 13246.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 770 0.000512 512 205 256 24576 1.79485 0.941664 5.27939 51.3225 59.4638 59.5765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 6.4e-05 4096 120 3360 286464 46.2417 55.5907 5040.42 1677.39 6819.72 6819.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1360 0.000512 4096 250 1248 34176 6.6136 188.678 209.269 404.611 404.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 6.4e-05 512 92 544 163840 25.4361 6.70477 66.254 208.938 307.568 307.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 0.000128 2048 50 608 151552 14.3772 203.589 419.051 637.06 637.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 740 3.2e-05 4096 240 7840 364544 2981.05 787.947 16732.8 22727.2 43231.8 43233.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1350 0.000512 4096 50 1184 37888 6.61434 198.359 209.522 414.539 414.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.000256 4096 120 3456 66048 13.9905 680.725 418.215 1112.99 1113.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 0.000512 4096 210 320 36096 6.55478 34.7828 208.309 249.692 249.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 970 6.4e-05 4096 180 7712 259072 89.0888 67.1788 7544.81 1952.79 9654.09 9654.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 770 0.000512 512 205 256 22528 1.73658 0.884736 3.62032 47.9459 54.318 54.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 6.4e-05 4096 120 3360 285696 46.2438 55.5868 3429.29 1678.1 5209.29 5209.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1360 0.000512 4096 250 1248 34048 6.61642 128.429 210.972 346.06 346.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 6.4e-05 512 92 544 131072 26.2646 6.53549 36.8705 198.092 268.002 268.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 0.000128 2048 50 608 151296 14.3718 138.774 418.743 571.931 571.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 740 3.2e-05 4096 240 7840 360448 4397.47 1121 11235.8 32904.5 49663 49666.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1350 0.000512 4096 50 1184 37632 6.59485 133.487 208.771 348.898 348.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.000256 4096 120 3456 66048 13.9958 625.633 419.207 1058.89 1058.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 0.000512 4096 210 320 36096 6.6009 32.3441 209.144 248.132 248.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 970 6.4e-05 4096 180 7712 259584 89.4317 67.3448 6922.8 1958.22 9038 9038.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 770 0.000512 512 205 256 21504 1.77549 0.88544 3.09322 49.0927 54.9797 55.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 6.4e-05 4096 120 3360 285696 46.2051 55.5728 3131.29 1688.09 4921.24 4921.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1360 0.000512 4096 250 1248 33792 6.57722 116.156 208.785 331.561 331.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 6.4e-05 512 92 544 147456 24.8317 6.53904 37.6662 198.316 267.593 267.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 0.000128 2048 50 608 151296 14.3779 125.247 419.389 559.058 559.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 740 3.2e-05 4096 240 7840 356352 2987.88 786.453 10181.4 22764.3 36722.8 36725.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1350 0.000512 4096 50 1184 37632 6.61395 122.841 209.632 339.131 339.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 0.000256 4096 120 3440 66496 13.9604 775.424 419.199 1208.64 1208.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1840 0.000512 4096 210 320 36544 6.6137 73.6399 209.54 289.839 289.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 970 6.4e-05 4096 180 7720 259968 89.1641 67.2663 8673.25 1958.36 10788.3 10788.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 770 0.000512 512 205 280 25344 1.76714 0.937984 6.99158 51.279 61.1055 61.2213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1110 6.4e-05 4096 120 3360 286656 46.1996 55.5944 3922.88 1676.36 5701.12 5701.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1360 0.000512 4096 250 1280 34208 6.62771 150.159 209.666 366.497 366.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 6.4e-05 512 92 560 163840 25.4224 6.70925 52.3306 208.962 293.662 293.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1230 0.000128 2048 50 600 151712 14.4179 286.426 419.172 720.06 720.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 740 3.2e-05 4096 240 7840 369664 2574.92 684.84 13118.3 19774.4 36155 36156.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1350 0.000512 4096 50 1200 37984 6.62528 155.078 209.628 371.374 371.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 0.000256 4096 120 3440 66432 13.9577 0 419.019 432.992 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.000256 4096 120 3440 66480 13.9891 884.687 419.449 1318.18 1318.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 0.000512 4096 210 320 36520 6.61507 45.5721 209.61 261.843 261.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 970 6.4e-05 4096 180 7720 259840 89.5052 67.3659 9913.48 1958.93 12029.5 12029.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 770 0.000512 512 205 280 24960 1.77155 0.933888 4.93507 50.1064 57.8768 57.9851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 6.4e-05 4096 120 3360 286640 46.4265 55.6954 4491.26 1680.87 6274.33 6274.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1360 0.000512 4096 250 1280 34200 6.62317 171.093 209.814 387.575 387.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 6.4e-05 512 92 560 163840 25.5902 6.72848 59.6563 209.798 302.014 302.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 0.000128 2048 50 600 151680 14.3686 178.369 419.394 612.175 612.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 740 3.2e-05 4096 240 7840 369920 2579.75 685.549 15060.1 19775.7 38103.6 38105.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1350 0.000512 4096 50 1200 37960 6.61418 178.594 209.631 394.883 394.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.000256 4096 120 3440 66400 13.9678 560.418 418.951 993.389 993.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 0.000512 4096 210 320 36480 6.61098 29.2144 209.453 245.322 245.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 970 6.4e-05 4096 180 7720 259840 89.234 67.3428 6268.51 1958.02 8383.33 8383.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 770 0.000512 512 205 280 24320 1.76797 0.927488 7.27626 49.9028 60.0079 60.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1110 6.4e-05 4096 120 3360 286560 46.2976 55.6626 2835.31 1680.02 4617.36 4617.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1360 0.000512 4096 250 1280 34160 6.61914 108.812 209.673 325.147 325.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 6.4e-05 512 92 560 153600 25.8089 6.62064 36.3669 206.249 275.286 275.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 0.000128 2048 50 600 151600 14.4454 113.034 431.07 558.594 558.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 740 3.2e-05 4096 240 7840 368640 2774.34 736.248 9468.26 21212.6 34194 34196.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1350 0.000512 4096 50 1200 37920 6.61094 112.259 209.484 328.396 328.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 0.000256 4096 120 3440 66360 13.9684 459.032 419.276 892.332 892.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1840 0.000512 4096 210 320 36360 6.6007 81.874 209.193 297.711 297.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 970 6.4e-05 4096 180 7720 259200 89.5691 67.3387 5102.91 1959.98 7220.01 7220.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 770 0.000512 512 205 280 24000 1.77978 0.929408 7.15894 49.9536 59.9517 60.0728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1110 6.4e-05 4096 120 3360 286320 46.3793 55.7196 2310.09 1677.01 4089.29 4089.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1360 0.000512 4096 250 1280 34080 6.61914 88.8054 209.621 305.09 305.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 6.4e-05 512 92 560 153600 25.8654 6.63149 30.1201 206.445 269.301 269.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1230 0.000128 2048 50 600 151560 14.3551 315.333 423.922 756.661 756.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 740 3.2e-05 4096 240 7840 364800 2796.01 738.928 7681.38 21335.4 32555.8 32558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1350 0.000512 4096 50 1200 37800 6.60662 91.9075 209.218 307.775 307.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.000256 4096 120 3440 66480 13.9611 812.988 419.528 1246.53 1246.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 0.000512 4096 210 320 36528 6.61891 41.7306 209.701 258.095 258.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 970 6.4e-05 4096 180 7720 259776 89.3581 67.3491 9080.68 1960.25 11197.9 11198.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 770 0.000512 512 205 280 24960 1.7704 0.93328 4.52218 50.1622 57.5185 57.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 6.4e-05 4096 120 3360 286560 46.2644 55.6443 4109.64 1696.01 5907.64 5907.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1360 0.000512 4096 250 1280 34176 6.62611 157.045 209.747 373.464 373.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 6.4e-05 512 92 560 159744 25.2836 6.62733 53.6814 206.39 292.225 292.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.000128 2048 50 600 151680 14.397 162.947 419.454 596.843 596.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 740 3.2e-05 4096 240 7840 368640 2578.87 685.492 13732.6 19795.2 36794.6 36796.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1350 0.000512 4096 50 1200 37968 6.61914 162.265 209.827 378.756 378.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.000256 4096 120 3440 66432 13.9592 532.093 419.037 965.141 965.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 0.000512 4096 210 320 36480 6.62118 27.5108 209.457 243.631 243.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 970 6.4e-05 4096 180 7720 259584 89.1592 67.427 5908.8 1957.39 8022.99 8023.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 770 0.000512 512 205 280 24576 1.76662 0.924704 3.06131 49.9092 55.7921 55.8998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 6.4e-05 4096 120 3360 286464 46.1851 55.5888 2671.61 1675.68 4449.15 4449.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1360 0.000512 4096 250 1280 34080 6.61715 102.757 209.244 318.665 318.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 6.4e-05 512 92 560 159744 25.2728 6.62275 35.4201 206.18 273.737 273.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 0.000128 2048 50 600 151584 14.3403 106.478 418.988 539.854 539.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 740 3.2e-05 4096 240 7840 368640 2760.28 732.022 8954.99 21130 33580 33582.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1350 0.000512 4096 50 1200 37920 6.63158 106.568 209.486 322.733 322.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.000256 4096 120 3440 66384 13.9662 437.329 419.428 870.777 870.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 0.000512 4096 210 320 36432 6.61882 22.7086 209.657 239.028 239.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 970 6.4e-05 4096 180 7720 259200 89.3355 67.4473 4870.5 1961.81 6989.3 6989.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 770 0.000512 512 205 280 24192 1.75891 0.914528 2.53706 49.7111 55.0503 55.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 6.4e-05 4096 120 3360 286272 46.2234 55.6462 2209.4 1680.04 3991.38 3991.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1360 0.000512 4096 250 1280 33984 6.6007 85.012 209.18 300.835 300.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 6.4e-05 512 92 560 147456 24.8424 6.54336 27.5832 198.163 257.372 257.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 0.000128 2048 50 600 151488 14.3996 88.2278 419.252 521.925 521.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 740 3.2e-05 4096 240 7840 364032 3172.3 831.312 7307.46 24138.5 35452.6 35454.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1350 0.000512 4096 50 1200 37872 6.62554 88.2565 209.683 304.613 304.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.000256 4096 120 3440 66472 13.959 1157.25 419.442 1590.71 1590.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 0.000512 4096 210 320 36512 6.61075 59.7586 209.619 276.034 276.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 970 6.4e-05 4096 180 7720 259616 89.5209 67.3972 12841.2 1959.56 14957.9 14958.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 770 0.000512 512 205 280 25088 1.78886 0.940896 6.78838 51.3453 60.9938 61.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 6.4e-05 4096 120 3360 286608 46.3733 55.696 5808.45 1679.08 7589.69 7589.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1360 0.000512 4096 250 1280 34160 6.61904 222.603 209.652 438.917 438.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 6.4e-05 512 92 560 157696 25.6409 6.64576 75.045 207.034 314.604 314.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.000128 2048 50 600 151648 14.4497 234.431 419.404 668.33 668.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 740 3.2e-05 4096 240 7840 367360 2590.17 689.529 19479.1 19857.9 42619.2 42621.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1350 0.000512 4096 50 1200 37968 6.61811 232.159 209.733 448.551 448.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.000256 4096 120 3440 66416 13.9572 731.537 419.493 1165.04 1165.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 0.000512 4096 210 320 36400 6.61914 38.2055 209.343 254.211 254.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 970 6.4e-05 4096 180 7720 259392 89.3455 67.3938 8106 1961.4 10224.4 10224.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 770 0.000512 512 205 280 24192 1.78304 0.930144 4.25046 50.0303 57.121 57.2283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 6.4e-05 4096 120 3360 286496 46.2637 55.6597 3674.59 1681.54 5458.14 5458.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1360 0.000512 4096 250 1280 34048 6.61322 141.222 209.384 357.264 357.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 6.4e-05 512 92 560 143360 25.9683 6.56848 44.2257 202.289 279.289 279.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 0.000128 2048 50 600 151536 14.3524 147.433 419.207 581.035 581.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 740 3.2e-05 4096 240 7840 365568 2983.18 788.38 12216 22757.6 38748 38750.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1350 0.000512 4096 50 1200 37856 6.61533 146.401 209.455 362.513 362.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.000256 4096 120 3440 66360 13.9611 596.3 419.542 1029.86 1029.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 0.000512 4096 210 320 36288 6.59904 31.1917 209.066 246.902 246.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 970 6.4e-05 4096 180 7720 258720 89.7038 67.565 6587.62 1962.6 8707.7 8707.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 770 0.000512 512 205 280 22848 1.78077 0.906144 3.16221 49.4656 55.4458 55.5538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 6.4e-05 4096 120 3360 286272 46.3867 55.7038 2990.52 1676.91 4769.61 4769.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1360 0.000512 4096 250 1280 33936 6.59846 114.505 209.112 330.256 330.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 6.4e-05 512 92 560 150528 25.4145 6.57216 38.3367 202.348 272.913 273.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 0.000128 2048 50 600 151536 14.3718 120.604 419.398 554.415 554.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 740 3.2e-05 4096 240 7840 365568 2803.36 741.084 9962.57 21385.1 34894.7 34896.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1350 0.000512 4096 50 1200 37800 6.6089 118.935 209.477 335.066 335.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.000256 4096 120 3440 66432 13.9551 0 419.366 433.336 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.000256 4096 120 3440 66304 13.9556 680.865 418.603 1113.48 1113.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 0.000512 4096 210 320 36352 6.59997 35.7067 208.99 251.337 251.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 970 6.4e-05 4096 180 7720 259584 89.2701 67.5535 7359.72 1959.52 9476.27 9476.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 770 0.000512 512 205 280 24576 1.79533 0.940032 4.21386 51.3273 58.4046 58.5175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 6.4e-05 4096 120 3360 286464 46.1988 55.5842 3472.15 1675.89 5249.91 5249.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1360 0.000512 4096 250 1280 34048 6.61504 131.053 209.283 346.995 347.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 6.4e-05 512 92 560 163840 25.436 6.70656 47.5957 208.992 288.976 289.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 0.000128 2048 50 600 151552 14.3504 138.99 418.935 572.319 572.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 740 3.2e-05 4096 240 7840 364544 2980.92 787.992 11129.8 22729.8 37631.4 37633.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1350 0.000512 4096 50 1200 37888 6.61914 129.776 209.601 346.039 346.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.000256 4096 120 3440 66240 13.948 555.102 418.822 987.921 987.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 0.000512 4096 210 320 36288 6.60275 29.4475 208.998 245.091 245.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 970 6.4e-05 4096 180 7720 258816 89.4092 67.3239 6017.53 1958.88 8133.34 8133.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 770 0.000512 512 205 280 24576 1.77155 0.928512 3.3977 49.9771 56.2064 56.3159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 6.4e-05 4096 120 3360 286080 46.2295 55.6078 2817.07 1680.85 4599.83 4599.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1360 0.000512 4096 250 1280 33984 6.61194 106.564 209.289 322.509 322.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 6.4e-05 512 92 560 147456 24.8235 6.53469 35.1534 198.046 264.795 264.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 0.000128 2048 50 600 151488 14.35 112.568 420.997 547.959 548.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 740 3.2e-05 4096 240 7840 362496 2981.79 787.832 9091.13 22724.2 35587.8 35590
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1350 0.000512 4096 50 1200 37824 6.62304 107.235 209.535 323.437 323.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.000256 4096 120 3440 66456 13.9592 1108.87 419.32 1542.2 1542.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 0.000512 4096 210 320 36504 6.6215 56.7394 209.538 272.942 272.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 970 6.4e-05 4096 180 7720 259488 89.5775 67.3646 12288.1 1958.43 14403.7 14403.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 770 0.000512 512 205 280 24768 1.7752 0.932896 6.21494 50.0288 59.0802 59.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 6.4e-05 4096 120 3360 286560 46.3749 55.7058 5549.71 1678.93 7330.81 7330.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1360 0.000512 4096 250 1280 34128 6.6193 212.224 209.446 428.333 428.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 6.4e-05 512 92 560 156672 25.2319 6.5833 72.3398 204.172 308.566 308.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.000128 2048 50 600 151632 14.3872 221.99 419.137 655.561 655.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 740 3.2e-05 4096 240 7840 368640 2781.35 736.175 18657.7 21193.8 43371.8 43373.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1350 0.000512 4096 50 1200 37944 6.62499 220.989 209.563 437.222 437.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.000256 4096 120 3440 66384 13.9663 720.722 419.443 1154.19 1154.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 0.000512 4096 210 320 36432 6.62048 37.0628 209.673 253.399 253.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 970 6.4e-05 4096 180 7720 259200 89.3636 67.4597 7950.1 1966.05 10073.2 10073.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 770 0.000512 512 205 280 24192 1.76054 0.91488 3.9817 49.7138 56.5028 56.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 6.4e-05 4096 120 3360 286272 46.2275 55.6564 3594.31 1676.58 5372.85 5372.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1360 0.000512 4096 250 1280 33984 6.61059 138.117 209.195 353.965 354.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 6.4e-05 512 92 560 147456 24.8125 6.53843 44.5198 198.163 274.271 274.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 0.000128 2048 50 600 151488 14.3524 143.931 419.114 577.441 577.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 740 3.2e-05 4096 240 7840 364032 3172.35 831.324 11964.6 24141.3 40112.6 40115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1350 0.000512 4096 50 1200 37872 6.62554 144.438 209.695 360.803 360.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.000256 4096 120 3440 66312 13.9594 636.662 419.205 1069.88 1069.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 0.000512 4096 210 320 36288 6.61094 32.7801 209.154 248.587 248.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 970 6.4e-05 4096 180 7720 259200 89.7392 67.4787 7038.53 1958.39 9154.35 9154.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 770 0.000512 512 205 280 24192 1.7672 0.919616 3.7169 49.7433 56.2731 56.3831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 6.4e-05 4096 120 3360 285984 46.3688 55.6994 3177.84 1674.52 4954.51 4954.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1360 0.000512 4096 250 1280 33912 6.61504 121.422 209.063 337.145 337.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 6.4e-05 512 92 560 138240 26.9004 6.58701 36.8387 204.277 274.842 275.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 0.000128 2048 50 600 151416 14.3319 127.038 418.867 560.281 560.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 740 3.2e-05 4096 240 7840 366336 2782.05 736.03 10663.3 21202.6 35386.6 35388.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1350 0.000512 4096 50 1200 37800 6.62458 127.572 209.568 343.807 343.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.000256 4096 120 3440 66240 13.9585 566.594 419.531 1000.13 1000.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 0.000512 4096 210 320 36288 6.61613 29.1644 209.707 245.53 245.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 970 6.4e-05 4096 180 7720 259200 89.3596 67.6423 6304.61 1963.82 8425.64 8425.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 770 0.000512 512 205 280 23040 1.72106 0.880992 3.25363 49.0315 55.0179 55.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 6.4e-05 4096 120 3360 286272 46.1446 55.593 2843.58 1682.82 4628.21 4628.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1360 0.000512 4096 250 1280 33696 6.55731 108.536 208.458 323.593 323.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 6.4e-05 512 92 560 147456 24.7831 6.53107 35.6737 198.303 265.529 265.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 0.000128 2048 50 600 151200 14.3633 113.138 418.803 546.349 546.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 740 3.2e-05 4096 240 7840 359424 3938.47 1001.63 9424.76 29681.8 44050.4 44053.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1350 0.000512 4096 50 1200 37728 6.62938 113.395 209.732 329.799 329.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.000256 4096 120 3440 66400 13.9712 1041.78 418.874 1474.68 1474.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 0.000512 4096 210 320 36480 6.61709 53.4199 209.43 269.51 269.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 970 6.4e-05 4096 180 7720 259840 89.2109 67.3566 11531.5 1957.75 13646 13646.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 770 0.000512 512 205 280 24320 1.77587 0.926976 5.91107 49.8993 58.6429 58.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 6.4e-05 4096 120 3360 286560 46.2234 55.6634 5206.78 1677.73 6986.48 6986.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1360 0.000512 4096 250 1280 34160 6.62714 199.764 209.636 416.074 416.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 6.4e-05 512 92 560 153600 25.8015 6.62864 66.4017 206.215 305.286 305.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.000128 2048 50 600 151600 14.3521 207.498 426.681 648.577 648.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 740 3.2e-05 4096 240 7840 368640 2773.58 736.159 17490 21207.7 42210.1 42212.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1350 0.000512 4096 50 1200 37920 6.6089 207.788 209.448 423.888 423.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.000256 4096 120 3440 66240 13.9453 711.665 418.751 1144.41 1144.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 0.000512 4096 210 320 36320 6.60371 36.2997 209.148 252.096 252.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 970 6.4e-05 4096 180 7720 259840 89.205 67.3144 7923.28 1960.16 10040.2 10040.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 770 0.000512 512 205 280 24320 1.77328 0.925952 4.1273 49.9747 56.9303 57.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 6.4e-05 4096 120 3360 286400 46.1511 55.5909 3591.7 1682.23 5375.74 5375.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1360 0.000512 4096 250 1280 34080 6.62474 137.1 210.674 354.442 354.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 6.4e-05 512 92 560 143360 26.7438 6.6128 43.4827 206.415 283.495 283.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 0.000128 2048 50 600 151520 14.3483 142.27 419.233 575.894 575.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 740 3.2e-05 4096 240 7840 368640 2957.52 779.875 12065.1 22616.8 38422.1 38424.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1350 0.000512 4096 50 1200 37760 6.60726 142.109 209.17 357.931 357.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.000256 4096 120 3440 66240 13.9629 596.221 419.181 1029.42 1029.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 0.000512 4096 210 320 36240 6.59565 30.5503 209.144 246.331 246.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 970 6.4e-05 4096 180 7720 259200 89.4593 67.3925 6616.71 1960.79 8734.56 8734.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 770 0.000512 512 205 280 23040 1.81229 0.927744 3.50186 50.0307 56.4006 56.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 6.4e-05 4096 120 3360 286080 46.2198 55.6604 2990.33 1676.1 4768.4 4768.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1360 0.000512 4096 250 1280 33840 6.58842 113.634 208.922 329.187 329.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 6.4e-05 512 92 560 153600 25.8016 6.62704 38.7297 206.469 277.863 278.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 0.000128 2048 50 600 151440 14.3455 119.022 419.229 552.638 552.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 740 3.2e-05 4096 240 7840 360960 3225.15 845.664 9904.11 24396.1 38374 38376.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1350 0.000512 4096 50 1200 37680 6.60166 119.32 209.172 335.136 335.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.000256 4096 120 3440 65920 13.9331 0 417.531 431.479 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.000256 4096 120 3440 66432 13.9674 992.744 419.534 1426.3 1426.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 0.000512 4096 210 320 36480 6.61914 50.1463 209.715 266.525 266.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 970 6.4e-05 4096 180 7720 259584 89.0957 67.4043 10985.3 1962.13 13104.2 13104.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 770 0.000512 512 205 280 24576 1.7631 0.926464 5.64688 49.9371 58.4064 58.5159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 6.4e-05 4096 120 3360 286464 46.1824 55.5786 4972.01 1677.72 6751.57 6751.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1360 0.000512 4096 250 1280 34080 6.61709 189.604 209.481 405.746 405.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 6.4e-05 512 92 560 159744 25.2367 6.61299 65.0843 206.415 303.589 303.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 0.000128 2048 50 600 151584 14.3483 196.287 419.328 630.009 630.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 740 3.2e-05 4096 240 7840 368640 2760.09 732.044 16738.7 21158.4 41392 41394.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1350 0.000512 4096 50 1200 37920 6.6247 198.793 209.73 415.193 415.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.000256 4096 120 3440 66240 13.9525 699.067 418.976 1132.05 1132.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 0.000512 4096 210 320 36288 6.60266 36.7245 209.174 252.545 252.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 970 6.4e-05 4096 180 7720 258816 89.4307 67.3315 7748.48 1960.55 9866.01 9866.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 770 0.000512 512 205 280 24576 1.77235 0.929504 4.06522 49.9972 56.8939 57.0046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 6.4e-05 4096 120 3360 286080 46.2234 55.6053 3510.04 1682.15 5294.1 5294.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1360 0.000512 4096 250 1280 33984 6.61258 134.114 209.465 350.236 350.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 6.4e-05 512 92 560 147456 24.807 6.53565 43.5147 198.228 273.333 273.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 0.000128 2048 50 600 151488 14.3649 140.046 419.284 573.739 573.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 740 3.2e-05 4096 240 7840 362496 2982.14 787.868 11611 22754.7 38138.7 38141.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1350 0.000512 4096 50 1200 37824 6.63226 140.992 209.779 357.448 357.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.000256 4096 120 3440 66240 13.9653 576.122 419.136 1009.27 1009.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 0.000512 4096 210 320 36288 6.61827 29.6493 209.507 245.819 245.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 970 6.4e-05 4096 180 7720 259200 89.4033 67.645 6379.71 1963.33 8500.3 8500.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 770 0.000512 512 205 280 23040 1.72771 0.884992 3.26291 47.9664 53.9709 54.0774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 6.4e-05 4096 120 3360 286272 46.1512 55.6088 2892.77 1676.06 4670.67 4670.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1360 0.000512 4096 250 1280 33696 6.55418 110.108 208.262 324.966 325.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 6.4e-05 512 92 560 147456 24.7901 6.53184 36.0803 198.116 265.752 265.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 0.000128 2048 50 600 151200 14.453 114.995 418.417 547.909 547.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 740 3.2e-05 4096 240 7840 359424 3938.02 1001.6 9566.65 29646.9 44156.8 44159.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1350 0.000512 4096 50 1200 37728 6.62198 115.654 209.534 331.854 331.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.000256 4096 120 3440 66048 13.949 538.145 418.864 971.014 971.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 0.000512 4096 210 320 36096 6.60346 29.1092 208.994 244.753 244.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 970 6.4e-05 4096 180 7720 258048 89.9302 67.5518 5935.95 1965.08 8058.72 8058.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 770 0.000512 512 205 280 21504 1.77882 0.887872 3.11658 49.079 54.9928 55.1042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 6.4e-05 4096 120 3360 285696 46.1967 55.5909 2691.81 1678.56 4472.24 4472.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1360 0.000512 4096 250 1280 33792 6.62026 103.775 209.291 319.73 319.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 6.4e-05 512 92 560 147456 24.8273 6.54048 34.088 198.18 263.873 264.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 0.000128 2048 50 600 151296 14.4384 107.563 420.866 542.912 542.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 740 3.2e-05 4096 240 7840 356352 2991.43 786.633 8848.3 22814.4 35443.6 35446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1350 0.000512 4096 50 1200 37632 6.62534 108.37 209.54 324.578 324.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.000256 4096 120 3440 66400 13.996 1018.54 418.954 1451.54 1451.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 0.000512 4096 210 320 36400 6.60326 52.1262 209.097 267.87 267.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 970 6.4e-05 4096 180 7720 259600 89.8403 67.5481 11296.4 1960 13414 13414.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 770 0.000512 512 205 280 24800 1.75904 0.927744 5.7352 49.915 58.4658 58.5741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 6.4e-05 4096 120 3360 286600 46.4585 55.7367 5110.19 1676.04 6888.5 6888.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1360 0.000512 4096 250 1280 34100 6.61341 195.678 209.404 411.74 411.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 6.4e-05 512 92 560 153600 25.8212 6.63757 65.407 206.209 304.313 304.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 0.000128 2048 50 600 151600 14.3811 203.964 419.039 637.427 637.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 740 3.2e-05 4096 240 7840 368000 2590.11 689.537 17090.7 19830.8 40203.6 40205.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1350 0.000512 4096 50 1200 37900 6.61299 203.66 209.435 419.75 419.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.000256 4096 120 3440 66200 13.9517 692.083 418.853 1124.94 1124.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 0.000512 4096 210 320 36200 6.57446 35.9348 208.766 251.319 251.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 970 6.4e-05 4096 180 7720 259200 89.6677 67.4095 7674.22 1960.83 9792.33 9792.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 770 0.000512 512 205 280 24000 1.79184 0.932064 4.03398 50.0053 56.8918 57.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 6.4e-05 4096 120 3360 286000 46.3673 55.6991 3480.41 1676.3 5258.86 5258.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1360 0.000512 4096 250 1280 34000 6.61914 133.276 209.614 349.553 349.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 6.4e-05 512 92 560 153600 25.8734 6.62938 45.0819 206.503 284.325 284.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 0.000128 2048 50 600 151400 14.3418 138.784 419.114 572.284 572.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 740 3.2e-05 4096 240 7840 364800 2967.54 780.761 11588.9 22604.8 37944.8 37947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1350 0.000512 4096 50 1200 37800 6.61542 138.426 209.646 354.73 354.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.000256 4096 120 3440 66000 13.974 614.531 417.911 1046.47 1046.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 0.000512 4096 210 320 36000 6.5503 31.6129 208.02 246.229 246.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 970 6.4e-05 4096 180 7720 259200 89.9001 67.7028 6900.23 1963.39 9021.43 9021.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 770 0.000512 512 205 280 24000 1.79437 0.930816 3.5777 50.0482 56.4798 56.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 6.4e-05 4096 120 3360 286200 46.4353 55.7404 3126.96 1675.05 4904.26 4904.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1360 0.000512 4096 250 1280 33900 6.62323 117.951 209.416 334.033 334.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 6.4e-05 512 92 560 153600 25.8518 6.74611 39.3845 206.35 278.572 278.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 0.000128 2048 50 600 151200 14.3723 120.519 418.447 553.383 553.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 740 3.2e-05 4096 240 7840 364800 3772.14 969.095 10403.2 28410.7 43558.7 43561.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1350 0.000512 4096 50 1200 37500 6.56384 122.174 208.373 337.155 337.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.000256 4096 120 3440 66000 13.9428 549.419 418.446 981.859 981.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 0.000512 4096 210 320 36000 6.57795 29.0804 208.565 244.27 244.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 970 6.4e-05 4096 180 7720 259200 89.3938 67.6335 6118.44 1961.31 8236.99 8237.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 770 0.000512 512 205 280 22400 1.84442 0.934144 3.31994 50.1146 56.3441 56.4532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 6.4e-05 4096 120 3360 285600 46.2411 55.6811 2760.81 1678.9 4541.71 4541.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1360 0.000512 4096 250 1280 33600 6.56794 105.538 208.341 320.493 320.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 6.4e-05 512 92 560 153600 25.8159 6.62909 36.4366 206.427 275.549 275.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 0.000128 2048 50 600 151200 14.3258 110.827 420.657 545.852 545.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 740 3.2e-05 4096 240 7840 358400 2770.26 733.511 9132.35 21181.4 33820.1 33822.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1350 0.000512 4096 50 1200 37600 6.61757 110.799 209.447 326.907 326.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.000256 4096 120 3456 66432 13.9999 841.413 419.488 1274.95 1275.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1840 0.000512 4096 210 336 36416 6.62243 89.5988 209.677 305.941 306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 970 6.4e-05 4096 180 7728 260224 89.078 67.4592 9360.56 1958.36 11475.7 11475.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 770 0.000512 512 205 288 23040 1.82595 0.937568 7.34067 51.2889 61.526 61.6444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1110 6.4e-05 4096 120 3360 286592 46.2055 55.5842 4238.66 1681.78 6022.31 6022.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1360 0.000512 4096 250 1248 34304 6.62528 158.274 209.702 374.646 374.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 6.4e-05 512 92 576 155648 26.1063 6.70752 55.5668 209.123 297.749 297.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1230 0.000128 2048 50 624 151520 14.3947 328.595 419.553 762.59 762.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 740 3.2e-05 4096 240 7824 368640 2578.34 688.224 14120.5 19851.3 37240.9 37243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1350 0.000512 4096 50 1200 37984 6.63142 167.644 209.775 384.095 384.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 0.000256 4096 120 3456 66368 13.9981 539.539 418.914 972.504 972.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1840 0.000512 4096 210 336 36352 6.60922 89.3151 209.316 305.288 305.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 970 6.4e-05 4096 180 7728 260096 89.136 67.4644 5973.14 1957.27 8087.22 8087.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 770 0.000512 512 205 288 23040 1.82682 0.935104 6.7671 51.284 60.94 61.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1110 6.4e-05 4096 120 3360 286464 46.2193 55.5867 2697.2 1675.55 4474.63 4474.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1360 0.000512 4096 250 1248 34240 6.6159 101.329 209.333 317.325 317.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 6.4e-05 512 92 576 155648 26.1234 6.70448 35.975 208.955 277.995 278.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1230 0.000128 2048 50 624 151488 14.3818 327.543 419.196 761.166 761.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 740 3.2e-05 4096 240 7824 368640 2582.03 688.411 9033.19 19834.8 32140.9 32142.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1350 0.000512 4096 50 1200 37952 6.62682 108.003 209.605 324.278 324.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 0.000256 4096 120 3456 66336 13.9981 446.923 419.263 880.234 880.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1840 0.000512 4096 210 336 36288 6.61299 88.9795 209.317 304.954 305.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 970 6.4e-05 4096 180 7728 259968 89.0057 67.2788 4941.31 1957.44 7055.25 7055.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 770 0.000512 512 205 288 22272 1.81837 0.924384 8.42704 49.9331 61.2319 61.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1110 6.4e-05 4096 120 3360 286464 46.1399 55.58 2232.63 1677.46 4011.9 4011.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1360 0.000512 4096 250 1248 34176 6.61318 83.9857 209.332 299.974 300.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 6.4e-05 512 92 576 147456 26.3165 6.62246 28.2134 206.395 267.793 267.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1230 0.000128 2048 50 624 151392 14.3892 327.792 419.279 761.506 761.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 740 3.2e-05 4096 240 7824 365568 2977.55 788.483 7426.26 22762.4 33957.5 33959.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1350 0.000512 4096 50 1200 37920 6.62566 89.3699 209.715 305.753 305.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.000256 4096 120 3456 66440 13.9996 812.679 419.176 1245.91 1245.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 0.000512 4096 210 336 36400 6.61123 43.649 209.444 259.747 259.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 970 6.4e-05 4096 180 7728 260160 89.4942 67.4796 9054.49 1955.54 11167.2 11167.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 770 0.000512 512 205 288 22720 1.83744 0.935936 4.47293 50.0889 57.4648 57.5728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 6.4e-05 4096 120 3360 286560 46.4256 55.6883 4097.77 1675.99 5875.95 5876.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1360 0.000512 4096 250 1248 34320 6.61709 153.577 209.627 369.868 369.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 6.4e-05 512 92 576 158720 26.0115 6.73184 54.6031 209.621 297.211 297.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 0.000128 2048 50 624 151520 14.3772 169.383 419.162 602.967 603.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 740 3.2e-05 4096 240 7824 368640 2591.2 688.362 13687.2 19833.6 36802.7 36804.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1350 0.000512 4096 50 1200 37960 6.61677 162.159 209.561 378.38 378.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.000256 4096 120 3456 66400 14.0116 533.422 419.171 966.654 966.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 0.000512 4096 210 336 36320 6.61235 28.7634 209.224 244.643 244.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 970 6.4e-05 4096 180 7728 260160 89.1337 67.4739 5908.85 1955.94 8021.6 8021.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 770 0.000512 512 205 288 22400 1.81862 0.923648 3.04118 49.9036 55.8168 55.9292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 6.4e-05 4096 120 3360 286400 46.2536 55.6782 2667.92 1675.59 4445.52 4445.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1360 0.000512 4096 250 1248 34240 6.62781 100.139 210.363 317.177 317.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 6.4e-05 512 92 576 153600 25.8101 6.61786 34.9244 206.209 273.803 273.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 0.000128 2048 50 624 151440 14.5347 110.634 419.095 544.306 544.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 740 3.2e-05 4096 240 7824 368640 2774.51 736.412 8939.99 21222.8 33676.3 33678.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1350 0.000512 4096 50 1200 37920 6.60877 106.44 209.443 322.535 322.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.000256 4096 120 3456 66360 14.0022 435.713 419.251 869.021 869.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1840 0.000512 4096 210 336 36240 6.60646 74.8216 208.987 290.459 290.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 970 6.4e-05 4096 180 7728 259680 89.6086 67.2696 4852.71 1955.34 6965.14 6965.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 770 0.000512 512 205 288 22080 1.8408 0.923648 6.21344 49.9294 59.0399 59.1661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1110 6.4e-05 4096 120 3360 286320 46.3732 55.705 2192.21 1675.22 3969.59 3969.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1360 0.000512 4096 250 1248 34200 6.61686 82.6327 209.389 298.682 298.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 6.4e-05 512 92 576 153600 25.8588 6.62742 29.2855 206.221 268.234 268.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1230 0.000128 2048 50 624 151440 14.3927 91.9369 419.232 525.606 525.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 740 3.2e-05 4096 240 7824 364800 2796.42 738.914 7257.51 21298.5 32094.1 32096.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1350 0.000512 4096 50 1200 37800 6.60256 87.1994 208.999 302.846 302.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.000256 4096 120 3456 66432 14.0001 1129.99 419.172 1563.21 1563.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 0.000512 4096 210 336 36384 6.61299 60.7969 209.396 276.847 276.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 970 6.4e-05 4096 180 7728 260160 89.1266 67.4808 12500.3 1956.3 14613.4 14613.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 770 0.000512 512 205 288 22656 1.83312 0.937824 6.47779 50.1301 59.5086 59.6183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 6.4e-05 4096 120 3360 286560 46.2316 55.6544 5645.93 1675.78 7423.68 7423.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1360 0.000512 4096 250 1248 34272 6.62013 210.963 209.414 427.043 427.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 6.4e-05 512 92 576 153600 25.7863 6.62336 72.4109 206.192 311.251 311.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 0.000128 2048 50 624 151488 14.4692 235.051 419.025 668.588 668.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 740 3.2e-05 4096 240 7824 367104 2776.37 736.871 18855.7 21235.6 43607.2 43609.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1350 0.000512 4096 50 1200 37968 6.62058 224.09 209.531 440.285 440.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.000256 4096 120 3456 66336 13.9921 713.484 418.914 1146.44 1146.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 0.000512 4096 210 336 36288 6.61107 38.0141 209.145 253.812 253.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 970 6.4e-05 4096 180 7728 259968 88.972 67.3444 7890.37 1955.84 10002.7 10002.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 770 0.000512 512 205 288 22272 1.82346 0.925696 4.10304 49.9116 56.8956 57.0014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 6.4e-05 4096 120 3360 286464 46.1517 55.6052 3564.4 1676.17 5342.4 5342.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1360 0.000512 4096 250 1248 34176 6.61709 133.743 209.157 349.559 349.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 6.4e-05 512 92 576 147456 26.3233 6.61914 45.2952 206.227 284.703 284.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 0.000128 2048 50 624 151392 14.4692 147.889 418.895 581.295 581.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 740 3.2e-05 4096 240 7824 365568 2977.23 788.593 11842.9 22731.3 38342.9 38345.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1350 0.000512 4096 50 1200 37920 6.63101 142.399 209.543 358.616 358.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.000256 4096 120 3456 66240 13.9893 575.943 419.185 1009.17 1009.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 0.000512 4096 210 336 36288 6.61741 30.7466 209.594 247.003 247.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 970 6.4e-05 4096 180 7728 259776 89.2462 67.3346 6386.14 1959.24 8502.17 8502.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 770 0.000512 512 205 288 21888 1.82189 0.914176 3.29654 49.715 55.8795 55.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 6.4e-05 4096 120 3360 286272 46.2173 55.6646 2881.96 1692.53 4676.45 4676.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1360 0.000512 4096 250 1248 34128 6.60832 107.516 209.357 323.524 323.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 6.4e-05 512 92 576 129024 26.4587 6.54413 32.6484 198.215 264.108 264.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 0.000128 2048 50 624 151344 14.3831 119.591 419.297 553.315 553.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 740 3.2e-05 4096 240 7824 364032 3182.75 831.361 9578.05 24207.7 37816.6 37819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1350 0.000512 4096 50 1200 37872 6.62118 115.172 209.75 331.587 331.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.000256 4096 120 3456 66240 14.0049 486.721 419.257 920.036 920.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 0.000512 4096 210 336 36096 6.57475 26.5124 208.795 241.927 241.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 970 6.4e-05 4096 180 7728 259584 89.1091 67.176 5383.46 1956.51 7496.46 7496.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 770 0.000512 512 205 288 21504 1.8505 0.927744 8.02486 49.9959 60.9317 61.0406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1110 6.4e-05 4096 120 3360 286080 46.2193 55.5922 2432.5 1679.86 4214.24 4214.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1360 0.000512 4096 250 1248 33984 6.57066 90.6465 208.826 306.087 306.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 6.4e-05 512 92 576 122880 26.9579 6.53107 26.5086 198.219 258.451 258.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1230 0.000128 2048 50 624 151296 14.435 101.662 422.058 538.199 538.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 740 3.2e-05 4096 240 7824 362496 2981.81 787.81 8044.45 22753.5 34570.4 34572.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1350 0.000512 4096 50 1200 37824 6.6233 97.0025 209.709 313.38 313.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.000256 4096 120 3456 66416 14.0034 1041.74 419.039 1474.84 1474.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 0.000512 4096 210 336 36400 6.62467 55.7358 209.484 271.889 271.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 970 6.4e-05 4096 180 7728 260064 89.4452 67.5286 11562.3 1955.09 13674.6 13674.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 770 0.000512 512 205 288 22848 1.84374 0.939104 6.1207 51.3171 60.3532 60.4635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 6.4e-05 4096 120 3360 286496 46.3865 55.6916 5241.5 1675.48 7019.15 7019.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1360 0.000512 4096 250 1248 34272 6.61299 195.574 209.414 411.644 411.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 6.4e-05 512 92 576 150528 26.2717 6.64384 66.6105 206.839 306.602 306.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 0.000128 2048 50 624 151480 14.3898 219.787 418.932 653.154 653.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 740 3.2e-05 4096 240 7824 367360 2590.81 689.646 17471.5 19845 40599.4 40601.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1350 0.000512 4096 50 1200 37968 6.62938 208.144 209.534 424.353 424.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.000256 4096 120 3456 66304 13.9858 661.789 419.22 1095.05 1095.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 0.000512 4096 210 336 36288 6.61024 36.0801 209.43 252.163 252.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 970 6.4e-05 4096 180 7728 259840 89.3018 67.3197 7342.19 1959.38 9458.4 9458.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 770 0.000512 512 205 288 22400 1.83216 0.928032 4.06256 50.0333 56.9864 57.0923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 6.4e-05 4096 120 3360 286272 46.2664 55.6503 3328.46 1681.32 5111.78 5111.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1360 0.000512 4096 250 1248 34160 6.61914 124.713 209.361 340.737 340.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 6.4e-05 512 92 576 143360 25.9662 6.56589 42.1171 202.303 277.194 277.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1230 0.000128 2048 50 624 151424 14.3995 139.567 419.435 573.445 573.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 740 3.2e-05 4096 240 7824 365568 2983.12 788.242 11022 22766.5 37562.7 37565.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1350 0.000512 4096 50 1200 37856 6.6097 131.639 209.477 347.769 347.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.000256 4096 120 3456 66192 13.9974 543.918 418.442 976.41 976.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 0.000512 4096 210 336 36288 6.62323 30.0854 209.489 246.241 246.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 970 6.4e-05 4096 180 7728 259392 89.4637 67.422 6019.73 1955.13 8131.96 8132.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 770 0.000512 512 205 288 21504 1.80941 0.905696 3.16822 49.4431 55.457 55.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 6.4e-05 4096 120 3360 286272 46.3704 55.704 2723.18 1675.04 4500.38 4500.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1360 0.000512 4096 250 1248 34104 6.60787 101.643 209.117 317.411 317.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 6.4e-05 512 92 576 129024 27.2874 6.57363 30.9025 202.118 267.114 267.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 0.000128 2048 50 624 151368 14.4901 114.01 418.948 547.491 547.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 740 3.2e-05 4096 240 7824 365568 2803.54 741.088 9065.55 21362.1 33974.9 33977.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1350 0.000512 4096 50 1200 37800 6.60867 108.437 209.238 324.326 324.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.000256 4096 120 3456 66080 13.9869 491.503 418.622 924.163 924.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 0.000512 4096 210 336 36064 6.57818 27.0434 208.825 242.488 242.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 970 6.4e-05 4096 180 7728 258944 89.2998 67.3755 5435.4 1960.42 7552.7 7552.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 770 0.000512 512 205 288 21504 1.81302 0.907872 3.11018 49.5056 55.4673 55.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 6.4e-05 4096 120 3360 286272 46.1715 55.5845 2461.61 1681.92 4245.36 4245.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1360 0.000512 4096 250 1248 34048 6.61514 92.5015 209.367 308.527 308.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 6.4e-05 512 92 576 114688 26.6438 6.43277 24.9902 192.764 251.07 251.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 0.000128 2048 50 624 151200 14.4323 104.07 419.126 537.671 537.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 740 3.2e-05 4096 240 7824 365568 3360.69 873.49 8248.83 25547 38033.2 38035.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1350 0.000512 4096 50 1200 37632 6.58822 97.3272 208.876 312.835 312.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.000256 4096 120 3456 66368 13.9984 1004.34 419.263 1437.65 1437.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 0.000512 4096 210 336 36352 6.61203 54.5093 209.497 270.661 270.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 970 6.4e-05 4096 180 7728 260096 89.1513 67.5108 11008.8 1957.8 13123.5 13123.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 770 0.000512 512 205 288 23040 1.8353 0.937408 5.68925 51.3098 59.8984 60.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 6.4e-05 4096 120 3360 286464 46.209 55.595 5075.46 1677.01 6854.35 6854.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1360 0.000512 4096 250 1248 34240 6.61482 188.031 209.505 404.196 404.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 6.4e-05 512 92 576 155648 26.1216 6.70685 67.5882 209.128 309.785 309.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 0.000128 2048 50 624 151488 14.5306 211.346 419.483 645.403 645.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 740 3.2e-05 4096 240 7824 368640 2581.31 688.18 16748.2 19854.9 39875.1 39876.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1350 0.000512 4096 50 1200 37952 6.62867 195.928 209.77 412.368 412.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.000256 4096 120 3456 66304 13.9922 651.147 418.921 1084.11 1084.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 0.000512 4096 210 336 36224 6.59603 36.0564 208.99 251.684 251.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 970 6.4e-05 4096 180 7728 260096 89.1358 67.4665 7086.2 1956.82 9199.84 9200.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 770 0.000512 512 205 288 22528 1.85261 0.940032 3.65981 51.3321 57.9119 58.0206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 6.4e-05 4096 120 3360 286464 46.2193 55.599 3302.2 1675.92 5080.02 5080.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1360 0.000512 4096 250 1248 34176 6.61757 122.779 209.33 338.771 338.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 6.4e-05 512 92 576 147456 26.9243 6.70694 41.7613 208.993 284.622 284.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 0.000128 2048 50 624 151424 14.3974 137.921 419.076 571.438 571.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 740 3.2e-05 4096 240 7824 364544 2982.1 788.009 10645.5 22748.5 37166.9 37169.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1350 0.000512 4096 50 1200 37888 6.61936 123.181 209.54 339.386 339.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.000256 4096 120 3456 66240 13.9995 543.023 418.982 976.058 976.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 0.000512 4096 210 336 36096 6.57658 30.285 208.661 245.567 245.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 970 6.4e-05 4096 180 7728 259584 89.1443 67.1896 5831.92 1955.1 7943.57 7943.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 770 0.000512 512 205 288 21504 1.85133 0.92704 3.15539 49.9788 56.0413 56.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 6.4e-05 4096 120 3360 286080 46.2339 55.5991 2765.39 1685.17 4552.47 4552.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1360 0.000512 4096 250 1248 33984 6.57395 102.012 208.676 317.308 317.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 6.4e-05 512 92 576 122880 26.9659 6.53107 29.536 198.088 261.356 261.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 0.000128 2048 50 624 151296 14.3763 115.792 418.966 549.179 549.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 740 3.2e-05 4096 240 7824 362496 2990.66 787.933 8760.41 22851.2 35419 35421.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1350 0.000512 4096 50 1200 37824 6.62733 101.819 209.575 318.065 318.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.000256 4096 120 3456 66048 13.9899 477.559 418.23 909.829 909.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 0.000512 4096 210 336 36096 6.60141 26.6691 208.975 242.288 242.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 970 6.4e-05 4096 180 7728 259072 89.0951 67.1917 5107.15 1952.7 7216.35 7216.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 770 0.000512 512 205 288 20480 1.79158 0.884736 2.75494 49.6685 55.2275 55.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 6.4e-05 4096 120 3360 285696 46.2203 55.5971 2428.46 1673.82 4204.18 4204.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1360 0.000512 4096 250 1248 34048 6.61286 89.5324 209.331 305.522 305.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 6.4e-05 512 92 576 131072 26.2546 6.53318 27.5296 198.103 258.657 258.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 0.000128 2048 50 624 151296 14.4191 101.831 419.078 535.373 535.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 740 3.2e-05 4096 240 7824 360448 4404.07 1120.92 7759.4 32983.2 46281.1 46284.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1350 0.000512 4096 50 1200 37632 6.59283 90.5425 208.855 306.033 306.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.000256 4096 120 3456 66384 14.0001 1001.36 418.98 1434.39 1434.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 0.000512 4096 210 336 36360 6.61757 53.8576 209.373 269.892 269.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 970 6.4e-05 4096 180 7728 259776 89.5084 67.5504 11169.3 1958.1 13284.7 13284.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 770 0.000512 512 205 288 22464 1.82845 0.932768 5.68707 50.0255 58.6061 58.7122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 6.4e-05 4096 120 3360 286416 46.3711 55.714 5070.92 1675.51 6848.6 6848.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1360 0.000512 4096 250 1248 34272 6.63114 189.646 209.514 405.835 405.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 6.4e-05 512 92 576 147456 26.0546 6.58432 63.8784 204.121 300.878 301.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 0.000128 2048 50 624 151488 14.4138 209.498 419.124 643.079 643.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 740 3.2e-05 4096 240 7824 368640 2782.32 736.117 17023.7 21190.9 41735.6 41737.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1350 0.000512 4096 50 1200 37944 6.62915 201.715 209.507 417.894 417.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.000256 4096 120 3456 66240 13.9894 695.514 418.722 1128.28 1128.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 0.000512 4096 210 336 36288 6.61706 37.2613 209.426 253.349 253.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 970 6.4e-05 4096 180 7728 259776 89.318 67.33 7733.28 1957.65 9847.8 9848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 770 0.000512 512 205 288 21888 1.81494 0.914112 3.92915 49.6921 56.4838 56.5966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 6.4e-05 4096 120 3360 286272 46.2105 55.6548 3477.42 1675.87 5255.24 5255.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1360 0.000512 4096 250 1248 34128 6.6089 130.161 209.191 346.005 346.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 6.4e-05 512 92 576 129024 26.4642 6.54534 38.9077 198.059 270.219 270.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 0.000128 2048 50 624 151344 14.3812 143.469 418.962 576.857 576.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 740 3.2e-05 4096 240 7824 364032 3172.85 831.29 11530.2 24117.4 39654.8 39657.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1350 0.000512 4096 50 1200 37872 6.62688 137.818 209.569 354.057 354.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.000256 4096 120 3456 66096 13.9837 587.623 418.558 1020.22 1020.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 0.000512 4096 210 336 36072 6.58288 32.4833 208.772 247.881 247.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 970 6.4e-05 4096 180 7728 259200 89.7016 67.4872 6515.53 1959.49 8632.42 8632.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 770 0.000512 512 205 288 20736 1.84771 0.916864 3.45066 49.7567 56.1028 56.2094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 6.4e-05 4096 120 3360 285984 46.343 55.7021 2932.72 1675.68 4710.53 4710.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1360 0.000512 4096 250 1248 34128 6.6255 110.266 209.691 326.627 326.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 6.4e-05 512 92 576 138240 26.9213 6.58637 35.3809 204.398 273.523 273.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 0.000128 2048 50 624 151200 14.4691 121.342 419.004 554.857 554.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 740 3.2e-05 4096 240 7824 366336 2782.15 735.911 9872.22 21216.5 34609.4 34611.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1350 0.000512 4096 50 1200 37800 6.62118 117.892 209.687 334.242 334.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.000256 4096 120 3456 65952 13.9696 589.013 417.942 1020.98 1021.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 0.000512 4096 210 336 36000 6.57814 31.6989 208.655 246.976 247.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 970 6.4e-05 4096 180 7728 259200 89.3669 67.6013 6520.02 1962.23 8639.42 8639.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 770 0.000512 512 205 288 20736 1.77965 0.886944 3.29747 49.0173 55.1078 55.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 6.4e-05 4096 120 3360 286272 46.1681 55.5766 2943.71 1680.02 4725.56 4725.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1360 0.000512 4096 250 1248 33984 6.61328 111.032 209.184 326.873 326.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 6.4e-05 512 92 576 110592 28.0987 6.53302 28.5268 198.146 261.546 261.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 0.000128 2048 50 624 151200 14.422 122.323 418.947 555.735 555.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 740 3.2e-05 4096 240 7824 359424 3938.04 1001.47 9761.38 29660.6 44365.2 44368.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1350 0.000512 4096 50 1200 37728 6.62336 119.448 209.56 335.674 335.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.000256 4096 120 3456 66400 14.0022 996.587 419.517 1430.16 1430.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 0.000512 4096 210 336 36320 6.60915 52.8162 209.406 268.875 268.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 970 6.4e-05 4096 180 7728 260160 89.1474 67.4846 11071 1962.23 13190.1 13190.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 770 0.000512 512 205 288 22400 1.81907 0.925088 5.6791 49.9242 58.4782 58.5851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 6.4e-05 4096 120 3360 286400 46.2458 55.6684 5008.29 1677.02 6787.3 6787.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1360 0.000512 4096 250 1248 34240 6.61542 186.05 209.584 402.294 402.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 6.4e-05 512 92 576 153600 25.8082 6.62528 64.4034 209.944 307.021 307.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 0.000128 2048 50 624 151440 14.4794 204.745 419.395 638.662 638.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 740 3.2e-05 4096 240 7824 368640 2773.68 736.317 16659.9 21230 41402.6 41404.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1350 0.000512 4096 50 1200 37920 6.61517 198.021 209.705 414.385 414.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.000256 4096 120 3456 66240 13.9958 707.748 418.689 1140.48 1140.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 0.000512 4096 210 336 36160 6.59046 38.5317 208.775 253.94 253.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 970 6.4e-05 4096 180 7728 259840 89.1737 67.2948 7850.54 1958.3 9965.52 9965.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 770 0.000512 512 205 288 21760 1.84157 0.924128 3.73114 49.9533 56.5796 56.6907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 6.4e-05 4096 120 3360 286400 46.1518 55.5863 3551.23 1675.98 5329.03 5329.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1360 0.000512 4096 250 1248 34080 6.5991 132.547 208.964 348.152 348.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 6.4e-05 512 92 576 143360 26.7016 6.61763 43.742 206.236 283.537 283.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 0.000128 2048 50 624 151360 14.5733 147.094 418.929 580.639 580.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 740 3.2e-05 4096 240 7824 368640 2957.77 779.899 11904.9 22597.8 38243.3 38245.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1350 0.000512 4096 50 1200 37760 6.60333 141.238 208.995 356.879 356.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.000256 4096 120 3456 66240 14.0042 584.818 419.11 1017.98 1018.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 0.000512 4096 210 336 36000 6.56723 31.8198 208.337 246.767 246.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 970 6.4e-05 4096 180 7728 259200 89.3976 67.3758 6462.68 1959.21 8578.87 8579.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 770 0.000512 512 205 288 21120 1.86157 0.928736 3.05722 50.0047 55.9838 56.0947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 6.4e-05 4096 120 3360 286080 46.2295 55.6731 2923.67 1678.06 4703.71 4703.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1360 0.000512 4096 250 1248 34080 6.6129 109.483 209.381 325.524 325.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 6.4e-05 512 92 576 153600 25.813 6.62323 38.9943 206.299 277.967 278.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 0.000128 2048 50 624 151200 14.3783 120.633 418.707 553.762 553.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 740 3.2e-05 4096 240 7824 360960 3225.14 845.746 9697.01 24374 38144.9 38147.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1350 0.000512 4096 50 1200 37680 6.60451 116.929 208.987 332.563 332.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.000256 4096 120 3456 65920 13.9899 540.737 418.23 973.012 973.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 0.000512 4096 210 336 35840 6.55072 29.6856 208.106 244.387 244.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 970 6.4e-05 4096 180 7728 258560 89.0372 67.3751 5958.04 1955.02 8069.68 8069.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 770 0.000512 512 205 288 20480 1.88269 0.931968 3.12275 50.0849 56.1501 56.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 6.4e-05 4096 120 3360 285440 46.2674 55.5868 2695.33 1675.12 4472.4 4472.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1360 0.000512 4096 250 1248 33920 6.59197 101.448 209.164 317.249 317.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 6.4e-05 512 92 576 122880 25.946 6.44093 29.3097 192.801 254.737 254.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 0.000128 2048 50 624 151040 14.4097 112.426 418.903 545.785 545.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 740 3.2e-05 4096 240 7824 368640 3541 903.645 9215.42 26761.7 40425.2 40427.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1350 0.000512 4096 50 1200 37440 6.55946 108.169 208.341 323.114 323.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.000256 4096 120 3450 66464 14.0126 876.552 419.142 1309.76 1309.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1840 0.000512 4096 210 350 36320 6.62544 89.6362 209.559 305.865 305.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 970 6.4e-05 4096 180 7700 260096 89.0113 67.2374 9793.75 1957.25 11907.5 11907.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 770 0.000512 512 205 300 22272 1.84525 0.935744 7.34602 51.2617 61.5183 61.6387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1110 6.4e-05 4096 120 3350 286656 46.158 55.5858 4435.8 1678.99 6216.62 6216.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1360 0.000512 4096 250 1250 34304 6.62909 166.722 209.64 383.036 383.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 6.4e-05 512 92 550 159744 25.7531 6.71222 57.7197 208.928 299.352 299.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1230 0.000128 2048 50 600 151712 14.3538 179.188 419.107 612.693 612.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 740 3.2e-05 4096 240 7850 367616 2782.1 737.443 14839.9 21283.5 39645.7 39647.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1350 0.000512 4096 50 1200 37984 6.62646 175.872 209.537 392.081 392.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 0.000256 4096 120 3450 66432 14.0145 558.611 419.544 992.224 992.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1840 0.000512 4096 210 350 36288 6.62733 89.4298 209.756 305.858 305.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 970 6.4e-05 4096 180 7700 259840 89.1434 67.3015 6209.29 1959.41 8325.36 8325.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 770 0.000512 512 205 300 22016 1.85226 0.937984 6.78003 51.3084 61.01 61.1267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1110 6.4e-05 4096 120 3350 286464 46.2599 55.5865 2809.75 1677.16 4588.84 4588.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1360 0.000512 4096 250 1250 34240 6.61427 105.717 209.572 321.946 322.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 6.4e-05 512 92 550 155648 26.1179 6.7113 36.5371 209.151 278.758 278.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1230 0.000128 2048 50 600 151680 14.3708 313.782 419.62 747.816 747.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 740 3.2e-05 4096 240 7850 366592 2795.43 740.555 9380.38 21382.8 34301.8 34303.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1350 0.000512 4096 50 1200 37952 6.62883 111.694 209.84 328.207 328.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 0.000256 4096 120 3450 66336 13.9965 458.27 418.797 891.114 891.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1840 0.000512 4096 210 350 36192 6.61981 88.9651 209.205 304.834 304.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 970 6.4e-05 4096 180 7700 259584 89.0877 67.3202 5086.2 1957.84 7200.66 7200.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 770 0.000512 512 205 300 21504 1.84205 0.928032 8.22957 49.9102 61.0389 61.1585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1110 6.4e-05 4096 120 3350 286464 46.1573 55.5844 2303.02 1678.58 4083.42 4083.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1360 0.000512 4096 250 1250 34176 6.61347 86.7264 209.197 302.581 302.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 6.4e-05 512 92 550 147456 26.3187 6.61626 28.8511 206.234 268.26 268.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1230 0.000128 2048 50 600 151584 14.3689 312.616 422.584 749.613 749.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 740 3.2e-05 4096 240 7850 365568 2977.54 788.461 7690.15 22736.7 34195.7 34197.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1350 0.000512 4096 50 1200 37920 6.61914 91.9921 209.602 308.257 308.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.000256 4096 120 3450 66440 13.999 816.068 419.473 1249.6 1249.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 0.000512 4096 210 350 36320 6.62323 45.6188 209.801 262.085 262.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 970 6.4e-05 4096 180 7700 260000 89.3887 67.2948 9079.38 1958.32 11194.6 11194.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 770 0.000512 512 205 300 22080 1.85088 0.931072 4.64138 50.1071 57.6609 57.7659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 6.4e-05 4096 120 3350 286560 46.4243 55.7036 4106.94 1677.65 5886.8 5886.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1360 0.000512 4096 250 1250 34280 6.61914 154.282 209.657 370.602 370.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 6.4e-05 512 92 550 158720 26.0187 6.73024 53.611 209.823 296.425 296.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 0.000128 2048 50 600 151680 14.372 164.176 419.445 598.036 598.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 740 3.2e-05 4096 240 7850 367360 2795.43 739.578 13732.7 21316 38586.2 38588.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1350 0.000512 4096 50 1200 37960 6.61424 162.769 209.759 379.183 379.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.000256 4096 120 3450 66400 14.0079 525.553 419.412 959.025 959.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 0.000512 4096 210 350 36240 6.61648 29.6 209.554 245.813 245.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 970 6.4e-05 4096 180 7700 259840 89.2622 67.3691 5822.68 1959.36 7938.88 7939.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 770 0.000512 512 205 300 21760 1.84368 0.923008 2.95674 49.9268 55.7808 55.8903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 6.4e-05 4096 120 3350 286400 46.2556 55.6801 2632.42 1680.55 4414.99 4415.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1360 0.000512 4096 250 1250 34240 6.61709 99.2893 209.637 315.587 315.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 6.4e-05 512 92 550 153600 25.82 6.61824 33.759 206.391 272.826 273.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 0.000128 2048 50 600 151600 14.3421 105.159 419.392 538.936 538.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 740 3.2e-05 4096 240 7850 366080 2995.23 790.491 8794.31 22807.4 35390.2 35392.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1350 0.000512 4096 50 1200 37920 6.61507 105.034 209.629 321.322 321.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.000256 4096 120 3450 66360 13.9969 438.161 419.058 871.27 871.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 0.000512 4096 210 350 36240 6.62486 25.3492 209.593 241.61 241.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 970 6.4e-05 4096 180 7700 259680 89.3603 67.3233 4866.3 1955.55 6978.74 6978.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 770 0.000512 512 205 300 21120 1.86112 0.927232 5.93328 49.9277 58.7863 58.8943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1110 6.4e-05 4096 120 3350 286320 46.394 55.6987 2201.77 1675.42 3979.35 3979.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1360 0.000512 4096 250 1250 34200 6.61139 83.7575 209.455 299.866 299.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 6.4e-05 512 92 550 153600 25.8529 6.63354 28.5024 207.957 269.188 269.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1230 0.000128 2048 50 600 151560 14.3517 88.5697 419 521.965 522.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 740 3.2e-05 4096 240 7850 364800 2795.47 738.814 7327.69 21289.3 32153.9 32156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1350 0.000512 4096 50 1200 37800 6.60685 87.9821 209.103 303.736 303.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 0.000256 4096 120 3450 66240 13.9965 376.216 419.035 809.302 809.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1840 0.000512 4096 210 350 36160 6.6167 80.1131 209.575 296.347 296.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 970 6.4e-05 4096 180 7700 259840 89.1551 67.3959 4187.99 1960.41 6305.16 6305.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 770 0.000512 512 205 300 21760 1.84275 0.92512 5.93485 49.9767 58.8058 58.9209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1110 6.4e-05 4096 120 3350 286400 46.1617 55.5876 1893.78 1677.65 3673.26 3673.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1360 0.000512 4096 250 1250 34080 6.60275 71.4908 209.229 287.366 287.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 6.4e-05 512 92 550 143360 26.731 6.61709 23.2826 206.46 263.325 263.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1230 0.000128 2048 50 600 151520 14.349 278.856 419.381 712.629 712.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 740 3.2e-05 4096 240 7850 363520 3600.86 939.062 6303.33 27214.5 38061.1 38063.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1350 0.000512 4096 50 1200 37760 6.60275 75.6098 209.224 291.479 291.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.000256 4096 120 3450 66432 14.0104 1110.79 418.969 1543.82 1543.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 0.000512 4096 210 350 36288 6.61642 61.5365 209.419 277.621 277.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 970 6.4e-05 4096 180 7700 259968 89.1878 67.3759 12281.8 1957.04 14395.7 14395.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 770 0.000512 512 205 300 22272 1.84477 0.935936 6.47456 50.1287 59.5165 59.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 6.4e-05 4096 120 3350 286560 46.2201 55.6564 5549.07 1675.46 7326.5 7326.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1360 0.000512 4096 250 1250 34272 6.61299 207.755 209.418 423.829 423.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 6.4e-05 512 92 550 153600 25.8008 6.62291 69.3902 206.151 308.21 308.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 0.000128 2048 50 600 151680 14.3442 223.402 419.066 656.856 656.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 740 3.2e-05 4096 240 7850 365568 2796.01 742.422 18515.1 21338.9 43395.1 43397.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1350 0.000512 4096 50 1200 37968 6.62646 220.991 209.495 437.157 437.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.000256 4096 120 3450 66336 13.9997 693.168 419.199 1126.42 1126.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 0.000512 4096 210 350 36192 6.60656 38.5577 209.402 254.609 254.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 970 6.4e-05 4096 180 7700 259584 89.0573 67.3239 7628.47 1959.73 9744.78 9744.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 770 0.000512 512 205 300 21504 1.84496 0.92464 3.93453 49.9393 56.772 56.8819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 6.4e-05 4096 120 3350 286464 46.1624 55.5828 3449.6 1677.81 5229.23 5229.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1360 0.000512 4096 250 1250 34176 6.61366 129.536 209.398 345.591 345.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 6.4e-05 512 92 550 147456 26.3037 6.61658 43.0317 206.418 282.607 282.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 0.000128 2048 50 600 151584 14.3719 138.263 419.33 572.009 572.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 740 3.2e-05 4096 240 7850 365568 2977.86 788.522 11569.9 22753.9 38093 38095.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1350 0.000512 4096 50 1200 37920 6.62925 138.409 209.736 354.817 354.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.000256 4096 120 3450 66240 13.9976 564.517 418.597 997.165 997.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 0.000512 4096 210 350 36144 6.61299 31.5141 209.235 247.405 247.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 970 6.4e-05 4096 180 7700 259776 89.1431 67.2913 6254.47 1957.6 8368.72 8368.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 770 0.000512 512 205 300 20736 1.83984 0.919488 3.16355 49.6961 55.7462 55.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 6.4e-05 4096 120 3350 286272 46.2127 55.6651 2824.33 1675.57 4601.85 4601.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1360 0.000512 4096 250 1250 34128 6.60579 106.543 209.228 322.42 322.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 6.4e-05 512 92 550 129024 26.4442 6.53926 31.0146 198.046 262.285 262.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 0.000128 2048 50 600 151488 14.4214 113.17 418.856 546.493 546.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 740 3.2e-05 4096 240 7850 364032 3171.83 831.408 9451.57 24128.7 37586.6 37589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1350 0.000512 4096 50 1200 37872 6.62118 112.465 209.567 328.697 328.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.000256 4096 120 3450 66240 14.0048 481.692 419.215 914.965 915.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 0.000512 4096 210 350 36096 6.61027 27.361 209.414 243.428 243.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 970 6.4e-05 4096 180 7700 258816 89.2523 67.3501 5309.94 1960.82 7427.57 7427.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 770 0.000512 512 205 300 21504 1.85229 0.928768 2.92691 49.9995 55.8351 55.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 6.4e-05 4096 120 3350 286080 46.2343 55.5848 2408.26 1677.39 4187.55 4187.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1360 0.000512 4096 250 1250 33984 6.59162 90.3108 208.89 305.837 305.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 6.4e-05 512 92 550 122880 26.9486 6.53722 25.4411 198.242 257.408 257.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 0.000128 2048 50 600 151488 14.3564 96.3684 419.353 530.12 530.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 740 3.2e-05 4096 240 7850 362496 2981.76 787.821 7995.3 22758.3 34526.1 34528.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1350 0.000512 4096 50 1200 37824 6.62733 96.2252 209.744 312.642 312.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.000256 4096 120 3450 66416 13.9943 1015.9 419.372 1449.33 1449.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 0.000512 4096 210 350 36288 6.61405 56.7319 209.689 273.077 273.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 970 6.4e-05 4096 180 7700 259840 89.3771 67.3758 11277.8 1958.46 13393.3 13393.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 770 0.000512 512 205 300 22400 1.85046 0.94208 6.20618 51.3437 60.4753 60.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 6.4e-05 4096 120 3350 286496 46.3708 55.7117 5103.57 1677.17 6882.91 6882.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1360 0.000512 4096 250 1250 34272 6.61299 189.893 209.678 406.226 406.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 6.4e-05 512 92 550 157696 25.6288 6.64806 66.1498 207.056 305.725 305.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 0.000128 2048 50 600 151648 14.4036 206.435 419.414 640.295 640.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 740 3.2e-05 4096 240 7850 365568 2988.08 788.649 17123.1 22751.9 43654.6 43656.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1350 0.000512 4096 50 1200 37968 6.62602 203.38 209.945 419.994 420.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.000256 4096 120 3450 66304 13.994 649.058 418.781 1081.89 1081.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 0.000512 4096 210 350 36176 6.61504 36.8371 209.239 252.733 252.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 970 6.4e-05 4096 180 7700 259840 89.181 67.3483 7212.52 1957.73 9327 9327.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 770 0.000512 512 205 300 21504 1.85072 0.927104 4.02384 50.0153 56.9491 57.0567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 6.4e-05 4096 120 3350 286272 46.2629 55.6519 3263.1 1680.9 5045.99 5046.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1360 0.000512 4096 250 1250 34160 6.62208 122.725 209.234 338.626 338.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 6.4e-05 512 92 550 143360 25.977 6.56403 40.4011 202.149 275.329 275.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 0.000128 2048 50 600 151536 14.3568 131.715 420.952 567.07 567.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 740 3.2e-05 4096 240 7850 365568 2983.79 788.316 10874.1 22737.5 37386.6 37388.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1350 0.000512 4096 50 1200 37856 6.60934 129.381 209.308 345.343 345.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.000256 4096 120 3450 66192 13.9999 531.975 418.773 964.801 964.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 0.000512 4096 210 350 36120 6.61315 30.7769 209.38 246.813 246.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 970 6.4e-05 4096 180 7700 259392 89.3584 67.3446 5893.03 1957.21 8007.16 8007.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 770 0.000512 512 205 300 20160 1.84336 0.905344 3.05242 49.4694 55.3989 55.5092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 6.4e-05 4096 120 3350 286272 46.3708 55.7245 2668.71 1679.01 4449.88 4449.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1360 0.000512 4096 250 1250 34104 6.60835 100.069 209.377 316.099 316.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 6.4e-05 512 92 550 150528 25.4049 6.57408 34.5505 205.324 272.097 272.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 0.000128 2048 50 600 151536 14.3606 107.904 419.477 541.784 541.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 740 3.2e-05 4096 240 7850 365568 3384.09 874.427 8905.56 25549.5 38716.8 38719.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1350 0.000512 4096 50 1200 37800 6.61094 106.194 209.453 322.305 322.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.000256 4096 120 3450 66080 13.9955 479.455 418.416 911.921 911.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 0.000512 4096 210 350 36064 6.61709 27.4361 209.353 243.451 243.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 970 6.4e-05 4096 180 7700 258944 89.1681 67.3392 5300.99 1960.06 7417.77 7417.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 770 0.000512 512 205 300 19712 1.85629 0.905216 2.52403 49.51 54.9263 55.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 6.4e-05 4096 120 3350 286272 46.1455 55.5914 2401.77 1677.26 4180.85 4180.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1360 0.000512 4096 250 1250 34048 6.61709 89.7588 214.071 310.492 310.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 6.4e-05 512 92 550 114688 26.6494 6.43482 23.7171 192.719 249.757 249.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 0.000128 2048 50 600 151424 14.3486 97.3315 419.145 530.871 530.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 740 3.2e-05 4096 240 7850 365568 3360.9 873.551 8060.4 25534 37832.2 37834.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1350 0.000512 4096 50 1200 37632 6.58851 96.1167 208.833 311.584 311.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.000256 4096 120 3450 66432 14.0097 1005.21 419.207 1438.48 1438.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 0.000512 4096 210 350 36288 6.61853 56.8708 209.594 273.129 273.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 970 6.4e-05 4096 180 7700 259840 89.1592 67.3338 11021.4 1957.84 13135.9 13136.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 770 0.000512 512 205 300 22016 1.85427 0.936608 5.73555 51.294 59.9504 60.0625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 6.4e-05 4096 120 3350 286464 46.2299 55.5956 5065.88 1675.81 6843.61 6843.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1360 0.000512 4096 250 1250 34240 6.61251 189.141 215.007 410.807 410.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 6.4e-05 512 92 550 155648 26.108 6.70944 65.5926 208.979 307.626 307.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 0.000128 2048 50 600 151680 14.3539 203.178 419.235 636.813 636.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 740 3.2e-05 4096 240 7850 366592 2794.88 740.452 16730.2 21358.2 41626.5 41628.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1350 0.000512 4096 50 1200 37952 6.62582 195.442 209.572 411.684 411.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.000256 4096 120 3450 66304 14.0022 652.509 418.72 1085.28 1085.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 0.000512 4096 210 350 36224 6.62323 37.6514 209.51 253.827 253.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 970 6.4e-05 4096 180 7700 259584 89.3032 67.4038 7155.84 1959.2 9271.96 9272.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 770 0.000512 512 205 300 21504 1.87658 0.939552 3.66794 51.3266 57.9412 58.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 6.4e-05 4096 120 3350 286464 46.2316 55.5733 3304.45 1675.57 5081.91 5081.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1360 0.000512 4096 250 1250 34176 6.61699 123.913 209.331 339.905 339.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 6.4e-05 512 92 550 147456 26.9306 6.7088 41.1292 208.952 283.959 284.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 0.000128 2048 50 600 151552 14.3911 132.159 418.854 565.451 565.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 740 3.2e-05 4096 240 7850 364544 2981.53 788.041 10836.8 22736.6 37345.7 37347.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1350 0.000512 4096 50 1200 37888 6.62496 128.097 209.5 344.264 344.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.000256 4096 120 3450 66240 14.0042 551.048 418.78 983.886 983.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 0.000512 4096 210 350 36096 6.61322 32.1513 209.195 248.004 248.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 970 6.4e-05 4096 180 7700 258816 89.2499 67.3784 5953.1 1958.83 8068.78 8068.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 770 0.000512 512 205 300 21504 1.84582 0.927008 3.33667 49.9808 56.2205 56.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 6.4e-05 4096 120 3350 286080 46.223 55.6091 2787.41 1675.46 4564.78 4564.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1360 0.000512 4096 250 1250 33984 6.59571 104.299 208.677 319.616 319.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 6.4e-05 512 92 550 122880 26.9429 6.53517 29.0535 198.042 260.814 260.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 0.000128 2048 50 600 151488 14.3558 112.691 418.92 546.01 546.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 740 3.2e-05 4096 240 7850 362496 2981.58 787.812 8973.98 22733.8 35480.1 35482.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1350 0.000512 4096 50 1200 37824 6.62275 104.528 209.532 320.727 320.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.000256 4096 120 3450 66048 13.9975 487.934 418.517 920.5 920.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 0.000512 4096 210 350 36096 6.62371 28.4756 209.748 244.89 244.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 970 6.4e-05 4096 180 7700 258048 89.2703 67.339 5194.4 1960.07 7311.29 7311.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 770 0.000512 512 205 300 18432 1.84304 0.884256 2.70461 47.9655 53.526 53.6353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 6.4e-05 4096 120 3350 285696 46.2284 55.5996 2487.33 1675.43 4264.67 4264.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1360 0.000512 4096 250 1250 34048 6.61923 91.5853 209.573 307.825 307.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 6.4e-05 512 92 550 131072 26.2697 6.53517 27.4392 198.277 258.76 258.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 0.000128 2048 50 600 151296 14.4805 99.7732 430.09 544.385 544.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 740 3.2e-05 4096 240 7850 360448 4397.75 1121 7800.86 32968.7 46292.6 46296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1350 0.000512 4096 50 1200 37632 6.59251 90.5552 209.048 306.238 306.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.000256 4096 120 3450 66384 13.998 1043.53 418.916 1476.5 1476.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 0.000512 4096 210 350 36288 6.62528 57.5009 209.594 273.764 273.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 970 6.4e-05 4096 180 7700 259776 89.3769 67.3437 11562.9 1956.52 13676.3 13676.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 770 0.000512 512 205 300 21888 1.8511 0.929792 5.90131 50.0226 58.8327 58.9411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 6.4e-05 4096 120 3350 286560 46.3964 55.7237 5226.51 1675.61 7004.33 7004.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1360 0.000512 4096 250 1250 34272 6.62528 194.894 209.578 411.142 411.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 6.4e-05 512 92 550 147456 26.0226 6.58038 63.6762 204.145 300.667 300.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 0.000128 2048 50 600 151632 14.3715 206.8 419.062 640.279 640.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 740 3.2e-05 4096 240 7850 366336 2994.07 789.929 17511.2 22733.9 44032 44034.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1350 0.000512 4096 50 1200 37944 6.62285 206.725 209.529 422.92 422.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.000256 4096 120 3450 66240 13.9999 743.289 418.943 1176.28 1176.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 0.000512 4096 210 350 36144 6.61504 41.1213 209.403 257.184 257.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 970 6.4e-05 4096 180 7700 259776 89.132 67.3053 8224.95 1959.2 10340.8 10341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 770 0.000512 512 205 300 20736 1.83718 0.913536 4.09734 49.711 56.6935 56.8014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 6.4e-05 4096 120 3350 286272 46.2046 55.6441 3710.18 1681.09 5493.2 5493.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1360 0.000512 4096 250 1250 34128 6.61418 139.652 209.403 355.712 355.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 6.4e-05 512 92 550 129024 26.4523 6.53926 40.3066 198.207 271.745 271.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 0.000128 2048 50 600 151488 14.3339 147.323 419.198 580.898 580.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 740 3.2e-05 4096 240 7850 364032 3172.6 831.412 12376.1 24146.8 40529.9 40532.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1350 0.000512 4096 50 1200 37872 6.62339 148.765 209.736 365.169 365.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.000256 4096 120 3450 66096 14.008 610.272 418.215 1042.55 1042.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 0.000512 4096 210 350 36072 6.61126 35.0794 209.235 250.97 251.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 970 6.4e-05 4096 180 7700 259200 89.5076 67.4683 6757.13 1958.7 8873.02 8873.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 770 0.000512 512 205 300 20736 1.85101 0.919552 3.71075 49.7403 56.3485 56.4558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 6.4e-05 4096 120 3350 285984 46.3767 55.724 3053.73 1678.09 4833.99 4834.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1360 0.000512 4096 250 1250 34128 6.62851 115.331 209.625 331.63 331.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 6.4e-05 512 92 550 138240 26.9026 6.58509 35.7641 204.277 273.769 273.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 0.000128 2048 50 600 151416 14.3391 122.01 418.867 555.259 555.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 740 3.2e-05 4096 240 7850 359424 3651.74 948.98 10095.5 27321.9 42021.4 42024.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1350 0.000512 4096 50 1200 37800 6.62781 121.654 209.569 337.895 337.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.000256 4096 120 3450 65952 13.9858 574.813 418.164 1007.01 1007.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 0.000512 4096 210 350 36000 6.60835 32.1025 209.398 248.152 248.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 970 6.4e-05 4096 180 7700 259200 89.3461 67.6308 6338.81 1963.85 8459.84 8460.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 770 0.000512 512 205 300 18432 1.84432 0.883616 3.1017 49.0377 54.995 55.1058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 6.4e-05 4096 120 3350 286272 46.1373 55.5812 2868.89 1677.79 4648.48 4648.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1360 0.000512 4096 250 1250 33984 6.61453 108.585 209.398 324.64 324.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 6.4e-05 512 92 550 110592 28.1202 6.53088 27.4818 198.307 260.68 260.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 0.000128 2048 50 600 151200 14.3486 114.829 418.817 548.039 548.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 740 3.2e-05 4096 240 7850 359424 3960.01 1001.52 9513.32 29750.9 44239.4 44242.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1350 0.000512 4096 50 1200 37728 6.62733 116.025 209.736 332.43 332.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.000256 4096 120 3450 65880 13.9878 526.092 417.829 957.961 958.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 0.000512 4096 210 350 36000 6.62397 31.1957 209.617 247.482 247.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 970 6.4e-05 4096 180 7700 257760 89.6659 67.5906 5795.57 1958.4 7911.42 7911.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 770 0.000512 512 205 300 20160 1.83885 0.907232 3.24477 49.4537 55.5749 55.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 6.4e-05 4096 120 3350 285840 46.3595 55.718 2626.4 1674.35 4402.91 4402.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1360 0.000512 4096 250 1250 33840 6.59453 99.2502 208.842 314.732 314.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 6.4e-05 512 92 550 92160 27.465 6.06077 21.3816 185.829 240.969 241.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 0.000128 2048 50 600 151200 14.3684 106.033 418.662 539.108 539.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 740 3.2e-05 4096 240 7850 357120 6248.25 1558.69 8830.63 46050.3 62693.5 62698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1350 0.000512 4096 50 1200 37440 6.56765 105.426 208.407 320.442 320.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.000256 4096 120 3450 66400 14.0262 1008.25 419.447 1441.78 1441.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 0.000512 4096 210 350 36240 6.61517 56.0906 209.588 272.338 272.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 970 6.4e-05 4096 180 7700 259840 89.1937 67.361 11169.5 1959.56 13285.9 13286.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 770 0.000512 512 205 300 21760 1.83942 0.925696 5.44326 49.927 58.266 58.3759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 6.4e-05 4096 120 3350 286400 46.244 55.6446 5054.11 1678.94 6835.03 6835.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1360 0.000512 4096 250 1250 34240 6.61875 189.688 209.662 406.012 406.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 6.4e-05 512 92 550 153600 25.8172 6.62733 64.8347 206.412 303.932 304.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 0.000128 2048 50 600 151600 14.3544 200.77 419.327 634.497 634.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 740 3.2e-05 4096 240 7850 366080 2994.73 790.32 16903.6 22801.2 43492.6 43494.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1350 0.000512 4096 50 1200 37920 6.61046 202.007 209.652 418.312 418.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.000256 4096 120 3450 66240 13.9981 692.073 418.681 1124.8 1124.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 0.000512 4096 210 350 36160 6.6151 39.1946 209.403 255.256 255.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 970 6.4e-05 4096 180 7700 259840 89.124 67.4146 7633.24 1958.81 9748.79 9748.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 770 0.000512 512 205 300 21760 1.8423 0.925696 3.82352 49.964 56.6867 56.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 6.4e-05 4096 120 3350 286400 46.1312 55.5767 3447.49 1676.44 5225.72 5225.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1360 0.000512 4096 250 1250 34080 6.60685 130.058 209.056 345.764 345.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 6.4e-05 512 92 550 143360 26.715 6.61779 41.5644 206.296 281.431 281.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 0.000128 2048 50 600 151520 14.338 138.29 418.985 571.654 571.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 740 3.2e-05 4096 240 7850 363520 3600.79 939.022 11508 27192.2 43243.4 43246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1350 0.000512 4096 50 1200 37760 6.60275 138.277 209.049 353.972 354.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.000256 4096 120 3450 66240 13.9981 593.641 419.049 1026.74 1026.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 0.000512 4096 210 350 36000 6.59613 33.4443 208.945 249.027 249.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 970 6.4e-05 4096 180 7700 259200 89.3004 67.4815 6610.87 1959.38 8727.25 8727.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 770 0.000512 512 205 300 21120 1.86966 0.928096 3.21203 50.01 56.15 56.2606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 6.4e-05 4096 120 3350 286080 46.2386 55.6462 2982.34 1679.01 4763.31 4763.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1360 0.000512 4096 250 1250 34080 6.62118 110.684 209.451 326.801 326.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 6.4e-05 512 92 550 153600 25.8156 6.62864 38.2824 206.319 277.283 277.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 0.000128 2048 50 600 151440 14.3581 117.316 418.925 550.645 550.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 740 3.2e-05 4096 240 7850 360960 3225.28 845.696 9909.21 24373.7 38356.9 38359.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1350 0.000512 4096 50 1200 37680 6.60486 118.864 209.019 334.531 334.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.000256 4096 120 3450 65920 13.9858 540.957 417.764 972.756 972.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 0.000512 4096 210 350 35840 6.57859 31.0823 208.514 246.219 246.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 970 6.4e-05 4096 180 7700 258560 89.0712 67.3854 5981.57 1953.38 8091.62 8091.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 770 0.000512 512 205 300 20480 1.88394 0.934176 3.27539 50.059 56.284 56.3909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 6.4e-05 4096 120 3350 285440 46.2631 55.6055 2709.07 1673.45 4484.47 4484.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1360 0.000512 4096 250 1250 33920 6.60973 101.732 209.027 317.415 317.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 6.4e-05 512 92 550 122880 25.9412 6.43741 28.826 192.644 254.092 254.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 0.000128 2048 50 600 151360 14.3457 108.521 418.921 541.834 541.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 740 3.2e-05 4096 240 7850 358400 7050.09 1756.97 9124.28 51978.7 69916.5 69921.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1350 0.000512 4096 50 1200 37440 6.54896 109.076 208.163 323.828 323.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.000256 4096 120 3450 66000 13.9934 521.169 418.711 953.924 953.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 0.000512 4096 210 350 35600 6.53517 31.1459 207.695 245.418 245.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 970 6.4e-05 4096 180 7700 259200 89.379 67.619 5799.83 1961.44 7918.47 7918.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 770 0.000512 512 205 300 19200 1.91542 0.935936 3.38128 50.117 56.476 56.5883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 6.4e-05 4096 120 3350 285600 46.2489 55.6712 2624.29 1675.89 4402.19 4402.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1360 0.000512 4096 250 1250 33600 6.54045 96.498 207.776 310.857 310.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 6.4e-05 512 92 550 153600 25.8158 6.62733 34.6226 206.462 273.767 273.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 0.000128 2048 50 600 151200 14.3892 104.102 418.789 537.323 537.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 740 3.2e-05 4096 240 7850 345600 5512.04 1414.41 8413.2 40857.6 56202.3 56206.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1350 0.000512 4096 50 1200 37600 6.61856 105.938 209.484 322.082 322.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.000256 4096 120 3480 66368 14.0026 814.447 419.522 1248.02 1248.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1840 0.000512 4096 210 360 36256 6.62122 82.2483 209.797 298.711 298.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 970 6.4e-05 4096 180 7740 260096 89.2121 67.2502 9024.94 1958.84 11140.5 11140.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 770 0.000512 512 205 300 25088 1.77194 0.935968 7.14141 51.2898 61.2675 61.3765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1110 6.4e-05 4096 120 3360 286528 46.168 55.5745 4087.06 1680.93 5869.82 5869.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1360 0.000512 4096 250 1260 34272 6.62544 154.016 209.832 370.516 370.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 6.4e-05 512 92 540 147456 26.9039 6.70314 49.8864 211.453 295.183 295.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1230 0.000128 2048 50 600 151712 14.376 164.784 419.457 598.659 598.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 740 3.2e-05 4096 240 7860 365568 2996.38 791.938 13577.7 22839.7 40208.6 40210.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1350 0.000512 4096 50 1200 37984 6.62202 161.844 209.851 378.361 378.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 0.000256 4096 120 3480 66304 13.994 533.641 419.343 967.033 967.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1840 0.000512 4096 210 360 36224 6.61709 82.4985 209.792 298.95 299.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 970 6.4e-05 4096 180 7740 259840 89.3058 67.2552 5881.86 1959.15 7997.77 7997.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 770 0.000512 512 205 300 25088 1.7865 0.938688 6.74976 51.3096 60.9319 61.0547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1110 6.4e-05 4096 120 3360 286336 46.2274 55.5958 2658.21 1680.44 4440.55 4440.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1360 0.000512 4096 250 1260 34240 6.62493 100.873 209.74 317.282 317.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 6.4e-05 512 92 540 147456 26.929 6.70515 33.0573 209.121 276.047 276.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1230 0.000128 2048 50 600 151680 14.3609 284.598 419.445 718.45 718.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 740 3.2e-05 4096 240 7860 364544 3392.57 889.745 8861.13 25714.7 38861.3 38863.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1350 0.000512 4096 50 1200 37952 6.62186 105.891 209.711 322.266 322.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 0.000256 4096 120 3480 66240 13.9973 431.403 418.884 864.337 864.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1840 0.000512 4096 210 360 36192 6.6168 82.1947 209.65 298.505 298.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 970 6.4e-05 4096 180 7740 259584 89.1866 67.2884 4785.94 1958.14 6900.76 6900.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 770 0.000512 512 205 300 24576 1.76637 0.924384 7.88522 49.9202 60.6255 60.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1110 6.4e-05 4096 120 3360 286464 46.1574 55.5808 2167.95 1678.16 3947.93 3948.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1360 0.000512 4096 250 1260 34176 6.61971 82.6105 209.435 298.709 298.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 6.4e-05 512 92 540 135168 27.4766 6.61622 25.5023 206.254 266.086 266.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1230 0.000128 2048 50 600 151584 14.3498 282.198 423.176 719.767 719.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 740 3.2e-05 4096 240 7860 362496 3404.88 893.853 7160.3 25779.7 37241.9 37244.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1350 0.000512 4096 50 1200 37920 6.62678 86.6714 209.628 302.983 303.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 830 0.000256 4096 120 3480 66176 13.9975 373.498 419.013 806.559 806.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1840 0.000512 4096 210 360 36096 6.60733 81.9198 209.449 298.023 298.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 970 6.4e-05 4096 180 7740 259584 89.4162 67.4262 4140.24 1961.25 6258.53 6258.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 770 0.000512 512 205 300 24576 1.78851 0.940288 7.7793 51.3534 61.9945 62.1122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1110 6.4e-05 4096 120 3360 286208 46.2418 55.595 1872.22 1679.71 3653.85 3653.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1360 0.000512 4096 250 1260 34176 6.62134 71.1161 209.758 287.537 287.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 6.4e-05 512 92 540 147456 26.9499 6.70925 23.9748 209.169 267.042 267.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1230 0.000128 2048 50 600 151552 14.4211 282.462 419.291 716.219 716.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 740 3.2e-05 4096 240 7860 360448 3625.51 944.555 6175.64 27292.4 38041.4 38044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1350 0.000512 4096 50 1200 37888 6.62118 74.7192 209.717 291.101 291.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.000256 4096 120 3480 66360 14.0042 1119.3 419.214 1552.57 1552.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 0.000512 4096 210 360 36240 6.62486 63.2378 209.601 279.506 279.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 970 6.4e-05 4096 180 7740 260000 89.4987 67.3675 12336.3 1956.64 14450.1 14450.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 770 0.000512 512 205 300 24960 1.77149 0.934144 6.79696 50.0933 59.723 59.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 6.4e-05 4096 120 3360 286480 46.3852 55.7136 5566.67 1676.03 7344.89 7344.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1360 0.000512 4096 250 1260 34240 6.61126 209.478 209.468 425.602 425.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 6.4e-05 512 92 540 148480 26.978 6.73034 68.2684 209.726 311.935 312.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 0.000128 2048 50 600 151680 14.3769 223.621 419.083 657.126 657.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 740 3.2e-05 4096 240 7860 366080 2997.83 790.558 18678.5 22772.9 45242.7 45244.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1350 0.000512 4096 50 1200 37960 6.61283 222.245 209.476 438.377 438.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.000256 4096 120 3480 66320 13.9963 699.234 419.072 1132.35 1132.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 0.000512 4096 210 360 36160 6.61504 39.5425 209.308 255.507 255.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 970 6.4e-05 4096 180 7740 259840 89.3335 67.3368 7666.27 1957.43 9780.58 9780.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 770 0.000512 512 205 300 24320 1.77261 0.927552 4.33843 49.8955 57.0641 57.1715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 6.4e-05 4096 120 3360 286400 46.2582 55.6676 3461.73 1679.97 5243.7 5243.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1360 0.000512 4096 250 1260 34160 6.61786 130.537 209.177 346.376 346.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 6.4e-05 512 92 540 143360 26.748 6.62323 42.5385 206.16 282.31 282.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 0.000128 2048 50 600 151600 14.367 138.283 418.82 571.513 571.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 740 3.2e-05 4096 240 7860 366080 2995.3 790.37 11595.4 22781.5 38165.4 38167.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1350 0.000512 4096 50 1200 37920 6.61309 138.367 209.401 354.426 354.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.000256 4096 120 3480 66240 13.9856 569.52 418.944 1002.5 1002.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 0.000512 4096 210 360 36120 6.62221 32.8294 209.353 248.848 248.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 970 6.4e-05 4096 180 7740 259680 89.5437 67.2885 6276.68 1955.49 8389.22 8389.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 770 0.000512 512 205 300 24000 1.78848 0.926176 9.23507 49.9293 62.0172 62.1281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1110 6.4e-05 4096 120 3360 286320 46.377 55.7032 2837.14 1679.76 4619.05 4619.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1360 0.000512 4096 250 1260 34080 6.60579 106.383 209.005 322.037 322.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 6.4e-05 512 92 540 138240 27.2605 6.63331 33.7004 206.236 274.07 274.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1230 0.000128 2048 50 600 151560 14.441 113.496 418.926 546.907 546.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 740 3.2e-05 4096 240 7860 360960 3229.06 846.073 9377.08 24364.4 37819.6 37821.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1350 0.000512 4096 50 1200 37800 6.6007 112.597 209.013 328.254 328.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.000256 4096 120 3480 66240 13.9981 483.431 419.079 916.56 916.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1840 0.000512 4096 210 360 36000 6.59344 117.715 208.884 333.235 333.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 970 6.4e-05 4096 180 7740 259840 89.1937 67.2996 5324.59 1958.1 7439.4 7439.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 770 0.000512 512 205 300 24320 1.7776 0.925152 8.89155 49.9511 61.6722 61.7893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1110 6.4e-05 4096 120 3360 286400 46.1489 55.5918 2406.12 1675.67 4183.62 4183.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1360 0.000512 4096 250 1260 34080 6.61296 90.3004 209.185 306.143 306.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 6.4e-05 512 92 540 143360 26.7112 6.61946 30.1865 206.45 270.208 270.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1230 0.000128 2048 50 600 151520 14.3494 375.333 418.842 808.567 808.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 740 3.2e-05 4096 240 7860 363520 3600.3 939.013 8021.27 27179.4 39743.3 39745.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1350 0.000512 4096 50 1200 37760 6.60685 95.5881 208.981 311.218 311.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.000256 4096 120 3480 66336 14.0046 1025.73 419.083 1458.87 1458.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 0.000512 4096 210 360 36240 6.61504 58.1947 209.623 274.478 274.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 970 6.4e-05 4096 180 7740 259968 89.3006 67.3378 11348.5 1957.36 13462.7 13462.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 770 0.000512 512 205 300 24960 1.7729 0.933984 6.30509 50.1349 59.2736 59.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 6.4e-05 4096 120 3360 286464 46.2367 55.6559 5120.86 1675.78 6898.61 6898.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1360 0.000512 4096 250 1260 34224 6.61488 192.279 209.392 408.332 408.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 6.4e-05 512 92 540 141312 26.9547 6.62323 59.6999 206.192 299.708 299.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 0.000128 2048 50 600 151680 14.3503 205.132 425.29 644.817 644.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 740 3.2e-05 4096 240 7860 364032 3003.67 793.547 17085.5 22842.9 43728.4 43730.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1350 0.000512 4096 50 1200 37968 6.62323 203.334 209.53 419.531 419.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.000256 4096 120 3480 66240 13.9916 645.757 418.855 1078.66 1078.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 0.000512 4096 210 360 36192 6.62118 37.249 209.637 253.549 253.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 970 6.4e-05 4096 180 7740 259584 89.2287 67.3162 7107.63 1957.98 9222.38 9222.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 770 0.000512 512 205 300 24576 1.76742 0.924352 3.88608 49.9169 56.6254 56.7332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 6.4e-05 4096 120 3360 286464 46.1612 55.5972 3222.8 1680.05 5004.69 5004.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1360 0.000512 4096 250 1260 34176 6.61968 121.831 209.412 337.909 337.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 6.4e-05 512 92 540 135168 27.4408 6.61408 38.4326 206.242 278.974 279.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 0.000128 2048 50 600 151584 14.346 128.925 421.322 564.637 564.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 740 3.2e-05 4096 240 7860 362496 3404.42 893.886 10645 25765.4 40711.9 40714.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1350 0.000512 4096 50 1200 37920 6.62598 128.159 209.549 344.378 344.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.000256 4096 120 3480 66240 14.0001 532.398 419.553 966.001 966.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 0.000512 4096 210 360 36144 6.61917 31.0541 209.793 247.511 247.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 970 6.4e-05 4096 180 7740 259776 89.2805 67.3329 5871.83 1959.01 7987.66 7987.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 770 0.000512 512 205 300 24192 1.76166 0.914848 3.43088 49.7188 55.9557 56.0635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 6.4e-05 4096 120 3360 286272 46.2316 55.6483 2648.79 1676.76 4427.51 4427.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1360 0.000512 4096 250 1260 34128 6.62118 100.069 209.575 316.308 316.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 6.4e-05 512 92 540 129024 26.4483 6.54051 29.8196 198.184 261.237 261.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 0.000128 2048 50 600 151488 14.3725 105.716 419.154 539.285 539.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 740 3.2e-05 4096 240 7860 359424 4034.69 1038.28 8730.98 30208 44039.8 44043.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1350 0.000512 4096 50 1200 37872 6.62922 105.437 209.711 321.824 321.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.000256 4096 120 3480 66048 13.9928 479.089 418.303 911.438 911.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 0.000512 4096 210 360 36096 6.61856 27.7663 209.613 244.041 244.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 970 6.4e-05 4096 180 7740 258816 89.4019 67.3989 5266.76 1958.83 7382.61 7382.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 770 0.000512 512 205 300 24576 1.77139 0.929792 2.93837 49.9748 55.742 55.8531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 6.4e-05 4096 120 3360 286080 46.1864 55.6054 2387.43 1677.99 4167.29 4167.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1360 0.000512 4096 250 1260 33984 6.60042 89.7641 208.88 305.29 305.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 6.4e-05 512 92 540 122880 26.9547 6.53312 25.4292 198.047 257.205 257.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 0.000128 2048 50 600 151488 14.346 95.7563 418.92 529.067 529.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 740 3.2e-05 4096 240 7860 356352 4053.84 1049.86 7814.16 30284.7 43206.4 43209.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1350 0.000512 4096 50 1200 37824 6.62707 95.0149 209.535 311.222 311.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.000256 4096 120 3480 66000 13.9885 414.356 418.375 846.773 846.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 0.000512 4096 210 360 36000 6.61798 24.4716 209.387 240.52 240.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 970 6.4e-05 4096 180 7740 259200 89.3932 67.4344 4576.77 1959.93 6693.74 6693.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 770 0.000512 512 205 300 23040 1.8161 0.927264 7.88874 50.0105 60.7792 60.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1110 6.4e-05 4096 120 3360 286080 46.2315 55.6637 2070.6 1677.12 3849.69 3849.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1360 0.000512 4096 250 1260 33840 6.56896 77.5321 208.402 292.544 292.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 6.4e-05 512 92 540 122880 28.6125 6.62778 22.3647 206.354 264.194 264.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1230 0.000128 2048 50 600 151440 14.3538 82.9116 419.045 516.36 516.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 740 3.2e-05 4096 240 7860 360960 3238.59 845.672 6851.86 24411.1 35375.9 35378.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1350 0.000512 4096 50 1200 37680 6.60333 82.6325 209.052 298.332 298.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.000256 4096 120 3480 66304 13.99 980.525 419.301 1413.87 1413.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 0.000512 4096 210 360 36232 6.62118 56.637 209.795 273.099 273.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 970 6.4e-05 4096 180 7740 259840 89.608 67.3439 10849.7 1958.37 12965.2 12965.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 770 0.000512 512 205 300 25088 1.78154 0.94208 5.94307 51.3417 60.1376 60.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 6.4e-05 4096 120 3360 286384 46.3748 55.6933 4902.83 1679.23 6684.21 6684.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1360 0.000512 4096 250 1260 34216 6.61725 184.608 209.571 400.84 400.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 6.4e-05 512 92 540 143360 26.9758 6.6519 59.5173 207.062 300.462 300.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 0.000128 2048 50 600 151648 14.3767 196.272 419.342 630.036 630.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 740 3.2e-05 4096 240 7860 363776 3203.43 841.98 16307.2 24278.6 44634.3 44636.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1350 0.000512 4096 50 1200 37968 6.62173 195.306 209.832 411.806 411.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.000256 4096 120 3480 66192 13.9896 624.177 419.003 1057.22 1057.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 0.000512 4096 210 360 36176 6.62163 36.1203 209.797 252.583 252.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 970 6.4e-05 4096 180 7740 259840 89.4848 67.4021 6888.21 1958.99 9004.29 9004.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 770 0.000512 512 205 300 24192 1.78259 0.930528 3.8232 50.0377 56.7065 56.8177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 6.4e-05 4096 120 3360 286272 46.25 55.6453 3113.73 1685.84 4901.55 4901.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1360 0.000512 4096 250 1260 34160 6.62358 117.768 209.571 334.007 334.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 6.4e-05 512 92 540 129024 27.2276 6.57283 34.6756 202.283 270.999 271.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 0.000128 2048 50 600 151536 14.4241 125.358 422.244 562.069 562.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 740 3.2e-05 4096 240 7860 361984 3440.83 896.411 10288.8 26013.1 40651.7 40654.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1350 0.000512 4096 50 1200 37856 6.60976 123.702 209.5 339.859 339.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.000256 4096 120 3480 66192 13.994 524.044 419.252 957.343 957.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 0.000512 4096 210 360 36120 6.61795 30.0847 209.772 246.518 246.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 970 6.4e-05 4096 180 7740 259392 89.6577 67.4276 5782.58 1956.94 7896.83 7897.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 770 0.000512 512 205 300 22848 1.77978 0.907008 2.9193 49.4699 55.2043 55.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 6.4e-05 4096 120 3360 285936 46.3546 55.7097 2615.58 1679.84 4397.56 4397.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1360 0.000512 4096 250 1260 34104 6.61914 98.2469 209.547 314.458 314.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 6.4e-05 512 92 540 129024 27.2859 6.58022 29.581 202.598 266.278 266.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 0.000128 2048 50 600 151536 14.5196 105.785 419.289 539.641 539.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 740 3.2e-05 4096 240 7860 360192 4636.6 1180.07 8666.79 34487.5 48975.3 48978.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1350 0.000512 4096 50 1200 37800 6.61328 104.285 209.428 320.371 320.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.000256 4096 120 3480 66080 13.9899 460.14 418.976 893.156 893.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 0.000512 4096 210 360 36064 6.62099 27.6091 209.771 244.046 244.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 970 6.4e-05 4096 180 7740 258944 89.3018 67.4304 5066.64 1959.95 7183.53 7183.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 770 0.000512 512 205 300 23296 1.76582 0.90528 2.89738 49.5054 55.2061 55.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 6.4e-05 4096 120 3360 286272 46.1497 55.5763 2298.05 1677.25 4077.11 4077.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1360 0.000512 4096 250 1260 34048 6.61654 85.823 214.114 306.599 306.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 6.4e-05 512 92 540 114688 26.6442 6.42902 23.115 192.721 249.142 249.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 0.000128 2048 50 600 151424 14.3738 93.0205 419.199 526.637 526.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 740 3.2e-05 4096 240 7860 358400 5046.26 1284.69 7431.84 37557.5 51325.1 51328.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1350 0.000512 4096 50 1200 37632 6.58432 91.2671 208.831 306.724 306.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.000256 4096 120 3480 66080 13.9871 405.532 419.303 838.874 838.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 0.000512 4096 210 360 35840 6.5945 24.6684 208.889 240.195 240.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 970 6.4e-05 4096 180 7740 258720 89.5845 67.3043 4476.94 1957.16 6591.21 6591.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 770 0.000512 512 205 300 22400 1.82394 0.919744 2.69478 49.8484 55.4189 55.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 6.4e-05 4096 120 3360 285600 46.3628 55.6983 2025.49 1679.56 3807.18 3807.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1360 0.000512 4096 250 1260 33880 6.58746 76.4499 208.97 292.047 292.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 6.4e-05 512 92 540 107520 27.3956 6.43891 19.6651 192.781 246.518 246.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 0.000128 2048 50 600 151200 14.3847 83.4782 418.855 516.759 516.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 740 3.2e-05 4096 240 7860 358400 3970.46 1014.07 6600.35 29859.7 41448.2 41451.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1350 0.000512 4096 50 1200 37520 6.56179 80.4495 208.55 295.603 295.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.000256 4096 120 3480 66304 14.0042 921.213 419.302 1354.58 1354.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 0.000512 4096 210 360 36224 6.62733 53.2689 209.777 269.716 269.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 970 6.4e-05 4096 180 7740 259840 89.301 67.2631 10064.8 1958.94 12180.5 12180.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 770 0.000512 512 205 300 25088 1.7824 0.938592 5.6977 51.3092 59.8604 59.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 6.4e-05 4096 120 3360 286336 46.2336 55.5909 4668.58 1676.83 6447.31 6447.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1360 0.000512 4096 250 1260 34240 6.62886 174.168 209.721 390.561 390.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 6.4e-05 512 92 540 147456 26.9028 6.70515 58.7571 215.615 308.219 308.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 0.000128 2048 50 600 151680 14.3621 187.081 419.491 620.977 621.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 740 3.2e-05 4096 240 7860 364544 3391.97 889.561 15190.3 25702.9 45178 45180.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1350 0.000512 4096 50 1200 37952 6.62118 176.991 209.69 393.347 393.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.000256 4096 120 3480 66176 13.994 630.734 418.953 1063.74 1063.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 0.000512 4096 210 360 36096 6.60685 36.4012 209.421 252.47 252.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 970 6.4e-05 4096 180 7740 259584 89.4225 67.4223 6776.22 1960.96 8894.23 8894.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 770 0.000512 512 205 300 24576 1.79549 0.93632 4.00813 51.3495 58.2162 58.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 6.4e-05 4096 120 3360 286208 46.2316 55.5851 3199.23 1677.05 4978.18 4978.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1360 0.000512 4096 250 1260 34176 6.62605 119.584 209.716 335.972 336.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 6.4e-05 512 92 540 147456 26.9328 6.70291 40.265 209.137 283.283 283.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 0.000128 2048 50 600 151552 14.3436 128.748 419.23 562.363 562.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 740 3.2e-05 4096 240 7860 360448 3625.66 944.615 10141.6 27287.6 42002.8 42005.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1350 0.000512 4096 50 1200 37888 6.62403 118.871 209.683 335.221 335.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.000256 4096 120 3480 66048 13.9986 521.959 418.71 954.723 954.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 0.000512 4096 210 360 36096 6.62112 30.8324 209.821 247.314 247.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 970 6.4e-05 4096 180 7740 258816 89.3844 67.4052 5584.18 1960.97 7702.14 7702.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 770 0.000512 512 205 300 24576 1.77696 0.92976 3.29267 50.002 56.1292 56.2417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 6.4e-05 4096 120 3360 286080 46.2295 55.5927 2648.26 1680.65 4430.81 4430.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1360 0.000512 4096 250 1260 33984 6.60144 98.4884 209.087 314.22 314.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 6.4e-05 512 92 540 122880 26.9608 6.53926 28.0307 198.238 260.009 260.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 0.000128 2048 50 600 151488 14.3825 106.644 419.334 540.402 540.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 740 3.2e-05 4096 240 7860 356352 4059.36 1049.59 8347.26 30362.1 43822.1 43825.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1350 0.000512 4096 50 1200 37824 6.62323 97.3995 209.735 313.801 313.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.000256 4096 120 3480 66048 13.9878 478.817 418.718 911.579 911.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 0.000512 4096 210 360 35840 6.57872 29.092 208.626 244.34 244.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 970 6.4e-05 4096 180 7740 258048 89.4038 67.353 5040.28 1958.46 7155.72 7155.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 770 0.000512 512 205 300 22528 1.74214 0.88656 3.1023 47.9529 53.8134 53.9248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 6.4e-05 4096 120 3360 285696 46.2143 55.5825 2437.08 1674.05 4213 4213.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1360 0.000512 4096 250 1260 34048 6.61626 91.5169 209.6 307.78 307.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 6.4e-05 512 92 540 131072 26.2562 6.53683 27.5202 198.126 258.679 258.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 0.000128 2048 50 600 151296 14.4687 98.859 418.706 532.078 532.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 740 3.2e-05 4096 240 7860 360448 4397.65 1120.95 7629.83 32909.8 46062.4 46065.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1350 0.000512 4096 50 1200 37632 6.60634 87.1667 208.881 302.698 302.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.000256 4096 120 3480 65920 13.9918 436.638 418.663 869.345 869.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 0.000512 4096 210 360 35840 6.59046 25.7051 209.105 241.445 241.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 970 6.4e-05 4096 180 7740 258560 89.3288 67.2412 4616.36 1955.04 6728.18 6728.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 770 0.000512 512 205 300 23040 1.81613 0.93328 3.22288 50.0838 56.187 56.2995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 6.4e-05 4096 120 3360 285440 46.2698 55.5827 2223.06 1674.89 3999.89 3999.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1360 0.000512 4096 250 1260 33920 6.60502 82.4855 209.405 298.54 298.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 6.4e-05 512 92 540 122880 25.9412 6.43322 24.0897 192.804 249.509 249.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 0.000128 2048 50 600 151360 14.4079 90.3374 419.379 524.172 524.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 740 3.2e-05 4096 240 7860 358400 7050.85 1756.78 6951.07 52020.8 67786 67791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1350 0.000512 4096 50 1200 37440 6.55152 79.8249 208.343 294.763 294.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.000256 4096 120 3456 66432 14.004 797.647 419.432 1231.13 1231.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1840 0.000512 4096 210 320 36544 6.6184 71.6636 209.681 288.007 288.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 970 6.4e-05 4096 180 7744 260224 89.1859 67.2392 8886.18 1958.16 11001 11001.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 770 0.000512 512 205 256 24832 1.78314 0.936736 6.11834 51.2869 60.2569 60.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1110 6.4e-05 4096 120 3392 286208 46.2045 55.5834 4060.06 1677.66 5839.6 5839.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1360 0.000512 4096 250 1280 34208 6.61808 153.672 214.567 374.902 374.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 6.4e-05 512 92 576 147456 26.9186 6.70499 49.7278 209.108 292.705 292.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1230 0.000128 2048 50 640 151392 14.379 172.689 419.402 606.516 606.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 740 3.2e-05 4096 240 7872 363520 3411.66 893.554 13279.2 25793.7 43381.6 43384.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1350 0.000512 4096 50 1216 37984 6.62506 161.085 209.785 377.539 377.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 0.000256 4096 120 3456 66368 14.0021 512.495 418.918 945.469 945.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1840 0.000512 4096 210 320 36480 6.61094 71.1434 209.344 287.143 287.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 970 6.4e-05 4096 180 7744 260096 89.3269 67.3056 5694.31 1956.19 7807.35 7807.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 770 0.000512 512 205 256 24576 1.78941 0.935936 5.66781 51.2861 59.8098 59.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1110 6.4e-05 4096 120 3392 286080 46.2468 55.5848 2599.09 1678.91 4379.91 4379.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1360 0.000512 4096 250 1280 34176 6.61978 99.199 209.643 315.51 315.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 6.4e-05 512 92 576 147456 26.937 6.70797 32.4056 208.957 275.245 275.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1230 0.000128 2048 50 640 151360 14.4015 293.969 419.182 727.597 727.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 740 3.2e-05 4096 240 7872 362496 3626.58 945.101 8518.16 27274.6 40368 40370.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1350 0.000512 4096 50 1216 37952 6.62586 103.954 209.676 320.301 320.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 0.000256 4096 120 3456 66336 13.996 422.361 418.92 855.331 855.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1840 0.000512 4096 210 320 36480 6.61482 70.8427 209.513 287.015 287.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 970 6.4e-05 4096 180 7744 259968 89.2338 67.2874 4720.37 1955.8 6832.91 6833.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 770 0.000512 512 205 256 23808 1.78106 0.925696 6.32192 49.9172 59.0784 59.1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1110 6.4e-05 4096 120 3392 286080 46.1679 55.5748 2156.07 1676.06 3933.95 3934.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1360 0.000512 4096 250 1280 34080 6.61094 82.2047 209.297 298.157 298.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 6.4e-05 512 92 576 135168 27.4427 6.61725 25.0276 206.328 265.659 265.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1230 0.000128 2048 50 640 151296 14.4365 293.551 419.049 727.082 727.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 740 3.2e-05 4096 240 7872 362496 3404.77 893.967 7067.53 25776.1 37145.6 37148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1350 0.000512 4096 50 1216 37920 6.61888 86.3479 209.68 302.706 302.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 0.000256 4096 120 3456 66304 13.9944 365.359 419.258 798.664 798.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1840 0.000512 4096 210 320 36352 6.60662 71.0943 209.168 286.915 286.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 970 6.4e-05 4096 180 7744 260096 89.2975 67.3012 4073.46 1958.58 6188.85 6189.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 770 0.000512 512 205 256 24576 1.79174 0.941344 6.89894 51.3557 61.1171 61.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1110 6.4e-05 4096 120 3392 285952 46.2382 55.5965 1859.58 1678.86 3640.36 3640.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1360 0.000512 4096 250 1280 34048 6.61299 70.7316 209.475 286.863 286.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 6.4e-05 512 92 576 147456 26.9267 6.71786 23.7353 209.231 266.846 267.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1230 0.000128 2048 50 640 151296 14.4916 293.407 419.518 727.46 727.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 740 3.2e-05 4096 240 7872 360448 3625.59 944.687 6069.76 27287.3 37930.8 37933.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1350 0.000512 4096 50 1216 37888 6.62483 74.0516 209.793 290.512 290.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.000256 4096 120 3456 66440 14.0082 1074.11 419.154 1507.33 1507.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 0.000512 4096 210 320 36520 6.62086 55.3935 209.416 271.476 271.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 970 6.4e-05 4096 180 7744 260160 89.5191 67.3263 11886 1955.59 13998.6 13998.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 770 0.000512 512 205 256 24640 1.7807 0.933856 6.00662 50.0866 58.9375 59.0513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 6.4e-05 4096 120 3392 286160 46.3813 55.6964 5416.83 1675.78 7194.77 7194.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1360 0.000512 4096 250 1280 34200 6.62448 205.395 209.627 421.691 421.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 6.4e-05 512 92 576 148480 27.0079 6.7312 66.2435 210.277 310.505 310.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 0.000128 2048 50 640 151400 14.4302 228.505 419.074 662.056 662.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 740 3.2e-05 4096 240 7872 363520 3225.49 846.896 17881.9 24366.7 46324.1 46326.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1350 0.000512 4096 50 1216 37960 6.62733 217.459 209.525 433.656 433.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.000256 4096 120 3456 66400 14.0042 654.353 419.226 1087.64 1087.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 0.000512 4096 210 320 36480 6.61808 33.7325 209.456 249.851 249.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 970 6.4e-05 4096 180 7744 260160 89.2741 67.3348 7213.57 1956.24 9326.63 9326.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 770 0.000512 512 205 256 24320 1.77382 0.923648 3.78954 49.9059 56.5247 56.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 6.4e-05 4096 120 3392 286080 46.2258 55.669 3287.31 1676.01 5065.3 5065.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1360 0.000512 4096 250 1280 34160 6.61907 125.005 209.668 341.337 341.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 6.4e-05 512 92 576 143360 26.7461 6.62698 41.1091 206.244 280.966 281.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1230 0.000128 2048 50 640 151360 14.4174 139.452 419.148 573.061 573.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 740 3.2e-05 4096 240 7872 363520 3221.49 846.491 10851.3 24377.8 39300.2 39302.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1350 0.000512 4096 50 1216 37920 6.61866 131.938 209.556 348.158 348.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.000256 4096 120 3456 66360 14.0104 542.583 419.142 975.791 975.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 0.000512 4096 210 320 36360 6.60397 28.3907 208.982 244.023 244.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 970 6.4e-05 4096 180 7744 259680 89.7019 67.3934 5975.47 1955.43 8088.2 8088.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 770 0.000512 512 205 256 24000 1.78688 0.929792 7.74774 49.9247 60.5229 60.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 6.4e-05 4096 120 3392 285840 46.3616 55.717 2725.96 1678.96 4507.08 4507.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1360 0.000512 4096 250 1280 34080 6.62128 103.715 209.404 319.787 319.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 6.4e-05 512 92 576 138240 27.255 6.63248 32.4579 206.222 272.81 272.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 0.000128 2048 50 640 151320 14.422 115.088 419.07 548.625 548.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 740 3.2e-05 4096 240 7872 360960 3229.03 846.165 8957.93 24370.2 37406.5 37409.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1350 0.000512 4096 50 1216 37800 6.60733 109.943 209.15 325.746 325.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.000256 4096 120 3456 66240 13.9975 464.341 419.048 897.442 897.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1840 0.000512 4096 210 320 36320 6.59312 100.636 209.148 316.421 316.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 970 6.4e-05 4096 180 7744 259840 89.3551 67.3831 5135.79 1959.95 7252.69 7252.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 770 0.000512 512 205 256 24320 1.77779 0.928256 7.39706 49.9765 60.2098 60.3266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1110 6.4e-05 4096 120 3392 286080 46.1681 55.5786 2343.08 1681.28 4126.2 4126.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1360 0.000512 4096 250 1280 34080 6.61709 88.9568 209.79 305.407 305.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 6.4e-05 512 92 576 143360 26.7305 6.61709 29.4773 206.421 269.487 269.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1230 0.000128 2048 50 640 151200 14.4001 99.6179 419.176 533.237 533.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 740 3.2e-05 4096 240 7872 363520 3600.97 939.119 7763.47 27205.8 39512.7 39515.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1350 0.000512 4096 50 1216 37760 6.61411 93.288 209.245 309.192 309.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 0.000256 4096 120 3456 66200 13.9957 423.559 419.132 856.745 856.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1840 0.000512 4096 210 320 36200 6.57667 100.215 208.763 315.599 315.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 970 6.4e-05 4096 180 7744 259200 89.7106 67.4753 4697.49 1960.84 6815.73 6815.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 770 0.000512 512 205 256 24000 1.8009 0.925984 7.77789 50.0105 60.6413 60.7632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1110 6.4e-05 4096 120 3392 285600 46.3722 55.6972 2144.49 1678.2 3924.84 3924.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1360 0.000512 4096 250 1280 34000 6.61363 80.8182 209.621 297.096 297.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 6.4e-05 512 92 576 128000 28.2498 6.62528 24.0665 206.49 265.668 265.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1230 0.000128 2048 50 640 151200 14.5038 389.545 419.389 823.481 823.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 740 3.2e-05 4096 240 7872 358400 3832.83 992.975 7028.17 28722 40579.6 40582.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1350 0.000512 4096 50 1216 37800 6.64035 85.5429 209.726 301.955 302.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.000256 4096 120 3456 66432 14.0001 986.597 419.198 1419.85 1419.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 0.000512 4096 210 320 36528 6.62138 50.2853 209.53 266.48 266.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 970 6.4e-05 4096 180 7744 260160 89.3102 67.3871 10952.1 1956.42 13065.4 13065.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 770 0.000512 512 205 256 24576 1.7815 0.933888 5.4767 50.135 58.457 58.5675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 6.4e-05 4096 120 3392 286176 46.2524 55.6441 4992.45 1677.95 6772.38 6772.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1360 0.000512 4096 250 1280 34176 6.62323 188.611 209.559 404.837 404.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 6.4e-05 512 92 576 141312 26.9532 6.62787 58.3905 206.204 304.871 305.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 0.000128 2048 50 640 151392 14.3816 210.401 419.117 643.945 644.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 740 3.2e-05 4096 240 7872 362496 3220.2 845.96 16366.7 24363.9 44799.9 44802.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1350 0.000512 4096 50 1216 37968 6.62528 199.334 209.631 415.633 415.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.000256 4096 120 3456 66336 13.9948 617.475 419.002 1050.53 1050.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 0.000512 4096 210 320 36480 6.61565 31.4417 209.517 247.618 247.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 970 6.4e-05 4096 180 7744 259968 89.2318 67.3013 6875.83 1955.83 8988.4 8988.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 770 0.000512 512 205 256 23808 1.79091 0.925696 3.37347 49.9149 56.1315 56.2381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 6.4e-05 4096 120 3392 286080 46.151 55.5814 3137.03 1676.18 4915.01 4915.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1360 0.000512 4096 250 1280 34080 6.61258 118.575 209.297 334.528 334.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 6.4e-05 512 92 576 135168 27.4422 6.61718 37.2784 206.222 277.797 277.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 0.000128 2048 50 640 151296 14.3794 132.217 418.972 565.612 565.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 740 3.2e-05 4096 240 7872 362496 3404.99 893.712 10283.8 25765.6 40351.2 40353.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1350 0.000512 4096 50 1216 37920 6.61984 125.307 209.615 341.589 341.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.000256 4096 120 3456 66240 13.9981 509.467 418.952 942.471 942.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 0.000512 4096 210 320 36432 6.61734 26.3972 209.656 242.715 242.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 970 6.4e-05 4096 180 7744 259776 89.4912 67.3972 5644.65 1958.72 7760.47 7760.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 770 0.000512 512 205 256 23040 1.78912 0.916096 2.95382 49.7076 55.4942 55.5988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 6.4e-05 4096 120 3392 285984 46.2275 55.6444 2576.04 1676.52 4354.51 4354.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1360 0.000512 4096 250 1280 33984 6.60061 97.4561 209.18 313.28 313.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 6.4e-05 512 92 576 129024 26.4525 6.53978 28.8201 198.152 260.203 260.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 0.000128 2048 50 640 151200 14.3852 108.654 419.127 542.21 542.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 740 3.2e-05 4096 240 7872 359424 4025.56 1038.37 8428.32 30152.1 43648.1 43650.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1350 0.000512 4096 50 1216 37872 6.62221 103.014 209.762 319.441 319.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.000256 4096 120 3456 66240 13.9981 450.972 419.209 884.232 884.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 0.000512 4096 210 320 36288 6.60387 23.0645 209.15 238.859 238.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 970 6.4e-05 4096 180 7744 259584 89.1937 67.2543 4977.15 1957.42 7091.21 7091.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 770 0.000512 512 205 256 23040 1.82003 0.926816 2.55392 49.9969 55.4278 55.5377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 6.4e-05 4096 120 3392 285696 46.2122 55.585 2270.04 1676.77 4048.69 4048.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1360 0.000512 4096 250 1280 33984 6.61008 87.2758 209.443 303.372 303.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 6.4e-05 512 92 576 122880 26.9554 7.71286 24.4235 198.196 257.528 257.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 0.000128 2048 50 640 151104 14.4039 95.6621 419.004 529.113 529.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 740 3.2e-05 4096 240 7872 356352 4053.68 1049.48 7421.12 30308.5 42836.5 42839.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1350 0.000512 4096 50 1216 37824 6.61914 92.2027 209.766 308.631 308.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.000256 4096 120 3456 66240 14.0036 396.325 419.237 829.619 829.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 0.000512 4096 210 320 36240 6.60342 21.5593 209.027 237.234 237.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 970 6.4e-05 4096 180 7744 259200 89.405 67.4164 4401.69 1959.68 6518.4 6518.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 770 0.000512 512 205 256 23040 1.81834 0.928064 2.38106 50.0123 55.2664 55.3814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 6.4e-05 4096 120 3392 285600 46.2364 55.6643 2011.22 1675.01 3788.21 3788.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1360 0.000512 4096 250 1280 33840 6.59078 75.819 208.807 291.263 291.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 6.4e-05 512 92 576 122880 28.6106 6.62378 21.8423 206.35 263.67 263.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 0.000128 2048 50 640 151200 14.3852 84.6928 419.256 518.378 518.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 740 3.2e-05 4096 240 7872 360960 4768.22 1203.48 6589.96 35600.9 48167.3 48171.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1350 0.000512 4096 50 1216 37680 6.61306 79.4963 209.128 295.285 295.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.000256 4096 120 3456 66416 14.007 930.241 419.476 1363.78 1363.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 0.000512 4096 210 320 36512 6.61546 47.4788 209.65 263.789 263.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 970 6.4e-05 4096 180 7744 260064 89.5561 67.4226 10271.9 1957.18 12386.3 12386.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 770 0.000512 512 205 256 24640 1.79654 0.941888 5.16518 51.3481 59.3818 59.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 6.4e-05 4096 120 3392 286160 46.3763 55.7117 4683.81 1677.26 6463.24 6463.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1360 0.000512 4096 250 1280 34160 6.62154 178.022 209.679 394.369 394.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 6.4e-05 512 92 576 143360 26.9542 6.64992 56.988 207.063 297.892 298.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 0.000128 2048 50 640 151368 14.3894 197.564 419.48 631.478 631.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 740 3.2e-05 4096 240 7872 361984 3427.65 896.711 15364.6 25830.4 45522.7 45525.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1350 0.000512 4096 50 1216 37912 6.61955 187.806 209.626 404.095 404.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.000256 4096 120 3456 66304 13.9953 591.36 418.731 1024.14 1024.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 0.000512 4096 210 320 36400 6.61504 30.4564 209.12 246.234 246.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 970 6.4e-05 4096 180 7744 259840 89.4521 67.4013 6575.35 1956.98 8689.39 8689.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 770 0.000512 512 205 256 24192 1.77821 0.928064 3.40707 50.0083 56.253 56.3631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 6.4e-05 4096 120 3392 286048 46.246 55.6401 3003.26 1675.06 4780.29 4780.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1360 0.000512 4096 250 1280 34048 6.61789 113.818 209.157 329.635 329.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 6.4e-05 512 92 576 129024 27.2435 6.56845 33.8135 202.073 269.935 270.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 0.000128 2048 50 640 151312 14.4267 127.299 431.726 573.498 573.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 740 3.2e-05 4096 240 7872 361984 3424.96 896.369 9813.62 25822 39960.2 39963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1350 0.000512 4096 50 1216 37856 6.61299 119.789 209.369 335.814 335.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.000256 4096 120 3456 66192 13.991 500.407 418.578 933.029 933.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 0.000512 4096 210 320 36288 6.60227 25.8392 208.893 241.379 241.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 970 6.4e-05 4096 180 7744 259392 89.6319 67.4241 5546.75 1955.89 7659.91 7660.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 770 0.000512 512 205 256 22848 1.78176 0.907264 2.53811 49.452 54.8097 54.9227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 6.4e-05 4096 120 3392 285936 46.3868 55.7076 2537.98 1679.21 4319.36 4319.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1360 0.000512 4096 250 1280 33936 6.60685 96.1563 208.932 311.739 311.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 6.4e-05 512 92 576 129024 27.2905 6.57408 28.6904 202.185 264.976 265.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 0.000128 2048 50 640 151200 14.4224 108.042 418.957 541.465 541.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 740 3.2e-05 4096 240 7872 360192 4637.36 1179.92 8320.9 34467 48609.4 48612.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1350 0.000512 4096 50 1216 37800 6.61338 101.353 209.383 317.395 317.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.000256 4096 120 3456 66080 13.9823 437.242 418.522 869.799 869.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 0.000512 4096 210 320 36288 6.61094 22.6304 209.317 238.603 238.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 970 6.4e-05 4096 180 7744 258944 89.2941 67.3918 4841.84 1960.16 6958.89 6959.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 770 0.000512 512 205 256 23296 1.76544 0.906624 2.71251 49.5028 55.017 55.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 6.4e-05 4096 120 3392 285824 46.1487 55.5768 2216.05 1677.27 3995.12 3995.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1360 0.000512 4096 250 1280 33824 6.57622 83.6133 208.752 298.984 299.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 6.4e-05 512 92 576 114688 26.6379 6.43277 22.4524 192.714 248.473 248.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 0.000128 2048 50 640 151200 14.3852 95.14 419.363 528.93 528.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 740 3.2e-05 4096 240 7872 358400 5046.29 1284.66 7214.91 37557.9 51108.4 51112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1350 0.000512 4096 50 1216 37632 6.59046 87.5282 208.9 303.061 303.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.000256 4096 120 3456 66080 14.0042 386.122 418.876 819.056 819.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 0.000512 4096 210 320 36120 6.57203 21.1063 208.746 236.466 236.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 970 6.4e-05 4096 180 7744 258720 89.7295 67.3654 4302.41 1957.17 6416.89 6417.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 770 0.000512 512 205 256 22400 1.82054 0.922208 2.48074 49.8408 55.1953 55.3042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 6.4e-05 4096 120 3392 285600 46.3688 55.6947 1971.17 1675.94 3749.24 3749.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1360 0.000512 4096 250 1280 33880 6.60685 74.3508 209.377 290.379 290.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 6.4e-05 512 92 576 107520 27.4092 6.44077 19.3775 192.777 246.243 246.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 0.000128 2048 50 640 150920 14.4228 85.3605 418.9 518.728 518.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 740 3.2e-05 4096 240 7872 349440 7912.82 1977.65 6303.56 58225.7 74427.1 74433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1350 0.000512 4096 50 1216 37520 6.56154 78.1967 208.631 293.431 293.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.000256 4096 120 3456 66368 14.0014 910.431 418.901 1343.39 1343.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 0.000512 4096 210 320 36480 6.61504 47.0718 209.338 263.071 263.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 970 6.4e-05 4096 180 7744 260096 89.2983 67.3269 9984.2 1956.18 12097.2 12097.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 770 0.000512 512 205 256 24576 1.79459 0.93808 5.08278 51.2862 59.2307 59.3433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 6.4e-05 4096 120 3392 286080 46.2289 55.5949 4679.73 1675.61 6457.24 6457.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1360 0.000512 4096 250 1280 34176 6.61914 176.169 209.632 392.466 392.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 6.4e-05 512 92 576 147456 26.9152 6.70925 59.0459 208.944 301.863 302.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 0.000128 2048 50 640 151360 14.3872 197.98 419.032 631.445 631.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 740 3.2e-05 4096 240 7872 362496 3626.75 944.998 14986.7 27262 46823.9 46826.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1350 0.000512 4096 50 1216 37952 6.62141 178.886 209.605 395.158 395.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.000256 4096 120 3456 66304 14 612.641 419.259 1045.95 1046.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 0.000512 4096 210 320 36352 6.60083 32.1065 209.169 247.922 247.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 970 6.4e-05 4096 180 7744 260096 89.2795 67.3755 6591.67 1958.45 8707 8707.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 770 0.000512 512 205 256 24576 1.79648 0.939392 3.55853 51.3508 57.7737 57.8847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 6.4e-05 4096 120 3392 285952 46.2397 55.5848 3146.26 1682.5 4930.67 4930.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1360 0.000512 4096 250 1280 34048 6.61299 118.418 209.476 334.551 334.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 6.4e-05 512 92 576 147456 26.9311 6.70515 39.6421 209.169 282.681 282.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 0.000128 2048 50 640 151296 14.3831 133.817 419.398 567.643 567.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 740 3.2e-05 4096 240 7872 360448 3626.02 944.657 9883.99 27291 41749.1 41752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1350 0.000512 4096 50 1216 37888 6.62563 116.853 209.825 333.349 333.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.000256 4096 120 3456 66240 13.9997 505.538 418.911 938.505 938.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 0.000512 4096 210 320 36288 6.60234 26.5167 208.998 242.161 242.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 970 6.4e-05 4096 180 7744 259584 89.2008 67.2457 5440.91 1954.77 7552.34 7552.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 770 0.000512 512 205 256 23040 1.80925 0.92672 2.91379 49.9778 55.7551 55.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 6.4e-05 4096 120 3392 285696 46.2202 55.6085 2602.67 1679.25 4383.83 4383.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1360 0.000512 4096 250 1280 33984 6.61734 98.0029 209.29 313.955 314.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 6.4e-05 512 92 576 122880 26.974 6.53677 27.5458 198.051 259.351 259.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 0.000128 2048 50 640 151104 14.3827 110.152 418.7 543.28 543.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 740 3.2e-05 4096 240 7872 356352 4054.43 1049.56 8090.36 30286.4 43484.6 43487.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1350 0.000512 4096 50 1216 37824 6.62528 96.2887 209.613 312.571 312.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.000256 4096 120 3456 66048 13.9897 461.306 418.226 893.575 893.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 0.000512 4096 210 320 36096 6.55181 25.5852 208.31 240.491 240.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 970 6.4e-05 4096 180 7744 259072 89.0895 67.1796 4908.98 1952.82 7018.28 7018.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 770 0.000512 512 205 256 22528 1.73942 0.884928 2.87808 47.9411 53.5755 53.6832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 6.4e-05 4096 120 3392 285184 46.2151 55.5923 2390.08 1673.83 4165.8 4165.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1360 0.000512 4096 250 1280 33792 6.58397 88.5922 208.605 303.826 303.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 6.4e-05 512 92 576 131072 26.2698 6.53808 26.9083 200.703 260.66 260.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 0.000128 2048 50 640 151040 14.4138 101.728 418.703 534.89 534.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 740 3.2e-05 4096 240 7872 360448 4397.39 1121.15 7416.22 32910.1 45849.1 45852.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1350 0.000512 4096 50 1216 37632 6.59456 86.2039 208.924 301.764 301.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.000256 4096 120 3456 65920 13.9898 423.309 417.879 855.233 855.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 0.000512 4096 210 320 36160 6.60275 24.1509 208.997 239.793 239.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 970 6.4e-05 4096 180 7744 258560 89.2919 67.228 4490.32 1953.37 6600.41 6600.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 770 0.000512 512 205 256 23040 1.81699 0.932896 3.01226 50.0597 55.9593 56.0707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 6.4e-05 4096 120 3392 285440 46.2687 55.5909 2206.68 1673.44 3982.06 3982.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1360 0.000512 4096 250 1280 33920 6.61917 83.5439 209.629 299.836 299.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 6.4e-05 512 92 576 122880 25.9523 6.4471 24.0329 192.637 249.317 249.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 0.000128 2048 50 640 151040 14.3746 94.3311 419.023 527.774 527.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 740 3.2e-05 4096 240 7872 358400 7050.86 1756.82 6916.39 51971.7 67702.4 67707.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1350 0.000512 4096 50 1216 37440 6.56384 78.3094 208.233 293.151 293.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.000256 4096 120 3456 66048 14.0076 400.509 419.256 833.825 833.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 0.000512 4096 210 320 36096 6.6048 21.4546 209.17 237.273 237.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 970 6.4e-05 4096 180 7744 259584 89.4442 67.3391 4206.78 1958.43 6322.21 6322.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 770 0.000512 512 205 256 21504 1.77501 0.88592 2.5744 49.1027 54.4701 54.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 6.4e-05 4096 120 3392 284928 46.2008 55.5845 2087.46 1675.89 3865.21 3865.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1360 0.000512 4096 250 1280 33792 6.61094 76.8719 209.462 292.99 293.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 6.4e-05 512 92 576 98304 29.2852 6.53517 18.2646 198.348 252.674 252.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 0.000128 2048 50 640 150912 14.4421 88.7357 419.166 522.389 522.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 740 3.2e-05 4096 240 7872 344064 5761.49 1475.82 6155.65 42546.4 55944.8 55949.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1350 0.000512 4096 50 1216 37632 6.62298 72.4355 209.786 288.889 288.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 830 0.000256 4096 120 3456 66464 14.0042 794.761 419.521 1228.34 1228.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1840 0.000512 4096 210 384 36080 6.62339 96.4874 209.755 312.911 312.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 970 6.4e-05 4096 180 7808 259968 89.7398 67.4114 8901.43 1963.15 11022 11022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 770 0.000512 512 205 256 24960 1.78726 0.94064 6.89718 51.3611 61.1172 61.2374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1110 6.4e-05 4096 120 3456 285952 46.3666 55.6435 6899.08 1677.72 8678.89 8678.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1360 0.000512 4096 250 1280 34224 6.62938 153.129 209.811 369.614 369.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 460 6.4e-05 512 92 640 67584 34.2762 6.7113 30.3173 209.092 280.636 280.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1230 0.000128 2048 50 640 151424 14.3995 295.856 419.441 729.745 729.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 740 3.2e-05 4096 240 7936 356864 5090.36 1310.33 13101.4 37859 57365.8 57369.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1350 0.000512 4096 50 1280 37936 6.62925 168.714 209.851 385.239 385.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.000256 4096 120 3456 66432 14.0042 888.979 419.14 1322.18 1322.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 0.000512 4096 210 384 36064 6.62941 54.5649 209.618 270.859 270.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 970 6.4e-05 4096 180 7808 259968 89.5467 67.3763 9960.82 1958.16 12076.1 12076.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 770 0.000512 512 205 256 24832 1.78429 0.939392 6.43667 51.2734 60.5743 60.6847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1110 6.4e-05 4096 120 3456 285888 46.1855 55.5929 4578.18 1680.12 6360.16 6360.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1360 0.000512 4096 250 1280 34208 6.6264 171.768 209.662 388.105 388.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 6.4e-05 512 92 640 65536 34.3965 6.70515 28.6992 208.957 278.997 279.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1230 0.000128 2048 50 640 151392 14.3828 193.122 419.164 626.716 626.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 740 3.2e-05 4096 240 7936 356352 5489.39 1409.05 14704.7 40779.4 62387.8 62392.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1350 0.000512 4096 50 1280 37920 6.63091 188.971 209.594 405.241 405.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.000256 4096 120 3456 66368 14.0033 573.834 419.263 1007.16 1007.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1840 0.000512 4096 210 384 36032 6.62528 89.9107 209.756 306.337 306.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 970 6.4e-05 4096 180 7808 259840 89.6476 67.3706 6429.69 1959.15 8546.07 8546.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 770 0.000512 512 205 256 24576 1.79344 0.937312 5.87613 51.308 60.0439 60.1618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1110 6.4e-05 4096 120 3456 285696 46.2357 55.5786 2947.68 1678.97 4728.56 4728.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1360 0.000512 4096 250 1280 34176 6.62733 110.632 209.81 327.113 327.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 6.4e-05 512 92 640 65536 34.4162 6.70726 19.6462 209.133 270.142 270.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1230 0.000128 2048 50 640 151360 14.3913 124.208 419.399 558.041 558.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 740 3.2e-05 4096 240 7936 356352 5894.48 1500.81 9605.82 43697.8 60704.4 60708.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1350 0.000512 4096 50 1280 37888 6.62947 123.136 209.742 339.554 339.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 0.000256 4096 120 3456 66336 13.9921 469.053 418.971 902.07 902.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1840 0.000512 4096 210 384 36000 6.62147 89.9294 209.611 306.207 306.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 970 6.4e-05 4096 180 7808 259584 89.7105 67.3836 5258.65 1958.13 7374.08 7374.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 770 0.000512 512 205 256 23808 1.78922 0.92528 5.52765 49.9182 58.2927 58.4089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1110 6.4e-05 4096 120 3456 285696 46.1361 55.5725 2414.31 1676.3 4192.4 4192.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1360 0.000512 4096 250 1280 34080 6.61094 90.9854 209.317 306.958 307.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 460 6.4e-05 512 92 640 61440 34.2485 6.61837 15.6977 206.306 263.116 263.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1230 0.000128 2048 50 640 151296 14.379 306.423 431.136 751.984 752.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 740 3.2e-05 4096 240 7936 353280 7942.17 1999.98 7835.08 58489.1 76273.6 76279.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1350 0.000512 4096 50 1280 37824 6.61398 99.2587 209.422 315.339 315.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 0.000256 4096 120 3456 66304 14.0001 418.567 419.263 851.88 851.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1840 0.000512 4096 210 384 35968 6.62528 89.5939 209.754 306.016 306.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 970 6.4e-05 4096 180 7808 259584 89.9467 67.4144 4696.54 1961.22 6815.33 6815.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 770 0.000512 512 205 256 24576 1.79888 0.93744 5.81594 51.3491 60.0334 60.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1110 6.4e-05 4096 120 3456 285696 46.2337 55.5933 2152.47 1677.3 3931.67 3931.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1360 0.000512 4096 250 1280 34048 6.61504 81.1909 209.465 297.316 297.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 460 6.4e-05 512 92 640 65536 34.4539 6.70515 14.6145 209.174 265.186 265.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1230 0.000128 2048 50 640 151296 14.4575 306.909 419.467 740.877 740.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 740 3.2e-05 4096 240 7936 352256 8751.47 2188.75 6975.92 64339 82263 82269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1350 0.000512 4096 50 1280 37760 6.61014 89.5998 209.4 305.651 305.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 0.000256 4096 120 3456 66240 13.9886 383.182 419.034 816.257 816.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1840 0.000512 4096 210 384 35840 6.61072 88.7788 209.217 304.65 304.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 970 6.4e-05 4096 180 7808 259840 89.7955 67.4078 4299.48 1959.93 6416.82 6417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 770 0.000512 512 205 256 24320 1.77808 0.926976 5.92816 49.975 58.7363 58.8534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1110 6.4e-05 4096 120 3456 285760 46.1557 55.5794 1973.12 1677.44 3752.38 3752.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1360 0.000512 4096 250 1280 34080 6.62016 74.7172 209.787 291.17 291.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 460 6.4e-05 512 92 640 61440 34.2399 6.61914 13.2483 206.416 260.764 260.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1230 0.000128 2048 50 640 151200 14.3742 307.272 424.026 745.716 745.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 740 3.2e-05 4096 240 7936 353280 7183.74 1828.01 6493.03 52913.6 68424.8 68429.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1350 0.000512 4096 50 1280 37760 6.61754 81.7755 209.539 297.978 298.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 830 0.000256 4096 120 3456 66240 13.994 352.971 419.296 786.314 786.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1840 0.000512 4096 210 384 35904 6.62144 89.8474 209.771 306.286 306.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 970 6.4e-05 4096 180 7808 258816 89.9084 67.38 3966.15 1960.71 6084.36 6084.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 770 0.000512 512 205 256 23040 1.8137 0.929792 6.57101 50.0008 59.4479 59.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1110 6.4e-05 4096 120 3456 285312 46.2424 55.6196 1823.47 1679.82 3605.22 3605.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1360 0.000512 4096 250 1280 33984 6.61782 69.8878 209.486 286.036 286.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 460 6.4e-05 512 92 640 49152 33.8417 6.54221 9.94186 198.232 248.794 248.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1230 0.000128 2048 50 640 151104 14.3771 305.789 419.252 739.467 739.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 740 3.2e-05 4096 240 7936 350208 11578.1 2860.21 6233.52 84680.8 105363 105372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1350 0.000512 4096 50 1280 37632 6.59597 75.0272 209.072 290.739 290.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 830 0.000256 4096 120 3456 66080 13.9929 332.966 418.29 765.3 765.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1840 0.000512 4096 210 384 35840 6.61504 89.3582 209.441 305.457 305.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 970 6.4e-05 4096 180 7808 258944 89.6803 67.353 3717.67 1959.53 5834.43 5834.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 770 0.000512 512 205 256 23296 1.75421 0.907264 6.68138 49.4892 58.9639 59.0787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1110 6.4e-05 4096 120 3456 285376 46.1415 55.5844 1703.29 1676.31 3481.41 3481.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1360 0.000512 4096 250 1280 33824 6.58042 65.0179 208.635 280.276 280.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 460 6.4e-05 512 92 640 28672 34.6393 6.43654 6.56778 192.612 240.492 240.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1230 0.000128 2048 50 640 151200 14.3772 306.68 419.271 740.374 740.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 740 3.2e-05 4096 240 7936 351232 10070.5 2517.84 5926.85 73561.7 92085.8 92092.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1350 0.000512 4096 50 1280 37632 6.60698 70.7643 209.078 286.493 286.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 830 0.000256 4096 120 3456 66048 13.9876 314.697 418.22 746.957 747.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1840 0.000512 4096 210 384 35840 6.62938 89.3636 209.573 305.611 305.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 970 6.4e-05 4096 180 7808 258048 89.8401 67.3453 3527.86 1958.16 5643.4 5643.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 770 0.000512 512 205 256 22528 1.73674 0.884576 6.4007 47.9402 57.0924 57.2075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1110 6.4e-05 4096 120 3456 285184 46.2386 55.5964 1623.56 1673.79 3399.26 3399.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1360 0.000512 4096 250 1280 33792 6.57891 61.6776 208.597 276.897 276.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 460 6.4e-05 512 92 640 32768 35.3691 6.53466 7.10294 198.081 247.324 247.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1230 0.000128 2048 50 640 151040 14.3814 305.579 418.759 738.763 738.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 740 3.2e-05 4096 240 7936 352256 8754.62 2191.02 5622.76 64312.4 80888.7 80894.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1350 0.000512 4096 50 1280 37632 6.61082 67.9117 209.219 283.785 283.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 830 0.000256 4096 120 3480 66080 14.0034 310.135 418.714 742.902 742.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1840 0.000512 4096 210 360 36064 6.62448 81.8708 209.647 298.186 298.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 970 6.4e-05 4096 180 7740 258944 89.325 67.3799 3415.96 1959.48 5532.36 5532.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 770 0.000512 512 205 300 23296 1.75981 0.90976 7.43242 49.489 59.7229 59.8459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1110 6.4e-05 4096 120 3360 286272 46.3429 55.5868 6216.72 1676.29 7995.03 7995.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1360 0.000512 4096 250 1260 34048 6.6169 58.5631 211.866 277.09 277.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 460 6.4e-05 512 92 540 114688 26.6445 6.43523 24.4532 192.614 250.394 250.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1230 0.000128 2048 50 600 151424 14.3485 281.982 418.9 715.275 715.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 740 3.2e-05 4096 240 7860 358400 5045.63 1284.62 5154.31 37535.8 49025.1 49028.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1350 0.000512 4096 50 1200 37632 6.58666 61.8933 208.704 277.23 277.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 830 0.000256 4096 120 3456 66080 13.9878 300.495 418.568 733.102 733.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1840 0.000512 4096 210 320 36288 6.61728 70.6396 209.342 286.646 286.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 970 6.4e-05 4096 180 7744 258944 89.3093 67.354 3349.59 1960.17 5466.63 5466.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 770 0.000512 512 205 256 23296 1.75494 0.905216 6.54704 49.5071 58.8429 58.9625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1110 6.4e-05 4096 120 3392 285824 46.3237 55.5811 6216.55 1678.91 7997.45 7997.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1360 0.000512 4096 250 1280 33824 6.5832 58.3708 208.772 273.771 273.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 460 6.4e-05 512 92 576 114688 26.6316 6.43277 22.3572 192.744 248.408 248.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1230 0.000128 2048 50 640 151200 14.3974 294.865 420.646 729.956 730.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 740 3.2e-05 4096 240 7872 358400 5045.71 1284.62 5100.19 37552.8 48988 48991.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1350 0.000512 4096 50 1216 37632 6.58432 61.0303 208.926 276.583 276.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 830 0.000256 4096 120 3450 66080 14.0032 307.244 418.763 740.059 740.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1840 0.000512 4096 210 350 35840 6.55773 78.1242 208.57 293.297 293.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 970 6.4e-05 4096 180 7700 258720 89.3772 67.3542 3428.73 1957.51 5543.18 5543.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 770 0.000512 512 205 300 20160 1.87555 0.925376 7.06198 49.8404 59.833 59.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1110 6.4e-05 4096 120 3350 285600 46.5396 55.6993 6335.77 1675.96 8114.06 8114.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1360 0.000512 4096 250 1250 33880 6.5759 58.5933 208.775 273.988 274.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 460 6.4e-05 512 92 550 107520 27.3958 6.43891 21.4558 192.782 248.312 248.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1230 0.000128 2048 50 600 151200 14.3811 285.155 418.746 718.324 718.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 740 3.2e-05 4096 240 7850 358400 3970.45 1014.13 5153.38 29860.8 40002.5 40005.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1350 0.000512 4096 50 1200 37520 6.56054 62.4128 208.556 277.574 277.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 830 0.000256 4096 120 3456 66080 13.9899 307.986 418.848 740.874 740.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1840 0.000512 4096 210 336 36120 6.61094 75.7612 209.379 291.795 291.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 970 6.4e-05 4096 180 7728 258720 89.608 67.2645 3413.33 1957.01 5527.42 5527.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 770 0.000512 512 205 288 20160 1.87763 0.9216 6.8375 49.8432 59.6128 59.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1110 6.4e-05 4096 120 3360 285600 46.5169 55.7068 6294.78 1675.82 8072.91 8072.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1360 0.000512 4096 250 1248 33880 6.58374 58.2738 208.713 273.613 273.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 460 6.4e-05 512 92 576 107520 27.3894 6.44186 21.4162 192.768 248.262 248.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1230 0.000128 2048 50 624 151200 14.3913 296.521 421.401 732.359 732.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 740 3.2e-05 4096 240 7824 358400 3970.43 1014.23 5139.81 29861.5 39989.9 39992.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1350 0.000512 4096 50 1200 37520 6.55866 61.956 208.538 277.097 277.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 830 0.000256 4096 120 3456 66304 14.0001 354.521 419.215 787.789 787.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1840 0.000512 4096 210 320 36352 6.60035 70.7273 209.143 286.515 286.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 970 6.4e-05 4096 180 7712 260096 89.143 67.2716 3959.62 1958.37 6074.61 6074.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 770 0.000512 512 205 256 24576 1.79027 0.938912 7.2551 51.3472 61.4626 61.5777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1110 6.4e-05 4096 120 3360 286464 46.4445 55.6129 6224.59 1677.84 8004.57 8004.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1360 0.000512 4096 250 1248 34176 6.61299 66.9434 209.479 283.079 283.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 460 6.4e-05 512 92 544 163840 25.4448 6.70637 33.3636 209.142 274.897 275.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1230 0.000128 2048 50 608 151552 14.3891 285.612 419.467 719.513 719.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 740 3.2e-05 4096 240 7840 364544 2981.16 788.035 5944.17 22755.4 32471.6 32473.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1350 0.000512 4096 50 1184 37888 6.63552 70.2154 209.617 286.51 286.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 830 0.000256 4096 120 3456 65760 13.9776 534.698 417.931 966.658 966.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1840 0.000512 4096 210 320 36000 6.59674 100.65 209.029 316.321 316.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 970 6.4e-05 4096 180 7712 257280 89.496 67.4966 5876 1962.27 7995.49 7995.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 770 0.000512 512 205 256 23040 1.82602 0.937984 9.7567 51.2198 63.8702 63.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1110 6.4e-05 4096 120 3360 286080 46.1475 55.5909 2685.42 1679.79 4467.03 4467.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1360 0.000512 4096 250 1248 33600 6.55165 100.788 208.161 315.546 315.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 460 6.4e-05 512 92 544 122880 28.6279 6.62982 28.3627 206.514 270.377 270.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1230 0.000128 2048 50 608 151200 14.4596 397.062 419.35 830.92 830.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 740 3.2e-05 4096 240 7840 353280 4573.35 1156.59 8783.71 34183.1 48701.1 48704.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1350 0.000512 4096 50 1184 37440 6.60051 105.884 208.982 321.513 321.57
