
---------- Begin Simulation Statistics ----------
final_tick                               101811038996501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2800830                       # Simulator instruction rate (inst/s)
host_mem_usage                                1759176                       # Number of bytes of host memory used
host_op_rate                                  2888273                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2313.26                       # Real time elapsed on the host
host_tick_rate                              114206423                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6479057349                       # Number of instructions simulated
sim_ops                                    6681336001                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.264190                       # Number of seconds simulated
sim_ticks                                264189523501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       131072                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           32                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           32                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total            4                      
system.ruby.DMA_Controller.I.allocI_store |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2048                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        1092    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         1092                      
system.ruby.DMA_Controller.M.allocTBE    |        1098    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         1098                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2048                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |       16202    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total        16202                      
system.ruby.DMA_Controller.S.SloadSEvent |          27    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           27                      
system.ruby.DMA_Controller.S.allocTBE    |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total            4                      
system.ruby.DMA_Controller.S.deallocTBE  |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total            9                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total            4                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |           6    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total            6                      
system.ruby.DMA_Controller.SloadSEvent   |          27    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           27                      
system.ruby.DMA_Controller.Stallmandatory_in |       16208    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total        16208                      
system.ruby.DMA_Controller.allocI_load   |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total            4                      
system.ruby.DMA_Controller.allocI_store  |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2048                      
system.ruby.DMA_Controller.allocTBE      |        1102    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         1102                      
system.ruby.DMA_Controller.deallocTBE    |           9    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total            9                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        1092    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         1092                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |           4    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total            4                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2048                      
system.ruby.Directory_Controller.I.allocTBE |     1660459     24.92%     24.92% |     1662703     24.95%     49.87% |     1693102     25.41%     75.27% |     1647672     24.73%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      6663936                      
system.ruby.Directory_Controller.I.deallocTBE |     1659642     24.92%     24.92% |     1661855     24.95%     49.87% |     1692278     25.41%     75.27% |     1646852     24.73%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      6660627                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |           8     32.00%     32.00% |           5     20.00%     52.00% |           6     24.00%     76.00% |           6     24.00%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total           25                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |        1555     19.31%     19.31% |        1434     17.81%     37.13% |        3476     43.17%     80.30% |        1586     19.70%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total         8051                      
system.ruby.Directory_Controller.M.allocTBE |      639249     24.95%     24.95% |      646337     25.23%     50.17% |      638406     24.92%     75.09% |      638239     24.91%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      2562231                      
system.ruby.Directory_Controller.M.deallocTBE |      639616     24.95%     24.95% |      646711     25.23%     50.17% |      638788     24.92%     75.09% |      638623     24.91%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      2563738                      
system.ruby.Directory_Controller.M_GetM.Progress |        4854     25.00%     25.00% |        4914     25.31%     50.31% |        4844     24.95%     75.25% |        4805     24.75%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        19417                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |           3     33.33%     33.33% |           3     33.33%     66.67% |           0      0.00%     66.67% |           3     33.33%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total            9                      
system.ruby.Directory_Controller.M_GetS.Progress |         698     23.71%     23.71% |         585     19.87%     43.58% |         858     29.14%     72.72% |         803     27.28%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total         2944                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |          21     72.41%     72.41% |           2      6.90%     79.31% |           2      6.90%     86.21% |           4     13.79%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           29                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |          37     13.96%     13.96% |          28     10.57%     24.53% |          76     28.68%     53.21% |         124     46.79%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total          265                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total            2                      
system.ruby.Directory_Controller.Progress |        5645     24.82%     24.82% |        5534     24.34%     49.16% |        5926     26.06%     75.22% |        5635     24.78%    100.00%
system.ruby.Directory_Controller.Progress::total        22740                      
system.ruby.Directory_Controller.S.allocTBE |     2395395     27.60%     27.60% |     2045910     23.57%     51.17% |     2292685     26.42%     77.59% |     1944860     22.41%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      8678850                      
system.ruby.Directory_Controller.S.deallocTBE |     2395845     27.60%     27.60% |     2046384     23.57%     51.17% |     2293127     26.42%     77.59% |     1945296     22.41%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      8680652                      
system.ruby.Directory_Controller.S_GetM.Progress |          93     24.54%     24.54% |          35      9.23%     33.77% |         224     59.10%     92.88% |          27      7.12%    100.00%
system.ruby.Directory_Controller.S_GetM.Progress::total          379                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |          17     35.42%     35.42% |          12     25.00%     60.42% |           7     14.58%     75.00% |          12     25.00%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total           48                      
system.ruby.Directory_Controller.S_GetM.allocTBE |         928     25.90%     25.90% |         714     19.93%     45.83% |         995     27.77%     73.60% |         946     26.40%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total         3583                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |         928     25.90%     25.90% |         714     19.93%     45.83% |         995     27.77%     73.60% |         946     26.40%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total         3583                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           9     26.47%     26.47% |           9     26.47%     52.94% |           6     17.65%     70.59% |          10     29.41%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total           34                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |       10184     37.25%     37.25% |        1567      5.73%     42.99% |       14480     52.97%     95.95% |        1106      4.05%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total        27337                      
system.ruby.Directory_Controller.Stallreqto_in |       11836     33.06%     33.06% |        3060      8.55%     41.61% |       18053     50.43%     92.04% |        2851      7.96%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        35800                      
system.ruby.Directory_Controller.allocTBE |     4696031     26.22%     26.22% |     4355664     24.32%     50.54% |     4625188     25.83%     76.37% |     4231717     23.63%    100.00%
system.ruby.Directory_Controller.allocTBE::total     17908600                      
system.ruby.Directory_Controller.deallocTBE |     4696031     26.22%     26.22% |     4355664     24.32%     50.54% |     4625188     25.83%     76.37% |     4231717     23.63%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     17908600                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    385911428                      
system.ruby.IFETCH.hit_latency_hist_seqr |   385911428    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    385911428                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples    386948014                      
system.ruby.IFETCH.latency_hist_seqr     |   386948014    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    386948014                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      1036586                      
system.ruby.IFETCH.miss_latency_hist_seqr |     1036586    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      1036586                      
system.ruby.L1Cache_Controller.I.allocI_load |     1617410     24.99%     24.99% |     1630058     25.19%     50.18% |     1614108     24.94%     75.12% |     1610000     24.88%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      6471576                      
system.ruby.L1Cache_Controller.I.allocI_store |      606671     25.02%     25.02% |      611842     25.24%     50.26% |      600610     24.77%     75.03% |      605310     24.97%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      2424433                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     2223060     25.00%     25.00% |     2240905     25.20%     50.20% |     2213714     24.90%     75.10% |     2214294     24.90%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      8891973                      
system.ruby.L1Cache_Controller.I_store.Progress |         959     65.11%     65.11% |         192     13.03%     78.14% |         161     10.93%     89.07% |         161     10.93%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         1473                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           7     14.89%     14.89% |          18     38.30%     53.19% |          16     34.04%     87.23% |           6     12.77%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total           47                      
system.ruby.L1Cache_Controller.M.MloadMEvent |     5355703     25.33%     25.33% |     5271982     24.93%     50.26% |     5256850     24.86%     75.13% |     5259214     24.87%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     21143749                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |     6648936     25.30%     25.30% |     6536932     24.87%     50.17% |     6563439     24.97%     75.14% |     6535630     24.86%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     26284937                      
system.ruby.L1Cache_Controller.M.allocTBE |      642292     25.08%     25.08% |      644929     25.18%     50.26% |      635085     24.80%     75.06% |      638823     24.94%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      2561129                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      642454     25.08%     25.08% |      645045     25.18%     50.26% |      635213     24.80%     75.06% |      638973     24.94%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      2561685                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         815     26.78%     26.78% |         666     21.89%     48.67% |         777     25.53%     74.20% |         785     25.80%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         3043                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           1     25.00%     25.00% |           2     50.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            4                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           4     28.57%     28.57% |           7     50.00%     78.57% |           3     21.43%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total           14                      
system.ruby.L1Cache_Controller.MloadMEvent |     5355703     25.33%     25.33% |     5271982     24.93%     50.26% |     5256850     24.86%     75.13% |     5259214     24.87%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     21143749                      
system.ruby.L1Cache_Controller.MstoreMEvent |     6648936     25.30%     25.30% |     6536932     24.87%     50.17% |     6563439     24.97%     75.14% |     6535630     24.86%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     26284937                      
system.ruby.L1Cache_Controller.Progress  |       37670     26.67%     26.67% |       33898     24.00%     50.67% |       35315     25.00%     75.68% |       34350     24.32%    100.00%
system.ruby.L1Cache_Controller.Progress::total       141233                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   112600886     25.04%     25.04% |   112297040     24.97%     50.02% |   112511767     25.02%     75.04% |   112230469     24.96%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total    449640162                      
system.ruby.L1Cache_Controller.S.allocTBE |     1617337     24.99%     24.99% |     1629881     25.19%     50.18% |     1614021     24.94%     75.12% |     1609792     24.88%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      6471031                      
system.ruby.L1Cache_Controller.S.deallocTBE |         786     26.79%     26.79% |         702     23.93%     50.72% |         789     26.89%     77.61% |         657     22.39%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total         2934                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |     1617410     24.99%     24.99% |     1630058     25.19%     50.18% |     1614108     24.94%     75.12% |     1610000     24.88%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      6471576                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         581     23.04%     23.04% |         641     25.42%     48.45% |         621     24.62%     73.08% |         679     26.92%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         2522                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total            3                      
system.ruby.L1Cache_Controller.S_store.Progress |       36710     26.27%     26.27% |       33704     24.12%     50.38% |       35151     25.15%     75.54% |       34189     24.46%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       139754                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total            2                      
system.ruby.L1Cache_Controller.SloadSEvent |   112600886     25.04%     25.04% |   112297040     24.97%     50.02% |   112511767     25.02%     75.04% |   112230469     24.96%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total    449640162                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |           7     14.29%     14.29% |          20     40.82%     55.10% |          16     32.65%     87.76% |           6     12.24%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total           49                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1400     25.08%     25.08% |        1314     23.54%     48.62% |        1404     25.15%     73.77% |        1464     26.23%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         5582                      
system.ruby.L1Cache_Controller.allocI_load |     1617410     24.99%     24.99% |     1630058     25.19%     50.18% |     1614108     24.94%     75.12% |     1610000     24.88%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      6471576                      
system.ruby.L1Cache_Controller.allocI_store |      606671     25.02%     25.02% |      611842     25.24%     50.26% |      600610     24.77%     75.03% |      605310     24.97%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      2424433                      
system.ruby.L1Cache_Controller.allocTBE  |     2259629     25.02%     25.02% |     2274810     25.19%     50.20% |     2249106     24.90%     75.10% |     2248615     24.90%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      9032160                      
system.ruby.L1Cache_Controller.deallocTBE |         786     26.79%     26.79% |         702     23.93%     50.72% |         789     26.89%     77.61% |         657     22.39%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total         2934                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     2223060     25.00%     25.00% |     2240905     25.20%     50.20% |     2213714     24.90%     75.10% |     2214294     24.90%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      8891973                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |     1617410     24.99%     24.99% |     1630058     25.19%     50.18% |     1614108     24.94%     75.12% |     1610000     24.88%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      6471576                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      642454     25.08%     25.08% |      645045     25.18%     50.26% |      635213     24.80%     75.06% |      638973     24.94%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      2561685                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     84872483                      
system.ruby.LD.hit_latency_hist_seqr     |    84872483    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     84872483                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples     90307473                      
system.ruby.LD.latency_hist_seqr         |    90307473    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      90307473                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      5434990                      
system.ruby.LD.miss_latency_hist_seqr    |     5434990    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      5434990                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      2644396                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     2644396    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      2644396                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      5026046                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     5026046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      5026046                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples      2381650                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |     2381650    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total      2381650                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      5026046                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     5026046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      5026046                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      5026046                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     5026046    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      5026046                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       126207                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      126207    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       126207                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples       141263                      
system.ruby.RMW_Read.latency_hist_seqr   |      141263    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       141263                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        15056                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       15056    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        15056                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     18488288                      
system.ruby.ST.hit_latency_hist_seqr     |    18488288    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     18488288                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     18653267                      
system.ruby.ST.latency_hist_seqr         |    18653267    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      18653267                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       164979                      
system.ruby.ST.miss_latency_hist_seqr    |      164979    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       164979                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.026501                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.960817                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.009110                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5237.102330                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.005671                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999991                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.026844                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3000.630352                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  5000.880371                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.005694                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999833                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.024560                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.865266                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.008300                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5348.267869                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.005364                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999791                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.024924                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3000.910443                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  4951.771564                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.005384                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999632                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.026090                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.973335                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.009093                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5286.544932                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.005604                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999301                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.026489                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3002.212305                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000013                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  5053.922504                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.005626                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999142                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.023863                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.941861                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.008061                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5368.015871                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.005230                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999990                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.024257                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3001.680950                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000012                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  4823.578343                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.005250                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999831                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         2961                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  3029.457883                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000380                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 87964.799981                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000608                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  8340.839989                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 53007.125725                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   537.728979                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    497068848                      
system.ruby.hit_latency_hist_seqr        |   497068848    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    497068848                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     1.278425                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6452.011694                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.360944                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  6066.393672                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.008474                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.004281                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16490.335229                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   999.187000                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.889078                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6519.835185                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.361492                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  6136.019128                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.008536                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.004307                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16558.801737                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   999.967820                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.012916                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6486.071673                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.359959                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  6060.419655                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.008436                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.004258                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16460.959938                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000037                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   999.974359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.004192                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6550.588178                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.360172                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  6088.894085                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.008435                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.004258                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16542.256009                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000041                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   999.760711                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples      506102109                      
system.ruby.latency_hist_seqr            |   506102109    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        506102109                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      9033261                      
system.ruby.miss_latency_hist_seqr       |     9033261    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      9033261                      
system.ruby.network.average_flit_latency    16.363630                      
system.ruby.network.average_flit_network_latency    12.063850                      
system.ruby.network.average_flit_queueing_latency     4.299779                      
system.ruby.network.average_flit_vnet_latency |   15.025128                       |    4.998936                       |    9.531996                      
system.ruby.network.average_flit_vqueue_latency |    5.993589                       |    6.000003                       |    1.031702                      
system.ruby.network.average_hops             0.998539                      
system.ruby.network.average_packet_latency    14.980394                      
system.ruby.network.average_packet_network_latency    11.471724                      
system.ruby.network.average_packet_queueing_latency     3.508670                      
system.ruby.network.average_packet_vnet_latency |   24.991785                       |    4.998936                       |    7.842275                      
system.ruby.network.average_packet_vqueue_latency |    5.983604                       |    6.000003                       |    1.017764                      
system.ruby.network.avg_link_utilization     0.466365                      
system.ruby.network.avg_vc_load          |    0.191375     41.04%     41.04% |    0.022474      4.82%     45.85% |    0.021442      4.60%     50.45% |    0.021367      4.58%     55.03% |    0.037820      8.11%     63.14% |    0.004240      0.91%     64.05% |    0.004209      0.90%     64.95% |    0.004209      0.90%     65.86% |    0.116962     25.08%     90.94% |    0.015673      3.36%     94.30% |    0.013327      2.86%     97.16% |    0.013267      2.84%    100.00%
system.ruby.network.avg_vc_load::total       0.466365                      
system.ruby.network.ext_in_link_utilization     82179154                      
system.ruby.network.ext_out_link_utilization     82179154                      
system.ruby.network.flit_network_latency |   679415637                       |    44470667                       |   267510711                      
system.ruby.network.flit_queueing_latency |   271021847                       |    53376188                       |    28954200                      
system.ruby.network.flits_injected       |    45218626     55.02%     55.02% |     8896027     10.83%     65.85% |    28064502     34.15%    100.00%
system.ruby.network.flits_injected::total     82179155                      
system.ruby.network.flits_received       |    45218626     55.02%     55.02% |     8896027     10.83%     65.85% |    28064500     34.15%    100.00%
system.ruby.network.flits_received::total     82179153                      
system.ruby.network.int_link_utilization     82059059                      
system.ruby.network.packet_network_latency |   226565480                       |    44470667                       |   140416059                      
system.ruby.network.packet_queueing_latency |    54244947                       |    53376188                       |    18223077                      
system.ruby.network.packets_injected     |     9065598     25.28%     25.28% |     8896027     24.80%     50.08% |    17905018     49.92%    100.00%
system.ruby.network.packets_injected::total     35866643                      
system.ruby.network.packets_received     |     9065598     25.28%     25.28% |     8896027     24.80%     50.08% |    17905017     49.92%    100.00%
system.ruby.network.packets_received::total     35866642                      
system.ruby.network.routers0.buffer_reads     41666345                      
system.ruby.network.routers0.buffer_writes     41666345                      
system.ruby.network.routers0.crossbar_activity     41666345                      
system.ruby.network.routers0.sw_input_arbiter_activity     41775790                      
system.ruby.network.routers0.sw_output_arbiter_activity     41666345                      
system.ruby.network.routers1.buffer_reads     40898175                      
system.ruby.network.routers1.buffer_writes     40898175                      
system.ruby.network.routers1.crossbar_activity     40898175                      
system.ruby.network.routers1.sw_input_arbiter_activity     40997108                      
system.ruby.network.routers1.sw_output_arbiter_activity     40898175                      
system.ruby.network.routers2.buffer_reads     41308472                      
system.ruby.network.routers2.buffer_writes     41308472                      
system.ruby.network.routers2.crossbar_activity     41308472                      
system.ruby.network.routers2.sw_input_arbiter_activity     41412017                      
system.ruby.network.routers2.sw_output_arbiter_activity     41308472                      
system.ruby.network.routers3.buffer_reads     40365221                      
system.ruby.network.routers3.buffer_writes     40365221                      
system.ruby.network.routers3.crossbar_activity     40365221                      
system.ruby.network.routers3.sw_input_arbiter_activity     40461952                      
system.ruby.network.routers3.sw_output_arbiter_activity     40365221                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    506102111                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000172                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   506102096    100.00%    100.00% |          15      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    506102111                      
system.switch_cpus0.Branches                  5967613                       # Number of branches fetched
system.switch_cpus0.committedInsts           68936919                       # Number of instructions committed
system.switch_cpus0.committedOps            119879614                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           20399835                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses              1177817                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses            5999487                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                 1173                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.014316                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses           96922093                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 3134                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.985684                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles               528378807                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      520814707.435819                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads     41839113                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes     38045145                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts      4390645                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses      39488212                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts             39488212                       # number of float instructions
system.switch_cpus0.num_fp_register_reads     72472472                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     38247406                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1198077                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      7564099.564181                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses     85141612                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts            85141612                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    179613549                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes     66480336                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           19222013                       # Number of load instructions
system.switch_cpus0.num_mem_refs             25220368                       # number of memory refs
system.switch_cpus0.num_store_insts           5998355                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass       400263      0.33%      0.33% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu         59780866     49.87%     50.20% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            9101      0.01%     50.21% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            18170      0.02%     50.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         869936      0.73%     50.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     50.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            672      0.00%     50.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     50.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     50.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     50.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     50.95% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     50.95% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          202720      0.17%     51.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     51.12% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        18910850     15.77%     66.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     66.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             456      0.00%     66.89% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc        4368567      3.64%     70.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     70.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     70.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift        203062      0.17%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd      4806181      4.01%     74.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.72% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      4453031      3.71%     78.43% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv        71366      0.06%     78.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult       564017      0.47%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     78.96% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        16482616     13.75%     92.71% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        5437150      4.54%     97.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead      2739397      2.29%     99.53% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite       561205      0.47%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         119879626                       # Class of executed instruction
system.switch_cpus1.Branches                  5879747                       # Number of branches fetched
system.switch_cpus1.committedInsts           68737434                       # Number of instructions committed
system.switch_cpus1.committedOps            119158782                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           20295228                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses              1177861                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            5892187                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 1056                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.011772                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses           96650789                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 2989                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.988228                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles               528333387                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      522114088.484643                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads     41358955                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     37859053                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts      4315300                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses      39484970                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts             39484970                       # number of float instructions
system.switch_cpus1.num_fp_register_reads     72474838                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes     38248438                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1188489                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      6219298.515357                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses     84476074                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts            84476074                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    178137226                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes     65949205                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           19117623                       # Number of load instructions
system.switch_cpus1.num_mem_refs             25008863                       # number of memory refs
system.switch_cpus1.num_store_insts           5891240                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass       338336      0.28%      0.28% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu         59331510     49.79%     50.08% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            6215      0.01%     50.08% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            18366      0.02%     50.10% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         868980      0.73%     50.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     50.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            368      0.00%     50.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     50.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     50.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     50.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     50.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     50.83% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd          202604      0.17%     51.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     51.00% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        18915790     15.87%     66.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             224      0.00%     66.87% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        4368791      3.67%     70.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     70.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     70.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift        202994      0.17%     70.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     70.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd      4807557      4.03%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      4453639      3.74%     78.48% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv        71294      0.06%     78.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult       563255      0.47%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        16380645     13.75%     92.76% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        5332155      4.47%     97.23% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead      2736978      2.30%     99.53% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite       559085      0.47%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         119158786                       # Class of executed instruction
system.switch_cpus2.Branches                  5916455                       # Number of branches fetched
system.switch_cpus2.committedInsts           68865912                       # Number of instructions committed
system.switch_cpus2.committedOps            119410993                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           20316184                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses              1177529                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            5907328                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 1057                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.017460                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses           96815669                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 2990                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.982540                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles               528379047                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      519153380.000070                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads     41580323                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     37969509                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts      4348396                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses      39490941                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts             39490941                       # number of float instructions
system.switch_cpus2.num_fp_register_reads     72485332                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     38253426                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1194026                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      9225666.999930                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses     84724728                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts            84724728                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    178573304                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     66149157                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           19138657                       # Number of load instructions
system.switch_cpus2.num_mem_refs             25044974                       # number of memory refs
system.switch_cpus2.num_store_insts           5906317                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass       340519      0.29%      0.29% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         59537656     49.86%     50.14% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            7286      0.01%     50.15% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            18947      0.02%     50.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         868754      0.73%     50.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     50.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            544      0.00%     50.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     50.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     50.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     50.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     50.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     50.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd          202632      0.17%     51.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     51.06% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        18920227     15.84%     66.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             280      0.00%     66.91% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        4369929      3.66%     70.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     70.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     70.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift        203002      0.17%     70.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     70.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     70.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     70.74% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd      4807607      4.03%     74.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      4454895      3.73%     78.50% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv        71303      0.06%     78.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.56% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult       562442      0.47%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     79.03% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        16402000     13.74%     92.76% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        5346602      4.48%     97.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead      2736657      2.29%     99.53% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite       559715      0.47%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         119410997                       # Class of executed instruction
system.switch_cpus3.Branches                  5870735                       # Number of branches fetched
system.switch_cpus3.committedInsts           68677584                       # Number of instructions committed
system.switch_cpus3.committedOps            119047112                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           20275098                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses              1177206                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            5886051                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 1065                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.017717                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses           96571588                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 3010                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.982283                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles               528379025                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      519017683.389847                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads     41319287                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     37836679                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts      4311643                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses      39454993                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts             39454993                       # number of float instructions
system.switch_cpus3.num_fp_register_reads     72415178                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     38218049                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1182331                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      9361341.610153                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses     84390704                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts            84390704                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    177955849                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes     65886122                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           19097889                       # Number of load instructions
system.switch_cpus3.num_mem_refs             24982904                       # number of memory refs
system.switch_cpus3.num_store_insts           5885015                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass       339747      0.29%      0.29% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu         59271327     49.79%     50.07% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            6895      0.01%     50.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            18836      0.02%     50.10% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd         868343      0.73%     50.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     50.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            496      0.00%     50.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     50.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     50.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     50.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     50.82% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     50.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd          202632      0.17%     51.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     51.00% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        18901878     15.88%     66.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             280      0.00%     66.87% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        4365159      3.67%     70.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     70.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     70.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift        202975      0.17%     70.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     70.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     70.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     70.71% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd      4802400      4.03%     74.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     74.74% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      4450092      3.74%     78.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv        71237      0.06%     78.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult       561915      0.47%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     79.01% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        16362106     13.74%     92.76% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        5325454      4.47%     97.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead      2735783      2.30%     99.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite       559561      0.47%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         119047116                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions           69                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           34                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 135671573.529412                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 92925223.233207                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      6194000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    328134000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           34                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 259318005501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED   4612833500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101547108157500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           59                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           29                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 161402448.275862                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 103309113.556143                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           29    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     10701000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    338338000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           29                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 259272142001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   4680671000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101547086183500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           53                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           26                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 145463519.230769                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 88430829.891897                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      1343000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    345682000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           26                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 241106352501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   3782051500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101566150592500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           44                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           22                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 141359909.136364                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 103237550.892349                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           22    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      4871500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    371070000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           22                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 260987892000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   3109918001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101546941186500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 264189523501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 264189523501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 264189523501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 264189523501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      7390720                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           7390720                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       115480                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             115480                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     27975068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             27975068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     27975068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            27975068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    115480.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000625250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             298618                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     115480                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   115480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             7260                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             7266                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             7392                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             7227                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             7184                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             7143                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             7244                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             7162                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             7293                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             7122                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            7183                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            7120                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            7193                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            7272                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            7281                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            7138                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  2398577453                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 577400000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             4563827453                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                    20770.50                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               39520.50                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                    2589                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                 2.24                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               115480                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                 111549                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   3447                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    120                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     35                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                     41                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                     43                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                     49                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     94                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     48                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     5                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       112890                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean    65.467765                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    64.678324                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev    23.414290                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127       111574     98.83%     98.83% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1132      1.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           70      0.06%     99.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           37      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639           14      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767           14      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            8      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            8      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151           33      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       112890                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               7390720                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                7390720                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                       27.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    27.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.22                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 264188083000                       # Total gap between requests
system.mem_ctrls2.avgGap                   2287738.86                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      7390720                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 27975068.435944337398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       115480                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   4563827453                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     39520.50                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                    2.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      2845662                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      2845662                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      2845662                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      2845662                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       115480                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       115480                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       115480                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       115480                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2  10511268520                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total  10511268520                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2  10511268520                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total  10511268520                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      2961142                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      2961142                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      2961142                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      2961142                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.038998                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.038998                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.038998                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.038998                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 91022.415310                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 91022.415310                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 91022.415310                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 91022.415310                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       115480                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       115480                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       115480                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       115480                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   8139833026                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   8139833026                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   8139833026                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   8139833026                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.038998                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.038998                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.038998                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.038998                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 70486.950346                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 70486.950346                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 70486.950346                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 70486.950346                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      2212100                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      2212100                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       115480                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       115480                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2  10511268520                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total  10511268520                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      2327580                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      2327580                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.049614                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.049614                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 91022.415310                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 91022.415310                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       115480                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       115480                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   8139833026                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   8139833026                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.049614                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.049614                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 70486.950346                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 70486.950346                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       633562                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       633562                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       633562                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       633562                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     86161.610803                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101546849905500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 86161.610803                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.328680                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.328680                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       115480                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          845                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       114410                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.440521                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      47493752                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      2961142                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           402067680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy           213700245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          411278280                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    20854735200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     52676094000                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy     57089710560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      131647585965                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       498.307367                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 147891621004                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF   8821800000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT 107476102497                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           403974060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy           214717305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          413248920                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    20854735200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     52625598270                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy     57132337920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      131644611675                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       498.296109                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 148004622004                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF   8821800000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT 107363101497                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      7394432                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           7394432                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       115538                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             115538                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     27989119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             27989119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3     27989119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total            27989119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    115538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000669500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             298732                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     115538                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   115538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             7184                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             7223                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             7401                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             7293                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             7266                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             7164                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             7260                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             7152                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             7325                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             7227                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            7084                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            7099                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            7212                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            7227                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            7253                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            7168                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  2380090964                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 577690000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             4546428464                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                    20600.07                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               39350.07                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                    2655                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                 2.30                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               115538                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                 111526                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   3531                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    121                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     34                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     34                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                     33                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                     42                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                     49                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     97                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     53                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       112882                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean    65.505289                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    64.706015                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev    23.453002                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127       111495     98.77%     98.77% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1210      1.07%     99.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           59      0.05%     99.90% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511           44      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639           14      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767           12      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            7      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            8      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151           33      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       112882                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               7394432                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                7394432                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                       27.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    27.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.22                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 264189416000                       # Total gap between requests
system.mem_ctrls3.avgGap                   2286601.95                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      7394432                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 27989118.955248847604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       115538                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   4546428464                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     39350.07                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                    2.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      2648137                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      2648137                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      2648137                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      2648137                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       115538                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       115538                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       115538                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       115538                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3  10496835962                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total  10496835962                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3  10496835962                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total  10496835962                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      2763675                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      2763675                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      2763675                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      2763675                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.041806                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.041806                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.041806                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.041806                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 90851.806003                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 90851.806003                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 90851.806003                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 90851.806003                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       115538                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       115538                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       115538                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       115538                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   8124249469                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   8124249469                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   8124249469                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   8124249469                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.041806                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.041806                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.041806                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.041806                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 70316.687748                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 70316.687748                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 70316.687748                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 70316.687748                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      2014705                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      2014705                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       115538                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       115538                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3  10496835962                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total  10496835962                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      2130243                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      2130243                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.054237                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.054237                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 90851.806003                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 90851.806003                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       115538                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       115538                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   8124249469                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   8124249469                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.054237                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.054237                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 70316.687748                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 70316.687748                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       633432                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       633432                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       633432                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       633432                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     86095.276698                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101546849541500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 86095.276698                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.328427                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.328427                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       115538                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          791                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       114540                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.440742                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      44334338                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      2763675                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           401382240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy           213339720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          411228300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    20854735200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     52752106350                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy     57025823520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      131658615330                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       498.349115                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 147726098754                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF   8821800000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT 107641624747                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           404602380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy           215047470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          413713020                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    20854735200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     52680029280                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy     57086640960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      131654768310                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       498.334554                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 147882094252                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF   8821800000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT 107485629249                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      7386432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           7386432                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       115413                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             115413                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     27958838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             27958838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0     27958838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            27958838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    115413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000745000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             298498                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     115413                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   115413                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             7223                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             7178                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             7381                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             7274                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             7215                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             7089                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             7254                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             7157                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             7372                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             7218                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            7091                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            7151                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            7130                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            7233                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            7276                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            7171                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  2370072723                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 577065000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             4534066473                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    20535.58                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               39285.58                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                    2625                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                 2.27                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               115413                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 111551                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   3380                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    127                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     38                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                     42                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                     50                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    104                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     47                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       112784                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    65.489573                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    64.683519                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    23.823662                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       111461     98.83%     98.83% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1140      1.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           65      0.06%     99.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           36      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           21      0.02%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767           10      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            8      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            9      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           34      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       112784                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               7386432                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                7386432                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       27.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    27.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.22                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 264189294000                       # Total gap between requests
system.mem_ctrls0.avgGap                   2289077.43                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      7386432                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 27958837.663644302636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       115413                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   4534066473                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     39285.58                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                    2.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      2881256                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      2881256                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      2881256                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      2881256                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       115413                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       115413                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       115413                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       115413                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0  10478096587                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total  10478096587                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0  10478096587                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total  10478096587                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      2996669                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      2996669                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      2996669                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      2996669                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.038514                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.038514                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.038514                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.038514                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 90787.836613                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 90787.836613                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 90787.836613                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 90787.836613                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       115413                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       115413                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       115413                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       115413                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   8108086093                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   8108086093                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   8108086093                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   8108086093                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.038514                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.038514                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.038514                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.038514                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 70252.797285                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 70252.797285                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 70252.797285                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 70252.797285                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      2246863                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      2246863                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       115413                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       115413                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0  10478096587                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total  10478096587                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      2362276                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      2362276                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.048857                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.048857                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 90787.836613                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 90787.836613                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       115413                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       115413                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   8108086093                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   8108086093                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.048857                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.048857                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 70252.797285                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 70252.797285                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       634393                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       634393                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       634393                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       634393                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     86032.350781                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101546849540500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 86032.350781                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.328187                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.328187                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       115413                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          819                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       114368                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.440266                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      48062117                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      2996669                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           401989140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           213654705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          411563880                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    20854735200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     52887332580                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     56912070240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      131681345745                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       498.435154                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 147429317250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF   8821800000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 107938406251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           403317180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           214360575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          412484940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    20854735200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     52497328890                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     57240493920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      131622720705                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       498.213248                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 148285563002                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF   8821800000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 107082160499                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      7396288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           7396288                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       115567                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             115567                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     27996144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             27996144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     27996144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            27996144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    115567.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000642000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             298784                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     115567                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   115567                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             7268                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             7239                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             7360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             7268                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             7244                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             7157                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             7203                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             7135                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             7373                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             7235                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            7175                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            7095                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            7144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            7259                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            7235                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            7177                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  2376930697                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 577835000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             4543811947                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    20567.56                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               39317.56                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                    2655                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                 2.30                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               115567                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 111642                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   3452                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    113                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     36                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     33                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     35                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                     40                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                     54                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     98                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     47                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       112912                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    65.504889                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    64.690479                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    23.939813                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       111579     98.82%     98.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1151      1.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           67      0.06%     99.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           36      0.03%     99.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           13      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           12      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           11      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            9      0.01%     99.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           34      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       112912                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               7396288                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                7396288                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       28.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    28.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.22                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.22                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 264186392000                       # Total gap between requests
system.mem_ctrls1.avgGap                   2286001.99                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      7396288                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 27996144.214901100844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       115567                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   4543811947                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     39317.56                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                    2.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      2718708                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      2718708                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      2718708                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      2718708                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       115567                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       115567                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       115567                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       115567                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1  10495666433                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total  10495666433                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1  10495666433                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total  10495666433                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      2834275                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      2834275                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      2834275                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      2834275                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.040775                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.040775                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.040775                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.040775                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 90818.888030                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 90818.888030                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 90818.888030                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 90818.888030                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       115567                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       115567                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       115567                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       115567                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   8122480439                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   8122480439                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   8122480439                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   8122480439                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.040775                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.040775                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.040775                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.040775                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 70283.735314                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 70283.735314                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 70283.735314                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 70283.735314                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      2077286                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      2077286                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       115567                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       115567                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1  10495666433                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total  10495666433                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      2192853                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      2192853                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.052702                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.052702                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 90818.888030                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 90818.888030                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       115567                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       115567                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   8122480439                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   8122480439                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.052702                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.052702                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 70283.735314                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 70283.735314                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       641422                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       641422                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       641422                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       641422                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     86107.719731                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101546849646500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 86107.719731                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.328475                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.328475                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       115567                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          813                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       114540                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.440853                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      45463967                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      2834275                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           402317580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           213836865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          411928020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    20854735200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     52870702260                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     56925912480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      131679432405                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       498.427911                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 147465444755                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF   8821800000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 107902278746                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           403874100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           214664175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          413220360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    20854735200.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     52761400770                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     57018077280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      131665971885                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       498.376961                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 147706377507                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF   8821800000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 107661345994                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  368                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 368                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1687                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1687                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          740                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total          790                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          676                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          696                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total          768                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          704                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total          750                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    4110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1580                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          338                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         2232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1485                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1500                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     7137                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 101811038996501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy              913703                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy              945700                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              434000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1189698                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy              570500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             1331000                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy              579000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              124499                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              605000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy              910703                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
