| units: 0.5 tech: gf180mcuC format: MIT
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=28196 y=12589 nfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=3672 y=8756 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=34292 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=49724 y=7909 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64500 y=10029 pfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8879 y=4466 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=25027 y=8845 nfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=44308 y=7909 pfet_03v3
x VB21 IB21 VB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=2941 y=1814 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=1634 y=8408 pfet_03v3
x VB21 OUT2_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=55088,1428 l=56 w=626 x=13338 y=8679 pfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VPD OUT2_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=13626 y=7643 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=39068 y=11089 pfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=12154 y=8679 pfet_03v3
x VB21 OUT1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD s=55088,1428 d=55088,1428 l=56 w=626 x=12442 y=7643 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=25187 y=12589 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=24227 y=11653 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=57020 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53524 y=7909 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58940 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=35572 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39548 y=8969 pfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8559 y=5002 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58300 y=11089 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=17600,576 l=56 w=200 x=9199 y=4466 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=62740 y=11089 pfet_03v3
x IBIAS4_1 IB4_1 VDD VDD s=31200,704 d=52800,1376 l=56 w=600 x=21750 y=2707 pfet_03v3
x VB21 IB21 VB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=3261 y=1814 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28996 y=7909 nfet_03v3
x a_25284_3817# a_25284_4817# a_24108_3715# VDD s=20400,604 d=20400,604 l=1000 w=200 x=25284 y=3817 ppolyf_u
x IVS_1 VSS IBIAS2_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=16054 y=2845 nfet_03v3
x IBS1 VSS IBS1 VSS s=10400,304 d=10400,304 l=200 w=200 x=10128 y=2229 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=62740 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=48764 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=59260 y=7909 pfet_03v3
x a_26012_3817# a_24836_4817# a_26012_3715# VDD s=20400,604 d=20400,604 l=1000 w=200 x=26012 y=3817 ppolyf_u
x IB4_1 VSS IB4_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=14102 y=2009 nfet_03v3
x VBIASN1 VB21 VSS VSS s=17600,576 d=10400,304 l=112 w=200 x=6512 y=1592 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=43348 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53204 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=63060 y=10029 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=7919 y=3930 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=20035 y=12589 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57980 y=8969 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=20483 y=7909 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=47324 y=10029 pfet_03v3
x IBIAS11 IBS1 VDD VDD s=70400,1776 d=41600,904 l=112 w=800 x=1941 y=3634 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=28676 y=12589 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=63060 y=7909 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=1634 y=9170 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28676 y=8845 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=49084 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=55284 y=11089 pfet_03v3
x a_n4866_5642# VIN_N1 a_n5986_5540# VDD s=20400,604 d=20400,604 l=460 w=200 x=-4865 y=5642 ppolyf_u
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34772 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=45588 y=7909 pfet_03v3
x OPAMP_C_1 VOUT_N s=1166448,12168 l=4200 w=4200 x=47728 y=1813 cap_mim_2f0_m4m5_noshield
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8239 y=3930 nfet_03v3
x VDD VDD VDD VDD d=70400,1776 l=56 w=800 x=4525 y=2374 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19395 y=9781 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39548 y=11089 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=24707 y=11653 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35092 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=43988 y=11089 pfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8719 y=4466 nfet_03v3
x a_n5706_8890# a_n5706_9350# a_n6266_8788# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5705 y=8890 ppolyf_u
x a_n4306_5642# VDD VDD VDD s=20400,604 l=460 w=200 x=-4305 y=5642 ppolyf_u
x IVS_1 VSS IVS_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=13494 y=3381 nfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=5368 y=13276 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=20483 y=12589 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=2498 y=9932 pfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=5368 y=9886 pfet_03v3
x a_n6826_5642# R7_R8_R10_C1 a_n6826_5540# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6825 y=5642 ppolyf_u
x VB41 VSS IND1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=7945 y=7666 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19875 y=7909 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28356 y=9781 nfet_03v3
x IBIAS11 VDD IBS1 VDD s=41600,904 d=41600,904 l=112 w=800 x=2157 y=3634 pfet_03v3
x VB21 OUT1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=55088,1428 l=56 w=626 x=13786 y=8679 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=19235 y=11653 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35412 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=59100 y=10029 pfet_03v3
x VB21 OUT2_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=55088,1428 l=56 w=626 x=12890 y=7643 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63540 y=10029 pfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=9039 y=4466 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28836 y=7909 nfet_03v3
x VB21 VB21 IB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=3101 y=1814 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48604 y=8969 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=54004 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=47804 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=59100 y=7909 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19555 y=8845 nfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=15876 y=9715 pfet_03v3
x IBIAS11 VBIASN1 VDD VDD s=70400,1776 d=41600,904 l=112 w=800 x=4013 y=2374 pfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4280 y=13276 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57340 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=57820 y=8969 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=1418 y=8408 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=29156 y=7909 nfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4440 y=7626 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IB5 Folded_Diff_Op_Amp_Layout_0.IB5 VB41 VSS s=10400,304 d=10400,304 l=56 w=200 x=6992 y=2229 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=25635 y=7909 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28516 y=8845 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=35572 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=45428 y=7909 pfet_03v3
x a_29734_1749# OUT1_1 OPAMP_C_1 VDD s=20400,604 d=20400,604 l=1240 w=200 x=29734 y=1749 ppolyf_u
x IB4_1 VSS IBIAS3_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=16054 y=2009 nfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=32552,730 l=56 w=626 x=16036 y=10751 pfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=16196 y=9715 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=47036 y=7909 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8559 y=3394 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=6537 y=8528 nfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=14948 y=7643 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19235 y=9781 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44788 y=10029 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=58140 y=8969 pfet_03v3
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7145 y=11114 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=54644 y=7909 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19715 y=11653 nfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=66000,1676 d=39000,854 l=56 w=750 x=3960 y=8756 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19715 y=7909 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=52800,1376 l=56 w=600 x=20195 y=11653 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63860 y=7909 pfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VND OUT1_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=13626 y=8679 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38588 y=11089 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44468 y=8969 pfet_03v3
x VB21 OUT2_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD s=55088,1428 d=55088,1428 l=56 w=626 x=12442 y=8679 pfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VPD OUT2_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=12730 y=7643 pfet_03v3
x OPAMP_C1_1 VOUT_P s=1182848,12234 l=4200 w=4200 x=33338 y=1813 cap_mim_2f0_m4m5_noshield
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=1418 y=9170 pfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4280 y=8756 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=64020 y=11089 pfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4760 y=13276 pfet_03v3
x a_n4866_8890# a_n5986_9350# VIN_P1 VDD s=20400,604 d=20400,604 l=460 w=200 x=-4865 y=8890 ppolyf_u
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=2498 y=7646 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=57820 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=53684 y=8969 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=9487 y=4466 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=37948 y=7909 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64180 y=7909 pfet_03v3
x a_n5986_5642# a_n7106_6102# a_n5986_5540# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5985 y=5642 ppolyf_u
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=33972 y=7909 pfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=32552,730 l=56 w=626 x=15716 y=9715 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=58140 y=10029 pfet_03v3
x VB31 IND1 OUT1_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=10404 y=9371 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=62580 y=10029 pfet_03v3
x a_n4306_8890# VDD VDD VDD s=20400,604 l=460 w=200 x=-4305 y=8890 ppolyf_u
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7145 y=13700 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=36180 y=8969 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IB5 VB41 Folded_Diff_Op_Amp_Layout_0.IB5 VSS s=10400,304 d=10400,304 l=56 w=200 x=6832 y=2229 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=53044 y=10029 pfet_03v3
x a_24836_1845# a_24556_2845# a_24836_1743# VDD s=20400,604 d=20400,604 l=1000 w=200 x=24836 y=1845 ppolyf_u
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7785 y=12838 nfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7625 y=11114 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38268 y=7909 pfet_03v3
x a_n6826_8890# a_n6826_9350# R_1 VDD s=20400,604 d=20400,604 l=460 w=200 x=-6825 y=8890 ppolyf_u
x a_n5426_5642# a_n6546_6102# a_n5426_5540# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5425 y=5642 ppolyf_u
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=34292 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=59708 y=10029 pfet_03v3
x VB21 IB21 VB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=3901 y=1814 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=7471 y=4466 nfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=32552,730 l=56 w=626 x=16036 y=9715 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=18787 y=10717 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=45876 y=7909 pfet_03v3
x VB31 IND1 OUT1_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=9508 y=9371 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=45268 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=47484 y=7909 pfet_03v3
x VB41 VB41 VSS VSS s=10400,304 d=10400,304 l=56 w=200 x=7152 y=2229 nfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4440 y=12146 pfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=6985 y=8528 nfet_03v3
x VB21 IB21 VDD VDD s=5200,204 d=5200,204 l=200 w=100 x=4221 y=1814 pfet_03v3
x IVS_1 VSS IVS_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=13494 y=2845 nfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=63700 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=39388 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=49724 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64500 y=11089 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=44308 y=8969 pfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4120 y=8756 pfet_03v3
x VB21 OUT1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=55088,1428 l=56 w=626 x=12890 y=8679 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58620 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58940 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53524 y=8969 pfet_03v3
x IVS_1 IVS_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=14406 y=3381 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=64020 y=7909 pfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7625 y=13700 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=33812 y=7909 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53524 y=10029 pfet_03v3
x a_26292_3817# a_26292_4817# a_26012_3715# VDD s=20400,604 d=20400,604 l=1000 w=200 x=26292 y=3817 ppolyf_u
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7465 y=10252 nfet_03v3
x a_27020_3817# a_26740_4817# a_27020_3715# VDD s=20400,604 d=20400,604 l=1000 w=200 x=27020 y=3817 ppolyf_u
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=62740 y=8969 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20790 y=1971 pfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4120 y=11016 pfet_03v3
x VB21 OUT2_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=55088,1428 l=56 w=626 x=13338 y=9715 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=59260 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=63060 y=11089 pfet_03v3
x a_n5706_9807# a_n6266_10267# a_n5706_9705# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5705 y=9807 ppolyf_u
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=12154 y=9715 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34132 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=38108 y=7909 pfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4920 y=12146 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=47324 y=11089 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=29316 y=9781 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=57180 y=10029 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=9936 y=1592 nfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8559 y=2858 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=63060 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39868 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=47324 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=64980 y=7909 pfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=15556 y=10751 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=45588 y=8969 pfet_03v3
x VB41 IPD1 VSS VSS s=50688,1328 d=29952,680 l=56 w=576 x=6825 y=8528 nfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=14948 y=8679 pfet_03v3
x a_30574_1749# OUT1_1 OPAMP_C_1 VDD s=20400,604 d=20400,604 l=1240 w=200 x=30574 y=1749 ppolyf_u
x VB31 IPD1 OUT2_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=9956 y=9371 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8772 y=9371 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35092 y=11089 pfet_03v3
x a_n5986_8890# a_n5986_9350# a_n7106_8788# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5985 y=8890 ppolyf_u
x a_n4586_5642# a_n5146_6102# a_n4866_5185# VDD s=20400,604 d=20400,604 l=460 w=200 x=-4585 y=5642 ppolyf_u
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=25027 y=11653 nfet_03v3
x a_30014_1749# OUT1_1 OPAMP_C_1 VDD s=20400,604 d=20400,604 l=1240 w=200 x=30014 y=1749 ppolyf_u
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7145 y=8528 nfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=15556 y=7643 pfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=7945 y=10252 nfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VND OUT1_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=12730 y=8679 pfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4600 y=11016 pfet_03v3
x a_n5426_8890# a_n5426_9350# a_n6546_8788# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5425 y=8890 ppolyf_u
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=59100 y=11089 pfet_03v3
x VB41 VSS VB41 VSS s=10400,304 d=10400,304 l=56 w=200 x=7952 y=2229 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8233 y=11976 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63540 y=11089 pfet_03v3
x IB4_1 VSS IB4_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=13494 y=2009 nfet_03v3
x a_n6546_5642# a_n6546_6102# R7_R8_R10_C1 VDD s=20400,604 d=20400,604 l=460 w=200 x=-6545 y=5642 ppolyf_u
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=39388 y=7909 pfet_03v3
x IBIAS4_1 IBIAS4_1 VDD VDD s=44000,1176 d=44000,1176 l=56 w=500 x=22038 y=2707 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=54004 y=11089 pfet_03v3
x VBIASN1 VBIASN1 VSS VSS s=10400,304 d=10400,304 l=112 w=200 x=8240 y=1592 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=47804 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57660 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=59100 y=8969 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20630 y=1971 pfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=12154 y=10751 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=43188 y=7909 pfet_03v3
x VB41 VSS VB41 VSS s=10400,304 d=10400,304 l=56 w=200 x=8272 y=2229 nfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4920 y=8756 pfet_03v3
x VB21 OUT1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=55088,1428 l=56 w=626 x=13786 y=9715 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=23939 y=8845 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28516 y=11653 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=48124 y=10029 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19670 y=1971 pfet_03v3
x IVS_1 IBIAS2_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=16358 y=3381 nfet_03v3
x VB31 OUT2_1 IPD1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=10244 y=10233 nfet_03v3
x VCM1 VBM1 VCD1 VSS s=17600,576 d=10400,304 l=56 w=200 x=7759 y=5538 nfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=112 w=626 x=986 y=9932 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=18787 y=12589 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64820 y=7909 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28996 y=10717 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=35572 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=45428 y=8969 pfet_03v3
x a_24108_1845# a_24108_2845# VOUT_P VDD s=20400,604 d=20400,604 l=1000 w=200 x=24108 y=1845 ppolyf_u
x VB31 VB31 IB31 VSS s=10400,304 d=10400,304 l=56 w=200 x=9472 y=1592 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=47036 y=8969 pfet_03v3
x a_n4866_9807# a_n5426_10267# a_n4866_9705# VDD s=20400,604 d=20400,604 l=460 w=200 x=-4865 y=9807 ppolyf_u
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44788 y=11089 pfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=66000,1676 d=39000,854 l=56 w=750 x=3960 y=12146 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=54644 y=8969 pfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8079 y=5538 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=6537 y=10252 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38908 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=34932 y=7909 pfet_03v3
x VB31 IPD1 OUT2_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=10404 y=7647 nfet_03v3
x a_n4306_9807# VDD VDD VDD s=20400,604 l=460 w=200 x=-4305 y=9807 ppolyf_u
x VDD VDD VDD VDD d=32552,730 l=112 w=626 x=2930 y=8408 pfet_03v3
x VB31 OUT1_1 IND1 VSS s=50688,1328 d=50688,1328 l=56 w=576 x=10692 y=10233 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63860 y=8969 pfet_03v3
x R7_R8_R10_C1 R_1 s=812668,8948 l=3040 w=3200 x=-12085 y=8385 cap_mim_2f0_m4m5_noshield
x a_n6826_9807# R11_1 a_n6826_9705# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6825 y=9807 ppolyf_u
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4760 y=9886 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=64340 y=10029 pfet_03v3
x IVS_1 IVS_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=14406 y=2845 nfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VND OUT1_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=13178 y=7643 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39228 y=7909 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20790 y=3443 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=35252 y=7909 pfet_03v3
x VB31 IPD1 OUT2_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=9508 y=7647 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48604 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=37948 y=8969 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20790 y=4179 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64180 y=8969 pfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=6985 y=10252 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=33972 y=8969 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=48444 y=7909 pfet_03v3
x VB41 VB41 VSS VSS s=10400,304 d=10400,304 l=56 w=200 x=8112 y=2229 nfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=66000,1676 l=56 w=750 x=5080 y=13276 pfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=66000,1676 l=56 w=750 x=5080 y=9886 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=43508 y=10029 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=58140 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=62292 y=7909 pfet_03v3
x a_n4586_8890# a_n4866_9705# a_n5146_8788# VDD s=20400,604 d=20400,604 l=460 w=200 x=-4585 y=8890 ppolyf_u
x VB41 VSS IPD1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=7945 y=8528 nfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VND OUT1_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=13626 y=9715 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=62580 y=11089 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19510 y=1971 pfet_03v3
x VB21 IB21 VB21 VDD s=8800,376 d=5200,204 l=56 w=100 x=1661 y=1814 pfet_03v3
x VB21 OUT2_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD s=55088,1428 d=55088,1428 l=56 w=626 x=12442 y=9715 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=29604 y=10717 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=53044 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57660 y=7909 pfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7785 y=9390 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38268 y=8969 pfet_03v3
x VB31 IB31 VB31 VSS s=10400,304 d=10400,304 l=56 w=200 x=9312 y=1592 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=29604 y=9781 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=34292 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=45588 y=10029 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=59708 y=11089 pfet_03v3
x VDD VDD VDD VDD d=32552,730 l=112 w=626 x=2930 y=9170 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20470 y=2707 pfet_03v3
x a_24556_1845# a_24556_2845# VOUT_N VDD s=20400,604 d=20400,604 l=1000 w=200 x=24556 y=1845 ppolyf_u
x VDD VDD VDD VDD d=55088,1428 l=112 w=626 x=986 y=7646 pfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7305 y=11976 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=45876 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=47484 y=8969 pfet_03v3
x VBIASN1 VSS VBIASN1 VSS s=10400,304 d=10400,304 l=112 w=200 x=8024 y=1592 nfet_03v3
x a_n6546_8890# R_1 a_n6546_8788# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6545 y=8890 ppolyf_u
x a_n5146_5642# a_n5146_6102# a_n5706_5540# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5145 y=5642 ppolyf_u
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=43988 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=56732 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64820 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=39388 y=11089 pfet_03v3
x IBIAS4_1 IB4_1 VDD VDD s=31200,704 d=52800,1376 l=56 w=600 x=21750 y=1971 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=63700 y=8969 pfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4600 y=9886 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24547 y=11653 nfet_03v3
x IBIAS11 VDD Folded_Diff_Op_Amp_Layout_0.IB5 VDD s=41600,904 d=41600,904 l=112 w=800 x=3453 y=3634 pfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=15556 y=8679 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20630 y=3443 pfet_03v3
x a_n7106_5642# a_n7106_6102# R3_R7_1 VDD s=20400,604 d=20400,604 l=460 w=200 x=-7105 y=5642 ppolyf_u
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=18787 y=8845 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58620 y=11089 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=19075 y=11653 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=24387 y=9781 nfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8879 y=5538 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=40028 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=33812 y=8969 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=22326 y=2707 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19670 y=3443 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20630 y=4179 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=64020 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53524 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=63380 y=10029 pfet_03v3
x VB31 IND1 OUT1_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=9956 y=7647 nfet_03v3
x VSS VSS VSS VSS d=10400,304 l=56 w=200 x=10096 y=1592 nfet_03v3
x a_n5986_9807# a_n6546_10267# a_n5986_9705# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5985 y=9807 ppolyf_u
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=3672 y=7626 pfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8772 y=7647 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24867 y=7909 nfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19670 y=4179 pfet_03v3
x IB4_1 IB4_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=14406 y=2009 nfet_03v3
x IVS_1 IBIAS2_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=16358 y=2845 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=47644 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=57500 y=7909 pfet_03v3
x VB21 OUT1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=55088,1428 l=56 w=626 x=13338 y=10751 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28996 y=12589 nfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=17600,576 l=56 w=200 x=9199 y=5538 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=2714 y=8408 pfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7625 y=9390 nfet_03v3
x VB21 OUT1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=55088,1428 l=56 w=626 x=12890 y=9715 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=38108 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34132 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=38108 y=8969 pfet_03v3
x a_n5426_9807# a_n5426_10267# a_n5986_9705# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5425 y=9807 ppolyf_u
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=42900 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=57180 y=11089 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20310 y=2707 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=25187 y=7909 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=64980 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39868 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=47324 y=8969 pfet_03v3
x VB41 VSS VB41 VSS s=10400,304 d=10400,304 l=56 w=200 x=8912 y=2229 nfet_03v3
x VBM1 VBM1 VDD VDD s=41600,904 d=41600,904 l=56 w=800 x=3189 y=2374 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24547 y=8845 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=43828 y=7909 pfet_03v3
x a_29286_1749# VDD VDD VDD s=20400,604 l=1240 w=200 x=29286 y=1749 ppolyf_u
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19350 y=2707 pfet_03v3
x VB21 OUT2_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=55088,1428 l=56 w=626 x=13786 y=10751 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19555 y=11653 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=25635 y=10717 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=27908 y=7909 nfet_03v3
x a_30294_1749# OUT1_1 OPAMP_C_1 VDD s=20400,604 d=20400,604 l=1240 w=200 x=30294 y=1749 ppolyf_u
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=49564 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=59420 y=10029 pfet_03v3
x a_31022_1749# VDD VDD VDD s=20400,604 l=1240 w=200 x=31022 y=1749 ppolyf_u
x VB41 VSS VB41 VSS s=10400,304 d=17600,576 l=56 w=200 x=9232 y=2229 nfet_03v3
x IVS_1 IVS_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=13798 y=3381 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44148 y=7909 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63860 y=10029 pfet_03v3
x VB21 VB21 IB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=2781 y=1814 pfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VPD OUT2_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=13178 y=8679 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=24227 y=9781 nfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8719 y=5538 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=2714 y=9170 pfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=14948 y=9715 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19510 y=3443 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=54324 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=53364 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=58780 y=7909 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS Folded_Diff_Op_Amp_Layout_0.IBIAS VDD VDD s=41600,904 d=41600,904 l=112 w=800 x=2813 y=2374 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=33812 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=39388 y=8969 pfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8399 y=5002 nfet_03v3
x a_n5146_8890# a_n5706_9350# a_n5146_8788# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5145 y=8890 ppolyf_u
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=24707 y=7909 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=29604 y=12589 nfet_03v3
x IBIAS4_1 VDD IB4_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=21590 y=2707 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19510 y=4179 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57660 y=11089 pfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=9039 y=5538 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=62580 y=7909 pfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=5368 y=12146 pfet_03v3
x a_n6266_5642# a_n6266_6102# a_n6826_5540# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6265 y=5642 ppolyf_u
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=50012 y=7909 pfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=5368 y=8756 pfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VND OUT1_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=12730 y=9715 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=35892 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=48124 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=43188 y=8969 pfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=17600,576 d=10400,304 l=56 w=200 x=7759 y=3930 nfet_03v3
x IBIAS11 Folded_Diff_Op_Amp_Layout_0.IB5 VDD VDD s=41600,904 d=41600,904 l=112 w=800 x=3237 y=3634 pfet_03v3
x VOUT_N VOUT_OPAMP_P s=780800,8800 l=3200 w=3040 x=-7598 y=11361 cap_mim_2f0_m4m5_noshield
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=14362 y=10751 pfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=55088,1428 l=56 w=626 x=16356 y=10751 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=65268 y=7909 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64820 y=8969 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=25027 y=7909 nfet_03v3
x a_n7106_8890# R11_1 a_n7106_8788# VDD s=20400,604 d=20400,604 l=460 w=200 x=-7105 y=8890 ppolyf_u
x VBM1 VDD VBM1 VDD s=41600,904 d=41600,904 l=56 w=800 x=3029 y=2374 pfet_03v3
x VB41 IND1 VSS VSS s=50688,1328 d=29952,680 l=56 w=576 x=6825 y=11976 nfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7465 y=11114 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=20195 y=9781 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=24227 y=10717 nfet_03v3
x a_23660_1845# VDD VDD VDD s=20400,604 l=1000 w=200 x=23660 y=1845 ppolyf_u
x IBIAS4_1 IB4_1 VDD VDD s=31200,704 d=52800,1376 l=56 w=600 x=21750 y=3443 pfet_03v3
x IB4_1 IBIAS3_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=16358 y=2009 nfet_03v3
x a_n5706_6559# a_n5986_7019# a_n5706_6457# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5705 y=6559 ppolyf_u
x VB21 Folded_Diff_Op_Amp_Layout_0.VPD OUT2_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=12730 y=10751 pfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8079 y=3930 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38908 y=8969 pfet_03v3
x IBIAS4_1 IB4_1 VDD VDD s=31200,704 d=52800,1376 l=56 w=600 x=21750 y=4179 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=7919 y=5002 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=34932 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=49404 y=7909 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54804 y=10029 pfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4280 y=12146 pfet_03v3
x a_n4586_9807# a_n5146_10267# a_n5426_9350# VDD s=20400,604 d=20400,604 l=460 w=200 x=-4585 y=9807 ppolyf_u
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8559 y=4466 nfet_03v3
x VB21 IB21 VB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=2621 y=1814 pfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7785 y=7666 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=28196 y=9781 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58620 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=64340 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39228 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53204 y=7909 pfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8239 y=5002 nfet_03v3
x a_n5706_4725# a_n5706_5185# a_n6266_4623# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5705 y=4725 ppolyf_u
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=35252 y=8969 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48604 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=58460 y=10029 pfet_03v3
x a_n6546_9807# a_n6546_10267# a_n7106_9705# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6545 y=9807 ppolyf_u
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=28676 y=7909 nfet_03v3
x IBIAS3_1 IBIAS3_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=21430 y=2707 pfet_03v3
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7465 y=13700 nfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=48444 y=8969 pfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=66000,1676 d=39000,854 l=56 w=750 x=3960 y=7626 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=52800,1376 l=56 w=600 x=29316 y=11653 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=43508 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=44948 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=53364 y=10029 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19395 y=8845 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=62292 y=8969 pfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=7945 y=11114 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=24707 y=10717 nfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=6224 y=2229 nfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=9487 y=5538 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=37628 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57660 y=8969 pfet_03v3
x IVS_1 IBIAS2_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=15750 y=3381 nfet_03v3
x IBIAS11 IBS1 VDD VDD s=41600,904 d=41600,904 l=112 w=800 x=2805 y=3634 pfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8233 y=12838 nfet_03v3
x a_27940_3817# VDD VDD VDD s=20400,604 l=1000 w=200 x=27940 y=3817 ppolyf_u
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=20035 y=9781 nfet_03v3
x VSS VSS VSS VSS d=10400,304 l=56 w=200 x=10736 y=1592 nfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4280 y=7626 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=28356 y=8845 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=45588 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=45268 y=7909 pfet_03v3
x a_25564_1845# a_25564_2845# a_25284_1743# VDD s=20400,604 d=20400,604 l=1000 w=200 x=25564 y=1845 ppolyf_u
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4760 y=12146 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19235 y=10717 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=25347 y=9781 nfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8399 y=3394 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8233 y=9390 nfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=32552,730 l=56 w=626 x=15396 y=10751 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=19075 y=9781 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=43988 y=8969 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=2282 y=9932 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=25635 y=12589 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=56732 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54484 y=7909 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64820 y=11089 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=7471 y=5538 nfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=3672 y=13276 pfet_03v3
x IVS_1 IVS_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=13798 y=2845 nfet_03v3
x VDD VDD VDD VDD d=5200,204 l=56 w=100 x=4525 y=1814 pfet_03v3
x a_n6266_8890# a_n6826_9350# a_n6266_8788# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6265 y=8890 ppolyf_u
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=19555 y=7909 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58940 y=10029 pfet_03v3
x IBS1 VSS Folded_Diff_Op_Amp_Layout_0.IBIAS VSS s=17600,576 d=10400,304 l=200 w=200 x=9520 y=2229 nfet_03v3
x a_n4866_6559# VOUT_OPAMP_N VOUT_OPAMP_N VDD s=20400,604 l=460 w=200 x=-4865 y=6559 ppolyf_u
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7625 y=7666 nfet_03v3
x a_n7386_5642# VDD VDD VDD s=20400,604 l=460 w=200 x=-7385 y=5642 ppolyf_u
x VB41 VSS IND1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=7945 y=13700 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=49404 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53844 y=10029 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8879 y=3930 nfet_03v3
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7785 y=10252 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=6537 y=11114 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28516 y=7909 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=40028 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=33204 y=7909 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=44308 y=10029 pfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4440 y=11016 pfet_03v3
x VB31 IND1 OUT1_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=10404 y=8509 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=1202 y=8408 pfet_03v3
x a_n4306_6559# VDD VDD VDD s=20400,604 l=460 w=200 x=-4305 y=6559 ppolyf_u
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=37788 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=63380 y=11089 pfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VND OUT1_1 VDD s=55088,1428 d=55088,1428 l=56 w=626 x=14074 y=7643 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=19235 y=8845 nfet_03v3
x a_n6826_6559# a_n7106_7019# a_n6826_6457# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6825 y=6559 ppolyf_u
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=15556 y=9715 pfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=7919 y=3394 nfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=17600,576 l=56 w=200 x=9199 y=3930 nfet_03v3
x a_n4866_4725# a_n4866_5185# a_n5426_4623# VDD s=20400,604 d=20400,604 l=460 w=200 x=-4865 y=4725 ppolyf_u
x VB31 OUT1_1 IND1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=10244 y=9371 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19715 y=10717 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28996 y=9781 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=47644 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=57500 y=8969 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IB5 Folded_Diff_Op_Amp_Layout_0.IB5 VB41 VSS s=10400,304 d=10400,304 l=56 w=200 x=6672 y=2229 nfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4120 y=7626 pfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=15876 y=10751 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=38108 y=11089 pfet_03v3
x a_27468_1845# a_27020_3715# a_26292_1743# VDD s=20400,604 d=20400,604 l=1000 w=200 x=27468 y=1845 ppolyf_u
x VB31 IND1 OUT1_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=9508 y=8509 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=20195 y=10717 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=24227 y=12589 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=28356 y=11653 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=45108 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=42900 y=11089 pfet_03v3
x VB21 VB21 IB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=3741 y=1814 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=65268 y=10029 pfet_03v3
x a_n5706_7973# a_n5706_8433# a_n5986_7871# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5705 y=7973 ppolyf_u
x a_n4306_4725# VDD VDD VDD s=20400,604 l=460 w=200 x=-4305 y=4725 ppolyf_u
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=6985 y=11114 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=20483 y=9781 nfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8239 y=3394 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=43828 y=8969 pfet_03v3
x a_26740_1845# a_25564_2845# a_26740_1743# VDD s=20400,604 d=20400,604 l=1000 w=200 x=26740 y=1845 ppolyf_u
x a_n5146_9807# a_n5146_10267# a_n5706_9705# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5145 y=9807 ppolyf_u
x a_n6826_4725# a_n6826_5185# R3_R7_1 VDD s=20400,604 d=20400,604 l=460 w=200 x=-6825 y=4725 ppolyf_u
x VB31 OUT1_1 IND1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=9348 y=9371 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=54324 y=7909 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=1850 y=9932 pfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=6537 y=13700 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=52800,1376 l=56 w=600 x=25347 y=11653 nfet_03v3
x IBIAS4_1 IBIAS4_1 VDD VDD s=44000,1176 d=44000,1176 l=56 w=500 x=22038 y=1971 pfet_03v3
x VB21 VB21 IB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=4061 y=1814 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=1202 y=9170 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=2282 y=7646 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=49564 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=59420 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63540 y=7909 pfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4920 y=11016 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44148 y=8969 pfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8719 y=3930 nfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7305 y=12838 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63860 y=11089 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19875 y=9781 nfet_03v3
x a_n7106_9807# VOUT_N a_n7106_9705# VDD s=20400,604 d=20400,604 l=460 w=200 x=-7105 y=9807 ppolyf_u
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=54324 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=58780 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64180 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=33812 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57980 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=53364 y=8969 pfet_03v3
x IB4_1 IB4_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=13798 y=2009 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=33652 y=7909 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=37628 y=7909 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=2066 y=9932 pfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=6985 y=13700 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34132 y=10029 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=48444 y=10029 pfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=9039 y=3930 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=24707 y=12589 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28836 y=11653 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28836 y=9781 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=52884 y=10029 pfet_03v3
x IVS_1 IBIAS2_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=15750 y=2845 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=62580 y=8969 pfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VPD OUT2_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=13178 y=9715 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=35892 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=43348 y=10029 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=50012 y=8969 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IB5 VB41 Folded_Diff_Op_Amp_Layout_0.IB5 VSS s=17600,576 d=10400,304 l=56 w=200 x=6512 y=2229 nfet_03v3
x VB31 OUT2_1 IPD1 VSS s=50688,1328 d=50688,1328 l=56 w=576 x=10692 y=9371 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19235 y=12589 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=65268 y=8969 pfet_03v3
x a_n7386_8890# VDD VDD VDD s=20400,604 l=460 w=200 x=-7385 y=8890 ppolyf_u
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=29156 y=9781 nfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8399 y=2858 nfet_03v3
x a_n5986_6559# a_n5986_7019# a_n6266_6457# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5985 y=6559 ppolyf_u
x VB31 IPD1 OUT2_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=9956 y=8509 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8772 y=8509 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=25635 y=9781 nfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7145 y=11976 nfet_03v3
x VB31 OUT2_1 IPD1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=9796 y=9371 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=49404 y=8969 pfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4920 y=7626 pfet_03v3
x a_n5426_6559# a_n5426_7019# a_n5706_6457# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5425 y=6559 ppolyf_u
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8772 y=10233 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54804 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=64660 y=10029 pfet_03v3
x a_n4866_7973# VOUT_OPAMP_P VOUT_OPAMP_P VDD s=20400,604 l=460 w=200 x=-4865 y=7973 ppolyf_u
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=1850 y=7646 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=55124 y=10029 pfet_03v3
x a_n5986_4725# a_n5986_5185# a_n6546_4623# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5985 y=4725 ppolyf_u
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=14948 y=10751 pfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=32552,730 l=56 w=626 x=15396 y=7643 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19715 y=9781 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=24387 y=11653 nfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=34612 y=10029 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=47036 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48924 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58620 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53204 y=8969 pfet_03v3
x R11_1 R3_R7_1 s=780800,8800 l=3040 w=3200 x=-16169 y=11588 cap_mim_2f0_m4m5_noshield
x VB41 VB41 VSS VSS s=10400,304 d=10400,304 l=56 w=200 x=7792 y=2229 nfet_03v3
x a_n4306_7973# VDD VDD VDD s=20400,604 l=460 w=200 x=-4305 y=7973 ppolyf_u
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=52800,1376 l=56 w=600 x=29316 y=8845 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=43828 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=58460 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=56732 y=7909 pfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=66000,1676 d=39000,854 l=56 w=750 x=3960 y=11016 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19715 y=12589 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8233 y=7666 nfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=7919 y=2858 nfet_03v3
x a_n6826_7973# a_n6826_8433# a_n7106_7871# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6825 y=7973 ppolyf_u
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=1634 y=9932 pfet_03v3
x a_n5426_4725# a_n5986_5185# a_n5426_4623# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5425 y=4725 ppolyf_u
x VB21 Folded_Diff_Op_Amp_Layout_0.VPD OUT2_1 VDD s=55088,1428 d=55088,1428 l=56 w=626 x=14074 y=8679 pfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=14362 y=7643 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=44948 y=8969 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20470 y=1971 pfet_03v3
x VB31 IB31 VB31 VSS s=10400,304 d=10400,304 l=56 w=200 x=8992 y=1592 nfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=9487 y=3930 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=53364 y=11089 pfet_03v3
x a_n6266_9807# a_n6266_10267# a_n6826_9705# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6265 y=9807 ppolyf_u
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4760 y=8756 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=2066 y=7646 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=20195 y=12589 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=37628 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=55572 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=47484 y=10029 pfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7625 y=11976 nfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VND OUT1_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=13178 y=10751 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=25027 y=10717 nfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8239 y=2858 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=64660 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=45268 y=8969 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=22038 y=3443 pfet_03v3
x IB4_1 IBIAS3_1 VSS VSS s=20800,504 d=20800,504 l=200 w=400 x=15750 y=2009 nfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=66000,1676 l=56 w=750 x=5080 y=8756 pfet_03v3
x a_25284_1845# a_24108_2845# a_25284_1743# VDD s=20400,604 d=20400,604 l=1000 w=200 x=25284 y=1845 ppolyf_u
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=22038 y=4179 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=7471 y=3930 nfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=66000,1676 l=56 w=750 x=5080 y=12146 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24867 y=11653 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=27908 y=11653 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=33204 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54484 y=8969 pfet_03v3
x a_26012_1845# a_26012_2845# a_24836_1743# VDD s=20400,604 d=20400,604 l=1000 w=200 x=26012 y=1845 ppolyf_u
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=38748 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=22326 y=1971 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34772 y=7909 pfet_03v3
x VB31 OUT2_1 IPD1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=10244 y=7647 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58940 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=52596 y=7909 pfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD VDD s=55088,1428 d=32552,730 l=56 w=626 x=15236 y=7643 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=40028 y=7909 pfet_03v3
x VB41 IPD1 VSS VSS s=50688,1328 d=29952,680 l=56 w=576 x=6825 y=12838 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19395 y=11653 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=23939 y=7909 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28516 y=10717 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=49404 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=47964 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=50012 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53844 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=59260 y=10029 pfet_03v3
x VB41 VSS VB41 VSS s=10400,304 d=10400,304 l=56 w=200 x=7632 y=2229 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=39068 y=7909 pfet_03v3
x a_n4586_6559# VOUT_OPAMP_N VOUT_OPAMP_N VDD s=20400,604 l=460 w=200 x=-4585 y=6559 ppolyf_u
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=33204 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35092 y=7909 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=44308 y=11089 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54164 y=10029 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20310 y=1971 pfet_03v3
x VB31 OUT2_1 IPD1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=9348 y=7647 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=33652 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=37788 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=47964 y=10029 pfet_03v3
x VB31 VB31 IB31 VSS s=10400,304 d=10400,304 l=56 w=200 x=8832 y=1592 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48284 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=38428 y=10029 pfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4600 y=8756 pfet_03v3
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7785 y=8528 nfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19350 y=1971 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=1634 y=7646 pfet_03v3
x VB31 IPD1 OUT2_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=9508 y=10233 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=10980 y=9371 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64500 y=7909 pfet_03v3
x a_n6546_6559# a_n6546_7019# a_n6826_6457# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6545 y=6559 ppolyf_u
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=45108 y=8969 pfet_03v3
x VB31 VB31 IB31 VSS s=10400,304 d=10400,304 l=56 w=200 x=9152 y=1592 nfet_03v3
x a_n5986_7973# a_n6266_8433# a_n5986_7871# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5985 y=7973 ppolyf_u
x a_n4586_4725# a_n5426_5540# a_n5146_4623# VDD s=20400,604 d=20400,604 l=460 w=200 x=-4585 y=4725 ppolyf_u
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=16196 y=10751 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=65268 y=11089 pfet_03v3
x IBS1 IBS1 VSS VSS s=10400,304 d=10400,304 l=200 w=200 x=10432 y=2229 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=54324 y=8969 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=1418 y=9932 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=19875 y=11653 nfet_03v3
x a_n5426_7973# a_n5706_8433# a_n5426_7871# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5425 y=7973 ppolyf_u
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=34612 y=7909 pfet_03v3
x VBIASN1 VSS VCD1 VSS s=10400,304 d=10400,304 l=112 w=200 x=7592 y=1592 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=37340 y=10029 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=62292 y=10029 pfet_03v3
x a_n6546_4725# a_n7106_5185# a_n6546_4623# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6545 y=4725 ppolyf_u
x VB31 IND1 OUT1_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=9956 y=10233 nfet_03v3
x VDD VDD VDD VDD d=41600,904 l=56 w=800 x=4477 y=3634 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63540 y=8969 pfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4440 y=9886 pfet_03v3
x VB31 OUT1_1 IND1 VSS s=50688,1328 d=50688,1328 l=56 w=576 x=10692 y=7647 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=47804 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=54644 y=10029 pfet_03v3
x IBIAS4_1 VDD IB4_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=21590 y=1971 pfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=32552,730 l=56 w=626 x=15396 y=8679 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20470 y=3443 pfet_03v3
x a_n7386_9807# VDD VDD VDD s=20400,604 l=460 w=200 x=-7385 y=9807 ppolyf_u
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=45108 y=10029 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38908 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64180 y=11089 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=29604 y=8845 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57980 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=37628 y=8969 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20470 y=4179 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34132 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=33652 y=8969 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=48444 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=48124 y=7909 pfet_03v3
x VB31 OUT1_1 IND1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=9796 y=7647 nfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=14362 y=8679 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=23939 y=11653 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=52884 y=11089 pfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7625 y=8528 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=59708 y=7909 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=25027 y=12589 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=29156 y=11653 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=43348 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57340 y=7909 pfet_03v3
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7785 y=11114 nfet_03v3
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7465 y=9390 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39868 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=18870 y=2707 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24547 y=10717 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=35892 y=7909 pfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=55088,1428 l=56 w=626 x=16356 y=7643 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=22326 y=3443 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20150 y=2707 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=18787 y=7909 nfet_03v3
x VB41 VB41 VSS VSS s=10400,304 d=10400,304 l=56 w=200 x=8752 y=2229 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=19075 y=10717 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=24387 y=8845 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=43668 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=22326 y=4179 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19190 y=2707 pfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=5368 y=11016 pfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=5368 y=7626 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=64660 y=11089 pfet_03v3
x IBIAS3_1 IBIAS3_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=21430 y=1971 pfet_03v3
x VDD VDD VDD VDD d=41600,904 l=56 w=800 x=4317 y=3634 pfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD VDD s=55088,1428 d=32552,730 l=56 w=626 x=15236 y=8679 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28516 y=12589 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=52884 y=7909 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=1418 y=7646 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=40316 y=7909 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=55124 y=11089 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20310 y=3443 pfet_03v3
x VB41 VB41 VSS VSS s=10400,304 d=10400,304 l=56 w=200 x=9072 y=2229 nfet_03v3
x VSS VSS VSS VSS d=35200,976 l=200 w=400 x=12758 y=3381 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=2498 y=8408 pfet_03v3
x VB31 IPD1 OUT2_1 VSS s=50688,1328 d=50688,1328 l=56 w=576 x=9060 y=9371 nfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=34612 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=47036 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48924 y=11089 pfet_03v3
x a_n5146_6559# a_n5426_7019# VOUT_OPAMP_N VDD s=20400,604 d=20400,604 l=460 w=200 x=-5145 y=6559 ppolyf_u
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=58780 y=10029 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8559 y=5538 nfet_03v3
x a_n4586_7973# VOUT_OPAMP_P VOUT_OPAMP_P VDD s=20400,604 l=460 w=200 x=-4585 y=7973 ppolyf_u
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19350 y=3443 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20310 y=4179 pfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7785 y=13700 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=43828 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=49244 y=10029 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=56732 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=53684 y=10029 pfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4280 y=11016 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24547 y=7909 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44148 y=10029 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19350 y=4179 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=37948 y=10029 pfet_03v3
x VBIASN1 VCD1 VSS VSS s=10400,304 d=10400,304 l=112 w=200 x=7376 y=1592 nfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7305 y=9390 nfet_03v3
x IVS_1 IBIAS2_1 VSS VSS s=35200,976 d=20800,504 l=200 w=400 x=15142 y=3381 nfet_03v3
x VDD VDD VDD VDD d=70400,1776 l=56 w=800 x=1365 y=2374 pfet_03v3
x a_n6546_7973# a_n6826_8433# a_n6546_7871# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6545 y=7973 ppolyf_u
x a_n7106_6559# a_n7106_7019# R7_R8_R10_C1 VDD s=20400,604 d=20400,604 l=460 w=200 x=-7105 y=6559 ppolyf_u
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35732 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=39708 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=55572 y=11089 pfet_03v3
x a_n5146_4725# a_n5706_5185# a_n5146_4623# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5145 y=4725 ppolyf_u
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=19555 y=10717 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=47484 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=37340 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=64660 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48924 y=7909 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=24227 y=8845 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=28196 y=11653 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=43508 y=7909 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=2498 y=9170 pfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VPD OUT2_1 VDD s=55088,1428 d=55088,1428 l=56 w=626 x=14074 y=9715 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19030 y=2707 pfet_03v3
x IBIAS4_1 VDD IB4_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=21590 y=3443 pfet_03v3
x a_26292_1845# a_26012_2845# a_26292_1743# VDD s=20400,604 d=20400,604 l=1000 w=200 x=26292 y=1845 ppolyf_u
x a_27020_1845# a_27020_2845# a_26740_1743# VDD s=20400,604 d=20400,604 l=1000 w=200 x=27020 y=1845 ppolyf_u
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD Folded_Diff_Op_Amp_Layout_0.IBIAS VDD s=41600,904 d=41600,904 l=112 w=800 x=2597 y=2374 pfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4120 y=13276 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=33204 y=11089 pfet_03v3
x a_n7106_4725# a_n7106_5185# VOUT_P VDD s=20400,604 d=20400,604 l=460 w=200 x=-7105 y=4725 ppolyf_u
x IBIAS4_1 VDD IB4_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=21590 y=4179 pfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=17600,576 d=10400,304 l=56 w=200 x=7759 y=5002 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34772 y=8969 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=38748 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=49244 y=7909 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=25187 y=11653 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35412 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=49724 y=10029 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=52596 y=8969 pfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8399 y=4466 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=10980 y=7647 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=40028 y=8969 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20950 y=2707 pfet_03v3
x IBS1 Folded_Diff_Op_Amp_Layout_0.IBIAS VSS VSS s=10400,304 d=10400,304 l=200 w=200 x=9824 y=2229 nfet_03v3
x VB21 VB21 IB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=2461 y=1814 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=47964 y=8969 pfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4760 y=11016 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=50012 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=44628 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=59260 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=58460 y=7909 pfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8233 y=10252 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=39068 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=53044 y=7909 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19990 y=2707 pfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8079 y=5002 nfet_03v3
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7145 y=12838 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35092 y=8969 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54164 y=11089 pfet_03v3
x IBIAS11 VDD Folded_Diff_Op_Amp_Layout_0.IB5 VDD s=41600,904 d=41600,904 l=112 w=800 x=3021 y=3634 pfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=3672 y=12146 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=52800,1376 l=56 w=600 x=20195 y=8845 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=33652 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=47964 y=11089 pfet_03v3
x IBIAS3_1 VDD IBIAS3_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=21270 y=2707 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=20035 y=11653 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48284 y=8969 pfet_03v3
x a_24836_3817# a_24836_4817# a_24556_3715# VDD s=20400,604 d=20400,604 l=1000 w=200 x=24836 y=3817 ppolyf_u
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=38428 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44788 y=7909 pfet_03v3
x VBIASN1 VCD1 VSS VSS s=10400,304 d=10400,304 l=112 w=200 x=6944 y=1592 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24547 y=12589 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28676 y=11653 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48284 y=10029 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24867 y=9781 nfet_03v3
x IVS_1 VSS IVS_1 VSS s=20800,504 d=35200,976 l=200 w=400 x=14710 y=3381 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=64500 y=8969 pfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4600 y=13276 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=43188 y=10029 pfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=7919 y=4466 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8233 y=8528 nfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=55088,1428 l=56 w=626 x=16356 y=8679 pfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=16644 y=7643 pfet_03v3
x VSS VSS VSS VSS d=10400,304 l=56 w=200 x=10576 y=1592 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=19075 y=12589 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=28196 y=8845 nfet_03v3
x IBIAS3_1 IBIAS3_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=21430 y=3443 pfet_03v3
x a_n6266_6559# a_n6546_7019# a_n6266_6457# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6265 y=6559 ppolyf_u
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=25187 y=9781 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=20483 y=11653 nfet_03v3
x IBIAS3_1 IBIAS3_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=21430 y=4179 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=34612 y=8969 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8239 y=4466 nfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7625 y=12838 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=37340 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=62292 y=11089 pfet_03v3
x OPAMP_C_1 VOUT_N s=1166448,12168 l=4200 w=4200 x=43168 y=1813 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=35200,976 l=200 w=400 x=12758 y=2845 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=29316 y=10717 nfet_03v3
x VB21 IB21 VB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=2301 y=1814 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19395 y=7909 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=47804 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=54644 y=11089 pfet_03v3
x a_n5146_7973# VOUT_OPAMP_P a_n5426_7871# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5145 y=7973 ppolyf_u
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7465 y=7666 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=27908 y=9781 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58300 y=7909 pfet_03v3
x IBIAS11 VDD IBIAS11 VDD s=41600,904 d=70400,1776 l=112 w=800 x=3669 y=2374 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=45108 y=11089 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19830 y=2707 pfet_03v3
x IBIAS11 VDD IBS1 VDD s=41600,904 d=41600,904 l=112 w=800 x=2589 y=3634 pfet_03v3
x a_n6266_4725# a_n6826_5185# a_n6266_4623# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6265 y=4725 ppolyf_u
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38908 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=48764 y=10029 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=20035 y=8845 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34452 y=10029 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=21110 y=2707 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28356 y=7909 nfet_03v3
x a_29734_3761# OUT2_1 OPAMP_C1_1 VDD s=20400,604 d=20400,604 l=1240 w=200 x=29734 y=3761 ppolyf_u
x VDD VDD VDD VDD d=32552,730 l=112 w=626 x=2930 y=9932 pfet_03v3
x VB31 OUT1_1 IND1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=10244 y=8509 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39228 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=48124 y=8969 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=52800,1376 l=56 w=600 x=25347 y=8845 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=43668 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=44628 y=7909 pfet_03v3
x a_n7106_7973# R_1 a_n7106_7871# VDD s=20400,604 d=20400,604 l=460 w=200 x=-7105 y=7973 ppolyf_u
x OUT2_1 VOUT_P VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=19075 y=8845 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=59708 y=8969 pfet_03v3
x IVS_1 IBIAS2_1 VSS VSS s=35200,976 d=20800,504 l=200 w=400 x=15142 y=2845 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=19555 y=12589 nfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=32552,730 l=56 w=626 x=15396 y=9715 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=24707 y=9781 nfet_03v3
x VCM1 VBM1 VCD1 VSS s=17600,576 d=10400,304 l=56 w=200 x=7759 y=3394 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57340 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39868 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53844 y=7909 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=62900 y=10029 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8879 y=5002 nfet_03v3
x VB31 IND1 OUT1_1 VSS s=50688,1328 d=50688,1328 l=56 w=576 x=9060 y=7647 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=35892 y=8969 pfet_03v3
x VSS VSS VSS VSS d=10400,304 l=56 w=200 x=10416 y=1592 nfet_03v3
x VB31 OUT1_1 IND1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=9348 y=8509 nfet_03v3
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7465 y=11976 nfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7305 y=10252 nfet_03v3
x VB21 IB21 VB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=3581 y=1814 pfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=14362 y=9715 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=25027 y=9781 nfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8079 y=3394 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=43668 y=8969 pfet_03v3
x VSS VSS VSS VSS d=20800,504 l=200 w=400 x=16662 y=3381 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54164 y=7909 pfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=17600,576 l=56 w=200 x=9199 y=5002 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=64980 y=10029 pfet_03v3
x VBIASN1 VSS VCD1 VSS s=10400,304 d=10400,304 l=112 w=200 x=6728 y=1592 nfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7305 y=7666 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19235 y=7909 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=34932 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=57020 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=52884 y=8969 pfet_03v3
x R11_1 R3_R7_1 s=780800,8800 l=3040 w=3200 x=-16169 y=640 cap_mim_2f0_m4m5_noshield
x VB1_1 VB1_1 VDD VDD s=41600,904 d=41600,904 l=56 w=800 x=3509 y=2374 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=40316 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=63380 y=7909 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=28996 y=8845 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=39708 y=10029 pfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8559 y=3930 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=58780 y=11089 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28356 y=10717 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=49244 y=11089 pfet_03v3
x VSS VSS VSS VSS d=35200,976 l=200 w=400 x=12758 y=2009 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=53684 y=11089 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=20483 y=8845 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=33492 y=7909 pfet_03v3
x R11_1 R3_R7_1 s=780800,8800 l=3040 w=3200 x=-12065 y=677 cap_mim_2f0_m4m5_noshield
x Folded_Diff_Op_Amp_Layout_0.IBIAS Folded_Diff_Op_Amp_Layout_0.IBIAS VDD VDD s=70400,1776 d=41600,904 l=112 w=800 x=1949 y=2374 pfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD VDD s=55088,1428 d=32552,730 l=56 w=626 x=15236 y=9715 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44148 y=11089 pfet_03v3
x R7_R8_R10_C1 R_1 s=780800,8800 l=3040 w=3200 x=-12085 y=11785 cap_mim_2f0_m4m5_noshield
x a_n7386_6559# VDD VDD VDD s=20400,604 l=460 w=200 x=-7385 y=6559 ppolyf_u
x VB31 OUT2_1 IPD1 VSS s=50688,1328 d=50688,1328 l=56 w=576 x=10692 y=8509 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=28676 y=9781 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=37948 y=11089 pfet_03v3
x OPAMP_C1_1 VOUT_P s=1182848,12234 l=4200 w=4200 x=37898 y=1813 cap_mim_2f0_m4m5_noshield
x IVS_1 VSS IVS_1 VSS s=20800,504 d=35200,976 l=200 w=400 x=14710 y=2845 nfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=7945 y=11976 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=25347 y=10717 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=33492 y=10029 pfet_03v3
x VDD VDD VDD VDD d=32552,730 l=112 w=626 x=2930 y=7646 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38268 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35732 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=39708 y=8969 pfet_03v3
x a_24108_3817# VOUT_1_1 a_24108_3715# VDD s=20400,604 d=20400,604 l=1000 w=200 x=24108 y=3817 ppolyf_u
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8719 y=5002 nfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=112 w=626 x=986 y=8408 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=37340 y=8969 pfet_03v3
x VB21 VB21 IB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=3421 y=1814 pfet_03v3
x VB31 OUT2_1 IPD1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=9348 y=10233 nfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=16644 y=8679 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=62900 y=7909 pfet_03v3
x a_n6266_7973# a_n6266_8433# a_n6546_7871# VDD s=20400,604 d=20400,604 l=460 w=200 x=-6265 y=7973 ppolyf_u
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=43508 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48924 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=59420 y=7909 pfet_03v3
x IB4_1 IBIAS3_1 VSS VSS s=35200,976 d=20800,504 l=200 w=400 x=15142 y=2009 nfet_03v3
x VB31 OUT2_1 IPD1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=9796 y=8509 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=19875 y=8845 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=57500 y=10029 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=54004 y=7909 pfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=9039 y=5002 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=2714 y=9932 pfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=3672 y=9886 pfet_03v3
x a_n7386_4725# VDD VDD VDD s=20400,604 l=460 w=200 x=-7385 y=4725 ppolyf_u
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=29316 y=12589 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=49244 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63220 y=7909 pfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4760 y=7626 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28836 y=10717 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28836 y=8845 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35412 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=49724 y=11089 pfet_03v3
x VDD VDD VDD VDD d=41600,904 l=56 w=800 x=4229 y=2374 pfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VND OUT1_1 VDD s=55088,1428 d=55088,1428 l=56 w=626 x=14074 y=10751 pfet_03v3
x VOUT_N VOUT_OPAMP_P s=780800,8800 l=3200 w=3040 x=-4198 y=11361 cap_mim_2f0_m4m5_noshield
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8879 y=3394 nfet_03v3
x VB31 OUT1_1 IND1 VSS s=50688,1328 d=29952,680 l=56 w=576 x=9796 y=10233 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=19555 y=9781 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=44628 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54484 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=58460 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=53044 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=54964 y=7909 pfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=112 w=626 x=986 y=9170 pfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=6537 y=11976 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=33972 y=10029 pfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=66000,1676 l=56 w=750 x=5080 y=11016 pfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=66000,1676 l=56 w=750 x=5080 y=7626 pfet_03v3
x VB21 OUT1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD s=55088,1428 d=55088,1428 l=56 w=626 x=12442 y=10751 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=29156 y=8845 nfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=38748 y=10029 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=25635 y=8845 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28516 y=9781 nfet_03v3
x a_30574_3761# OUT2_1 OPAMP_C1_1 VDD s=20400,604 d=20400,604 l=1240 w=200 x=30574 y=3761 ppolyf_u
x VOUT_1_1 VB1_1 VCD1 VSS s=17600,576 d=10400,304 l=56 w=200 x=7759 y=2858 nfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=17600,576 l=56 w=200 x=9199 y=3394 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48284 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44788 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=55284 y=7909 pfet_03v3
x a_24556_3817# VOUT_1_1 a_24556_3715# VDD s=20400,604 d=20400,604 l=1000 w=200 x=24556 y=3817 ppolyf_u
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=36180 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=43188 y=11089 pfet_03v3
x a_30014_3761# OUT2_1 OPAMP_C1_1 VDD s=20400,604 d=20400,604 l=1240 w=200 x=30014 y=3761 ppolyf_u
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8079 y=2858 nfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=6985 y=11976 nfet_03v3
x VB41 IPD1 VSS VSS s=50688,1328 d=29952,680 l=56 w=576 x=6825 y=10252 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19715 y=8845 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=24387 y=10717 nfet_03v3
x VB21 OUT2_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=55088,1428 l=56 w=626 x=12890 y=10751 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=42900 y=7909 pfet_03v3
x IB4_1 VSS IB4_1 VSS s=20800,504 d=35200,976 l=200 w=400 x=14710 y=2009 nfet_03v3
x VSS VSS VSS VSS d=20800,504 l=200 w=400 x=16662 y=2845 nfet_03v3
x VSS VSS VSS VSS d=10400,304 l=56 w=200 x=10736 y=2229 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=10980 y=10233 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=29316 y=7909 nfet_03v3
x R11_1 R3_R7_1 s=1622938,18037 l=3040 w=3200 x=-16169 y=4040 cap_mim_2f0_m4m5_noshield
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=9487 y=5002 nfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4600 y=7626 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=54964 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38588 y=7909 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=2714 y=7646 pfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=55088,1428 l=56 w=626 x=16356 y=9715 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=45428 y=10029 pfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8719 y=3394 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=28356 y=12589 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58300 y=8969 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54804 y=7909 pfet_03v3
x VB41 VB41 VSS VSS s=10400,304 d=10400,304 l=56 w=200 x=7472 y=2229 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34452 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=48764 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=18870 y=1971 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=7471 y=5002 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=6537 y=9390 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39228 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=49084 y=10029 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20150 y=1971 pfet_03v3
x VSS VSS VSS VSS d=35200,976 l=200 w=400 x=13190 y=3381 nfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=9039 y=3394 nfet_03v3
x a_n7386_7973# VDD VDD VDD s=20400,604 l=460 w=200 x=-7385 y=7973 ppolyf_u
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=25347 y=12589 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=43668 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=44628 y=8969 pfet_03v3
x VB31 IB31 VB31 VSS s=10400,304 d=10400,304 l=56 w=200 x=8672 y=1592 nfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=10980 y=8509 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=55124 y=7909 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=18787 y=11653 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24867 y=10717 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=27908 y=10717 nfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4440 y=8756 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=37788 y=10029 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=45876 y=10029 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19190 y=1971 pfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8233 y=11114 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53844 y=8969 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=62900 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=64340 y=7909 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19395 y=10717 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63220 y=10029 pfet_03v3
x R11_1 R3_R7_1 s=1622938,18037 l=3040 w=3200 x=-16169 y=8188 cap_mim_2f0_m4m5_noshield
x VOUT_OPAMP_N IND1 BD_1 VDD s=66000,1676 d=39000,854 l=56 w=750 x=3960 y=9886 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=28836 y=12589 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54164 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=52800,1376 l=56 w=600 x=64980 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=38428 y=7909 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34452 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=34932 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=57020 y=11089 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8879 y=2858 nfet_03v3
x a_27940_1845# VDD VDD VDD s=20400,604 l=1000 w=200 x=27940 y=1845 ppolyf_u
x VSS VSS VSS VSS d=20800,504 l=200 w=400 x=16662 y=2009 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=63380 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=39708 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=35252 y=10029 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=40316 y=10029 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=49564 y=10029 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=47644 y=7909 pfet_03v3
x VB41 VSS VB41 VSS s=10400,304 d=10400,304 l=56 w=200 x=7312 y=2229 nfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4280 y=9886 pfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=8233 y=13700 nfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44468 y=10029 pfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=17600,576 l=56 w=200 x=9199 y=2858 nfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=6985 y=9390 nfet_03v3
x VB21 Folded_Diff_Op_Amp_Layout_0.VPD OUT2_1 VDD s=55088,1428 d=32552,730 l=56 w=626 x=13626 y=10751 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=33492 y=8969 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=9487 y=3394 nfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=15876 y=7643 pfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7465 y=8528 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19875 y=10717 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=33492 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=55572 y=7909 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=63700 y=10029 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19030 y=1971 pfet_03v3
x IVS_1 VSS IBIAS2_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=15446 y=3381 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38268 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=57180 y=7909 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=24387 y=12589 nfet_03v3
x a_23660_3817# VDD VDD VDD s=20400,604 l=1000 w=200 x=23660 y=3817 ppolyf_u
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=1202 y=9932 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=62900 y=8969 pfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=16196 y=7643 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20950 y=1971 pfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4440 y=13276 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=57500 y=11089 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=54004 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=59420 y=8969 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=7471 y=3394 nfet_03v3
x VB41 VSS VB41 VSS s=10400,304 d=10400,304 l=56 w=200 x=8592 y=2229 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=29604 y=7909 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35732 y=10029 pfet_03v3
x VB31 VSS IB31 VSS s=10400,304 d=10400,304 l=112 w=200 x=8456 y=1592 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=52596 y=10029 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19990 y=1971 pfet_03v3
x R11_1 R3_R7_1 s=780800,8800 l=3040 w=3200 x=-12065 y=4077 cap_mim_2f0_m4m5_noshield
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8719 y=2858 nfet_03v3
x VDD VDD VDD VDD d=70400,1776 l=56 w=800 x=1365 y=3634 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63220 y=8969 pfet_03v3
x VB31 IPD1 OUT2_1 VSS s=50688,1328 d=50688,1328 l=56 w=576 x=9060 y=8509 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=23939 y=10717 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=44948 y=10029 pfet_03v3
x IBIAS3_1 VDD IBIAS3_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=21270 y=1971 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=18870 y=3443 pfet_03v3
x VOUT_OPAMP_P BD_1 IPD1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4120 y=9886 pfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=16644 y=9715 pfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7465 y=12838 nfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7305 y=11114 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=29156 y=10717 nfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20150 y=3443 pfet_03v3
x IBIAS11 VDD VB31 VDD s=41600,904 d=41600,904 l=112 w=800 x=3885 y=3634 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=18870 y=4179 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54484 y=11089 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=23939 y=9781 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=33972 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=54964 y=8969 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20150 y=4179 pfet_03v3
x VSS VSS VSS VSS d=35200,976 l=200 w=400 x=13190 y=2845 nfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=9039 y=2858 nfet_03v3
x VCM1 VBM1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8399 y=5538 nfet_03v3
x VB41 IND1 VSS VSS s=50688,1328 d=29952,680 l=56 w=576 x=6825 y=9390 nfet_03v3
x VOUT_P VOUT_OPAMP_N s=780800,8800 l=3200 w=3040 x=-4198 y=431 cap_mim_2f0_m4m5_noshield
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19190 y=3443 pfet_03v3
x VOUT_OPAMP_N BD_1 IND1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4120 y=12146 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=38748 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=34292 y=10029 pfet_03v3
x a_29286_3761# VDD VDD VDD s=20400,604 l=1240 w=200 x=29286 y=3761 ppolyf_u
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7305 y=8528 nfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=32552,730 l=56 w=626 x=15716 y=7643 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24867 y=12589 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=27908 y=12589 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=28996 y=11653 nfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=16644 y=10751 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=24387 y=7909 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=39068 y=10029 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19190 y=4179 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=52800,1376 d=31200,704 l=56 w=600 x=57020 y=7909 pfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4920 y=13276 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=55284 y=8969 pfet_03v3
x a_25564_3817# a_25284_4817# a_25564_3715# VDD s=20400,604 d=20400,604 l=1000 w=200 x=25564 y=3817 ppolyf_u
x IVS_1 VSS IVS_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=14102 y=3381 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=19395 y=12589 nfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7145 y=9390 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=35572 y=7909 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39548 y=7909 pfet_03v3
x a_30294_3761# OUT2_1 OPAMP_C1_1 VDD s=20400,604 d=20400,604 l=1240 w=200 x=30294 y=3761 ppolyf_u
x a_31022_3761# VDD VDD VDD s=20400,604 l=1240 w=200 x=31022 y=3761 ppolyf_u
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=36180 y=11089 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=58300 y=10029 pfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=32552,730 l=56 w=626 x=16036 y=7643 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=62740 y=10029 pfet_03v3
x VDD VDD VDD VDD d=70400,1776 l=56 w=800 x=1661 y=2374 pfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7305 y=13700 nfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=48764 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=42900 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=43348 y=7909 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=53204 y=10029 pfet_03v3
x VB41 VB41 VSS VSS s=10400,304 d=10400,304 l=56 w=200 x=8432 y=2229 nfet_03v3
x IBIAS11 VB31 VDD VDD s=41600,904 d=41600,904 l=112 w=800 x=4101 y=3634 pfet_03v3
x VDD VDD VDD VDD d=66000,1676 l=56 w=750 x=3672 y=11016 pfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=6537 y=7666 nfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19830 y=1971 pfet_03v3
x VB21 IB21 VB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=1981 y=1814 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=1202 y=7646 pfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=7945 y=12838 nfet_03v3
x VB41 IND1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7145 y=10252 nfet_03v3
x VOUT_1_1 VCD1 VB1_1 VSS s=10400,304 d=10400,304 l=56 w=200 x=7919 y=5538 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=2282 y=8408 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57980 y=7909 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=54964 y=11089 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=21110 y=1971 pfet_03v3
x VB31 IB31 VB31 VSS s=10400,304 d=17600,576 l=56 w=200 x=9632 y=1592 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38588 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=49084 y=7909 pfet_03v3
x VB31 IND1 OUT1_1 VSS s=50688,1328 d=50688,1328 l=56 w=576 x=9060 y=10233 nfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=45428 y=11089 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=52800,1376 l=56 w=600 x=55284 y=10029 pfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4600 y=12146 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34772 y=10029 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=20790 y=2707 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=54804 y=8969 pfet_03v3
x VCM1 VCD1 VBM1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8239 y=5538 nfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD VDD s=55088,1428 d=32552,730 l=56 w=626 x=15236 y=10751 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=39548 y=10029 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19030 y=3443 pfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=29604 y=11653 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=43988 y=10029 pfet_03v3
x VBIASN1 VSS VCD1 VSS s=10400,304 d=10400,304 l=112 w=200 x=7160 y=1592 nfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=9487 y=2858 nfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=19875 y=12589 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=24227 y=7909 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=28196 y=10717 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=49084 y=11089 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19030 y=4179 pfet_03v3
x VOUT_OPAMP_P IPD1 BD_1 VDD s=39000,854 d=39000,854 l=56 w=750 x=4920 y=9886 pfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=15876 y=8679 pfet_03v3
x VB21 OUT1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=55088,1428 l=56 w=626 x=13338 y=7643 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=55124 y=8969 pfet_03v3
x a_27468_3817# a_26292_4817# a_27020_2845# VDD s=20400,604 d=20400,604 l=1000 w=200 x=27468 y=3817 ppolyf_u
x IVS_1 VSS IBIAS2_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=15446 y=2845 nfet_03v3
x VDD VDD VDD VDD d=55088,1428 l=56 w=626 x=12154 y=7643 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20950 y=3443 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=37788 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35412 y=7909 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=45876 y=11089 pfet_03v3
x VBIASN1 IBIAS4_1 VSS VSS s=35200,976 d=20800,504 l=200 w=400 x=13190 y=2009 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=2282 y=9170 pfet_03v3
x IBIAS11 Folded_Diff_Op_Amp_Layout_0.IB5 VDD VDD s=41600,904 d=41600,904 l=112 w=800 x=3669 y=3634 pfet_03v3
x VSS VSS VSS VSS d=50688,1328 l=56 w=576 x=6537 y=12838 nfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7785 y=11976 nfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=7625 y=10252 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=25187 y=10717 nfet_03v3
x a_26740_3817# a_26740_4817# a_25564_3715# VDD s=20400,604 d=20400,604 l=1000 w=200 x=26740 y=3817 ppolyf_u
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19990 y=3443 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20950 y=4179 pfet_03v3
x VDD VDD VDD VDD d=8800,376 l=56 w=100 x=1365 y=1814 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS Folded_Diff_Op_Amp_Layout_0.IBIAS VDD VDD s=41600,904 d=41600,904 l=112 w=800 x=2381 y=2374 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=64340 y=8969 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=48604 y=7909 pfet_03v3
x VCM1 VBM1 VCD1 VSS s=17600,576 d=10400,304 l=56 w=200 x=7759 y=4466 nfet_03v3
x VB1_1 Folded_Diff_Op_Amp_Layout_0.VND VDD VDD s=32552,730 d=32552,730 l=56 w=626 x=16196 y=8679 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=63220 y=11089 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=7471 y=2858 nfet_03v3
x VOUT_OPAMP_N IND1 BD_1 VDD s=66000,1676 d=39000,854 l=56 w=750 x=3960 y=13276 pfet_03v3
x IBIAS3_1 VDD IBIAS3_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=21270 y=3443 pfet_03v3
x VSS VSS VSS VSS d=17600,576 l=56 w=200 x=6224 y=1592 nfet_03v3
x VB21 VB21 IB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=1821 y=1814 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19990 y=4179 pfet_03v3
x IVS_1 VSS IBIAS2_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=16054 y=3381 nfet_03v3
x VB41 VSS IPD1 VSS s=29952,680 d=29952,680 l=56 w=576 x=6985 y=7666 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=23939 y=12589 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=57340 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=57820 y=7909 pfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=7945 y=9390 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=18787 y=9781 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=38428 y=8969 pfet_03v3
x IBIAS3_1 VDD IBIAS3_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=21270 y=4179 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=1850 y=8408 pfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=32552,730 l=56 w=626 x=15716 y=10751 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=20195 y=7909 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=34452 y=8969 pfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8079 y=4466 nfet_03v3
x VDD VDD VDD VDD d=70400,1776 l=56 w=800 x=1653 y=3634 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=20035 y=10717 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=29156 y=12589 nfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=20630 y=2707 pfet_03v3
x VB21 VB21 IB21 VDD s=5200,204 d=5200,204 l=56 w=100 x=2141 y=1814 pfet_03v3
x VB41 VSS IND1 VSS s=29952,680 d=29952,680 l=56 w=576 x=6985 y=12838 nfet_03v3
x VB41 IPD1 VSS VSS s=50688,1328 d=29952,680 l=56 w=576 x=6825 y=11114 nfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=31200,704 l=56 w=600 x=28676 y=10717 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=40316 y=11089 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=49564 y=11089 pfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=47644 y=8969 pfet_03v3
x VOUT_P VOUT_OPAMP_N s=780800,8800 l=3200 w=3040 x=-7598 y=431 cap_mim_2f0_m4m5_noshield
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24867 y=8845 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=35252 y=11089 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=58140 y=7909 pfet_03v3
x IBIAS3_1 VDD IVS_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=19670 y=2707 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44468 y=11089 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=28196 y=7909 nfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=32552,730 l=56 w=626 x=15716 y=8679 pfet_03v3
x VBIASN1 VCD1 VSS VSS s=10400,304 d=10400,304 l=112 w=200 x=7808 y=1592 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=2066 y=8408 pfet_03v3
x OUT1_1 VOUT_N VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=25187 y=8845 nfet_03v3
x IBIAS2_1 VOUT_N VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=38588 y=10029 pfet_03v3
x IBIAS2_1 IBIAS2_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=44468 y=7909 pfet_03v3
x IVS_1 VSS IVS_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=14102 y=2845 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=20483 y=10717 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=55572 y=8969 pfet_03v3
x IBIAS2_1 VDD IBIAS2_1 VDD s=31200,704 d=31200,704 l=56 w=600 x=63700 y=11089 pfet_03v3
x VB21 OUT2_1 Folded_Diff_Op_Amp_Layout_0.VPD VDD s=32552,730 d=55088,1428 l=56 w=626 x=13786 y=7643 pfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=24547 y=9781 nfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS BD_1 VDD VDD s=32552,730 d=32552,730 l=112 w=626 x=1850 y=9170 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=57180 y=8969 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=64020 y=10029 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19830 y=3443 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=57820 y=10029 pfet_03v3
x IBIAS2_1 VDD VOUT_P VDD s=31200,704 d=31200,704 l=56 w=600 x=53684 y=7909 pfet_03v3
x VB1_1 VDD Folded_Diff_Op_Amp_Layout_0.VND VDD s=32552,730 d=32552,730 l=56 w=626 x=16036 y=8679 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=21110 y=3443 pfet_03v3
x VSS VSS VSS VSS d=10400,304 l=56 w=200 x=10256 y=1592 nfet_03v3
x VB41 IND1 VSS VSS s=50688,1328 d=29952,680 l=56 w=576 x=6825 y=13700 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=25635 y=11653 nfet_03v3
x VSS VSS VSS VSS d=52800,1376 l=56 w=600 x=27908 y=8845 nfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19830 y=4179 pfet_03v3
x VB41 IND1 VSS VSS s=50688,1328 d=29952,680 l=56 w=576 x=6825 y=7666 nfet_03v3
x IB4_1 VSS IBIAS3_1 VSS s=20800,504 d=20800,504 l=200 w=400 x=15446 y=2009 nfet_03v3
x a_n5706_5642# a_n6266_6102# a_n5706_5540# VDD s=20400,604 d=20400,604 l=460 w=200 x=-5705 y=5642 ppolyf_u
x VB31 IPD1 OUT2_1 VSS s=29952,680 d=50688,1328 l=56 w=576 x=10404 y=10233 nfet_03v3
x OUT2_1 VOUT_P VSS VSS s=31200,704 d=31200,704 l=56 w=600 x=20035 y=7909 nfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=36180 y=7909 pfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=21110 y=4179 pfet_03v3
x IBIAS2_1 VOUT_P VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=35732 y=11089 pfet_03v3
x VDD VDD VDD VDD d=52800,1376 l=56 w=600 x=52596 y=11089 pfet_03v3
x IBIAS11 IBS1 VDD VDD s=41600,904 d=41600,904 l=112 w=800 x=2373 y=3634 pfet_03v3
x OUT1_1 VSS VOUT_N VSS s=31200,704 d=52800,1376 l=56 w=600 x=25347 y=7909 nfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=44948 y=11089 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD BD_1 VDD s=32552,730 d=32552,730 l=112 w=626 x=2066 y=9170 pfet_03v3
x VB41 IPD1 VSS VSS s=29952,680 d=29952,680 l=56 w=576 x=7145 y=7666 nfet_03v3
x OUT1_1 VOUT_N VSS VSS s=52800,1376 d=31200,704 l=56 w=600 x=19075 y=7909 nfet_03v3
x VB1_1 VDD VB1_1 VDD s=41600,904 d=41600,904 l=56 w=800 x=3349 y=2374 pfet_03v3
x OUT2_1 VSS VOUT_P VSS s=31200,704 d=31200,704 l=56 w=600 x=24707 y=8845 nfet_03v3
x IBIAS3_1 IVS_1 VDD VDD s=31200,704 d=31200,704 l=56 w=600 x=19510 y=2707 pfet_03v3
x Folded_Diff_Op_Amp_Layout_0.IBIAS VDD Folded_Diff_Op_Amp_Layout_0.IBIAS VDD s=41600,904 d=41600,904 l=112 w=800 x=2165 y=2374 pfet_03v3
x IBIAS2_1 VDD VOUT_N VDD s=31200,704 d=31200,704 l=56 w=600 x=45268 y=10029 pfet_03v3
x VOUT_1_1 VB1_1 VCD1 VSS s=10400,304 d=10400,304 l=56 w=200 x=8399 y=3930 nfet_03v3
C VDD OUT2_1 12.2
C IPD1 OUT2_1 5.0
C VOUT_N OUT1_1 5.2
C VOUT_OPAMP_P BD_1 5.0
C VDD IBIAS4_1 3.9
C R11_1 R3_R7_1 14.1
C IND1 BD_1 9.5
C Folded_Diff_Op_Amp_Layout_0.VPD VDD 10.7
C OPAMP_C1_1 OPAMP_C_1 6.2
C VOUT_N VOUT_OPAMP_P 4.4
C VOUT_P OPAMP_C_1 6.0
C Folded_Diff_Op_Amp_Layout_0.VPD OUT2_1 5.4
C VDD IVS_1 17.6
C VB1_1 VCD1 7.6
C VDD BD_1 8.9
C IPD1 BD_1 9.3
C VBM1 VCD1 7.6
C IBIAS2_1 OPAMP_C1_1 2.8
C VDD IBIAS11 4.4
C Folded_Diff_Op_Amp_Layout_0.VND OUT1_1 6.1
C OUT1_1 IND1 4.8
C VDD VOUT_P 87.9
C VOUT_OPAMP_N BD_1 4.5
C VCM1 VOUT_1_1 2.4
C VOUT_N OPAMP_C_1 6.2
C VOUT_P IBIAS2_1 16.4
C IB21 VB21 2.0
C VB1_1 VOUT_1_1 6.8
C VDD VB1_1 9.9
C VOUT_OPAMP_N VOUT_P 5.4
C VDD VOUT_N 91.5
C VOUT_P OUT2_1 4.1
C VOUT_N IBIAS2_1 14.4
C VDD OUT1_1 8.7
C R_1 R7_R8_R10_C1 3.8
C VOUT_OPAMP_N VOUT_N 2.8
C VDD IBIAS3_1 9.7
C VDD VB21 12.7
C VOUT_N OUT2_1 7.5
C OUT1_1 OUT2_1 30.1
C VDD VOUT_OPAMP_P 9.5
C VDD Folded_Diff_Op_Amp_Layout_0.IBIAS 10.1
C VOUT_P OPAMP_C1_1 5.4
C Folded_Diff_Op_Amp_Layout_0.VND VDD 9.4
C VOUT_OPAMP_N VOUT_OPAMP_P 3.5
C VDD IND1 7.0
C VDD IB4_1 2.9
C IPD1 IND1 14.4
C VDD IBS1 2.1
C VCM1 VBM1 6.5
C IVS_1 IBIAS3_1 2.8
C VOUT_N VOUT_P 111.6
C VDD VOUT_1_1 2.3
C VB1_1 VBM1 2.6
C VDD IPD1 2.9
C VDD IBIAS2_1 142.3
C VOUT_P OUT1_1 5.7
C Folded_Diff_Op_Amp_Layout_0.VND Folded_Diff_Op_Amp_Layout_0.VPD 10.7
C VDD VOUT_OPAMP_N 10.1
C R11_1 VCM1 3.9
C OPAMP_C_10 13.6
R OPAMP_C_1 118
C OPAMP_C1_10 9.6
R OPAMP_C1_1 117
C IB4_10 9.6
R IB4_1 639
= IB4_1 Folded_Diff_Op_Amp_Layout_0.IB4
R IB31 103
= IB31 Folded_Diff_Op_Amp_Layout_0.IB3
C IVS_10 11.5
R IVS_1 2314
= IVS_1 Folded_Diff_Op_Amp_Layout_0.IVS
R IB21 245
= IB21 Folded_Diff_Op_Amp_Layout_0.IB2
C IBIAS4_10 4.8
R IBIAS4_1 1115
= IBIAS4_1 Folded_Diff_Op_Amp_Layout_0.IBIAS4
C IBIAS3_10 5.2
R IBIAS3_1 6670
= IBIAS3_1 Folded_Diff_Op_Amp_Layout_0.IBIAS3
C VBIASN10 8.0
R VBIASN1 403
= VBIASN1 Folded_Diff_Op_Amp_Layout_0.VBIASN
C IBS10 5.1
R IBS1 307
= IBS1 Folded_Diff_Op_Amp_Layout_0.IBS
R IBIAS11 1018
= IBIAS11 Folded_Diff_Op_Amp_Layout_0.IBIAS1
C VCD10 3.0
R VCD1 950
= VCD1 Folded_Diff_Op_Amp_Layout_0.VCD
C VBM10 3.5
R VBM1 844
= VBM1 Folded_Diff_Op_Amp_Layout_0.VBM
C VOUT_1_10 11.0
R VOUT_1_1 2183
= VOUT_1_1 Folded_Diff_Op_Amp_Layout_0.VOUT
C VCM10 16.3
R VCM1 2134
= VCM1 Folded_Diff_Op_Amp_Layout_0.VCM
C IBIAS2_10 32.1
R IBIAS2_1 57450
= IBIAS2_1 Folded_Diff_Op_Amp_Layout_0.IBIAS2
C VB1_10 5.5
R VB1_1 4318
= VB1_1 Folded_Diff_Op_Amp_Layout_0.VB1
C VB310 14.2
R VB31 3404
= VB31 Folded_Diff_Op_Amp_Layout_0.VB3
C VB210 6.8
R VB21 4453
= VB21 Folded_Diff_Op_Amp_Layout_0.VB2
C OUT2_10 37.6
R OUT2_1 10261
= OUT2_1 Folded_Diff_Op_Amp_Layout_0.OUT2
C OUT1_10 36.7
R OUT1_1 10334
= OUT1_1 Folded_Diff_Op_Amp_Layout_0.OUT1
C VB410 23.4
R VB41 6725
= VB41 Folded_Diff_Op_Amp_Layout_0.VB4
C VOUT_P0 98.8
R VOUT_P 8857
= VOUT_P filter_res_magic_0.VOUT_P
= VOUT_P Folded_Diff_Op_Amp_Layout_0.OUT_P
C VIN_N10 3.9
R VIN_N1 19
= VIN_N1 filter_res_magic_0.VIN_N
C R3_R7_10 11.2
R R3_R7_1 68
= R3_R7_1 filter_res_magic_0.R3_R7
C R7_R8_R10_C10 7.1
R R7_R8_R10_C1 88
= R7_R8_R10_C1 filter_res_magic_0.R7_R8_R10_C
C VIN_P10 3.8
R VIN_P1 19
= VIN_P1 filter_res_magic_0.VIN_P
C R_10 3.8
R R_1 91
C R11_10 17.1
R R11_1 54
C VOUT_N0 108.7
R VOUT_N 9246
= VOUT_N filter_res_magic_0.VOUT_N
= VOUT_N Folded_Diff_Op_Amp_Layout_0.OUT_N
C IPD10 20.2
R IPD1 2542
= IPD1 Folded_Diff_Op_Amp_Layout_0.IPD
C BD_10 3.6
R BD_1 2557
= BD_1 Folded_Diff_Op_Amp_Layout_0.BD
C IND10 19.6
R IND1 2713
= IND1 Folded_Diff_Op_Amp_Layout_0.IND
C VOUT_OPAMP_P0 12.6
R VOUT_OPAMP_P 3542
= VOUT_OPAMP_P filter_res_magic_0.VOUT_OPAMP_P
= VOUT_OPAMP_P Folded_Diff_Op_Amp_Layout_0.IN_P
C VOUT_OPAMP_N0 11.3
R VOUT_OPAMP_N 3570
= VOUT_OPAMP_N filter_res_magic_0.VOUT_OPAMP_N
= VOUT_OPAMP_N Folded_Diff_Op_Amp_Layout_0.IN_N
C VDD0 1048.1
R VDD 112960
= VDD filter_res_magic_0.VDD
= VDD Folded_Diff_Op_Amp_Layout_0.VDD
R VSS 34191
= VSS Folded_Diff_Op_Amp_Layout_0.VSS
R a_31022_1749# 2170
R a_30574_1749# 2170
R a_30294_1749# 2170
R a_30014_1749# 2170
R a_29734_1749# 2170
R a_29286_1749# 2170
R a_27940_1845# 1750
R a_27468_1845# 1750
R a_27020_1845# 1750
R a_26740_1743# 51
R a_26740_1845# 1750
R a_26292_1743# 50
R a_26292_1845# 1750
R a_26012_1845# 1750
R a_26012_2845# 51
R a_25564_1845# 1750
R a_25564_2845# 50
R a_25284_1743# 51
R a_25284_1845# 1750
R a_24836_1743# 50
R a_24836_1845# 1750
R a_24556_1845# 1750
R a_24556_2845# 51
R a_24108_1845# 1750
R a_24108_2845# 50
R a_23660_1845# 1750
R a_31022_3761# 2170
R a_30574_3761# 2170
R a_30294_3761# 2170
R a_30014_3761# 2170
R a_29734_3761# 2170
R a_29286_3761# 2170
R a_27940_3817# 1750
R a_27020_2845# 50
R a_27468_3817# 1750
R a_27020_3715# 51
R a_27020_3817# 1750
R a_26740_3817# 1750
R a_26740_4817# 51
R a_26292_3817# 1750
R a_26292_4817# 50
R a_26012_3715# 51
R a_26012_3817# 1750
R a_25564_3715# 50
R a_25564_3817# 1750
R a_25284_3817# 1750
R a_25284_4817# 51
R a_24836_3817# 1750
R a_24836_4817# 50
R a_24556_3715# 51
R a_24556_3817# 1750
R a_24108_3715# 50
R a_24108_3817# 1750
R a_23660_3817# 1750
R Folded_Diff_Op_Amp_Layout_0.IB5 393
R Folded_Diff_Op_Amp_Layout_0.VPD 1675
C Folded_Diff_Op_Amp_Layout_0.VND0 2.3
R Folded_Diff_Op_Amp_Layout_0.VND 1677
R a_n4306_4725# 805
R a_n4586_4725# 805
R a_n4866_4725# 805
R a_n5146_4623# 51
R a_n5146_4725# 805
R a_n5426_4623# 51
R a_n5426_4725# 805
R a_n5706_4725# 805
R a_n5706_5185# 51
R a_n5986_4725# 805
R a_n5986_5185# 51
R a_n6266_4623# 51
R a_n6266_4725# 805
R a_n6546_4623# 51
R a_n6546_4725# 805
R a_n6826_4725# 805
R a_n6826_5185# 51
R a_n7106_4725# 805
R a_n7106_5185# 51
R a_n7386_4725# 805
R a_n4306_5642# 805
R a_n4866_5185# 51
R a_n4586_5642# 805
R a_n4866_5642# 805
R a_n5146_5642# 805
R a_n5146_6102# 51
R a_n5426_5540# 52
R a_n5426_5642# 805
R a_n5706_5540# 51
R a_n5706_5642# 805
R a_n5986_5540# 52
R a_n5986_5642# 805
R a_n6266_5642# 805
R a_n6266_6102# 51
R a_n6546_5642# 805
R a_n6546_6102# 52
R a_n6826_5540# 51
R a_n6826_5642# 805
R a_n7106_5642# 805
R a_n7106_6102# 52
R a_n7386_5642# 805
R a_n4306_6559# 805
R a_n4586_6559# 805
R a_n4866_6559# 805
R a_n5146_6559# 805
R a_n5426_6559# 805
R a_n5426_7019# 50
R a_n5706_6457# 50
R a_n5706_6559# 805
R a_n5986_6559# 805
R a_n5986_7019# 50
R a_n6266_6457# 50
R a_n6266_6559# 805
R a_n6546_6559# 805
R a_n6546_7019# 50
R a_n6826_6457# 50
R a_n6826_6559# 805
R a_n7106_6559# 805
R a_n7106_7019# 50
R a_n7386_6559# 805
C Folded_Diff_Op_Amp_Layout_0.IBIAS0 20.4
R Folded_Diff_Op_Amp_Layout_0.IBIAS 2272
R a_n4306_7973# 805
R a_n4586_7973# 805
R a_n4866_7973# 805
R a_n5146_7973# 805
R a_n5426_7871# 50
R a_n5426_7973# 805
R a_n5706_7973# 805
R a_n5706_8433# 50
R a_n5986_7871# 50
R a_n5986_7973# 805
R a_n6266_7973# 805
R a_n6266_8433# 50
R a_n6546_7871# 50
R a_n6546_7973# 805
R a_n6826_7973# 805
R a_n6826_8433# 50
R a_n7106_7871# 50
R a_n7106_7973# 805
R a_n7386_7973# 805
R a_n4306_8890# 805
R a_n4586_8890# 805
R a_n4866_8890# 805
R a_n5146_8788# 51
R a_n5146_8890# 805
R a_n5426_8890# 805
R a_n5706_8890# 805
R a_n5706_9350# 51
R a_n5986_8890# 805
R a_n5986_9350# 52
R a_n6266_8788# 51
R a_n6266_8890# 805
R a_n6546_8788# 52
R a_n6546_8890# 805
R a_n6826_8890# 805
R a_n6826_9350# 51
R a_n7106_8788# 52
R a_n7106_8890# 805
R a_n7386_8890# 805
R a_n4306_9807# 805
R a_n5426_9350# 52
R a_n4586_9807# 805
R a_n4866_9705# 51
R a_n4866_9807# 805
R a_n5146_9807# 805
R a_n5146_10267# 51
R a_n5426_9807# 805
R a_n5426_10267# 51
R a_n5706_9705# 51
R a_n5706_9807# 805
R a_n5986_9705# 51
R a_n5986_9807# 805
R a_n6266_9807# 805
R a_n6266_10267# 51
R a_n6546_9807# 805
R a_n6546_10267# 51
R a_n6826_9705# 51
R a_n6826_9807# 805
R a_n7106_9705# 51
R a_n7106_9807# 805
R a_n7386_9807# 805
