Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Nov 21 14:25:06 2024
| Host         : ES2167 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AES_ECB_INTR_wrapper_timing_summary_routed.rpt -pb AES_ECB_INTR_wrapper_timing_summary_routed.pb -rpx AES_ECB_INTR_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_ECB_INTR_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 128 register/latch pins with no clock driven by root clock pin: AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/done_reg/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/done_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.287        0.000                      0                 5530        0.026        0.000                      0                 5530        9.020        0.000                       0                  2425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         10.287        0.000                      0                 5530        0.026        0.000                      0                 5530        9.020        0.000                       0                  2425  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.287ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa22_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 3.052ns (34.761%)  route 5.728ns (65.239%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.716     3.024    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    RAMB18_X2Y2          RAMB18E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa22_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.478 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa22_reg/DOBDO[3]
                         net (fo=5, routed)           2.456     7.934    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa21_sub[3]
    SLICE_X10Y7          LUT4 (Prop_lut4_I0_O)        0.146     8.080 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa00_reg_i_72/O
                         net (fo=5, routed)           1.278     9.358    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa00_reg_i_72_n_0
    SLICE_X9Y5           LUT5 (Prop_lut5_I0_O)        0.328     9.686 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_20/O
                         net (fo=2, routed)           0.953    10.639    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_20_n_0
    SLICE_X14Y6          LUT5 (Prop_lut5_I2_O)        0.124    10.763 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_2/O
                         net (fo=1, routed)           1.041    11.804    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_2_n_0
    RAMB18_X1Y4          RAMB18E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.537    22.729    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    RAMB18_X1Y4          RAMB18E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg/CLKARDCLK
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.091    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                         -11.804    
  -------------------------------------------------------------------
                         slack                                 10.287    

Slack (MET) :             10.437ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa31_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 2.826ns (32.586%)  route 5.846ns (67.414%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.030ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.722     3.030    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPBDOP[1])
                                                      2.454     5.484 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/DOPBDOP[1]
                         net (fo=4, routed)           2.398     7.883    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0_n_74
    SLICE_X26Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.007 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_34/O
                         net (fo=14, routed)          1.404     9.411    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_34_n_0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124     9.535 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_40/O
                         net (fo=2, routed)           0.802    10.337    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_40_n_0
    SLICE_X22Y4          LUT6 (Prop_lut6_I3_O)        0.124    10.461 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa31_reg_i_12/O
                         net (fo=1, routed)           1.242    11.703    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa31_reg_i_12_n_0
    RAMB18_X0Y1          RAMB18E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa31_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.550    22.742    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    RAMB18_X0Y1          RAMB18E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa31_reg/CLKBWRCLK
                         clock pessimism              0.265    23.007    
                         clock uncertainty           -0.302    22.705    
    RAMB18_X0Y1          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    22.139    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa31_reg
  -------------------------------------------------------------------
                         required time                         22.139    
                         arrival time                         -11.703    
  -------------------------------------------------------------------
                         slack                                 10.437    

Slack (MET) :             10.441ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa22_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.626ns  (logic 2.826ns (32.763%)  route 5.800ns (67.237%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 22.729 - 20.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.716     3.024    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    RAMB18_X2Y2          RAMB18E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa22_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y2          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.478 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa22_reg/DOBDO[6]
                         net (fo=4, routed)           2.627     8.106    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa21_sub[6]
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.124     8.230 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa00_reg_i_78/O
                         net (fo=4, routed)           0.796     9.026    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa00_reg_i_78_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.124     9.150 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa00_reg_i_43/O
                         net (fo=4, routed)           0.890    10.040    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa00_reg_i_43_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I2_O)        0.124    10.164 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_3/O
                         net (fo=1, routed)           1.486    11.650    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg_i_3_n_0
    RAMB18_X1Y4          RAMB18E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.537    22.729    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    RAMB18_X1Y4          RAMB18E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg/CLKARDCLK
                         clock pessimism              0.230    22.959    
                         clock uncertainty           -0.302    22.657    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    22.091    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa11_reg
  -------------------------------------------------------------------
                         required time                         22.091    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                 10.441    

Slack (MET) :             10.513ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 1.940ns (22.240%)  route 6.783ns (77.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.765     3.073    AES_ECB_INTR_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.019     6.426    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.550 r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.882     7.432    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.582 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=48, routed)          3.351    10.933    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.332    11.265 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.531    11.796    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X25Y10         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.493    22.686    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y10         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.130    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X25Y10         FDRE (Setup_fdre_C_CE)      -0.205    22.308    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         22.308    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                 10.513    

Slack (MET) :             10.513ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 1.940ns (22.240%)  route 6.783ns (77.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.765     3.073    AES_ECB_INTR_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.019     6.426    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.550 r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.882     7.432    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.582 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=48, routed)          3.351    10.933    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.332    11.265 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.531    11.796    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X25Y10         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.493    22.686    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y10         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                         clock pessimism              0.130    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X25Y10         FDRE (Setup_fdre_C_CE)      -0.205    22.308    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                         22.308    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                 10.513    

Slack (MET) :             10.513ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 1.940ns (22.240%)  route 6.783ns (77.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.765     3.073    AES_ECB_INTR_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.019     6.426    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.550 r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.882     7.432    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.582 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=48, routed)          3.351    10.933    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.332    11.265 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.531    11.796    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X25Y10         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.493    22.686    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y10         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.130    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X25Y10         FDRE (Setup_fdre_C_CE)      -0.205    22.308    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         22.308    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                 10.513    

Slack (MET) :             10.513ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 1.940ns (22.240%)  route 6.783ns (77.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 22.685 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.765     3.073    AES_ECB_INTR_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.019     6.426    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.550 r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.882     7.432    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.582 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=48, routed)          3.351    10.933    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.332    11.265 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.531    11.796    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X25Y10         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.493    22.686    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y10         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                         clock pessimism              0.130    22.815    
                         clock uncertainty           -0.302    22.513    
    SLICE_X25Y10         FDRE (Setup_fdre_C_CE)      -0.205    22.308    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         22.308    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                 10.513    

Slack (MET) :             10.597ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 1.940ns (22.362%)  route 6.736ns (77.638%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.765     3.073    AES_ECB_INTR_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.019     6.426    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.550 r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.882     7.432    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.582 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=48, routed)          3.351    10.933    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.332    11.265 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.483    11.748    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X24Y8          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.494    22.687    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y8          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.130    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X24Y8          FDRE (Setup_fdre_C_CE)      -0.169    22.345    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 10.597    

Slack (MET) :             10.597ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 1.940ns (22.362%)  route 6.736ns (77.638%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.765     3.073    AES_ECB_INTR_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.019     6.426    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.550 r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.882     7.432    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.582 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=48, routed)          3.351    10.933    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.332    11.265 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.483    11.748    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X24Y8          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.494    22.687    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y8          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.130    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X24Y8          FDRE (Setup_fdre_C_CE)      -0.169    22.345    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 10.597    

Slack (MET) :             10.597ns  (required time - arrival time)
  Source:                 AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.676ns  (logic 1.940ns (22.362%)  route 6.736ns (77.638%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.686ns = ( 22.687 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.765     3.073    AES_ECB_INTR_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           2.019     6.426    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X10Y39         LUT5 (Prop_lut5_I1_O)        0.124     6.550 r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=5, routed)           0.882     7.432    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT4 (Prop_lut4_I3_O)        0.150     7.582 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=48, routed)          3.351    10.933    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X25Y10         LUT6 (Prop_lut6_I0_O)        0.332    11.265 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.483    11.748    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X24Y8          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    21.192 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        1.494    22.687    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y8          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.130    22.816    
                         clock uncertainty           -0.302    22.514    
    SLICE_X24Y8          FDRE (Setup_fdre_C_CE)      -0.169    22.345    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.345    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 10.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/dcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.800%)  route 0.172ns (45.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.560     0.901    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    SLICE_X20Y5          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/dcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y5          FDRE (Prop_fdre_C_Q)         0.164     1.065 f  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/dcnt_reg[2]/Q
                         net (fo=5, routed)           0.172     1.237    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/dcnt__0[2]
    SLICE_X22Y5          LUT5 (Prop_lut5_I2_O)        0.045     1.282 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/done_i_1/O
                         net (fo=1, routed)           0.000     1.282    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/done_i_1_n_0
    SLICE_X22Y5          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.828     1.198    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    SLICE_X22Y5          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/done_reg/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y5          FDRE (Hold_fdre_C_D)         0.092     1.256    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/done_reg
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.227ns (57.609%)  route 0.167ns (42.391%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.582     0.923    AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.167     1.218    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X1Y49          LUT4 (Prop_lut4_I3_O)        0.099     1.317 r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.317    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y49          FDRE                                         r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.852     1.222    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y49          FDRE                                         r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.781%)  route 0.211ns (56.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.556     0.897    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y13         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y13         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q
                         net (fo=2, routed)           0.211     1.271    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[127]_0[23]
    SLICE_X25Y12         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.824     1.194    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    SLICE_X25Y12         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[23]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X25Y12         FDRE (Hold_fdre_C_D)         0.070     1.230    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.948%)  route 0.227ns (52.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.565     0.906    AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X6Y50          FDRE                                         r  AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 f  AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[35]/Q
                         net (fo=26, routed)          0.227     1.296    AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[61]_0[35]
    SLICE_X8Y47          LUT4 (Prop_lut4_I1_O)        0.045     1.341 r  AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.341    AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]_0[6]
    SLICE_X8Y47          FDRE                                         r  AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.835     1.205    AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y47          FDRE                                         r  AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X8Y47          FDRE (Hold_fdre_C_D)         0.120     1.296    AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/u0/w_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.487%)  route 0.128ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.565     0.906    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/u0/s00_axi_aclk
    SLICE_X7Y8           FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/u0/w_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/u0/w_reg[1][3]/Q
                         net (fo=4, routed)           0.128     1.174    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/wk1[3]
    RAMB36_X0Y1          RAMB36E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.876     1.246    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/CLKBWRCLK
                         clock pessimism             -0.281     0.965    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.120    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.801%)  route 0.253ns (64.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.552     0.893    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y19         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/slv_reg2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y19         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/slv_reg2_reg[18]/Q
                         net (fo=2, routed)           0.253     1.286    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[127]_0[82]
    SLICE_X21Y21         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.818     1.188    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    SLICE_X21Y21         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[82]/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y21         FDRE (Hold_fdre_C_D)         0.070     1.224    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/text_in_r_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/slv_reg13_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.270ns (63.151%)  route 0.158ns (36.849%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.550     0.891    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y22         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/slv_reg13_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y22         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/slv_reg13_reg[22]/Q
                         net (fo=1, routed)           0.158     1.189    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/slv_reg13[22]
    SLICE_X25Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.234 r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/axi_rdata[22]_i_7/O
                         net (fo=1, routed)           0.000     1.234    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/axi_rdata_reg[22]_0
    SLICE_X25Y23         MUXF7 (Prop_muxf7_I1_O)      0.065     1.299 r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/axi_rdata_reg[22]_i_3/O
                         net (fo=1, routed)           0.000     1.299    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/axi_rdata_reg[22]_i_3_n_0
    SLICE_X25Y23         MUXF8 (Prop_muxf8_I1_O)      0.019     1.318 r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.318    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X25Y23         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.813     1.183    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y23         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.034     1.149    
    SLICE_X25Y23         FDRE (Hold_fdre_C_D)         0.105     1.254    AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/u0/w_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.514%)  route 0.138ns (49.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.565     0.906    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/u0/s00_axi_aclk
    SLICE_X7Y9           FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/u0/w_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     1.047 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/u0/w_reg[0][3]/Q
                         net (fo=5, routed)           0.138     1.185    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/wk0[3]
    RAMB36_X0Y1          RAMB36E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.876     1.246    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/s00_axi_aclk
    RAMB36_X0Y1          RAMB36E1                                     r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/CLKBWRCLK
                         clock pessimism             -0.281     0.965    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.155     1.120    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.269ns (57.801%)  route 0.196ns (42.199%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.558     0.899    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y10         FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y10         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg12_reg[26]/Q
                         net (fo=1, routed)           0.196     1.236    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/slv_reg12__0[26]
    SLICE_X20Y7          LUT6 (Prop_lut6_I5_O)        0.045     1.281 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/axi_rdata[26]_i_7/O
                         net (fo=1, routed)           0.000     1.281    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/axi_rdata_reg[26]_0
    SLICE_X20Y7          MUXF7 (Prop_muxf7_I1_O)      0.064     1.345 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/axi_rdata_reg[26]_i_3/O
                         net (fo=1, routed)           0.000     1.345    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/axi_rdata_reg[26]_i_3_n_0
    SLICE_X20Y7          MUXF8 (Prop_muxf8_I1_O)      0.019     1.364 r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.000     1.364    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X20Y7          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.829     1.199    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y7          FDRE                                         r  AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y7          FDRE (Hold_fdre_C_D)         0.134     1.299    AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.579     0.920    AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X5Y32          FDRE                                         r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141     1.061 r  AES_ECB_INTR_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.056     1.116    AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X4Y32          SRLC32E                                      r  AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    AES_ECB_INTR_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  AES_ECB_INTR_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2425, routed)        0.845     1.215    AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y32          SRLC32E                                      r  AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.282     0.933    
    SLICE_X4Y32          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.050    AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { AES_ECB_INTR_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1   AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y1   AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1   AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1   AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/kb_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y10  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/sa12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y10  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/sa12_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y5   AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa20_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y5   AES_ECB_INTR_i/AES_ECB_INTR_DEC_0/inst/AES_ECB_INTR_DEC_v1_0_S00_AXI_inst/my_aes/my_aes/sa20_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/sa20_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y10  AES_ECB_INTR_i/AES_ECB_INTR_0/inst/AES_ECB_INTR_v1_0_S00_AXI_inst/my_aes/my_aes/sa20_reg/CLKBWRCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y45  AES_ECB_INTR_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y33   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y32   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y32   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y33   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y33   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y34   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y34   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y32   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y33   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y45  AES_ECB_INTR_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y33   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y33   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y34   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y34   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y33   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y34   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y34   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X8Y33   AES_ECB_INTR_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y45  AES_ECB_INTR_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK



