git clone --depth 1 --no-tags https://github.com/ibread/ibread.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55758833
git clone --depth 1 --no-tags https://github.com/umutozturk95/Morse_Verilog_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49495776
git clone --depth 1 --no-tags https://github.com/hesitateYU/cobaltmips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49372102
git clone --depth 1 --no-tags https://github.com/expoed/dvrk_eth1394.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48110522
git clone --depth 1 --no-tags https://github.com/HackLinux/Nexys4DDR_DMA_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48934487
git clone --depth 1 --no-tags https://github.com/priyakapadia/Break-the-Bricks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48398442
git clone --depth 1 --no-tags https://github.com/boehmerst/tta_fu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48883178
git clone --depth 1 --no-tags https://github.com/b1ackturtle/DE0_Lesson.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48683869
git clone --depth 1 --no-tags https://github.com/liuyikcheng/EnahncedProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48615165
git clone --depth 1 --no-tags https://github.com/JKN0/deep-protoboard-leds7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48277969
git clone --depth 1 --no-tags https://github.com/ljhcage/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48378612
git clone --depth 1 --no-tags https://github.com/Jesus89/verilog-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50366303
git clone --depth 1 --no-tags https://github.com/hammashamzah/lsicontest-timHAF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49695747
git clone --depth 1 --no-tags https://github.com/ysx001/Verilog-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55873934
git clone --depth 1 --no-tags https://github.com/JerryBuilds/ProjectAmadeus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55384541
git clone --depth 1 --no-tags https://github.com/monmon4/co_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48158333
git clone --depth 1 --no-tags https://github.com/cavapoo2/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56806408
git clone --depth 1 --no-tags https://github.com/birdeclipse/yqiu21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52336518
git clone --depth 1 --no-tags https://github.com/greengie/single-cycle-mip-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52623101
git clone --depth 1 --no-tags https://github.com/yaya0805/The_Romance_Between_Ghost_and_Numbers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53594725
git clone --depth 1 --no-tags https://github.com/zhudhjen/ComputerSystemArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53583389
git clone --depth 1 --no-tags https://github.com/KuangRD/VerilogHDL_Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53208051
git clone --depth 1 --no-tags https://github.com/dartelvis/SistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53520430
git clone --depth 1 --no-tags https://github.com/Owlisen/z3sdram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53810156
git clone --depth 1 --no-tags https://github.com/firdoussaleheen/virtualdisplay.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54678824
git clone --depth 1 --no-tags https://github.com/marcwww/MIPS_48INSTRUCTIONS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54089429
git clone --depth 1 --no-tags https://github.com/manasdeb/EE249-submission.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54353267
git clone --depth 1 --no-tags https://github.com/anaamansari/BM_AWGN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54365602
git clone --depth 1 --no-tags https://github.com/jialinding/ee180lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52178342
git clone --depth 1 --no-tags https://github.com/godthem90/ts7500-px4-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53732642
git clone --depth 1 --no-tags https://github.com/lyndseyp/ir_development.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54059732
git clone --depth 1 --no-tags https://github.com/johnarso/proy_2_grupo_1_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54761041
git clone --depth 1 --no-tags https://github.com/astenson/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54759299
git clone --depth 1 --no-tags https://github.com/ta1hia/ece342.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49760908
git clone --depth 1 --no-tags https://github.com/jnaputi253/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55559125
git clone --depth 1 --no-tags https://github.com/yunheL/cs564.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55466109
git clone --depth 1 --no-tags https://github.com/nikhilmarda/SOC_ECE_540_Proj_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56930803
git clone --depth 1 --no-tags https://github.com/jigangujs/key_pulse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56071231
git clone --depth 1 --no-tags https://github.com/Corey-Maler/29-VGA-display-a-rectangular.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51265485
git clone --depth 1 --no-tags https://github.com/KarolosLykos/logicdesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51412771
git clone --depth 1 --no-tags https://github.com/ykgr08/Proyecto-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54248989
git clone --depth 1 --no-tags https://github.com/ahmedm3/ECE351.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55835762
git clone --depth 1 --no-tags https://github.com/MauDantas/SistemasDigitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56261419
git clone --depth 1 --no-tags https://github.com/engineal/ECE354.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50524294
git clone --depth 1 --no-tags https://github.com/4KalePook/OurNoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50570690
git clone --depth 1 --no-tags https://github.com/Tianqi0616/mp1_release.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50691666
git clone --depth 1 --no-tags https://github.com/ivdone/ECE260B_PJ1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50067082
git clone --depth 1 --no-tags https://github.com/gkarasth/Homeworks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49517781
git clone --depth 1 --no-tags https://github.com/Kixantrix/EE-475-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49543140
git clone --depth 1 --no-tags https://github.com/osafune/max10_config_updater.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50126279
git clone --depth 1 --no-tags https://github.com/SanghunLee-anu/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50189050
git clone --depth 1 --no-tags https://github.com/jessehui/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50803432
git clone --depth 1 --no-tags https://github.com/tgauth/Zafar-s-Doomsday-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48160047
git clone --depth 1 --no-tags https://github.com/JeffryQF/Proyecto_De_Graduacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47559579
git clone --depth 1 --no-tags https://github.com/milkschen/LZSS_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48990537
git clone --depth 1 --no-tags https://github.com/ac4466/UCLA-CSM152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48308430
git clone --depth 1 --no-tags https://github.com/Fab-z4qx/mips_cpu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49784140
git clone --depth 1 --no-tags https://github.com/bpeynetti/362Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50077079
git clone --depth 1 --no-tags https://github.com/aftabn/CPEN311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50156215
git clone --depth 1 --no-tags https://github.com/FrederickLemuel/RVP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50412573
git clone --depth 1 --no-tags https://github.com/phillipjphry/konami-ice-stick.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50371643
git clone --depth 1 --no-tags https://github.com/caseyokane/480Files.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52136319
git clone --depth 1 --no-tags https://github.com/barkbaek/counter-fifo-timer-bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52349017
git clone --depth 1 --no-tags https://github.com/ilovaca/ece342_inclass.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51004653
git clone --depth 1 --no-tags https://github.com/samuelraymond23/PHONEBOOK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53309105
git clone --depth 1 --no-tags https://github.com/craigrmccown/cs3220-project4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56098969
git clone --depth 1 --no-tags https://github.com/kosuke86/four-color-problem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56423758
git clone --depth 1 --no-tags https://github.com/chriscanal/examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55555193
git clone --depth 1 --no-tags https://github.com/rifatcakir/simpleCPU_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56540146
git clone --depth 1 --no-tags https://github.com/nikv96/Five-Staged-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55502093
git clone --depth 1 --no-tags https://github.com/okaydemir/verilog-decoder-mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/56014829
git clone --depth 1 --no-tags https://github.com/kudos2Shef/pipelined-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/55902777
git clone --depth 1 --no-tags https://github.com/tba109/tmc_firmware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50678590
git clone --depth 1 --no-tags https://github.com/rocwet/EE_371.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49222659
git clone --depth 1 --no-tags https://github.com/cepowell/MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49912784
git clone --depth 1 --no-tags https://github.com/arnavmittal/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51413292
git clone --depth 1 --no-tags https://github.com/barry963/ViterbiDecoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/51112867
git clone --depth 1 --no-tags https://github.com/IngenicC/orpsocv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53825622
git clone --depth 1 --no-tags https://github.com/jcallejat/proy_1_grupo_4_sem_1_2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53995561
git clone --depth 1 --no-tags https://github.com/jialejiahi/fpga_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54037050
git clone --depth 1 --no-tags https://github.com/dantudose/codingground.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/52880379
git clone --depth 1 --no-tags https://github.com/changeyourname/cpu-Cortex_M0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48869022
git clone --depth 1 --no-tags https://github.com/preethikandhalu/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54453595
git clone --depth 1 --no-tags https://github.com/Marcoslz22/Primer-Proyecto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53971783
git clone --depth 1 --no-tags https://github.com/Catanio/sistemas-digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53534696
git clone --depth 1 --no-tags https://github.com/nikhil2316/FPGAWorkingMIPSARCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53491222
git clone --depth 1 --no-tags https://github.com/abstractmachines/verilog-shift-register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54956026
git clone --depth 1 --no-tags https://github.com/mortal123/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54956240
git clone --depth 1 --no-tags https://github.com/pakhotin/tmb_fw_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54750993
git clone --depth 1 --no-tags https://github.com/ssk1328/lc3b-isa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/54737759
git clone --depth 1 --no-tags https://github.com/rsmookler/pipelined-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/48071398
git clone --depth 1 --no-tags https://github.com/anewage/LogicDesign_FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49570601
git clone --depth 1 --no-tags https://github.com/ntorresh/Solucion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47721748
git clone --depth 1 --no-tags https://github.com/veronica0512/2015Autumn_Logic-Design-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/47915145
git clone --depth 1 --no-tags https://github.com/hesitateYU/pipelined-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49371864
git clone --depth 1 --no-tags https://github.com/xiangyuzhang/Camouflage-tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/49156922
git clone --depth 1 --no-tags https://github.com/xshangyong/camera2monitor2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53143724
git clone --depth 1 --no-tags https://github.com/ypei92/mip32_pipelined_diffbulb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50544392
git clone --depth 1 --no-tags https://github.com/gussmith23/TrafficLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/50883156
git clone --depth 1 --no-tags https://github.com/Ocram55/proy_1_grupo_9_sem_1_2016_Oviedo_ySandoval.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/53357795
