
Elisa3ECE6970.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000144  00800200  00004a04  00004a98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00004a04  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000024c  00800344  00800344  00004bdc  2**0
                  ALLOC
  3 .debug_aranges 000002c0  00000000  00000000  00004bdc  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00001205  00000000  00000000  00004e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000039a0  00000000  00000000  000060a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001678  00000000  00000000  00009a41  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00003f0a  00000000  00000000  0000b0b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000860  00000000  00000000  0000efc4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00001104  00000000  00000000  0000f824  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d1a  00000000  00000000  00010928  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000050  00000000  00000000  00011642  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 be 00 	jmp	0x17c	; 0x17c <__ctors_end>
       4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
       c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      10:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      14:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      18:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      1c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      20:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      24:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      28:	0c 94 c3 05 	jmp	0xb86	; 0xb86 <__vector_10>
      2c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      30:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      34:	0c 94 f7 05 	jmp	0xbee	; 0xbee <__vector_13>
      38:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      3c:	0c 94 e2 1c 	jmp	0x39c4	; 0x39c4 <__vector_15>
      40:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      44:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      48:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      4c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      50:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      54:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      58:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      5c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      60:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      64:	0c 94 8d 1c 	jmp	0x391a	; 0x391a <__vector_25>
      68:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      6c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      70:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      74:	0c 94 64 01 	jmp	0x2c8	; 0x2c8 <__vector_29>
      78:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      7c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      80:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__vector_32>
      84:	0c 94 79 10 	jmp	0x20f2	; 0x20f2 <__vector_33>
      88:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      8c:	0c 94 e0 0f 	jmp	0x1fc0	; 0x1fc0 <__vector_35>
      90:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      94:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      98:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      9c:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      a8:	0c 94 b4 0f 	jmp	0x1f68	; 0x1f68 <__vector_42>
      ac:	0c 94 ca 0f 	jmp	0x1f94	; 0x1f94 <__vector_43>
      b0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      b4:	0c 94 27 0f 	jmp	0x1e4e	; 0x1e4e <__vector_45>
      b8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      bc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      c8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      cc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d4:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      d8:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      dc:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e0:	0c 94 df 00 	jmp	0x1be	; 0x1be <__bad_interrupt>
      e4:	1a 08       	sbc	r1, r10
      e6:	e8 07       	cpc	r30, r24
      e8:	30 07       	cpc	r19, r16
      ea:	d8 07       	cpc	r29, r24
      ec:	be 07       	cpc	r27, r30
      ee:	27 07       	cpc	r18, r23
      f0:	9d 07       	cpc	r25, r29
      f2:	06 08       	sbc	r0, r6
      f4:	5e 07       	cpc	r21, r30
      f6:	f8 07       	cpc	r31, r24
      f8:	86 08       	sbc	r8, r6
      fa:	86 08       	sbc	r8, r6
      fc:	86 08       	sbc	r8, r6
      fe:	86 08       	sbc	r8, r6
     100:	86 08       	sbc	r8, r6
     102:	86 08       	sbc	r8, r6
     104:	5d 08       	sbc	r5, r13
     106:	61 08       	sbc	r6, r1
     108:	86 08       	sbc	r8, r6
     10a:	86 08       	sbc	r8, r6
     10c:	86 08       	sbc	r8, r6
     10e:	86 08       	sbc	r8, r6
     110:	86 08       	sbc	r8, r6
     112:	86 08       	sbc	r8, r6
     114:	86 08       	sbc	r8, r6
     116:	86 08       	sbc	r8, r6
     118:	86 08       	sbc	r8, r6
     11a:	86 08       	sbc	r8, r6
     11c:	86 08       	sbc	r8, r6
     11e:	86 08       	sbc	r8, r6
     120:	5e 07       	cpc	r21, r30
     122:	30 07       	cpc	r19, r16
     124:	7f 08       	sbc	r7, r15
     126:	77 08       	sbc	r7, r7
     128:	86 08       	sbc	r8, r6
     12a:	86 08       	sbc	r8, r6
     12c:	86 08       	sbc	r8, r6
     12e:	86 08       	sbc	r8, r6
     130:	86 08       	sbc	r8, r6
     132:	86 08       	sbc	r8, r6
     134:	86 08       	sbc	r8, r6
     136:	86 08       	sbc	r8, r6
     138:	86 08       	sbc	r8, r6
     13a:	86 08       	sbc	r8, r6
     13c:	86 08       	sbc	r8, r6
     13e:	86 08       	sbc	r8, r6
     140:	be 07       	cpc	r27, r30
     142:	9d 07       	cpc	r25, r29
     144:	86 08       	sbc	r8, r6
     146:	86 08       	sbc	r8, r6
     148:	1a 08       	sbc	r1, r10
     14a:	27 07       	cpc	r18, r23
     14c:	64 08       	sbc	r6, r4
     14e:	08 4a       	sbci	r16, 0xA8	; 168
     150:	d7 3b       	cpi	r29, 0xB7	; 183
     152:	3b ce       	rjmp	.-906    	; 0xfffffdca <__eeprom_end+0xff7efdca>
     154:	01 6e       	ori	r16, 0xE1	; 225
     156:	84 bc       	out	0x24, r8	; 36
     158:	bf fd       	.word	0xfdbf	; ????
     15a:	c1 2f       	mov	r28, r17
     15c:	3d 6c       	ori	r19, 0xCD	; 205
     15e:	74 31       	cpi	r23, 0x14	; 20
     160:	9a bd       	out	0x2a, r25	; 42
     162:	56 83       	std	Z+6, r21	; 0x06
     164:	3d da       	rcall	.-2950   	; 0xfffff5e0 <__eeprom_end+0xff7ef5e0>
     166:	3d 00       	.word	0x003d	; ????
     168:	c7 7f       	andi	r28, 0xF7	; 247
     16a:	11 be       	out	0x31, r1	; 49
     16c:	d9 e4       	ldi	r29, 0x49	; 73
     16e:	bb 4c       	sbci	r27, 0xCB	; 203
     170:	3e 91       	ld	r19, -X
     172:	6b aa       	std	Y+51, r6	; 0x33
     174:	aa be       	out	0x3a, r10	; 58
     176:	00 00       	nop
     178:	00 80       	ld	r0, Z
     17a:	3f 00       	.word	0x003f	; ????

0000017c <__ctors_end>:
     17c:	11 24       	eor	r1, r1
     17e:	1f be       	out	0x3f, r1	; 63
     180:	cf ef       	ldi	r28, 0xFF	; 255
     182:	d1 e2       	ldi	r29, 0x21	; 33
     184:	de bf       	out	0x3e, r29	; 62
     186:	cd bf       	out	0x3d, r28	; 61
     188:	00 e0       	ldi	r16, 0x00	; 0
     18a:	0c bf       	out	0x3c, r16	; 60

0000018c <__do_copy_data>:
     18c:	13 e0       	ldi	r17, 0x03	; 3
     18e:	a0 e0       	ldi	r26, 0x00	; 0
     190:	b2 e0       	ldi	r27, 0x02	; 2
     192:	e4 e0       	ldi	r30, 0x04	; 4
     194:	fa e4       	ldi	r31, 0x4A	; 74
     196:	00 e0       	ldi	r16, 0x00	; 0
     198:	0b bf       	out	0x3b, r16	; 59
     19a:	02 c0       	rjmp	.+4      	; 0x1a0 <__do_copy_data+0x14>
     19c:	07 90       	elpm	r0, Z+
     19e:	0d 92       	st	X+, r0
     1a0:	a4 34       	cpi	r26, 0x44	; 68
     1a2:	b1 07       	cpc	r27, r17
     1a4:	d9 f7       	brne	.-10     	; 0x19c <__do_copy_data+0x10>

000001a6 <__do_clear_bss>:
     1a6:	15 e0       	ldi	r17, 0x05	; 5
     1a8:	a4 e4       	ldi	r26, 0x44	; 68
     1aa:	b3 e0       	ldi	r27, 0x03	; 3
     1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <.do_clear_bss_start>

000001ae <.do_clear_bss_loop>:
     1ae:	1d 92       	st	X+, r1

000001b0 <.do_clear_bss_start>:
     1b0:	a0 39       	cpi	r26, 0x90	; 144
     1b2:	b1 07       	cpc	r27, r17
     1b4:	e1 f7       	brne	.-8      	; 0x1ae <.do_clear_bss_loop>
     1b6:	0e 94 e1 00 	call	0x1c2	; 0x1c2 <main>
     1ba:	0c 94 00 25 	jmp	0x4a00	; 0x4a00 <_exit>

000001be <__bad_interrupt>:
     1be:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001c2 <main>:

/*-----header files for ECE6970 Project ------*/ 
#include "movement.h"
#include "mapping.h"

int main(void) {
     1c2:	0f 93       	push	r16
     1c4:	1f 93       	push	r17
//	initAdc();
	initPeripherals();
     1c6:	0e 94 f9 1c 	call	0x39f2	; 0x39f2 <initPeripherals>
	calibrateSensors();
     1ca:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <calibrateSensors>

	initBehaviors();
     1ce:	0e 94 a0 05 	call	0xb40	; 0xb40 <initBehaviors>
	initUsart0();	
     1d2:	0e 94 24 1c 	call	0x3848	; 0x3848 <initUsart0>

	startTime = getTime100MicroSec();

	disableObstacleAvoidance();
	disableCliffAvoidance();
*/	GREEN_LED0_OFF;
     1d6:	80 91 0b 01 	lds	r24, 0x010B
     1da:	81 60       	ori	r24, 0x01	; 1
     1dc:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED1_OFF;
     1e0:	80 91 0b 01 	lds	r24, 0x010B
     1e4:	82 60       	ori	r24, 0x02	; 2
     1e6:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED2_OFF;
     1ea:	80 91 0b 01 	lds	r24, 0x010B
     1ee:	84 60       	ori	r24, 0x04	; 4
     1f0:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED3_OFF;
     1f4:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
     1f6:	80 91 0b 01 	lds	r24, 0x010B
     1fa:	80 61       	ori	r24, 0x10	; 16
     1fc:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED5_OFF;
     200:	80 91 0b 01 	lds	r24, 0x010B
     204:	80 62       	ori	r24, 0x20	; 32
     206:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED6_OFF;
     20a:	80 91 0b 01 	lds	r24, 0x010B
     20e:	80 64       	ori	r24, 0x40	; 64
     210:	80 93 0b 01 	sts	0x010B, r24
	GREEN_LED7_OFF; 
     214:	80 91 0b 01 	lds	r24, 0x010B
     218:	80 68       	ori	r24, 0x80	; 128
     21a:	80 93 0b 01 	sts	0x010B, r24
	
	*/


		//for(int i=0; i<12; i++) {
		int tempProxResult = proximityResult[9] + 0x30;
     21e:	00 91 91 03 	lds	r16, 0x0391
     222:	10 91 92 03 	lds	r17, 0x0392
     226:	00 5d       	subi	r16, 0xD0	; 208
     228:	1f 4f       	sbci	r17, 0xFF	; 255
									usart0Transmit(tempProxResult&0xFF,1);
     22a:	80 2f       	mov	r24, r16
     22c:	61 e0       	ldi	r22, 0x01	; 1
     22e:	0e 94 55 1c 	call	0x38aa	; 0x38aa <usart0Transmit>
									usart0Transmit(tempProxResult>>8,1);
     232:	01 2f       	mov	r16, r17
     234:	11 0f       	add	r17, r17
     236:	11 0b       	sbc	r17, r17
     238:	80 2f       	mov	r24, r16
     23a:	61 e0       	ldi	r22, 0x01	; 1
     23c:	0e 94 55 1c 	call	0x38aa	; 0x38aa <usart0Transmit>
									//usart0Transmit(proximityValue[i*2]&0xFF,1);
									//usart0Transmit(proximityValue[i*2]>>8,1);
		//						}
		int temp = proxUpdated + 0x30;	;
		 usart0Transmit(1,1);
     240:	81 e0       	ldi	r24, 0x01	; 1
     242:	61 e0       	ldi	r22, 0x01	; 1
     244:	0e 94 55 1c 	call	0x38aa	; 0x38aa <usart0Transmit>

		if(proximityResult[6] < 312){
     248:	80 91 8b 03 	lds	r24, 0x038B
     24c:	90 91 8c 03 	lds	r25, 0x038C
     250:	88 53       	subi	r24, 0x38	; 56
     252:	91 40       	sbci	r25, 0x01	; 1
     254:	24 f4       	brge	.+8      	; 0x25e <main+0x9c>
			GREEN_LED6_ON; 
     256:	80 91 0b 01 	lds	r24, 0x010B
     25a:	8f 7b       	andi	r24, 0xBF	; 191
     25c:	03 c0       	rjmp	.+6      	; 0x264 <main+0xa2>
		}
		else {
			GREEN_LED6_OFF;
     25e:	80 91 0b 01 	lds	r24, 0x010B
     262:	80 64       	ori	r24, 0x40	; 64
     264:	80 93 0b 01 	sts	0x010B, r24
		}

		if (proximityResult[9] < 600 ) {
     268:	80 91 91 03 	lds	r24, 0x0391
     26c:	90 91 92 03 	lds	r25, 0x0392
     270:	88 55       	subi	r24, 0x58	; 88
     272:	92 40       	sbci	r25, 0x02	; 2
     274:	24 f4       	brge	.+8      	; 0x27e <main+0xbc>
			GREEN_LED4_OFF;
     276:	80 91 0b 01 	lds	r24, 0x010B
     27a:	80 61       	ori	r24, 0x10	; 16
     27c:	ce cf       	rjmp	.-100    	; 0x21a <main+0x58>
		}
		else {
			GREEN_LED4_ON;
     27e:	80 91 0b 01 	lds	r24, 0x010B
     282:	8f 7e       	andi	r24, 0xEF	; 239
     284:	ca cf       	rjmp	.-108    	; 0x21a <main+0x58>

00000286 <initAdc>:
	// ADMUX  -----> REFS1	REFS0	 ADLAR	MUX4	MUX3 	 MUX2	MUX1	MUX0
	// default		 0		0		 0		0		0		 0		0		0
	// ADCSRB -----> -		ACME	 - 		- 		MUX5 	 ADTS2 	ADTS1 	ADTS0
	// default		 0		0		 0		0		0		 0		0		0

	ADCSRA = 0;
     286:	ea e7       	ldi	r30, 0x7A	; 122
     288:	f0 e0       	ldi	r31, 0x00	; 0
     28a:	10 82       	st	Z, r1
	ADCSRB = 0;
     28c:	2b e7       	ldi	r18, 0x7B	; 123
     28e:	30 e0       	ldi	r19, 0x00	; 0
     290:	d9 01       	movw	r26, r18
     292:	1c 92       	st	X, r1
	ADMUX = 0;
     294:	ac e7       	ldi	r26, 0x7C	; 124
     296:	b0 e0       	ldi	r27, 0x00	; 0
     298:	1c 92       	st	X, r1

	ADCSRA |= (1 << ADPS2) | (1 << ADPS1);	// 1/64 prescaler => 8 MHz/64=125 KHz => Tad (adc clock)
     29a:	80 81       	ld	r24, Z
     29c:	86 60       	ori	r24, 0x06	; 6
     29e:	80 83       	st	Z, r24
											// one sample need 13 Tad in free running mode, so interrupt 
											// frequency is 125/13=9.6 KHz (104 us between adc interrupts)
	ADMUX |= (1 << REFS0); 	// voltage reference to AVCC (external)
     2a0:	8c 91       	ld	r24, X
     2a2:	80 64       	ori	r24, 0x40	; 64
     2a4:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADATE); // auto-trigger mode: the new sampling is started just after the last one is completed
     2a6:	80 81       	ld	r24, Z
     2a8:	80 62       	ori	r24, 0x20	; 32
     2aa:	80 83       	st	Z, r24
	ADCSRB &= 0xF8;			// for safety...ADTS2:0 in ADCSRB should be already set to free running by default (0b000)
     2ac:	d9 01       	movw	r26, r18
     2ae:	8c 91       	ld	r24, X
     2b0:	88 7f       	andi	r24, 0xF8	; 248
     2b2:	8c 93       	st	X, r24
	ADCSRA |= (1 << ADIE);	// enable interrupt on conversion completion
     2b4:	80 81       	ld	r24, Z
     2b6:	88 60       	ori	r24, 0x08	; 8
     2b8:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADEN);	// enable ADC
     2ba:	80 81       	ld	r24, Z
     2bc:	80 68       	ori	r24, 0x80	; 128
     2be:	80 83       	st	Z, r24
	ADCSRA |= (1 << ADSC);	// start first conversion (start from channel 0)
     2c0:	80 81       	ld	r24, Z
     2c2:	80 64       	ori	r24, 0x40	; 64
     2c4:	80 83       	st	Z, r24

}
     2c6:	08 95       	ret

000002c8 <__vector_29>:

ISR(ADC_vect) {
     2c8:	1f 92       	push	r1
     2ca:	0f 92       	push	r0
     2cc:	0f b6       	in	r0, 0x3f	; 63
     2ce:	0f 92       	push	r0
     2d0:	0b b6       	in	r0, 0x3b	; 59
     2d2:	0f 92       	push	r0
     2d4:	11 24       	eor	r1, r1
     2d6:	1f 93       	push	r17
     2d8:	2f 93       	push	r18
     2da:	3f 93       	push	r19
     2dc:	4f 93       	push	r20
     2de:	5f 93       	push	r21
     2e0:	6f 93       	push	r22
     2e2:	7f 93       	push	r23
     2e4:	8f 93       	push	r24
     2e6:	9f 93       	push	r25
     2e8:	af 93       	push	r26
     2ea:	bf 93       	push	r27
     2ec:	ef 93       	push	r30
     2ee:	ff 93       	push	r31
	// channel 15:    active phase when going forward: motor left current; passive phase when going backward: motor left velocity


	//LED_BLUE_ON;

	clockTick++;				// this variable is used as base time for timed processes/functions (e,g, delay); 
     2f0:	80 91 56 05 	lds	r24, 0x0556
     2f4:	90 91 57 05 	lds	r25, 0x0557
     2f8:	a0 91 58 05 	lds	r26, 0x0558
     2fc:	b0 91 59 05 	lds	r27, 0x0559
     300:	01 96       	adiw	r24, 0x01	; 1
     302:	a1 1d       	adc	r26, r1
     304:	b1 1d       	adc	r27, r1
     306:	80 93 56 05 	sts	0x0556, r24
     30a:	90 93 57 05 	sts	0x0557, r25
     30e:	a0 93 58 05 	sts	0x0558, r26
     312:	b0 93 59 05 	sts	0x0559, r27
								// resolution of 104 us based on adc interrupts

	int value = ADCL;			// get the sample; low byte must be read first!!
     316:	80 91 78 00 	lds	r24, 0x0078
     31a:	48 2f       	mov	r20, r24
     31c:	50 e0       	ldi	r21, 0x00	; 0
	value = (ADCH<<8) | value;
     31e:	20 91 79 00 	lds	r18, 0x0079
     322:	92 2f       	mov	r25, r18
     324:	80 e0       	ldi	r24, 0x00	; 0
     326:	48 2b       	or	r20, r24
     328:	59 2b       	or	r21, r25
	// prox1 passive phase | ...
	// motor left and motor right indicate either the sampling of the current consumption or 
	// the velocity respectively for the left and right motor; discrimination between the 
	// current and velocity is done in the motors timers interrupts in which is flagged the pwm 
	// phase (active=>current or passive=>velocity) of the motors
	switch(adcSaveDataTo) {
     32a:	80 91 df 03 	lds	r24, 0x03DF
     32e:	82 30       	cpi	r24, 0x02	; 2
     330:	09 f4       	brne	.+2      	; 0x334 <__vector_29+0x6c>
     332:	f4 c0       	rjmp	.+488    	; 0x51c <__vector_29+0x254>
     334:	83 30       	cpi	r24, 0x03	; 3
     336:	30 f4       	brcc	.+12     	; 0x344 <__vector_29+0x7c>
     338:	88 23       	and	r24, r24
     33a:	59 f0       	breq	.+22     	; 0x352 <__vector_29+0x8a>
     33c:	81 30       	cpi	r24, 0x01	; 1
     33e:	09 f0       	breq	.+2      	; 0x342 <__vector_29+0x7a>
     340:	3f c1       	rjmp	.+638    	; 0x5c0 <__vector_29+0x2f8>
     342:	df c0       	rjmp	.+446    	; 0x502 <__vector_29+0x23a>
     344:	83 30       	cpi	r24, 0x03	; 3
     346:	09 f4       	brne	.+2      	; 0x34a <__vector_29+0x82>
     348:	0b c1       	rjmp	.+534    	; 0x560 <__vector_29+0x298>
     34a:	84 30       	cpi	r24, 0x04	; 4
     34c:	09 f0       	breq	.+2      	; 0x350 <__vector_29+0x88>
     34e:	38 c1       	rjmp	.+624    	; 0x5c0 <__vector_29+0x2f8>
     350:	14 c1       	rjmp	.+552    	; 0x57a <__vector_29+0x2b2>

		case SAVE_TO_PROX:
			if(currentProx==14 && measBattery==2) {		// about every 2 seconds the battery level is sampled; both
     352:	10 91 4a 03 	lds	r17, 0x034A
     356:	1e 30       	cpi	r17, 0x0E	; 14
     358:	61 f4       	brne	.+24     	; 0x372 <__vector_29+0xaa>
     35a:	80 91 e5 03 	lds	r24, 0x03E5
     35e:	82 30       	cpi	r24, 0x02	; 2
     360:	41 f4       	brne	.+16     	; 0x372 <__vector_29+0xaa>
				batteryLevel = value;					// the proximity 7 and battery are connected to the same adc channel
     362:	50 93 e4 03 	sts	0x03E4, r21
     366:	40 93 e3 03 	sts	0x03E3, r20
				measBattery = 0;
     36a:	10 92 e5 03 	sts	0x03E5, r1
				SENS_ENABLE_OFF;						// the adc channel is connected to proximity
     36e:	46 98       	cbi	0x08, 6	; 8
     370:	08 c0       	rjmp	.+16     	; 0x382 <__vector_29+0xba>
			} else {
				proximityValue[currentProx] = value;	// even indexes contain ambient values; odd indexes contains "reflected" values
     372:	e1 2f       	mov	r30, r17
     374:	f0 e0       	ldi	r31, 0x00	; 0
     376:	ee 0f       	add	r30, r30
     378:	ff 1f       	adc	r31, r31
     37a:	e1 5b       	subi	r30, 0xB1	; 177
     37c:	fc 4f       	sbci	r31, 0xFC	; 252
     37e:	51 83       	std	Z+1, r21	; 0x01
     380:	40 83       	st	Z, r20
			}

			if(currentProx & 0x01) {
     382:	a1 2f       	mov	r26, r17
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	10 ff       	sbrs	r17, 0
     388:	af c0       	rjmp	.+350    	; 0x4e8 <__vector_29+0x220>
				proximityResult[currentProx>>1] = proximityValue[currentProx-1] - proximityValue[currentProx] - proximityOffset[currentProx>>1];	// ambient - (ambient+reflected) - offset
     38a:	aa 0f       	add	r26, r26
     38c:	bb 1f       	adc	r27, r27
     38e:	fd 01       	movw	r30, r26
     390:	e3 5b       	subi	r30, 0xB3	; 179
     392:	fc 4f       	sbci	r31, 0xFC	; 252
     394:	20 81       	ld	r18, Z
     396:	31 81       	ldd	r19, Z+1	; 0x01
     398:	a1 5b       	subi	r26, 0xB1	; 177
     39a:	bc 4f       	sbci	r27, 0xFC	; 252
     39c:	4d 91       	ld	r20, X+
     39e:	5c 91       	ld	r21, X
     3a0:	81 2f       	mov	r24, r17
     3a2:	86 95       	lsr	r24
     3a4:	68 2f       	mov	r22, r24
     3a6:	70 e0       	ldi	r23, 0x00	; 0
     3a8:	24 1b       	sub	r18, r20
     3aa:	35 0b       	sbc	r19, r21
     3ac:	ab 01       	movw	r20, r22
     3ae:	44 0f       	add	r20, r20
     3b0:	55 1f       	adc	r21, r21
     3b2:	fa 01       	movw	r30, r20
     3b4:	e9 56       	subi	r30, 0x69	; 105
     3b6:	fc 4f       	sbci	r31, 0xFC	; 252
     3b8:	80 81       	ld	r24, Z
     3ba:	91 81       	ldd	r25, Z+1	; 0x01
     3bc:	28 1b       	sub	r18, r24
     3be:	39 0b       	sbc	r19, r25
     3c0:	fa 01       	movw	r30, r20
     3c2:	e1 58       	subi	r30, 0x81	; 129
     3c4:	fc 4f       	sbci	r31, 0xFC	; 252
     3c6:	31 83       	std	Z+1, r19	; 0x01
     3c8:	20 83       	st	Z, r18
				if(proximityResult[currentProx>>1] < 0) {
     3ca:	37 ff       	sbrs	r19, 7
     3cc:	02 c0       	rjmp	.+4      	; 0x3d2 <__vector_29+0x10a>
					proximityResult[currentProx>>1] = 0;
     3ce:	11 82       	std	Z+1, r1	; 0x01
     3d0:	10 82       	st	Z, r1
				}
				if(proximityResult[currentProx>>1] > 1024) {
     3d2:	fb 01       	movw	r30, r22
     3d4:	ee 0f       	add	r30, r30
     3d6:	ff 1f       	adc	r31, r31
     3d8:	e1 58       	subi	r30, 0x81	; 129
     3da:	fc 4f       	sbci	r31, 0xFC	; 252
     3dc:	80 81       	ld	r24, Z
     3de:	91 81       	ldd	r25, Z+1	; 0x01
     3e0:	81 50       	subi	r24, 0x01	; 1
     3e2:	94 40       	sbci	r25, 0x04	; 4
     3e4:	24 f0       	brlt	.+8      	; 0x3ee <__vector_29+0x126>
					proximityResult[currentProx>>1] = 1024;
     3e6:	80 e0       	ldi	r24, 0x00	; 0
     3e8:	94 e0       	ldi	r25, 0x04	; 4
     3ea:	91 83       	std	Z+1, r25	; 0x01
     3ec:	80 83       	st	Z, r24
				// 1) from 0 to PHASE1: y = x (where x = proximity value9
				// 2) from PHASE1 to PHASE2: y = x/2 + 30
				// 3) from PHASE2 to PHASE3: y = x/4 + 75
				// 4) from PHASE3 upwards: y = x/8 + 127.5
				// The linearized values are used for the obstacles avoidance.
				if(currentProx < 16) {	// only for proximity (not ground sensors)
     3ee:	10 31       	cpi	r17, 0x10	; 16
     3f0:	e8 f5       	brcc	.+122    	; 0x46c <__vector_29+0x1a4>
					
					if(proximityResult[currentProx>>1] < PHASE1) {
     3f2:	db 01       	movw	r26, r22
     3f4:	aa 0f       	add	r26, r26
     3f6:	bb 1f       	adc	r27, r27
     3f8:	fd 01       	movw	r30, r26
     3fa:	e1 58       	subi	r30, 0x81	; 129
     3fc:	fc 4f       	sbci	r31, 0xFC	; 252
     3fe:	01 90       	ld	r0, Z+
     400:	f0 81       	ld	r31, Z
     402:	e0 2d       	mov	r30, r0
     404:	ec 33       	cpi	r30, 0x3C	; 60
     406:	f1 05       	cpc	r31, r1
     408:	1c f4       	brge	.+6      	; 0x410 <__vector_29+0x148>

						proximityResultLinear[currentProx>>1] = proximityResult[currentProx>>1];
     40a:	a9 51       	subi	r26, 0x19	; 25
     40c:	bc 4f       	sbci	r27, 0xFC	; 252
     40e:	2c c0       	rjmp	.+88     	; 0x468 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+60)>>1) < PHASE2) {
     410:	cf 01       	movw	r24, r30
     412:	cc 96       	adiw	r24, 0x3c	; 60
     414:	95 95       	asr	r25
     416:	87 95       	ror	r24
     418:	88 37       	cpi	r24, 0x78	; 120
     41a:	91 05       	cpc	r25, r1
     41c:	3c f4       	brge	.+14     	; 0x42c <__vector_29+0x164>
				
						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-60)>>1) + PHASE1;
     41e:	a9 51       	subi	r26, 0x19	; 25
     420:	bc 4f       	sbci	r27, 0xFC	; 252
     422:	fc 97       	sbiw	r30, 0x3c	; 60
     424:	f5 95       	asr	r31
     426:	e7 95       	ror	r30
     428:	fc 96       	adiw	r30, 0x3c	; 60
     42a:	1e c0       	rjmp	.+60     	; 0x468 <__vector_29+0x1a0>

					} else if(((proximityResult[currentProx>>1]+300)>>2) < PHASE3) {
     42c:	cf 01       	movw	r24, r30
     42e:	84 5d       	subi	r24, 0xD4	; 212
     430:	9e 4f       	sbci	r25, 0xFE	; 254
     432:	95 95       	asr	r25
     434:	87 95       	ror	r24
     436:	95 95       	asr	r25
     438:	87 95       	ror	r24
     43a:	a9 51       	subi	r26, 0x19	; 25
     43c:	bc 4f       	sbci	r27, 0xFC	; 252
     43e:	84 3b       	cpi	r24, 0xB4	; 180
     440:	91 05       	cpc	r25, r1
     442:	4c f4       	brge	.+18     	; 0x456 <__vector_29+0x18e>

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-180)>>2) + PHASE2;
     444:	e4 5b       	subi	r30, 0xB4	; 180
     446:	f0 40       	sbci	r31, 0x00	; 0
     448:	f5 95       	asr	r31
     44a:	e7 95       	ror	r30
     44c:	f5 95       	asr	r31
     44e:	e7 95       	ror	r30
     450:	e8 58       	subi	r30, 0x88	; 136
     452:	ff 4f       	sbci	r31, 0xFF	; 255
     454:	09 c0       	rjmp	.+18     	; 0x468 <__vector_29+0x1a0>

					} else {

						proximityResultLinear[currentProx>>1] = ((proximityResult[currentProx>>1]-420)>>3) + PHASE3;
     456:	e4 5a       	subi	r30, 0xA4	; 164
     458:	f1 40       	sbci	r31, 0x01	; 1
     45a:	43 e0       	ldi	r20, 0x03	; 3
     45c:	f5 95       	asr	r31
     45e:	e7 95       	ror	r30
     460:	4a 95       	dec	r20
     462:	e1 f7       	brne	.-8      	; 0x45c <__vector_29+0x194>
     464:	ec 54       	subi	r30, 0x4C	; 76
     466:	ff 4f       	sbci	r31, 0xFF	; 255
     468:	ed 93       	st	X+, r30
     46a:	fc 93       	st	X, r31
				}

				// the cliff avoidance behavior is inserted within this interrupt service routine in order to react
				// as fast as possible; the maximum speed usable with cliff avoidance is 30 in all kind of surface 
				// (apart from black ones) after calibration.
				if(cliffAvoidanceEnabled) {
     46c:	80 91 5f 05 	lds	r24, 0x055F
     470:	88 23       	and	r24, r24
     472:	c1 f1       	breq	.+112    	; 0x4e4 <__vector_29+0x21c>
					if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     474:	80 91 8f 03 	lds	r24, 0x038F
     478:	90 91 90 03 	lds	r25, 0x0390
     47c:	84 5a       	subi	r24, 0xA4	; 164
     47e:	91 40       	sbci	r25, 0x01	; 1
     480:	ac f0       	brlt	.+42     	; 0x4ac <__vector_29+0x1e4>
     482:	80 91 91 03 	lds	r24, 0x0391
     486:	90 91 92 03 	lds	r25, 0x0392
     48a:	84 5a       	subi	r24, 0xA4	; 164
     48c:	91 40       	sbci	r25, 0x01	; 1
     48e:	74 f0       	brlt	.+28     	; 0x4ac <__vector_29+0x1e4>
     490:	80 91 93 03 	lds	r24, 0x0393
     494:	90 91 94 03 	lds	r25, 0x0394
     498:	84 5a       	subi	r24, 0xA4	; 164
     49a:	91 40       	sbci	r25, 0x01	; 1
     49c:	3c f0       	brlt	.+14     	; 0x4ac <__vector_29+0x1e4>
     49e:	80 91 95 03 	lds	r24, 0x0395
     4a2:	90 91 96 03 	lds	r25, 0x0396
     4a6:	84 5a       	subi	r24, 0xA4	; 164
     4a8:	91 40       	sbci	r25, 0x01	; 1
     4aa:	e4 f4       	brge	.+56     	; 0x4e4 <__vector_29+0x21c>
						cliffDetectedFlag = 1;
     4ac:	81 e0       	ldi	r24, 0x01	; 1
     4ae:	80 93 60 05 	sts	0x0560, r24
						//LED_RED_ON;			
						// set resulting velocity to 0 and change the pwm registers directly to be able
						// to stop as fast as possible (the next pwm cycle)
						// left motor
						pwm_left = 0;
     4b2:	10 92 16 04 	sts	0x0416, r1
     4b6:	10 92 15 04 	sts	0x0415, r1
						OCR4A = 0;
     4ba:	10 92 a9 00 	sts	0x00A9, r1
     4be:	10 92 a8 00 	sts	0x00A8, r1
						OCR4B = 0;
     4c2:	10 92 ab 00 	sts	0x00AB, r1
     4c6:	10 92 aa 00 	sts	0x00AA, r1
						// right motor
						pwm_right = 0;
     4ca:	10 92 14 04 	sts	0x0414, r1
     4ce:	10 92 13 04 	sts	0x0413, r1
						OCR3A = 0;
     4d2:	10 92 99 00 	sts	0x0099, r1
     4d6:	10 92 98 00 	sts	0x0098, r1
						OCR3B = 0;
     4da:	10 92 9b 00 	sts	0x009B, r1
     4de:	10 92 9a 00 	sts	0x009A, r1
     4e2:	02 c0       	rjmp	.+4      	; 0x4e8 <__vector_29+0x220>
					} else {
						cliffDetectedFlag = 0;
						//LED_RED_OFF;
					}
				} else {
					cliffDetectedFlag = 0;
     4e4:	10 92 60 05 	sts	0x0560, r1
				}

			}

			currentProx++;
     4e8:	81 2f       	mov	r24, r17
     4ea:	8f 5f       	subi	r24, 0xFF	; 255
     4ec:	80 93 4a 03 	sts	0x034A, r24
			if(currentProx > 23) {						// in total there are 8 proximity sensors and 4 ground sensors => 12 sensors
     4f0:	88 31       	cpi	r24, 0x18	; 24
     4f2:	08 f4       	brcc	.+2      	; 0x4f6 <__vector_29+0x22e>
     4f4:	65 c0       	rjmp	.+202    	; 0x5c0 <__vector_29+0x2f8>
				currentProx = 0;						// for each one there is a passive phase in which the ambient light is sampled,
     4f6:	10 92 4a 03 	sts	0x034A, r1
				proxUpdated = 1;							// and an active phase in which an IR pulse is turned on and the reflected light 
     4fa:	81 e0       	ldi	r24, 0x01	; 1
     4fc:	80 93 e6 03 	sts	0x03E6, r24
     500:	5f c0       	rjmp	.+190    	; 0x5c0 <__vector_29+0x2f8>
			}											// is sampled; thus 12 sensors x 2 phases = 24 samples
			break;

		case SAVE_TO_RIGHT_MOTOR_CURRENT:
			right_current_avg += value;
			right_current_avg = right_current_avg >> 1;	// the current consumption is an estimate, not really an average of the samples
     502:	80 91 01 04 	lds	r24, 0x0401
     506:	90 91 02 04 	lds	r25, 0x0402
     50a:	48 0f       	add	r20, r24
     50c:	59 1f       	adc	r21, r25
     50e:	56 95       	lsr	r21
     510:	47 95       	ror	r20
     512:	50 93 02 04 	sts	0x0402, r21
     516:	40 93 01 04 	sts	0x0401, r20
     51a:	52 c0       	rjmp	.+164    	; 0x5c0 <__vector_29+0x2f8>
			break;

		case SAVE_TO_RIGHT_MOTOR_VEL:
			if(firstSampleRight > 0) {
     51c:	80 91 09 02 	lds	r24, 0x0209
     520:	88 23       	and	r24, r24
     522:	09 f4       	brne	.+2      	; 0x526 <__vector_29+0x25e>
     524:	4d c0       	rjmp	.+154    	; 0x5c0 <__vector_29+0x2f8>
			    // sometimes it was noticed that the velocity is sampled even if the pwm
			    // is in its active phase; as a workaround simply skip the samples in these
			    // cases
				if(((PINE & _BV(PE3))>>3) || ((PINE & _BV(PE4))>>4)) {  // if active phase for either forward or backward direction
     526:	63 99       	sbic	0x0c, 3	; 12
     528:	4b c0       	rjmp	.+150    	; 0x5c0 <__vector_29+0x2f8>
     52a:	64 99       	sbic	0x0c, 4	; 12
     52c:	49 c0       	rjmp	.+146    	; 0x5c0 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleRight++;
     52e:	28 2f       	mov	r18, r24
     530:	2f 5f       	subi	r18, 0xFF	; 255
     532:	20 93 09 02 	sts	0x0209, r18
				if(firstSampleRight > 4) {				// to skip undesired samples (3 samples skipped) in which there could be glitches
     536:	25 30       	cpi	r18, 0x05	; 5
     538:	08 f4       	brcc	.+2      	; 0x53c <__vector_29+0x274>
     53a:	42 c0       	rjmp	.+132    	; 0x5c0 <__vector_29+0x2f8>
					right_vel_sum += value;
     53c:	80 91 0d 04 	lds	r24, 0x040D
     540:	90 91 0e 04 	lds	r25, 0x040E
     544:	84 0f       	add	r24, r20
     546:	95 1f       	adc	r25, r21
     548:	90 93 0e 04 	sts	0x040E, r25
     54c:	80 93 0d 04 	sts	0x040D, r24
					if(firstSampleRight==8) {			// number of samples to take for the speed computation (average of 4 samples)
     550:	28 30       	cpi	r18, 0x08	; 8
     552:	b1 f5       	brne	.+108    	; 0x5c0 <__vector_29+0x2f8>
						firstSampleRight = 0;
     554:	10 92 09 02 	sts	0x0209, r1
						compute_right_vel = 1;
     558:	81 e0       	ldi	r24, 0x01	; 1
     55a:	80 93 08 02 	sts	0x0208, r24
     55e:	30 c0       	rjmp	.+96     	; 0x5c0 <__vector_29+0x2f8>
			}
			break;

		case SAVE_TO_LEFT_MOTOR_CURRENT:
			left_current_avg += value;
			left_current_avg = left_current_avg >> 1;
     560:	80 91 ff 03 	lds	r24, 0x03FF
     564:	90 91 00 04 	lds	r25, 0x0400
     568:	48 0f       	add	r20, r24
     56a:	59 1f       	adc	r21, r25
     56c:	56 95       	lsr	r21
     56e:	47 95       	ror	r20
     570:	50 93 00 04 	sts	0x0400, r21
     574:	40 93 ff 03 	sts	0x03FF, r20
     578:	23 c0       	rjmp	.+70     	; 0x5c0 <__vector_29+0x2f8>
			break;

		case SAVE_TO_LEFT_MOTOR_VEL:
			if(firstSampleLeft > 0) {
     57a:	90 91 0a 02 	lds	r25, 0x020A
     57e:	99 23       	and	r25, r25
     580:	f9 f0       	breq	.+62     	; 0x5c0 <__vector_29+0x2f8>
				if(((PINH & _BV(PH3))>>3) || ((PINH & _BV(PH4))>>4)) {
     582:	80 91 00 01 	lds	r24, 0x0100
     586:	83 fd       	sbrc	r24, 3
     588:	1b c0       	rjmp	.+54     	; 0x5c0 <__vector_29+0x2f8>
     58a:	80 91 00 01 	lds	r24, 0x0100
     58e:	84 fd       	sbrc	r24, 4
     590:	17 c0       	rjmp	.+46     	; 0x5c0 <__vector_29+0x2f8>
					//LED_RED_ON;
					break;
				}
				firstSampleLeft++;
     592:	29 2f       	mov	r18, r25
     594:	2f 5f       	subi	r18, 0xFF	; 255
     596:	20 93 0a 02 	sts	0x020A, r18
				if(firstSampleLeft > 4) {
     59a:	25 30       	cpi	r18, 0x05	; 5
     59c:	88 f0       	brcs	.+34     	; 0x5c0 <__vector_29+0x2f8>
					left_vel_sum += value;
     59e:	80 91 0b 04 	lds	r24, 0x040B
     5a2:	90 91 0c 04 	lds	r25, 0x040C
     5a6:	84 0f       	add	r24, r20
     5a8:	95 1f       	adc	r25, r21
     5aa:	90 93 0c 04 	sts	0x040C, r25
     5ae:	80 93 0b 04 	sts	0x040B, r24
					if(firstSampleLeft==8) {
     5b2:	28 30       	cpi	r18, 0x08	; 8
     5b4:	29 f4       	brne	.+10     	; 0x5c0 <__vector_29+0x2f8>
						firstSampleLeft = 0;
     5b6:	10 92 0a 02 	sts	0x020A, r1
						compute_left_vel = 1;
     5ba:	81 e0       	ldi	r24, 0x01	; 1
     5bc:	80 93 07 02 	sts	0x0207, r24
			break;										// when the desired speed was zero. Now the speed is always sampled independently 
														// of the desired velocity.
	}			

	// select next channel to sample based on the previous sequence and actual motors pwm phase
	switch(adcSamplingState) {
     5c0:	90 91 e0 03 	lds	r25, 0x03E0
     5c4:	92 30       	cpi	r25, 0x02	; 2
     5c6:	81 f1       	breq	.+96     	; 0x628 <__vector_29+0x360>
     5c8:	93 30       	cpi	r25, 0x03	; 3
     5ca:	30 f4       	brcc	.+12     	; 0x5d8 <__vector_29+0x310>
     5cc:	99 23       	and	r25, r25
     5ce:	51 f0       	breq	.+20     	; 0x5e4 <__vector_29+0x31c>
     5d0:	91 30       	cpi	r25, 0x01	; 1
     5d2:	09 f0       	breq	.+2      	; 0x5d6 <__vector_29+0x30e>
     5d4:	b0 c0       	rjmp	.+352    	; 0x736 <__vector_29+0x46e>
     5d6:	1a c0       	rjmp	.+52     	; 0x60c <__vector_29+0x344>
     5d8:	93 30       	cpi	r25, 0x03	; 3
     5da:	e9 f1       	breq	.+122    	; 0x656 <__vector_29+0x38e>
     5dc:	94 30       	cpi	r25, 0x04	; 4
     5de:	09 f0       	breq	.+2      	; 0x5e2 <__vector_29+0x31a>
     5e0:	aa c0       	rjmp	.+340    	; 0x736 <__vector_29+0x46e>
     5e2:	50 c0       	rjmp	.+160    	; 0x684 <__vector_29+0x3bc>

		case 0:	// proximity
			currentAdChannel = currentProx>>1;				// select the channel to sample after next interrupt (in which the adc register is updated with the new channel)
     5e4:	80 91 4a 03 	lds	r24, 0x034A
     5e8:	86 95       	lsr	r24
     5ea:	80 93 49 03 	sts	0x0349, r24
															// currentProx goes from 0 to 23, currentAdChannel from 0 to 11
			if(rightChannelPhase == ACTIVE_PHASE) {			// select where to save the data that we're sampling
     5ee:	80 91 e1 03 	lds	r24, 0x03E1
     5f2:	88 23       	and	r24, r24
     5f4:	11 f4       	brne	.+4      	; 0x5fa <__vector_29+0x332>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     5f6:	81 e0       	ldi	r24, 0x01	; 1
     5f8:	05 c0       	rjmp	.+10     	; 0x604 <__vector_29+0x33c>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     5fa:	81 30       	cpi	r24, 0x01	; 1
     5fc:	11 f4       	brne	.+4      	; 0x602 <__vector_29+0x33a>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     5fe:	82 e0       	ldi	r24, 0x02	; 2
     600:	01 c0       	rjmp	.+2      	; 0x604 <__vector_29+0x33c>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     602:	85 e0       	ldi	r24, 0x05	; 5
     604:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 1;
     608:	81 e0       	ldi	r24, 0x01	; 1
     60a:	0b c0       	rjmp	.+22     	; 0x622 <__vector_29+0x35a>
			break;

		case 1:	// left motor
			currentAdChannel = currentMotLeftChannel;
     60c:	80 91 4b 03 	lds	r24, 0x034B
     610:	80 93 49 03 	sts	0x0349, r24
			leftChannelPhase = leftMotorPhase;
     614:	80 91 4e 03 	lds	r24, 0x034E
     618:	80 93 e2 03 	sts	0x03E2, r24
			adcSaveDataTo = SAVE_TO_PROX;
     61c:	10 92 df 03 	sts	0x03DF, r1
			adcSamplingState = 2;
     620:	82 e0       	ldi	r24, 0x02	; 2
     622:	80 93 e0 03 	sts	0x03E0, r24
     626:	87 c0       	rjmp	.+270    	; 0x736 <__vector_29+0x46e>
			break;

		case 2:	// right motor
			currentAdChannel = currentMotRightChannel;
     628:	80 91 4c 03 	lds	r24, 0x034C
     62c:	80 93 49 03 	sts	0x0349, r24
			rightChannelPhase = rightMotorPhase;
     630:	80 91 4d 03 	lds	r24, 0x034D
     634:	80 93 e1 03 	sts	0x03E1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     638:	80 91 e2 03 	lds	r24, 0x03E2
     63c:	88 23       	and	r24, r24
     63e:	11 f4       	brne	.+4      	; 0x644 <__vector_29+0x37c>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     640:	83 e0       	ldi	r24, 0x03	; 3
     642:	05 c0       	rjmp	.+10     	; 0x64e <__vector_29+0x386>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     644:	81 30       	cpi	r24, 0x01	; 1
     646:	11 f4       	brne	.+4      	; 0x64c <__vector_29+0x384>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     648:	84 e0       	ldi	r24, 0x04	; 4
     64a:	01 c0       	rjmp	.+2      	; 0x64e <__vector_29+0x386>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     64c:	85 e0       	ldi	r24, 0x05	; 5
     64e:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 3;
     652:	83 e0       	ldi	r24, 0x03	; 3
     654:	e6 cf       	rjmp	.-52     	; 0x622 <__vector_29+0x35a>
			break;

		case 3:	// left motor
			currentAdChannel = currentMotLeftChannel;
     656:	80 91 4b 03 	lds	r24, 0x034B
     65a:	80 93 49 03 	sts	0x0349, r24
			leftChannelPhase = leftMotorPhase;
     65e:	80 91 4e 03 	lds	r24, 0x034E
     662:	80 93 e2 03 	sts	0x03E2, r24
			if(rightChannelPhase == ACTIVE_PHASE) {
     666:	80 91 e1 03 	lds	r24, 0x03E1
     66a:	88 23       	and	r24, r24
     66c:	11 f4       	brne	.+4      	; 0x672 <__vector_29+0x3aa>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_CURRENT;
     66e:	81 e0       	ldi	r24, 0x01	; 1
     670:	05 c0       	rjmp	.+10     	; 0x67c <__vector_29+0x3b4>
			} else if(rightChannelPhase == PASSIVE_PHASE) {
     672:	81 30       	cpi	r24, 0x01	; 1
     674:	11 f4       	brne	.+4      	; 0x67a <__vector_29+0x3b2>
				adcSaveDataTo = SAVE_TO_RIGHT_MOTOR_VEL;
     676:	82 e0       	ldi	r24, 0x02	; 2
     678:	01 c0       	rjmp	.+2      	; 0x67c <__vector_29+0x3b4>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     67a:	85 e0       	ldi	r24, 0x05	; 5
     67c:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 4;
     680:	84 e0       	ldi	r24, 0x04	; 4
     682:	cf cf       	rjmp	.-98     	; 0x622 <__vector_29+0x35a>
			break;

		case 4:	// right motor
			currentAdChannel = currentMotRightChannel;
     684:	80 91 4c 03 	lds	r24, 0x034C
     688:	80 93 49 03 	sts	0x0349, r24
			rightChannelPhase = rightMotorPhase;
     68c:	80 91 4d 03 	lds	r24, 0x034D
     690:	80 93 e1 03 	sts	0x03E1, r24
			if(leftChannelPhase == ACTIVE_PHASE) {
     694:	80 91 e2 03 	lds	r24, 0x03E2
     698:	88 23       	and	r24, r24
     69a:	11 f4       	brne	.+4      	; 0x6a0 <__vector_29+0x3d8>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_CURRENT;
     69c:	83 e0       	ldi	r24, 0x03	; 3
     69e:	06 c0       	rjmp	.+12     	; 0x6ac <__vector_29+0x3e4>
			} else if(leftChannelPhase == PASSIVE_PHASE) {
     6a0:	81 30       	cpi	r24, 0x01	; 1
     6a2:	19 f4       	brne	.+6      	; 0x6aa <__vector_29+0x3e2>
				adcSaveDataTo = SAVE_TO_LEFT_MOTOR_VEL;
     6a4:	90 93 df 03 	sts	0x03DF, r25
     6a8:	03 c0       	rjmp	.+6      	; 0x6b0 <__vector_29+0x3e8>
			} else {
				adcSaveDataTo = SKIP_SAMPLE;
     6aa:	85 e0       	ldi	r24, 0x05	; 5
     6ac:	80 93 df 03 	sts	0x03DF, r24
			}
			adcSamplingState = 0;
     6b0:	10 92 e0 03 	sts	0x03E0, r1

			if(currentProx==14 && measBattery==1) {
     6b4:	20 91 4a 03 	lds	r18, 0x034A
     6b8:	2e 30       	cpi	r18, 0x0E	; 14
     6ba:	41 f4       	brne	.+16     	; 0x6cc <__vector_29+0x404>
     6bc:	80 91 e5 03 	lds	r24, 0x03E5
     6c0:	81 30       	cpi	r24, 0x01	; 1
     6c2:	21 f4       	brne	.+8      	; 0x6cc <__vector_29+0x404>
				measBattery=2;
     6c4:	82 e0       	ldi	r24, 0x02	; 2
     6c6:	80 93 e5 03 	sts	0x03E5, r24
				SENS_ENABLE_ON;			// next time measure battery instead of proximity 7
     6ca:	46 9a       	sbi	0x08, 6	; 8
			}

			// turn on the IR pulses for the proximities only in their active phases
			if(currentProx & 0x01) {
     6cc:	42 2f       	mov	r20, r18
     6ce:	50 e0       	ldi	r21, 0x00	; 0
     6d0:	20 ff       	sbrs	r18, 0
     6d2:	31 c0       	rjmp	.+98     	; 0x736 <__vector_29+0x46e>
				if(currentProx < 16) {	// pulse for proximity and ground sensors are placed in different ports;
     6d4:	20 31       	cpi	r18, 0x10	; 16
     6d6:	50 f4       	brcc	.+20     	; 0x6ec <__vector_29+0x424>
										// PORTA for proximity sensors, PORTJ for ground sensors
					PORTA = (1 << (currentProx>>1));	// pulse on
     6d8:	26 95       	lsr	r18
     6da:	81 e0       	ldi	r24, 0x01	; 1
     6dc:	90 e0       	ldi	r25, 0x00	; 0
     6de:	02 c0       	rjmp	.+4      	; 0x6e4 <__vector_29+0x41c>
     6e0:	88 0f       	add	r24, r24
     6e2:	99 1f       	adc	r25, r25
     6e4:	2a 95       	dec	r18
     6e6:	e2 f7       	brpl	.-8      	; 0x6e0 <__vector_29+0x418>
     6e8:	82 b9       	out	0x02, r24	; 2
     6ea:	25 c0       	rjmp	.+74     	; 0x736 <__vector_29+0x46e>
				} else {
					if(hardwareRevision == HW_REV_3_0) {
     6ec:	80 91 5d 05 	lds	r24, 0x055D
     6f0:	88 23       	and	r24, r24
     6f2:	61 f4       	brne	.+24     	; 0x70c <__vector_29+0x444>
						PORTJ = (1 << ((currentProx-16)>>1));	// pulse on
     6f4:	40 51       	subi	r20, 0x10	; 16
     6f6:	50 40       	sbci	r21, 0x00	; 0
     6f8:	55 95       	asr	r21
     6fa:	47 95       	ror	r20
     6fc:	81 e0       	ldi	r24, 0x01	; 1
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	02 c0       	rjmp	.+4      	; 0x706 <__vector_29+0x43e>
     702:	88 0f       	add	r24, r24
     704:	99 1f       	adc	r25, r25
     706:	4a 95       	dec	r20
     708:	e2 f7       	brpl	.-8      	; 0x702 <__vector_29+0x43a>
     70a:	13 c0       	rjmp	.+38     	; 0x732 <__vector_29+0x46a>
					}

					if(hardwareRevision == HW_REV_3_0_1) {
     70c:	81 30       	cpi	r24, 0x01	; 1
     70e:	11 f0       	breq	.+4      	; 0x714 <__vector_29+0x44c>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
					}

					if(hardwareRevision == HW_REV_3_1) {
     710:	82 30       	cpi	r24, 0x02	; 2
     712:	89 f4       	brne	.+34     	; 0x736 <__vector_29+0x46e>
						PORTJ &= ~(1 << ((currentProx-16)>>1));	// pulse on (inverse logic)
     714:	20 91 05 01 	lds	r18, 0x0105
     718:	40 51       	subi	r20, 0x10	; 16
     71a:	50 40       	sbci	r21, 0x00	; 0
     71c:	55 95       	asr	r21
     71e:	47 95       	ror	r20
     720:	81 e0       	ldi	r24, 0x01	; 1
     722:	90 e0       	ldi	r25, 0x00	; 0
     724:	02 c0       	rjmp	.+4      	; 0x72a <__vector_29+0x462>
     726:	88 0f       	add	r24, r24
     728:	99 1f       	adc	r25, r25
     72a:	4a 95       	dec	r20
     72c:	e2 f7       	brpl	.-8      	; 0x726 <__vector_29+0x45e>
     72e:	80 95       	com	r24
     730:	82 23       	and	r24, r18
     732:	80 93 05 01 	sts	0x0105, r24

	}

	// channel selection in the adc register; continuously manually change the channel 
	// sampled since there is no automatic way of doing it
	if(currentAdChannel < 8) {		// MUX5=0 + ADMUX=0..7 => adc channel=0..7
     736:	80 91 49 03 	lds	r24, 0x0349
     73a:	88 30       	cpi	r24, 0x08	; 8
     73c:	48 f4       	brcc	.+18     	; 0x750 <__vector_29+0x488>
		ADCSRB &= ~(1 << MUX5);
     73e:	80 91 7b 00 	lds	r24, 0x007B
     742:	87 7f       	andi	r24, 0xF7	; 247
     744:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + currentAdChannel;
     748:	80 91 49 03 	lds	r24, 0x0349
     74c:	80 5c       	subi	r24, 0xC0	; 192
     74e:	08 c0       	rjmp	.+16     	; 0x760 <__vector_29+0x498>
	} else {						// MUX5=1 + ADMUX=0..7 => adc channel=8..15
		ADCSRB |= (1 << MUX5);
     750:	80 91 7b 00 	lds	r24, 0x007B
     754:	88 60       	ori	r24, 0x08	; 8
     756:	80 93 7b 00 	sts	0x007B, r24
		ADMUX = 0x40 + (currentAdChannel-8);
     75a:	80 91 49 03 	lds	r24, 0x0349
     75e:	88 5c       	subi	r24, 0xC8	; 200
     760:	80 93 7c 00 	sts	0x007C, r24
	}

	// turn off the proximity IR pulses in order to have 200 us of pulse
	if(adcSamplingState == 2) {
     764:	80 91 e0 03 	lds	r24, 0x03E0
     768:	82 30       	cpi	r24, 0x02	; 2
     76a:	81 f4       	brne	.+32     	; 0x78c <__vector_29+0x4c4>

		if(hardwareRevision == HW_REV_3_0) {
     76c:	80 91 5d 05 	lds	r24, 0x055D
     770:	88 23       	and	r24, r24
     772:	21 f4       	brne	.+8      	; 0x77c <__vector_29+0x4b4>
			PORTJ &= 0xF0;
     774:	80 91 05 01 	lds	r24, 0x0105
     778:	80 7f       	andi	r24, 0xF0	; 240
     77a:	05 c0       	rjmp	.+10     	; 0x786 <__vector_29+0x4be>
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0)"
		}

		if(hardwareRevision == HW_REV_3_0_1) {
     77c:	81 30       	cpi	r24, 0x01	; 1
     77e:	11 f0       	breq	.+4      	; 0x784 <__vector_29+0x4bc>
			PORTJ = 0xFF;
			PORTA = 0x00;
			//#warning "turn off pulse with 0 (hw rev 3.0.1)"
		}

		if(hardwareRevision == HW_REV_3_1) {
     780:	82 30       	cpi	r24, 0x02	; 2
     782:	21 f4       	brne	.+8      	; 0x78c <__vector_29+0x4c4>
			PORTJ = 0xFF;
     784:	8f ef       	ldi	r24, 0xFF	; 255
     786:	80 93 05 01 	sts	0x0105, r24
			PORTA = 0x00;
     78a:	12 b8       	out	0x02, r1	; 2

	}

	//LED_BLUE_OFF;

}
     78c:	ff 91       	pop	r31
     78e:	ef 91       	pop	r30
     790:	bf 91       	pop	r27
     792:	af 91       	pop	r26
     794:	9f 91       	pop	r25
     796:	8f 91       	pop	r24
     798:	7f 91       	pop	r23
     79a:	6f 91       	pop	r22
     79c:	5f 91       	pop	r21
     79e:	4f 91       	pop	r20
     7a0:	3f 91       	pop	r19
     7a2:	2f 91       	pop	r18
     7a4:	1f 91       	pop	r17
     7a6:	0f 90       	pop	r0
     7a8:	0b be       	out	0x3b, r0	; 59
     7aa:	0f 90       	pop	r0
     7ac:	0f be       	out	0x3f, r0	; 63
     7ae:	0f 90       	pop	r0
     7b0:	1f 90       	pop	r1
     7b2:	18 95       	reti

000007b4 <cliffDetected>:


char cliffDetected() {

	// tell whether a cliff is detected or not
	if(proximityResult[8]<CLIFF_THR || proximityResult[9]<CLIFF_THR || proximityResult[10]<CLIFF_THR || proximityResult[11]<CLIFF_THR) {
     7b4:	80 91 8f 03 	lds	r24, 0x038F
     7b8:	90 91 90 03 	lds	r25, 0x0390
     7bc:	84 5a       	subi	r24, 0xA4	; 164
     7be:	91 40       	sbci	r25, 0x01	; 1
     7c0:	b4 f0       	brlt	.+44     	; 0x7ee <cliffDetected+0x3a>
     7c2:	80 91 91 03 	lds	r24, 0x0391
     7c6:	90 91 92 03 	lds	r25, 0x0392
     7ca:	84 5a       	subi	r24, 0xA4	; 164
     7cc:	91 40       	sbci	r25, 0x01	; 1
     7ce:	7c f0       	brlt	.+30     	; 0x7ee <cliffDetected+0x3a>
     7d0:	80 91 93 03 	lds	r24, 0x0393
     7d4:	90 91 94 03 	lds	r25, 0x0394
     7d8:	84 5a       	subi	r24, 0xA4	; 164
     7da:	91 40       	sbci	r25, 0x01	; 1
     7dc:	44 f0       	brlt	.+16     	; 0x7ee <cliffDetected+0x3a>
     7de:	20 e0       	ldi	r18, 0x00	; 0
     7e0:	80 91 95 03 	lds	r24, 0x0395
     7e4:	90 91 96 03 	lds	r25, 0x0396
     7e8:	84 5a       	subi	r24, 0xA4	; 164
     7ea:	91 40       	sbci	r25, 0x01	; 1
     7ec:	0c f4       	brge	.+2      	; 0x7f0 <cliffDetected+0x3c>
     7ee:	21 e0       	ldi	r18, 0x01	; 1
	} else {
		return 0;
	}


}
     7f0:	82 2f       	mov	r24, r18
     7f2:	08 95       	ret

000007f4 <enableObstacleAvoidance>:

void enableObstacleAvoidance() {
	obstacleAvoidanceEnabled=1;
     7f4:	81 e0       	ldi	r24, 0x01	; 1
     7f6:	80 93 5e 05 	sts	0x055E, r24
}
     7fa:	08 95       	ret

000007fc <disableObstacleAvoidance>:

void disableObstacleAvoidance() {
	obstacleAvoidanceEnabled=0;
     7fc:	10 92 5e 05 	sts	0x055E, r1
}
     800:	08 95       	ret

00000802 <enableCliffAvoidance>:

void enableCliffAvoidance() {
	cliffAvoidanceEnabled=1;
     802:	81 e0       	ldi	r24, 0x01	; 1
     804:	80 93 5f 05 	sts	0x055F, r24
}
     808:	08 95       	ret

0000080a <disableCliffAvoidance>:

void disableCliffAvoidance() {
	cliffAvoidanceEnabled=0;
     80a:	10 92 5f 05 	sts	0x055F, r1
}
     80e:	08 95       	ret

00000810 <obstacleAvoidance>:

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)

}

void obstacleAvoidance(signed int *pwmLeft, signed int *pwmRight) {
     810:	2f 92       	push	r2
     812:	3f 92       	push	r3
     814:	4f 92       	push	r4
     816:	5f 92       	push	r5
     818:	6f 92       	push	r6
     81a:	7f 92       	push	r7
     81c:	8f 92       	push	r8
     81e:	9f 92       	push	r9
     820:	af 92       	push	r10
     822:	bf 92       	push	r11
     824:	cf 92       	push	r12
     826:	df 92       	push	r13
     828:	ef 92       	push	r14
     82a:	ff 92       	push	r15
     82c:	0f 93       	push	r16
     82e:	1f 93       	push	r17
     830:	df 93       	push	r29
     832:	cf 93       	push	r28
     834:	cd b7       	in	r28, 0x3d	; 61
     836:	de b7       	in	r29, 0x3e	; 62
     838:	2a 97       	sbiw	r28, 0x0a	; 10
     83a:	0f b6       	in	r0, 0x3f	; 63
     83c:	f8 94       	cli
     83e:	de bf       	out	0x3e, r29	; 62
     840:	0f be       	out	0x3f, r0	; 63
     842:	cd bf       	out	0x3d, r28	; 61
     844:	98 87       	std	Y+8, r25	; 0x08
     846:	8f 83       	std	Y+7, r24	; 0x07
     848:	7a 87       	std	Y+10, r23	; 0x0a
     84a:	69 87       	std	Y+9, r22	; 0x09
	//	y	0		0.5		1		0.5		0		-0.5	-1		-0.5

	unsigned int i=0;
	signed int long res=0;
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;
     84c:	dc 01       	movw	r26, r24
     84e:	0d 90       	ld	r0, X+
     850:	bc 91       	ld	r27, X
     852:	a0 2d       	mov	r26, r0
     854:	bc 83       	std	Y+4, r27	; 0x04
     856:	ab 83       	std	Y+3, r26	; 0x03
     858:	fb 01       	movw	r30, r22
     85a:	01 90       	ld	r0, Z+
     85c:	f0 81       	ld	r31, Z
     85e:	e0 2d       	mov	r30, r0
     860:	fa 83       	std	Y+2, r31	; 0x02
     862:	e9 83       	std	Y+1, r30	; 0x01
     864:	e7 ee       	ldi	r30, 0xE7	; 231
     866:	f3 e0       	ldi	r31, 0x03	; 3

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
		if(proximityResultLinear[i] < NOISE_THR) {
     868:	80 81       	ld	r24, Z
     86a:	91 81       	ldd	r25, Z+1	; 0x01
     86c:	05 97       	sbiw	r24, 0x05	; 5
     86e:	14 f4       	brge	.+4      	; 0x874 <obstacleAvoidance+0x64>
			proximityResultLinear[i] = 0;
     870:	11 82       	std	Z+1, r1	; 0x01
     872:	10 82       	st	Z, r1
     874:	32 96       	adiw	r30, 0x02	; 2
	signed int sumSensorsX=0, sumSensorsY=0;
	signed int desL=*pwmLeft, desR=*pwmRight;

	// consider small values to be noise thus set them to zero in order to not influence
	// the resulting force
	for(i=0; i<8; i++) {
     876:	23 e0       	ldi	r18, 0x03	; 3
     878:	e7 3f       	cpi	r30, 0xF7	; 247
     87a:	f2 07       	cpc	r31, r18
     87c:	a9 f7       	brne	.-22     	; 0x868 <obstacleAvoidance+0x58>
	}

	// sum the contribution of each sensor (based on the previous weights table);
	// give more weight to prox2 and prox6 (side proximities) in order to get more stability in narrow aisles;
	// add some noise to the sum in order to escape from dead-lock positions
	sumSensorsX = -proximityResultLinear[0] - (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) + proximityResultLinear[4] + (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + ((rand()%60)-30);
     87e:	a0 90 e7 03 	lds	r10, 0x03E7
     882:	b0 90 e8 03 	lds	r11, 0x03E8
     886:	b0 94       	com	r11
     888:	a1 94       	neg	r10
     88a:	b1 08       	sbc	r11, r1
     88c:	b3 94       	inc	r11
     88e:	52 ef       	ldi	r21, 0xF2	; 242
     890:	65 2e       	mov	r6, r21
     892:	5f ef       	ldi	r21, 0xFF	; 255
     894:	75 2e       	mov	r7, r21
     896:	6e 0e       	add	r6, r30
     898:	7f 1e       	adc	r7, r31
     89a:	d3 01       	movw	r26, r6
     89c:	8d 90       	ld	r8, X+
     89e:	9c 90       	ld	r9, X
     8a0:	95 94       	asr	r9
     8a2:	87 94       	ror	r8
     8a4:	ad ee       	ldi	r26, 0xED	; 237
     8a6:	b3 e0       	ldi	r27, 0x03	; 3
     8a8:	cd 90       	ld	r12, X+
     8aa:	dc 90       	ld	r13, X
     8ac:	d5 94       	asr	r13
     8ae:	c7 94       	ror	r12
     8b0:	20 91 ef 03 	lds	r18, 0x03EF
     8b4:	30 91 f0 03 	lds	r19, 0x03F0
     8b8:	3e 83       	std	Y+6, r19	; 0x06
     8ba:	2d 83       	std	Y+5, r18	; 0x05
     8bc:	2a ef       	ldi	r18, 0xFA	; 250
     8be:	22 2e       	mov	r2, r18
     8c0:	2f ef       	ldi	r18, 0xFF	; 255
     8c2:	32 2e       	mov	r3, r18
     8c4:	2e 0e       	add	r2, r30
     8c6:	3f 1e       	adc	r3, r31
     8c8:	d1 01       	movw	r26, r2
     8ca:	ed 90       	ld	r14, X+
     8cc:	fc 90       	ld	r15, X
     8ce:	f5 94       	asr	r15
     8d0:	e7 94       	ror	r14
     8d2:	12 91       	ld	r17, -Z
     8d4:	02 91       	ld	r16, -Z
     8d6:	2f 01       	movw	r4, r30
     8d8:	15 95       	asr	r17
     8da:	07 95       	ror	r16
     8dc:	0e 94 77 22 	call	0x44ee	; 0x44ee <rand>
     8e0:	2d 81       	ldd	r18, Y+5	; 0x05
     8e2:	3e 81       	ldd	r19, Y+6	; 0x06
     8e4:	2e 51       	subi	r18, 0x1E	; 30
     8e6:	30 40       	sbci	r19, 0x00	; 0
     8e8:	2a 0d       	add	r18, r10
     8ea:	3b 1d       	adc	r19, r11
     8ec:	2c 0d       	add	r18, r12
     8ee:	3d 1d       	adc	r19, r13
     8f0:	2e 0d       	add	r18, r14
     8f2:	3f 1d       	adc	r19, r15
     8f4:	20 1b       	sub	r18, r16
     8f6:	31 0b       	sbc	r19, r17
     8f8:	28 19       	sub	r18, r8
     8fa:	39 09       	sbc	r19, r9
     8fc:	6c e3       	ldi	r22, 0x3C	; 60
     8fe:	70 e0       	ldi	r23, 0x00	; 0
     900:	0e 94 d2 21 	call	0x43a4	; 0x43a4 <__divmodhi4>
     904:	28 0f       	add	r18, r24
     906:	39 1f       	adc	r19, r25
     908:	3e 83       	std	Y+6, r19	; 0x06
     90a:	2d 83       	std	Y+5, r18	; 0x05
	sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[2]>>2) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[6]>>2) - (proximityResultLinear[7]>>1)+ ((rand()%60)-30);
     90c:	d3 01       	movw	r26, r6
     90e:	6d 90       	ld	r6, X+
     910:	7c 90       	ld	r7, X
     912:	75 94       	asr	r7
     914:	67 94       	ror	r6
     916:	c0 90 eb 03 	lds	r12, 0x03EB
     91a:	d0 90 ec 03 	lds	r13, 0x03EC
     91e:	d5 94       	asr	r13
     920:	c7 94       	ror	r12
     922:	d5 94       	asr	r13
     924:	c7 94       	ror	r12
     926:	ed ee       	ldi	r30, 0xED	; 237
     928:	f3 e0       	ldi	r31, 0x03	; 3
     92a:	a0 80       	ld	r10, Z
     92c:	b1 80       	ldd	r11, Z+1	; 0x01
     92e:	b5 94       	asr	r11
     930:	a7 94       	ror	r10
     932:	d1 01       	movw	r26, r2
     934:	8d 90       	ld	r8, X+
     936:	9c 90       	ld	r9, X
     938:	95 94       	asr	r9
     93a:	87 94       	ror	r8
     93c:	00 91 f3 03 	lds	r16, 0x03F3
     940:	10 91 f4 03 	lds	r17, 0x03F4
     944:	15 95       	asr	r17
     946:	07 95       	ror	r16
     948:	15 95       	asr	r17
     94a:	07 95       	ror	r16
     94c:	f2 01       	movw	r30, r4
     94e:	e0 80       	ld	r14, Z
     950:	f1 80       	ldd	r15, Z+1	; 0x01
     952:	f5 94       	asr	r15
     954:	e7 94       	ror	r14
     956:	0e 94 77 22 	call	0x44ee	; 0x44ee <rand>
     95a:	c6 0c       	add	r12, r6
     95c:	d7 1c       	adc	r13, r7
     95e:	22 ee       	ldi	r18, 0xE2	; 226
     960:	3f ef       	ldi	r19, 0xFF	; 255
     962:	c2 0e       	add	r12, r18
     964:	d3 1e       	adc	r13, r19
     966:	ca 0c       	add	r12, r10
     968:	db 1c       	adc	r13, r11
     96a:	c0 1a       	sub	r12, r16
     96c:	d1 0a       	sbc	r13, r17
     96e:	c8 18       	sub	r12, r8
     970:	d9 08       	sbc	r13, r9
     972:	ce 18       	sub	r12, r14
     974:	df 08       	sbc	r13, r15
     976:	6c e3       	ldi	r22, 0x3C	; 60
     978:	70 e0       	ldi	r23, 0x00	; 0
     97a:	0e 94 d2 21 	call	0x43a4	; 0x43a4 <__divmodhi4>
     97e:	c8 0e       	add	r12, r24
     980:	d9 1e       	adc	r13, r25
     982:	8d 81       	ldd	r24, Y+5	; 0x05
     984:	9e 81       	ldd	r25, Y+6	; 0x06
     986:	9c 01       	movw	r18, r24
     988:	44 27       	eor	r20, r20
     98a:	37 fd       	sbrc	r19, 7
     98c:	40 95       	com	r20
     98e:	54 2f       	mov	r21, r20
     990:	b6 01       	movw	r22, r12
     992:	88 27       	eor	r24, r24
     994:	77 fd       	sbrc	r23, 7
     996:	80 95       	com	r24
     998:	98 2f       	mov	r25, r24
	//sumSensorsY = (proximityResultLinear[1]>>1) + (proximityResultLinear[3]>>1) - (proximityResultLinear[5]>>1) - (proximityResultLinear[7]>>1) + (rand()%30);

	// modify the velocity components based on sensor values
	if(desL >= 0) {
     99a:	ab 81       	ldd	r26, Y+3	; 0x03
     99c:	bc 81       	ldd	r27, Y+4	; 0x04
     99e:	b7 fd       	sbrc	r27, 7
     9a0:	1b c0       	rjmp	.+54     	; 0x9d8 <obstacleAvoidance+0x1c8>
		res = (signed long int)desL + (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     9a2:	7d 01       	movw	r14, r26
     9a4:	00 27       	eor	r16, r16
     9a6:	f7 fc       	sbrc	r15, 7
     9a8:	00 95       	com	r16
     9aa:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     9ac:	26 1b       	sub	r18, r22
     9ae:	37 0b       	sbc	r19, r23
     9b0:	48 0b       	sbc	r20, r24
     9b2:	59 0b       	sbc	r21, r25
     9b4:	ca 01       	movw	r24, r20
     9b6:	b9 01       	movw	r22, r18
     9b8:	a8 01       	movw	r20, r16
     9ba:	97 01       	movw	r18, r14
     9bc:	0e 94 9f 21 	call	0x433e	; 0x433e <__mulsi3>
     9c0:	57 e0       	ldi	r21, 0x07	; 7
     9c2:	95 95       	asr	r25
     9c4:	87 95       	ror	r24
     9c6:	77 95       	ror	r23
     9c8:	67 95       	ror	r22
     9ca:	5a 95       	dec	r21
     9cc:	d1 f7       	brne	.-12     	; 0x9c2 <obstacleAvoidance+0x1b2>
     9ce:	e6 0e       	add	r14, r22
     9d0:	f7 1e       	adc	r15, r23
     9d2:	08 1f       	adc	r16, r24
     9d4:	19 1f       	adc	r17, r25
     9d6:	1a c0       	rjmp	.+52     	; 0xa0c <obstacleAvoidance+0x1fc>
	} else {
		res = (signed long int)desR - (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     9d8:	a9 81       	ldd	r26, Y+1	; 0x01
     9da:	ba 81       	ldd	r27, Y+2	; 0x02
     9dc:	7d 01       	movw	r14, r26
     9de:	00 27       	eor	r16, r16
     9e0:	f7 fc       	sbrc	r15, 7
     9e2:	00 95       	com	r16
     9e4:	10 2f       	mov	r17, r16
		*pwmLeft = (signed int)res;
     9e6:	62 0f       	add	r22, r18
     9e8:	73 1f       	adc	r23, r19
     9ea:	84 1f       	adc	r24, r20
     9ec:	95 1f       	adc	r25, r21
     9ee:	a8 01       	movw	r20, r16
     9f0:	97 01       	movw	r18, r14
     9f2:	0e 94 9f 21 	call	0x433e	; 0x433e <__mulsi3>
     9f6:	47 e0       	ldi	r20, 0x07	; 7
     9f8:	95 95       	asr	r25
     9fa:	87 95       	ror	r24
     9fc:	77 95       	ror	r23
     9fe:	67 95       	ror	r22
     a00:	4a 95       	dec	r20
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <obstacleAvoidance+0x1e8>
     a04:	e6 1a       	sub	r14, r22
     a06:	f7 0a       	sbc	r15, r23
     a08:	08 0b       	sbc	r16, r24
     a0a:	19 0b       	sbc	r17, r25
     a0c:	ef 81       	ldd	r30, Y+7	; 0x07
     a0e:	f8 85       	ldd	r31, Y+8	; 0x08
     a10:	f1 82       	std	Z+1, r15	; 0x01
     a12:	e0 82       	st	Z, r14
     a14:	8d 81       	ldd	r24, Y+5	; 0x05
     a16:	9e 81       	ldd	r25, Y+6	; 0x06
     a18:	9c 01       	movw	r18, r24
     a1a:	44 27       	eor	r20, r20
     a1c:	37 fd       	sbrc	r19, 7
     a1e:	40 95       	com	r20
     a20:	54 2f       	mov	r21, r20
     a22:	b6 01       	movw	r22, r12
     a24:	88 27       	eor	r24, r24
     a26:	77 fd       	sbrc	r23, 7
     a28:	80 95       	com	r24
     a2a:	98 2f       	mov	r25, r24
	}
	if(desR >=0) {
     a2c:	a9 81       	ldd	r26, Y+1	; 0x01
     a2e:	ba 81       	ldd	r27, Y+2	; 0x02
     a30:	b7 fd       	sbrc	r27, 7
     a32:	19 c0       	rjmp	.+50     	; 0xa66 <obstacleAvoidance+0x256>
		res = (signed long int)desR + (((signed long int)desR * ((signed long int)sumSensorsX + (signed long int)sumSensorsY))>>7);
     a34:	7d 01       	movw	r14, r26
     a36:	00 27       	eor	r16, r16
     a38:	f7 fc       	sbrc	r15, 7
     a3a:	00 95       	com	r16
     a3c:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a3e:	62 0f       	add	r22, r18
     a40:	73 1f       	adc	r23, r19
     a42:	84 1f       	adc	r24, r20
     a44:	95 1f       	adc	r25, r21
     a46:	a8 01       	movw	r20, r16
     a48:	97 01       	movw	r18, r14
     a4a:	0e 94 9f 21 	call	0x433e	; 0x433e <__mulsi3>
     a4e:	37 e0       	ldi	r19, 0x07	; 7
     a50:	95 95       	asr	r25
     a52:	87 95       	ror	r24
     a54:	77 95       	ror	r23
     a56:	67 95       	ror	r22
     a58:	3a 95       	dec	r19
     a5a:	d1 f7       	brne	.-12     	; 0xa50 <obstacleAvoidance+0x240>
     a5c:	e6 0e       	add	r14, r22
     a5e:	f7 1e       	adc	r15, r23
     a60:	08 1f       	adc	r16, r24
     a62:	19 1f       	adc	r17, r25
     a64:	1c c0       	rjmp	.+56     	; 0xa9e <obstacleAvoidance+0x28e>
	} else {
		res = (signed long int)desL - (((signed long int)desL * ((signed long int)sumSensorsX - (signed long int)sumSensorsY))>>7);
     a66:	ab 81       	ldd	r26, Y+3	; 0x03
     a68:	bc 81       	ldd	r27, Y+4	; 0x04
     a6a:	7d 01       	movw	r14, r26
     a6c:	00 27       	eor	r16, r16
     a6e:	f7 fc       	sbrc	r15, 7
     a70:	00 95       	com	r16
     a72:	10 2f       	mov	r17, r16
		*pwmRight = (signed int)res;
     a74:	26 1b       	sub	r18, r22
     a76:	37 0b       	sbc	r19, r23
     a78:	48 0b       	sbc	r20, r24
     a7a:	59 0b       	sbc	r21, r25
     a7c:	ca 01       	movw	r24, r20
     a7e:	b9 01       	movw	r22, r18
     a80:	a8 01       	movw	r20, r16
     a82:	97 01       	movw	r18, r14
     a84:	0e 94 9f 21 	call	0x433e	; 0x433e <__mulsi3>
     a88:	27 e0       	ldi	r18, 0x07	; 7
     a8a:	95 95       	asr	r25
     a8c:	87 95       	ror	r24
     a8e:	77 95       	ror	r23
     a90:	67 95       	ror	r22
     a92:	2a 95       	dec	r18
     a94:	d1 f7       	brne	.-12     	; 0xa8a <obstacleAvoidance+0x27a>
     a96:	e6 1a       	sub	r14, r22
     a98:	f7 0a       	sbc	r15, r23
     a9a:	08 0b       	sbc	r16, r24
     a9c:	19 0b       	sbc	r17, r25
     a9e:	e9 85       	ldd	r30, Y+9	; 0x09
     aa0:	fa 85       	ldd	r31, Y+10	; 0x0a
     aa2:	f1 82       	std	Z+1, r15	; 0x01
     aa4:	e0 82       	st	Z, r14
	}
		
	// force the values to be in the pwm maximum range
	if (*pwmRight>(MAX_MOTORS_PWM/2)) *pwmRight=(MAX_MOTORS_PWM/2);
     aa6:	a9 85       	ldd	r26, Y+9	; 0x09
     aa8:	ba 85       	ldd	r27, Y+10	; 0x0a
     aaa:	8d 91       	ld	r24, X+
     aac:	9c 91       	ld	r25, X
     aae:	81 50       	subi	r24, 0x01	; 1
     ab0:	92 40       	sbci	r25, 0x02	; 2
     ab2:	34 f0       	brlt	.+12     	; 0xac0 <obstacleAvoidance+0x2b0>
     ab4:	80 e0       	ldi	r24, 0x00	; 0
     ab6:	92 e0       	ldi	r25, 0x02	; 2
     ab8:	e9 85       	ldd	r30, Y+9	; 0x09
     aba:	fa 85       	ldd	r31, Y+10	; 0x0a
     abc:	91 83       	std	Z+1, r25	; 0x01
     abe:	80 83       	st	Z, r24
	if (*pwmLeft>(MAX_MOTORS_PWM/2)) *pwmLeft=(MAX_MOTORS_PWM/2);
     ac0:	af 81       	ldd	r26, Y+7	; 0x07
     ac2:	b8 85       	ldd	r27, Y+8	; 0x08
     ac4:	8d 91       	ld	r24, X+
     ac6:	9c 91       	ld	r25, X
     ac8:	81 50       	subi	r24, 0x01	; 1
     aca:	92 40       	sbci	r25, 0x02	; 2
     acc:	34 f0       	brlt	.+12     	; 0xada <obstacleAvoidance+0x2ca>
     ace:	80 e0       	ldi	r24, 0x00	; 0
     ad0:	92 e0       	ldi	r25, 0x02	; 2
     ad2:	ef 81       	ldd	r30, Y+7	; 0x07
     ad4:	f8 85       	ldd	r31, Y+8	; 0x08
     ad6:	91 83       	std	Z+1, r25	; 0x01
     ad8:	80 83       	st	Z, r24
	if (*pwmRight<-(MAX_MOTORS_PWM/2)) *pwmRight=-(MAX_MOTORS_PWM/2);
     ada:	a9 85       	ldd	r26, Y+9	; 0x09
     adc:	ba 85       	ldd	r27, Y+10	; 0x0a
     ade:	8d 91       	ld	r24, X+
     ae0:	9c 91       	ld	r25, X
     ae2:	80 50       	subi	r24, 0x00	; 0
     ae4:	9e 4f       	sbci	r25, 0xFE	; 254
     ae6:	34 f4       	brge	.+12     	; 0xaf4 <obstacleAvoidance+0x2e4>
     ae8:	80 e0       	ldi	r24, 0x00	; 0
     aea:	9e ef       	ldi	r25, 0xFE	; 254
     aec:	e9 85       	ldd	r30, Y+9	; 0x09
     aee:	fa 85       	ldd	r31, Y+10	; 0x0a
     af0:	91 83       	std	Z+1, r25	; 0x01
     af2:	80 83       	st	Z, r24
	if (*pwmLeft<-(MAX_MOTORS_PWM/2)) *pwmLeft=-(MAX_MOTORS_PWM/2);
     af4:	af 81       	ldd	r26, Y+7	; 0x07
     af6:	b8 85       	ldd	r27, Y+8	; 0x08
     af8:	8d 91       	ld	r24, X+
     afa:	9c 91       	ld	r25, X
     afc:	80 50       	subi	r24, 0x00	; 0
     afe:	9e 4f       	sbci	r25, 0xFE	; 254
     b00:	34 f4       	brge	.+12     	; 0xb0e <obstacleAvoidance+0x2fe>
     b02:	80 e0       	ldi	r24, 0x00	; 0
     b04:	9e ef       	ldi	r25, 0xFE	; 254
     b06:	ef 81       	ldd	r30, Y+7	; 0x07
     b08:	f8 85       	ldd	r31, Y+8	; 0x08
     b0a:	91 83       	std	Z+1, r25	; 0x01
     b0c:	80 83       	st	Z, r24

}
     b0e:	2a 96       	adiw	r28, 0x0a	; 10
     b10:	0f b6       	in	r0, 0x3f	; 63
     b12:	f8 94       	cli
     b14:	de bf       	out	0x3e, r29	; 62
     b16:	0f be       	out	0x3f, r0	; 63
     b18:	cd bf       	out	0x3d, r28	; 61
     b1a:	cf 91       	pop	r28
     b1c:	df 91       	pop	r29
     b1e:	1f 91       	pop	r17
     b20:	0f 91       	pop	r16
     b22:	ff 90       	pop	r15
     b24:	ef 90       	pop	r14
     b26:	df 90       	pop	r13
     b28:	cf 90       	pop	r12
     b2a:	bf 90       	pop	r11
     b2c:	af 90       	pop	r10
     b2e:	9f 90       	pop	r9
     b30:	8f 90       	pop	r8
     b32:	7f 90       	pop	r7
     b34:	6f 90       	pop	r6
     b36:	5f 90       	pop	r5
     b38:	4f 90       	pop	r4
     b3a:	3f 90       	pop	r3
     b3c:	2f 90       	pop	r2
     b3e:	08 95       	ret

00000b40 <initBehaviors>:

#include "behaviors.h"

void initBehaviors() {

	srand(TCNT3);	// initialize random seed (used in obstacle avoidance)
     b40:	80 91 94 00 	lds	r24, 0x0094
     b44:	90 91 95 00 	lds	r25, 0x0095
     b48:	0e 94 7c 22 	call	0x44f8	; 0x44f8 <srand>

}
     b4c:	08 95       	ret

00000b4e <init_ir_remote_control>:
static unsigned char check_temp = 0;
unsigned char address = 0;
unsigned char data_ir = 0;
unsigned char check = 2;

void init_ir_remote_control(void) { 	
     b4e:	cf 93       	push	r28
     b50:	df 93       	push	r29

	PCICR = 0;
     b52:	e8 e6       	ldi	r30, 0x68	; 104
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	10 82       	st	Z, r1
	PCMSK1 = 0;
     b58:	ac e6       	ldi	r26, 0x6C	; 108
     b5a:	b0 e0       	ldi	r27, 0x00	; 0
     b5c:	1c 92       	st	X, r1
	TCCR2A = 0;
     b5e:	20 eb       	ldi	r18, 0xB0	; 176
     b60:	30 e0       	ldi	r19, 0x00	; 0
     b62:	e9 01       	movw	r28, r18
     b64:	18 82       	st	Y, r1
	TCCR2B = 0;
     b66:	10 92 b1 00 	sts	0x00B1, r1
	TIMSK2 = 0;
     b6a:	10 92 70 00 	sts	0x0070, r1

	PCICR |= (1 << PCIE1);			// enable interrupt on change of PCINT15:8 pins
     b6e:	80 81       	ld	r24, Z
     b70:	82 60       	ori	r24, 0x02	; 2
     b72:	80 83       	st	Z, r24
	PCMSK1 |= (1 << PCINT15);		// enable PCINT15
     b74:	8c 91       	ld	r24, X
     b76:	80 68       	ori	r24, 0x80	; 128
     b78:	8c 93       	st	X, r24
	TCCR2A |= (1 << WGM21); 		// mode 2 => CTC mode
     b7a:	88 81       	ld	r24, Y
     b7c:	82 60       	ori	r24, 0x02	; 2
     b7e:	88 83       	st	Y, r24

}
     b80:	df 91       	pop	r29
     b82:	cf 91       	pop	r28
     b84:	08 95       	ret

00000b86 <__vector_10>:

// external interrupt service routine
ISR(PCINT1_vect) {
     b86:	1f 92       	push	r1
     b88:	0f 92       	push	r0
     b8a:	0f b6       	in	r0, 0x3f	; 63
     b8c:	0f 92       	push	r0
     b8e:	11 24       	eor	r1, r1
     b90:	8f 93       	push	r24

	if(irEnabled) {						// if the robot is configured to accept TV remote commands
     b92:	80 91 11 02 	lds	r24, 0x0211
     b96:	88 23       	and	r24, r24
     b98:	21 f1       	breq	.+72     	; 0xbe2 <__vector_10+0x5c>

		if(bit_is_clear(PINJ, 6)) {		// the interrupt is generated at every pin state change; we only look
     b9a:	80 91 03 01 	lds	r24, 0x0103
     b9e:	86 fd       	sbrc	r24, 6
     ba0:	20 c0       	rjmp	.+64     	; 0xbe2 <__vector_10+0x5c>
										// for the falling edge
			PCICR &= ~(1 << PCIE1);		// disable external interrupt
     ba2:	80 91 68 00 	lds	r24, 0x0068
     ba6:	8d 7f       	andi	r24, 0xFD	; 253
     ba8:	80 93 68 00 	sts	0x0068, r24
			PCMSK1 &= ~(1 << PCINT15);
     bac:	80 91 6c 00 	lds	r24, 0x006C
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	80 93 6c 00 	sts	0x006C, r24
		
			// check the pin change isn't due to a glitch; to check this verify that
			// the pin remain low for at least 400 us (the giltches last about 200 us)
			// 0.4 / 0.032 = 13 => 0.416 us
			checkGlitch = 1;							// we're checking if this is a glitch
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	80 93 12 02 	sts	0x0212, r24
			OCR2A = 13;									// output compare register
     bbc:	8d e0       	ldi	r24, 0x0D	; 13
     bbe:	80 93 b3 00 	sts	0x00B3, r24
			TCCR2B |= (1 << CS22) | (1 << CS21);		// 1/256 prescaler => 8 MHz / 256 = 31.25 KHz (32 us resolution)
     bc2:	80 91 b1 00 	lds	r24, 0x00B1
     bc6:	86 60       	ori	r24, 0x06	; 6
     bc8:	80 93 b1 00 	sts	0x00B1, r24
			TIMSK2 |= (1 << OCIE2A);					// enable output compare interrupt
     bcc:	80 91 70 00 	lds	r24, 0x0070
     bd0:	82 60       	ori	r24, 0x02	; 2
     bd2:	80 93 70 00 	sts	0x0070, r24

			check_temp = address_temp = data_temp = 0;
     bd6:	10 92 46 03 	sts	0x0346, r1
     bda:	10 92 47 03 	sts	0x0347, r1
     bde:	10 92 48 03 	sts	0x0348, r1

		}

	}
	
}
     be2:	8f 91       	pop	r24
     be4:	0f 90       	pop	r0
     be6:	0f be       	out	0x3f, r0	; 63
     be8:	0f 90       	pop	r0
     bea:	1f 90       	pop	r1
     bec:	18 95       	reti

00000bee <__vector_13>:

ISR(TIMER2_COMPA_vect) {
     bee:	1f 92       	push	r1
     bf0:	0f 92       	push	r0
     bf2:	0f b6       	in	r0, 0x3f	; 63
     bf4:	0f 92       	push	r0
     bf6:	11 24       	eor	r1, r1
     bf8:	2f 93       	push	r18
     bfa:	3f 93       	push	r19
     bfc:	4f 93       	push	r20
     bfe:	5f 93       	push	r21
     c00:	8f 93       	push	r24
     c02:	9f 93       	push	r25

	static int i = -1;

	//PORTB ^= (1 << 5);	// toggle red led

	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);		// stop timer2
     c04:	80 91 b1 00 	lds	r24, 0x00B1
     c08:	88 7f       	andi	r24, 0xF8	; 248
     c0a:	80 93 b1 00 	sts	0x00B1, r24
	
		if(checkGlitch) {					// if checking this is a glitch
     c0e:	80 91 12 02 	lds	r24, 0x0212
     c12:	88 23       	and	r24, r24
     c14:	c9 f0       	breq	.+50     	; 0xc48 <__vector_13+0x5a>

			if(REMOTE) {					// if high it is a glitch
     c16:	80 91 03 01 	lds	r24, 0x0103
     c1a:	86 ff       	sbrs	r24, 6
     c1c:	11 c0       	rjmp	.+34     	; 0xc40 <__vector_13+0x52>

				PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     c1e:	80 91 68 00 	lds	r24, 0x0068
     c22:	82 60       	ori	r24, 0x02	; 2
     c24:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     c28:	80 91 6c 00 	lds	r24, 0x006C
     c2c:	80 68       	ori	r24, 0x80	; 128
     c2e:	80 93 6c 00 	sts	0x006C, r24
				i = -1;			
     c32:	8f ef       	ldi	r24, 0xFF	; 255
     c34:	9f ef       	ldi	r25, 0xFF	; 255
     c36:	90 93 02 02 	sts	0x0202, r25
     c3a:	80 93 01 02 	sts	0x0201, r24
     c3e:	c8 c0       	rjmp	.+400    	; 0xdd0 <__vector_13+0x1e2>

			} else {						// not a glitch => real command received

				checkGlitch = 0;
     c40:	10 92 12 02 	sts	0x0212, r1

				// activate the IR Receiver with a 2.1 ms cycle value
				// we set the resolution of the timer to be 0.032 ms (prescaler 1/256) so:
				// 2.1 / 0.032 = 64 to be set in the output compare register (=> 2.048 ms)
				// but we already wait 0.416 us => 13, so 64-13=51
				OCR2A = 51;								// output compare register
     c44:	83 e3       	ldi	r24, 0x33	; 51
     c46:	3f c0       	rjmp	.+126    	; 0xcc6 <__vector_13+0xd8>
			}

		} else {


			if (i == -1) { 						// start bit confirmed
     c48:	40 91 01 02 	lds	r20, 0x0201
     c4c:	50 91 02 02 	lds	r21, 0x0202
     c50:	2f ef       	ldi	r18, 0xFF	; 255
     c52:	4f 3f       	cpi	r20, 0xFF	; 255
     c54:	52 07       	cpc	r21, r18
     c56:	39 f5       	brne	.+78     	; 0xca6 <__vector_13+0xb8>

				if(REMOTE) {					// double check => if high it is only a noise
     c58:	80 91 03 01 	lds	r24, 0x0103
     c5c:	86 ff       	sbrs	r24, 6
     c5e:	0b c0       	rjmp	.+22     	; 0xc76 <__vector_13+0x88>

					PCICR |= (1 << PCIE1);		// re-enable external interrupt to receive the next command
     c60:	80 91 68 00 	lds	r24, 0x0068
     c64:	82 60       	ori	r24, 0x02	; 2
     c66:	80 93 68 00 	sts	0x0068, r24
					PCMSK1 |= (1 << PCINT15);	// clear interrupt flag
     c6a:	80 91 6c 00 	lds	r24, 0x006C
     c6e:	80 68       	ori	r24, 0x80	; 128
     c70:	80 93 6c 00 	sts	0x006C, r24
     c74:	ad c0       	rjmp	.+346    	; 0xdd0 <__vector_13+0x1e2>

				} else {	// read the check bit
			
					//cycle value is 0.9 ms to go to check bit so:
					// 0.9 / 0.032 = 28 => 0.896
					OCR2A = 28;								// output compare register
     c76:	8c e1       	ldi	r24, 0x1C	; 28
     c78:	80 93 b3 00 	sts	0x00B3, r24
					TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     c7c:	80 91 b1 00 	lds	r24, 0x00B1
     c80:	86 60       	ori	r24, 0x06	; 6
     c82:	80 93 b1 00 	sts	0x00B1, r24
					TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt					
     c86:	80 91 70 00 	lds	r24, 0x0070
     c8a:	82 60       	ori	r24, 0x02	; 2
     c8c:	80 93 70 00 	sts	0x0070, r24

					check_temp = address_temp = data_temp = 0;
     c90:	10 92 46 03 	sts	0x0346, r1
     c94:	10 92 47 03 	sts	0x0347, r1
     c98:	10 92 48 03 	sts	0x0348, r1
					i=0;
     c9c:	10 92 02 02 	sts	0x0202, r1
     ca0:	10 92 01 02 	sts	0x0201, r1
     ca4:	95 c0       	rjmp	.+298    	; 0xdd0 <__vector_13+0x1e2>

				}

			} else if (i == 1)	{ 						// check bit read and change timer period
     ca6:	41 30       	cpi	r20, 0x01	; 1
     ca8:	51 05       	cpc	r21, r1
     caa:	d1 f4       	brne	.+52     	; 0xce0 <__vector_13+0xf2>

				check_temp = REMOTE;	   				// read the check bit
     cac:	80 91 03 01 	lds	r24, 0x0103
     cb0:	90 e0       	ldi	r25, 0x00	; 0
     cb2:	80 74       	andi	r24, 0x40	; 64
     cb4:	90 70       	andi	r25, 0x00	; 0
     cb6:	26 e0       	ldi	r18, 0x06	; 6
     cb8:	95 95       	asr	r25
     cba:	87 95       	ror	r24
     cbc:	2a 95       	dec	r18
     cbe:	e1 f7       	brne	.-8      	; 0xcb8 <__vector_13+0xca>
     cc0:	80 93 48 03 	sts	0x0348, r24
				//cycle value is 1.778 ms => 1.778 / 0.032 = 54 (=> 1.728 ms)
				OCR2A = 54;								// output compare register
     cc4:	86 e3       	ldi	r24, 0x36	; 54
     cc6:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);	// 1/256 prescaler
     cca:	80 91 b1 00 	lds	r24, 0x00B1
     cce:	86 60       	ori	r24, 0x06	; 6
     cd0:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);				// enable output compare interrupt
     cd4:	80 91 70 00 	lds	r24, 0x0070
     cd8:	82 60       	ori	r24, 0x02	; 2
     cda:	80 93 70 00 	sts	0x0070, r24
     cde:	78 c0       	rjmp	.+240    	; 0xdd0 <__vector_13+0x1e2>

			} else if ((i > 1) && (i < 7)) {			// we read address
     ce0:	ca 01       	movw	r24, r20
     ce2:	02 97       	sbiw	r24, 0x02	; 2
     ce4:	05 97       	sbiw	r24, 0x05	; 5
     ce6:	30 f5       	brcc	.+76     	; 0xd34 <__vector_13+0x146>
		
				OCR2A = 54;
     ce8:	86 e3       	ldi	r24, 0x36	; 54
     cea:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     cee:	80 91 b1 00 	lds	r24, 0x00B1
     cf2:	86 60       	ori	r24, 0x06	; 6
     cf4:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     cf8:	80 91 70 00 	lds	r24, 0x0070
     cfc:	82 60       	ori	r24, 0x02	; 2
     cfe:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     d02:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6-i;
     d06:	30 e0       	ldi	r19, 0x00	; 0
     d08:	20 74       	andi	r18, 0x40	; 64
     d0a:	30 70       	andi	r19, 0x00	; 0
     d0c:	96 e0       	ldi	r25, 0x06	; 6
     d0e:	36 95       	lsr	r19
     d10:	27 95       	ror	r18
     d12:	9a 95       	dec	r25
     d14:	e1 f7       	brne	.-8      	; 0xd0e <__vector_13+0x120>
     d16:	86 e0       	ldi	r24, 0x06	; 6
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	84 1b       	sub	r24, r20
     d1c:	95 0b       	sbc	r25, r21
     d1e:	02 c0       	rjmp	.+4      	; 0xd24 <__vector_13+0x136>
     d20:	22 0f       	add	r18, r18
     d22:	33 1f       	adc	r19, r19
     d24:	8a 95       	dec	r24
     d26:	e2 f7       	brpl	.-8      	; 0xd20 <__vector_13+0x132>
				address_temp += temp;
     d28:	80 91 47 03 	lds	r24, 0x0347
     d2c:	82 0f       	add	r24, r18
     d2e:	80 93 47 03 	sts	0x0347, r24
     d32:	4e c0       	rjmp	.+156    	; 0xdd0 <__vector_13+0x1e2>

			} else if ((i > 6) && (i < 13 )) { 			// we read data
     d34:	ca 01       	movw	r24, r20
     d36:	07 97       	sbiw	r24, 0x07	; 7
     d38:	06 97       	sbiw	r24, 0x06	; 6
     d3a:	30 f5       	brcc	.+76     	; 0xd88 <__vector_13+0x19a>

				OCR2A = 54;
     d3c:	86 e3       	ldi	r24, 0x36	; 54
     d3e:	80 93 b3 00 	sts	0x00B3, r24
				TCCR2B |= (1 << CS22) | (1 << CS21);
     d42:	80 91 b1 00 	lds	r24, 0x00B1
     d46:	86 60       	ori	r24, 0x06	; 6
     d48:	80 93 b1 00 	sts	0x00B1, r24
				TIMSK2 |= (1 << OCIE2A);
     d4c:	80 91 70 00 	lds	r24, 0x0070
     d50:	82 60       	ori	r24, 0x02	; 2
     d52:	80 93 70 00 	sts	0x0070, r24

				unsigned char temp = REMOTE;
     d56:	20 91 03 01 	lds	r18, 0x0103
				temp <<= 6+6-i;
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	20 74       	andi	r18, 0x40	; 64
     d5e:	30 70       	andi	r19, 0x00	; 0
     d60:	86 e0       	ldi	r24, 0x06	; 6
     d62:	36 95       	lsr	r19
     d64:	27 95       	ror	r18
     d66:	8a 95       	dec	r24
     d68:	e1 f7       	brne	.-8      	; 0xd62 <__vector_13+0x174>
     d6a:	8c e0       	ldi	r24, 0x0C	; 12
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	84 1b       	sub	r24, r20
     d70:	95 0b       	sbc	r25, r21
     d72:	02 c0       	rjmp	.+4      	; 0xd78 <__vector_13+0x18a>
     d74:	22 0f       	add	r18, r18
     d76:	33 1f       	adc	r19, r19
     d78:	8a 95       	dec	r24
     d7a:	e2 f7       	brpl	.-8      	; 0xd74 <__vector_13+0x186>
				data_temp += temp;
     d7c:	80 91 46 03 	lds	r24, 0x0346
     d80:	82 0f       	add	r24, r18
     d82:	80 93 46 03 	sts	0x0346, r24
     d86:	24 c0       	rjmp	.+72     	; 0xdd0 <__vector_13+0x1e2>

			} else if (i == 13) { 						// last bit read
     d88:	4d 30       	cpi	r20, 0x0D	; 13
     d8a:	51 05       	cpc	r21, r1
     d8c:	09 f5       	brne	.+66     	; 0xdd0 <__vector_13+0x1e2>
				
				TIMSK2 = 0;								// disable all interrupt for timer2
     d8e:	10 92 70 00 	sts	0x0070, r1
				PCICR |= (1 << PCIE1);					// enable external interrupt to receive next command
     d92:	80 91 68 00 	lds	r24, 0x0068
     d96:	82 60       	ori	r24, 0x02	; 2
     d98:	80 93 68 00 	sts	0x0068, r24
				PCMSK1 |= (1 << PCINT15);				// clear interrupt flag
     d9c:	80 91 6c 00 	lds	r24, 0x006C
     da0:	80 68       	ori	r24, 0x80	; 128
     da2:	80 93 6c 00 	sts	0x006C, r24

				i = -1;
     da6:	8f ef       	ldi	r24, 0xFF	; 255
     da8:	9f ef       	ldi	r25, 0xFF	; 255
     daa:	90 93 02 02 	sts	0x0202, r25
     dae:	80 93 01 02 	sts	0x0201, r24
				check = check_temp;
     db2:	80 91 48 03 	lds	r24, 0x0348
     db6:	80 93 00 02 	sts	0x0200, r24
				address = address_temp;
     dba:	80 91 47 03 	lds	r24, 0x0347
     dbe:	80 93 44 03 	sts	0x0344, r24
				data_ir = data_temp;
     dc2:	80 91 46 03 	lds	r24, 0x0346
     dc6:	80 93 45 03 	sts	0x0345, r24
				command_received=1;
     dca:	81 e0       	ldi	r24, 0x01	; 1
     dcc:	80 93 37 05 	sts	0x0537, r24

			} 

		}
	
		if(i!=-1) {
     dd0:	80 91 01 02 	lds	r24, 0x0201
     dd4:	90 91 02 02 	lds	r25, 0x0202
     dd8:	2f ef       	ldi	r18, 0xFF	; 255
     dda:	8f 3f       	cpi	r24, 0xFF	; 255
     ddc:	92 07       	cpc	r25, r18
     dde:	29 f0       	breq	.+10     	; 0xdea <__vector_13+0x1fc>

			i++;
     de0:	01 96       	adiw	r24, 0x01	; 1
     de2:	90 93 02 02 	sts	0x0202, r25
     de6:	80 93 01 02 	sts	0x0201, r24

		}

}
     dea:	9f 91       	pop	r25
     dec:	8f 91       	pop	r24
     dee:	5f 91       	pop	r21
     df0:	4f 91       	pop	r20
     df2:	3f 91       	pop	r19
     df4:	2f 91       	pop	r18
     df6:	0f 90       	pop	r0
     df8:	0f be       	out	0x3f, r0	; 63
     dfa:	0f 90       	pop	r0
     dfc:	1f 90       	pop	r1
     dfe:	18 95       	reti

00000e00 <ir_remote_get_check>:

unsigned char ir_remote_get_check(void) {
	return check;
}
     e00:	80 91 00 02 	lds	r24, 0x0200
     e04:	08 95       	ret

00000e06 <ir_remote_get_address>:

unsigned char ir_remote_get_address(void) {
	return address;
}
     e06:	80 91 44 03 	lds	r24, 0x0344
     e0a:	08 95       	ret

00000e0c <ir_remote_get_data>:

unsigned char ir_remote_get_data(void) {
	return data_ir;
}
     e0c:	80 91 45 03 	lds	r24, 0x0345
     e10:	08 95       	ret

00000e12 <handleIRRemoteCommands>:

void handleIRRemoteCommands() {

	if(irEnabled) {
     e12:	80 91 11 02 	lds	r24, 0x0211
     e16:	88 23       	and	r24, r24
     e18:	09 f4       	brne	.+2      	; 0xe1c <handleIRRemoteCommands+0xa>
     e1a:	ae c1       	rjmp	.+860    	; 0x1178 <handleIRRemoteCommands+0x366>

		if(command_received) {
     e1c:	80 91 37 05 	lds	r24, 0x0537
     e20:	88 23       	and	r24, r24
     e22:	09 f4       	brne	.+2      	; 0xe26 <handleIRRemoteCommands+0x14>
     e24:	a9 c1       	rjmp	.+850    	; 0x1178 <handleIRRemoteCommands+0x366>
unsigned char ir_remote_get_address(void) {
	return address;
}

unsigned char ir_remote_get_data(void) {
	return data_ir;
     e26:	80 91 45 03 	lds	r24, 0x0345

	if(irEnabled) {

		if(command_received) {

            irCommand = ir_remote_get_data();
     e2a:	80 93 36 05 	sts	0x0536, r24

		    //usartTransmit(irCommand);

			command_received = 0;
     e2e:	10 92 37 05 	sts	0x0537, r1

			switch(irCommand) {
     e32:	e8 2f       	mov	r30, r24
     e34:	f0 e0       	ldi	r31, 0x00	; 0
     e36:	e5 33       	cpi	r30, 0x35	; 53
     e38:	f1 05       	cpc	r31, r1
     e3a:	08 f0       	brcs	.+2      	; 0xe3e <handleIRRemoteCommands+0x2c>
     e3c:	67 c1       	rjmp	.+718    	; 0x110c <handleIRRemoteCommands+0x2fa>
     e3e:	ee 58       	subi	r30, 0x8E	; 142
     e40:	ff 4f       	sbci	r31, 0xFF	; 255
     e42:	ee 0f       	add	r30, r30
     e44:	ff 1f       	adc	r31, r31
     e46:	05 90       	lpm	r0, Z+
     e48:	f4 91       	lpm	r31, Z+
     e4a:	e0 2d       	mov	r30, r0
     e4c:	19 94       	eijmp
				// sometimes there are two cases for the same command because two different
				// remote controls are used; one of this do not contain "numbers"
				case 5:	// stop motors
				case 51:
					pwm_right_desired = 0;
     e4e:	10 92 18 04 	sts	0x0418, r1
     e52:	10 92 17 04 	sts	0x0417, r1
					pwm_left_desired = 0;
     e56:	10 92 1a 04 	sts	0x041A, r1
     e5a:	10 92 19 04 	sts	0x0419, r1
     e5e:	56 c1       	rjmp	.+684    	; 0x110c <handleIRRemoteCommands+0x2fa>
					break;

				case 2:	// both motors forward
				case 31:
					if(pwm_right_desired > pwm_left_desired) {
     e60:	20 91 17 04 	lds	r18, 0x0417
     e64:	30 91 18 04 	lds	r19, 0x0418
     e68:	80 91 19 04 	lds	r24, 0x0419
     e6c:	90 91 1a 04 	lds	r25, 0x041A
     e70:	82 17       	cp	r24, r18
     e72:	93 07       	cpc	r25, r19
     e74:	2c f4       	brge	.+10     	; 0xe80 <handleIRRemoteCommands+0x6e>
						pwm_left_desired = pwm_right_desired;
     e76:	30 93 1a 04 	sts	0x041A, r19
     e7a:	20 93 19 04 	sts	0x0419, r18
     e7e:	04 c0       	rjmp	.+8      	; 0xe88 <handleIRRemoteCommands+0x76>
					} else {
						pwm_right_desired = pwm_left_desired;
     e80:	90 93 18 04 	sts	0x0418, r25
     e84:	80 93 17 04 	sts	0x0417, r24
					}
					pwm_right_desired += STEP_MOTORS;
     e88:	80 91 17 04 	lds	r24, 0x0417
     e8c:	90 91 18 04 	lds	r25, 0x0418
     e90:	4e 96       	adiw	r24, 0x1e	; 30
     e92:	90 93 18 04 	sts	0x0418, r25
     e96:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired += STEP_MOTORS;
     e9a:	20 91 19 04 	lds	r18, 0x0419
     e9e:	30 91 1a 04 	lds	r19, 0x041A
     ea2:	22 5e       	subi	r18, 0xE2	; 226
     ea4:	3f 4f       	sbci	r19, 0xFF	; 255
     ea6:	30 93 1a 04 	sts	0x041A, r19
     eaa:	20 93 19 04 	sts	0x0419, r18
	                if (pwm_right_desired > (MAX_MOTORS_PWM/2)) pwm_right_desired = (MAX_MOTORS_PWM/2);
     eae:	81 50       	subi	r24, 0x01	; 1
     eb0:	92 40       	sbci	r25, 0x02	; 2
     eb2:	0c f4       	brge	.+2      	; 0xeb6 <handleIRRemoteCommands+0xa4>
     eb4:	5e c0       	rjmp	.+188    	; 0xf72 <handleIRRemoteCommands+0x160>
     eb6:	80 e0       	ldi	r24, 0x00	; 0
     eb8:	92 e0       	ldi	r25, 0x02	; 2
     eba:	57 c0       	rjmp	.+174    	; 0xf6a <handleIRRemoteCommands+0x158>
    	            if (pwm_left_desired > (MAX_MOTORS_PWM/2)) pwm_left_desired = (MAX_MOTORS_PWM/2);
               		break;

				case 8:	// both motors backward
				case 30:
					if(pwm_right_desired < pwm_left) {
     ebc:	20 91 17 04 	lds	r18, 0x0417
     ec0:	30 91 18 04 	lds	r19, 0x0418
     ec4:	80 91 15 04 	lds	r24, 0x0415
     ec8:	90 91 16 04 	lds	r25, 0x0416
     ecc:	28 17       	cp	r18, r24
     ece:	39 07       	cpc	r19, r25
     ed0:	2c f4       	brge	.+10     	; 0xedc <handleIRRemoteCommands+0xca>
						pwm_left_desired  = pwm_right_desired;
     ed2:	30 93 1a 04 	sts	0x041A, r19
     ed6:	20 93 19 04 	sts	0x0419, r18
     eda:	08 c0       	rjmp	.+16     	; 0xeec <handleIRRemoteCommands+0xda>
					} else {
						pwm_right_desired = pwm_left_desired;
     edc:	80 91 19 04 	lds	r24, 0x0419
     ee0:	90 91 1a 04 	lds	r25, 0x041A
     ee4:	90 93 18 04 	sts	0x0418, r25
     ee8:	80 93 17 04 	sts	0x0417, r24
					}
					pwm_right_desired -= STEP_MOTORS;
     eec:	80 91 17 04 	lds	r24, 0x0417
     ef0:	90 91 18 04 	lds	r25, 0x0418
     ef4:	4e 97       	sbiw	r24, 0x1e	; 30
     ef6:	90 93 18 04 	sts	0x0418, r25
     efa:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired -= STEP_MOTORS;
     efe:	20 91 19 04 	lds	r18, 0x0419
     f02:	30 91 1a 04 	lds	r19, 0x041A
     f06:	2e 51       	subi	r18, 0x1E	; 30
     f08:	30 40       	sbci	r19, 0x00	; 0
     f0a:	30 93 1a 04 	sts	0x041A, r19
     f0e:	20 93 19 04 	sts	0x0419, r18
	                if (pwm_right_desired < -(MAX_MOTORS_PWM/2)) pwm_right_desired = -(MAX_MOTORS_PWM/2);
     f12:	80 50       	subi	r24, 0x00	; 0
     f14:	9e 4f       	sbci	r25, 0xFE	; 254
     f16:	34 f4       	brge	.+12     	; 0xf24 <handleIRRemoteCommands+0x112>
     f18:	80 e0       	ldi	r24, 0x00	; 0
     f1a:	9e ef       	ldi	r25, 0xFE	; 254
     f1c:	90 93 18 04 	sts	0x0418, r25
     f20:	80 93 17 04 	sts	0x0417, r24
    	            if (pwm_left_desired < -(MAX_MOTORS_PWM/2)) pwm_left_desired = -(MAX_MOTORS_PWM/2);
     f24:	20 50       	subi	r18, 0x00	; 0
     f26:	3e 4f       	sbci	r19, 0xFE	; 254
     f28:	0c f0       	brlt	.+2      	; 0xf2c <handleIRRemoteCommands+0x11a>
     f2a:	f0 c0       	rjmp	.+480    	; 0x110c <handleIRRemoteCommands+0x2fa>
     f2c:	80 e0       	ldi	r24, 0x00	; 0
     f2e:	9e ef       	ldi	r25, 0xFE	; 254
     f30:	90 93 1a 04 	sts	0x041A, r25
     f34:	80 93 19 04 	sts	0x0419, r24
     f38:	e9 c0       	rjmp	.+466    	; 0x110c <handleIRRemoteCommands+0x2fa>
                  	break;

				case 6:	// both motors right
				case 47:
					pwm_right_desired -= STEP_MOTORS;
     f3a:	80 91 17 04 	lds	r24, 0x0417
     f3e:	90 91 18 04 	lds	r25, 0x0418
     f42:	4e 97       	sbiw	r24, 0x1e	; 30
     f44:	90 93 18 04 	sts	0x0418, r25
     f48:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired += STEP_MOTORS;
     f4c:	20 91 19 04 	lds	r18, 0x0419
     f50:	30 91 1a 04 	lds	r19, 0x041A
     f54:	22 5e       	subi	r18, 0xE2	; 226
     f56:	3f 4f       	sbci	r19, 0xFF	; 255
     f58:	30 93 1a 04 	sts	0x041A, r19
     f5c:	20 93 19 04 	sts	0x0419, r18
                	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
     f60:	80 50       	subi	r24, 0x00	; 0
     f62:	9e 4f       	sbci	r25, 0xFE	; 254
     f64:	34 f4       	brge	.+12     	; 0xf72 <handleIRRemoteCommands+0x160>
     f66:	80 e0       	ldi	r24, 0x00	; 0
     f68:	9e ef       	ldi	r25, 0xFE	; 254
     f6a:	90 93 18 04 	sts	0x0418, r25
     f6e:	80 93 17 04 	sts	0x0417, r24
                	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     f72:	21 50       	subi	r18, 0x01	; 1
     f74:	32 40       	sbci	r19, 0x02	; 2
     f76:	0c f4       	brge	.+2      	; 0xf7a <handleIRRemoteCommands+0x168>
     f78:	c9 c0       	rjmp	.+402    	; 0x110c <handleIRRemoteCommands+0x2fa>
     f7a:	27 c0       	rjmp	.+78     	; 0xfca <handleIRRemoteCommands+0x1b8>
					break;

				case 4:	// both motors left
				case 46:
					pwm_right_desired += STEP_MOTORS;
     f7c:	80 91 17 04 	lds	r24, 0x0417
     f80:	90 91 18 04 	lds	r25, 0x0418
     f84:	4e 96       	adiw	r24, 0x1e	; 30
     f86:	90 93 18 04 	sts	0x0418, r25
     f8a:	80 93 17 04 	sts	0x0417, r24
					pwm_left_desired -= STEP_MOTORS;
     f8e:	20 91 19 04 	lds	r18, 0x0419
     f92:	30 91 1a 04 	lds	r19, 0x041A
     f96:	2e 51       	subi	r18, 0x1E	; 30
     f98:	30 40       	sbci	r19, 0x00	; 0
     f9a:	30 93 1a 04 	sts	0x041A, r19
     f9e:	20 93 19 04 	sts	0x0419, r18
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     fa2:	81 50       	subi	r24, 0x01	; 1
     fa4:	92 40       	sbci	r25, 0x02	; 2
     fa6:	0c f4       	brge	.+2      	; 0xfaa <handleIRRemoteCommands+0x198>
     fa8:	bd cf       	rjmp	.-134    	; 0xf24 <handleIRRemoteCommands+0x112>
     faa:	80 e0       	ldi	r24, 0x00	; 0
     fac:	92 e0       	ldi	r25, 0x02	; 2
     fae:	b6 cf       	rjmp	.-148    	; 0xf1c <handleIRRemoteCommands+0x10a>
	   	            if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
					break;

				case 3:	// left motor forward
					pwm_left_desired += STEP_MOTORS;
     fb0:	80 91 19 04 	lds	r24, 0x0419
     fb4:	90 91 1a 04 	lds	r25, 0x041A
     fb8:	4e 96       	adiw	r24, 0x1e	; 30
     fba:	90 93 1a 04 	sts	0x041A, r25
     fbe:	80 93 19 04 	sts	0x0419, r24
	               	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
     fc2:	81 50       	subi	r24, 0x01	; 1
     fc4:	92 40       	sbci	r25, 0x02	; 2
     fc6:	0c f4       	brge	.+2      	; 0xfca <handleIRRemoteCommands+0x1b8>
     fc8:	a1 c0       	rjmp	.+322    	; 0x110c <handleIRRemoteCommands+0x2fa>
     fca:	80 e0       	ldi	r24, 0x00	; 0
     fcc:	92 e0       	ldi	r25, 0x02	; 2
     fce:	b0 cf       	rjmp	.-160    	; 0xf30 <handleIRRemoteCommands+0x11e>
					break;

				case 1:	// right motor forward
					pwm_right_desired += STEP_MOTORS;
     fd0:	80 91 17 04 	lds	r24, 0x0417
     fd4:	90 91 18 04 	lds	r25, 0x0418
     fd8:	4e 96       	adiw	r24, 0x1e	; 30
     fda:	90 93 18 04 	sts	0x0418, r25
     fde:	80 93 17 04 	sts	0x0417, r24
	                if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
     fe2:	81 50       	subi	r24, 0x01	; 1
     fe4:	92 40       	sbci	r25, 0x02	; 2
     fe6:	0c f4       	brge	.+2      	; 0xfea <handleIRRemoteCommands+0x1d8>
     fe8:	91 c0       	rjmp	.+290    	; 0x110c <handleIRRemoteCommands+0x2fa>
     fea:	80 e0       	ldi	r24, 0x00	; 0
     fec:	92 e0       	ldi	r25, 0x02	; 2
     fee:	1d c0       	rjmp	.+58     	; 0x102a <handleIRRemoteCommands+0x218>
					break;

				case 9:	// left motor backward
					pwm_left_desired -= STEP_MOTORS;
     ff0:	80 91 19 04 	lds	r24, 0x0419
     ff4:	90 91 1a 04 	lds	r25, 0x041A
     ff8:	4e 97       	sbiw	r24, 0x1e	; 30
     ffa:	90 93 1a 04 	sts	0x041A, r25
     ffe:	80 93 19 04 	sts	0x0419, r24
	           	    if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1002:	80 50       	subi	r24, 0x00	; 0
    1004:	9e 4f       	sbci	r25, 0xFE	; 254
    1006:	0c f0       	brlt	.+2      	; 0x100a <handleIRRemoteCommands+0x1f8>
    1008:	81 c0       	rjmp	.+258    	; 0x110c <handleIRRemoteCommands+0x2fa>
    100a:	90 cf       	rjmp	.-224    	; 0xf2c <handleIRRemoteCommands+0x11a>
					break;

				case 7:	// right motor backward
					pwm_right_desired -= STEP_MOTORS;
    100c:	80 91 17 04 	lds	r24, 0x0417
    1010:	90 91 18 04 	lds	r25, 0x0418
    1014:	4e 97       	sbiw	r24, 0x1e	; 30
    1016:	90 93 18 04 	sts	0x0418, r25
    101a:	80 93 17 04 	sts	0x0417, r24
	               	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    101e:	80 50       	subi	r24, 0x00	; 0
    1020:	9e 4f       	sbci	r25, 0xFE	; 254
    1022:	0c f0       	brlt	.+2      	; 0x1026 <handleIRRemoteCommands+0x214>
    1024:	73 c0       	rjmp	.+230    	; 0x110c <handleIRRemoteCommands+0x2fa>
    1026:	80 e0       	ldi	r24, 0x00	; 0
    1028:	9e ef       	ldi	r25, 0xFE	; 254
    102a:	90 93 18 04 	sts	0x0418, r25
    102e:	80 93 17 04 	sts	0x0417, r24
    1032:	6c c0       	rjmp	.+216    	; 0x110c <handleIRRemoteCommands+0x2fa>
					break;

	           	case 0:	// colors
				case 50:
					colorState = (colorState+1)%5;
    1034:	80 91 38 05 	lds	r24, 0x0538
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	01 96       	adiw	r24, 0x01	; 1
    103c:	65 e0       	ldi	r22, 0x05	; 5
    103e:	70 e0       	ldi	r23, 0x00	; 0
    1040:	0e 94 d2 21 	call	0x43a4	; 0x43a4 <__divmodhi4>
    1044:	80 93 38 05 	sts	0x0538, r24

					if(colorState==0) {			// turn on blue and off all IRs
    1048:	88 23       	and	r24, r24
    104a:	31 f4       	brne	.+12     	; 0x1058 <handleIRRemoteCommands+0x246>
						LED_IR1_HIGH;
    104c:	44 9a       	sbi	0x08, 4	; 8
						LED_IR2_HIGH;
    104e:	45 9a       	sbi	0x08, 5	; 8
						pwm_blue = 0;
    1050:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = MAX_LEDS_PWM;
    1054:	8f ef       	ldi	r24, 0xFF	; 255
    1056:	20 c0       	rjmp	.+64     	; 0x1098 <handleIRRemoteCommands+0x286>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==1) {	// turn on green
    1058:	81 30       	cpi	r24, 0x01	; 1
    105a:	31 f4       	brne	.+12     	; 0x1068 <handleIRRemoteCommands+0x256>
						pwm_blue = MAX_LEDS_PWM;
    105c:	8f ef       	ldi	r24, 0xFF	; 255
    105e:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = 0;
    1062:	10 92 0d 02 	sts	0x020D, r1
    1066:	1a c0       	rjmp	.+52     	; 0x109c <handleIRRemoteCommands+0x28a>
						pwm_red = MAX_LEDS_PWM;
					} else if(colorState==2) {	// turn on red and on all IRs
    1068:	82 30       	cpi	r24, 0x02	; 2
    106a:	41 f4       	brne	.+16     	; 0x107c <handleIRRemoteCommands+0x26a>
						LED_IR1_LOW;
    106c:	44 98       	cbi	0x08, 4	; 8
						LED_IR2_LOW;
    106e:	45 98       	cbi	0x08, 5	; 8
						pwm_blue = MAX_LEDS_PWM;
    1070:	8f ef       	ldi	r24, 0xFF	; 255
    1072:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1076:	80 93 0d 02 	sts	0x020D, r24
    107a:	06 c0       	rjmp	.+12     	; 0x1088 <handleIRRemoteCommands+0x276>
						pwm_red = 0;
					} else if(colorState==3) {	// turn on white
    107c:	83 30       	cpi	r24, 0x03	; 3
    107e:	39 f4       	brne	.+14     	; 0x108e <handleIRRemoteCommands+0x27c>
						pwm_blue = 0;
    1080:	10 92 0e 02 	sts	0x020E, r1
						pwm_green = 0;
    1084:	10 92 0d 02 	sts	0x020D, r1
						pwm_red = 0;
    1088:	10 92 0c 02 	sts	0x020C, r1
    108c:	09 c0       	rjmp	.+18     	; 0x10a0 <handleIRRemoteCommands+0x28e>
					} else if(colorState==4) {	// turn off all leds
    108e:	84 30       	cpi	r24, 0x04	; 4
    1090:	39 f4       	brne	.+14     	; 0x10a0 <handleIRRemoteCommands+0x28e>
						pwm_blue = MAX_LEDS_PWM;
    1092:	8f ef       	ldi	r24, 0xFF	; 255
    1094:	80 93 0e 02 	sts	0x020E, r24
						pwm_green = MAX_LEDS_PWM;
    1098:	80 93 0d 02 	sts	0x020D, r24
						pwm_red = MAX_LEDS_PWM;
    109c:	80 93 0c 02 	sts	0x020C, r24
					}

					updateRedLed(pwm_red);
    10a0:	80 91 0c 02 	lds	r24, 0x020C
    10a4:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <updateRedLed>
					updateGreenLed(pwm_green);
    10a8:	80 91 0d 02 	lds	r24, 0x020D
    10ac:	0e 94 10 09 	call	0x1220	; 0x1220 <updateGreenLed>
					updateBlueLed(pwm_blue);
    10b0:	80 91 0e 02 	lds	r24, 0x020E
    10b4:	0e 94 26 09 	call	0x124c	; 0x124c <updateBlueLed>
    10b8:	29 c0       	rjmp	.+82     	; 0x110c <handleIRRemoteCommands+0x2fa>

	               	break;

				case 16:	// volume +
					obstacleAvoidanceEnabled = 1;
    10ba:	81 e0       	ldi	r24, 0x01	; 1
    10bc:	80 93 5e 05 	sts	0x055E, r24
    10c0:	25 c0       	rjmp	.+74     	; 0x110c <handleIRRemoteCommands+0x2fa>
					break;

				case 17:	// volume -
					obstacleAvoidanceEnabled = 0;
    10c2:	10 92 5e 05 	sts	0x055E, r1
    10c6:	22 c0       	rjmp	.+68     	; 0x110c <handleIRRemoteCommands+0x2fa>
				case 33:	// program -
					cliffAvoidanceEnabled = 0;
					break;

				case 52:	// av/tv button
					behaviorState = (behaviorState+1)%4;
    10c8:	80 91 39 05 	lds	r24, 0x0539
    10cc:	90 e0       	ldi	r25, 0x00	; 0
    10ce:	01 96       	adiw	r24, 0x01	; 1
    10d0:	83 70       	andi	r24, 0x03	; 3
    10d2:	90 70       	andi	r25, 0x00	; 0
    10d4:	80 93 39 05 	sts	0x0539, r24
					switch(behaviorState) {
    10d8:	81 30       	cpi	r24, 0x01	; 1
    10da:	61 f0       	breq	.+24     	; 0x10f4 <handleIRRemoteCommands+0x2e2>
    10dc:	81 30       	cpi	r24, 0x01	; 1
    10de:	28 f0       	brcs	.+10     	; 0x10ea <handleIRRemoteCommands+0x2d8>
    10e0:	82 30       	cpi	r24, 0x02	; 2
    10e2:	59 f0       	breq	.+22     	; 0x10fa <handleIRRemoteCommands+0x2e8>
    10e4:	83 30       	cpi	r24, 0x03	; 3
    10e6:	91 f4       	brne	.+36     	; 0x110c <handleIRRemoteCommands+0x2fa>
    10e8:	0c c0       	rjmp	.+24     	; 0x1102 <handleIRRemoteCommands+0x2f0>
						case 0:
							obstacleAvoidanceEnabled = 0;
    10ea:	10 92 5e 05 	sts	0x055E, r1
							cliffAvoidanceEnabled = 0;
    10ee:	10 92 5f 05 	sts	0x055F, r1
    10f2:	0c c0       	rjmp	.+24     	; 0x110c <handleIRRemoteCommands+0x2fa>
							break;
						case 1:
							obstacleAvoidanceEnabled = 1;
    10f4:	80 93 5e 05 	sts	0x055E, r24
    10f8:	fa cf       	rjmp	.-12     	; 0x10ee <handleIRRemoteCommands+0x2dc>
							cliffAvoidanceEnabled = 0;
							break;
						case 2:
							obstacleAvoidanceEnabled = 0;
    10fa:	10 92 5e 05 	sts	0x055E, r1
							cliffAvoidanceEnabled = 1;
    10fe:	81 e0       	ldi	r24, 0x01	; 1
    1100:	03 c0       	rjmp	.+6      	; 0x1108 <handleIRRemoteCommands+0x2f6>
							break;
						case 3:
							obstacleAvoidanceEnabled = 1;
    1102:	81 e0       	ldi	r24, 0x01	; 1
    1104:	80 93 5e 05 	sts	0x055E, r24
							cliffAvoidanceEnabled = 1;
    1108:	80 93 5f 05 	sts	0x055F, r24
	               	break;

			}	// switch

			// convert pwm deisred in absolute speed (0 to 100)
			if(pwm_right_desired >= 0) {
    110c:	20 91 17 04 	lds	r18, 0x0417
    1110:	30 91 18 04 	lds	r19, 0x0418
    1114:	37 fd       	sbrc	r19, 7
    1116:	09 c0       	rjmp	.+18     	; 0x112a <handleIRRemoteCommands+0x318>
				speedr = pwm_right_desired >> 2;
    1118:	35 95       	asr	r19
    111a:	27 95       	ror	r18
    111c:	35 95       	asr	r19
    111e:	27 95       	ror	r18
    1120:	30 93 2a 04 	sts	0x042A, r19
    1124:	20 93 29 04 	sts	0x0429, r18
    1128:	0c c0       	rjmp	.+24     	; 0x1142 <handleIRRemoteCommands+0x330>
			} else {
				speedr = (-pwm_right_desired) >> 2;
    112a:	88 27       	eor	r24, r24
    112c:	99 27       	eor	r25, r25
    112e:	82 1b       	sub	r24, r18
    1130:	93 0b       	sbc	r25, r19
    1132:	95 95       	asr	r25
    1134:	87 95       	ror	r24
    1136:	95 95       	asr	r25
    1138:	87 95       	ror	r24
    113a:	90 93 2a 04 	sts	0x042A, r25
    113e:	80 93 29 04 	sts	0x0429, r24
			}
			if(pwm_left_desired >= 0) {
    1142:	20 91 19 04 	lds	r18, 0x0419
    1146:	30 91 1a 04 	lds	r19, 0x041A
    114a:	37 fd       	sbrc	r19, 7
    114c:	09 c0       	rjmp	.+18     	; 0x1160 <handleIRRemoteCommands+0x34e>
				speedl = pwm_left_desired >> 2;
    114e:	35 95       	asr	r19
    1150:	27 95       	ror	r18
    1152:	35 95       	asr	r19
    1154:	27 95       	ror	r18
    1156:	30 93 28 04 	sts	0x0428, r19
    115a:	20 93 27 04 	sts	0x0427, r18
    115e:	08 95       	ret
			} else {
				speedl = (-pwm_left_desired) >> 2;
    1160:	88 27       	eor	r24, r24
    1162:	99 27       	eor	r25, r25
    1164:	82 1b       	sub	r24, r18
    1166:	93 0b       	sbc	r25, r19
    1168:	95 95       	asr	r25
    116a:	87 95       	ror	r24
    116c:	95 95       	asr	r25
    116e:	87 95       	ror	r24
    1170:	90 93 28 04 	sts	0x0428, r25
    1174:	80 93 27 04 	sts	0x0427, r24
    1178:	08 95       	ret

0000117a <initRGBleds>:
	// Period freq = Fosc/TOP (max timer value) => TOP = Fosc/period freq
	// We need a frequency of about 30 KHz => 8000000/30000 = 266
	// The waveform generation mode let us chose the TOP value to be 256
	// thus we get period freq = 8000000/256 = 31250 Hz

	TCCR1A = 0;
    117a:	e0 e8       	ldi	r30, 0x80	; 128
    117c:	f0 e0       	ldi	r31, 0x00	; 0
    117e:	10 82       	st	Z, r1
	TCCR1B = 0;
    1180:	a1 e8       	ldi	r26, 0x81	; 129
    1182:	b0 e0       	ldi	r27, 0x00	; 0
    1184:	1c 92       	st	X, r1

	// enable OCA, OCB, OCC; clear on match, set at bottom
	TCCR1A |= (1 << COM1A1) | (1 << COM1B1) | (1 << COM1C1) | (1 << WGM10); 	
    1186:	80 81       	ld	r24, Z
    1188:	89 6a       	ori	r24, 0xA9	; 169
    118a:	80 83       	st	Z, r24
	// mode 5 => fast-pwm 8 bit; no prescaler
	TCCR1B |= (1 << WGM12) | (1 << CS10);										
    118c:	8c 91       	ld	r24, X
    118e:	89 60       	ori	r24, 0x09	; 9
    1190:	8c 93       	st	X, r24
	// the values for the leds pwm goes from 0 (max power on) to 255 (off)
	OCR1A = pwm_red;
    1192:	80 91 0c 02 	lds	r24, 0x020C
    1196:	90 e0       	ldi	r25, 0x00	; 0
    1198:	90 93 89 00 	sts	0x0089, r25
    119c:	80 93 88 00 	sts	0x0088, r24
	OCR1B = pwm_green;
    11a0:	80 91 0d 02 	lds	r24, 0x020D
    11a4:	90 e0       	ldi	r25, 0x00	; 0
    11a6:	90 93 8b 00 	sts	0x008B, r25
    11aa:	80 93 8a 00 	sts	0x008A, r24
	OCR1C = pwm_blue;
    11ae:	80 91 0e 02 	lds	r24, 0x020E
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	90 93 8d 00 	sts	0x008D, r25
    11b8:	80 93 8c 00 	sts	0x008C, r24

}
    11bc:	08 95       	ret

000011be <toggleBlueLed>:

void toggleBlueLed() {

	blinkState = 1 - blinkState;
    11be:	81 e0       	ldi	r24, 0x01	; 1
    11c0:	90 91 2f 04 	lds	r25, 0x042F
    11c4:	89 1b       	sub	r24, r25
    11c6:	80 93 2f 04 	sts	0x042F, r24

	if(blinkState) {
    11ca:	88 23       	and	r24, r24
    11cc:	61 f0       	breq	.+24     	; 0x11e6 <toggleBlueLed+0x28>
		TCCR1A |= (1 << COM1C1);	// always enable OCC in case it was disabled
    11ce:	80 91 80 00 	lds	r24, 0x0080
    11d2:	88 60       	ori	r24, 0x08	; 8
    11d4:	80 93 80 00 	sts	0x0080, r24
		OCR1C = 255;
    11d8:	8f ef       	ldi	r24, 0xFF	; 255
    11da:	90 e0       	ldi	r25, 0x00	; 0
    11dc:	90 93 8d 00 	sts	0x008D, r25
    11e0:	80 93 8c 00 	sts	0x008C, r24
    11e4:	08 95       	ret
	} else {
		TCCR1A &= ~(1 << COM1C1);	// disable OCC to get the maximum output power; this is due to the fact 
    11e6:	80 91 80 00 	lds	r24, 0x0080
    11ea:	87 7f       	andi	r24, 0xF7	; 247
    11ec:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// that the minimum duty cycle when the output compare is enable is 1 
    11f0:	2f 98       	cbi	0x05, 7	; 5
    11f2:	08 95       	ret

000011f4 <updateRedLed>:
									// the pin is configured accordingly (low state).
	}

}

void updateRedLed(unsigned char value) {
    11f4:	98 2f       	mov	r25, r24

	if(value == 0) {
    11f6:	88 23       	and	r24, r24
    11f8:	39 f4       	brne	.+14     	; 0x1208 <updateRedLed+0x14>
		TCCR1A &= ~(1 << COM1A1);	// disabel OCA
    11fa:	80 91 80 00 	lds	r24, 0x0080
    11fe:	8f 77       	andi	r24, 0x7F	; 127
    1200:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 5);			// set pin state to turn on the led
    1204:	2d 98       	cbi	0x05, 5	; 5
    1206:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1A1);	// always enable OCA in case it was disabled
    1208:	80 91 80 00 	lds	r24, 0x0080
    120c:	80 68       	ori	r24, 0x80	; 128
    120e:	80 93 80 00 	sts	0x0080, r24
		OCR1A = value;
    1212:	89 2f       	mov	r24, r25
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	90 93 89 00 	sts	0x0089, r25
    121a:	80 93 88 00 	sts	0x0088, r24
    121e:	08 95       	ret

00001220 <updateGreenLed>:
	}

}

void updateGreenLed(unsigned char value) {
    1220:	98 2f       	mov	r25, r24

	if(value == 0) {
    1222:	88 23       	and	r24, r24
    1224:	39 f4       	brne	.+14     	; 0x1234 <updateGreenLed+0x14>
		TCCR1A &= ~(1 << COM1B1);	// disable OCB
    1226:	80 91 80 00 	lds	r24, 0x0080
    122a:	8f 7d       	andi	r24, 0xDF	; 223
    122c:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 6);			// set pin state to turn on the led
    1230:	2e 98       	cbi	0x05, 6	; 5
    1232:	08 95       	ret
	} else {	
		TCCR1A |= (1 << COM1B1);	// always enable OCA in case it was disabled
    1234:	80 91 80 00 	lds	r24, 0x0080
    1238:	80 62       	ori	r24, 0x20	; 32
    123a:	80 93 80 00 	sts	0x0080, r24
		OCR1B = value;
    123e:	89 2f       	mov	r24, r25
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	90 93 8b 00 	sts	0x008B, r25
    1246:	80 93 8a 00 	sts	0x008A, r24
    124a:	08 95       	ret

0000124c <updateBlueLed>:
	}

}

void updateBlueLed(unsigned char value) {
    124c:	98 2f       	mov	r25, r24

	if(value == 0) {
    124e:	88 23       	and	r24, r24
    1250:	39 f4       	brne	.+14     	; 0x1260 <updateBlueLed+0x14>
		TCCR1A &= ~(1 << COM1C1);	// disable OCC
    1252:	80 91 80 00 	lds	r24, 0x0080
    1256:	87 7f       	andi	r24, 0xF7	; 247
    1258:	80 93 80 00 	sts	0x0080, r24
		PORTB &= ~(1 << 7);			// set pin state to turn on the led
    125c:	2f 98       	cbi	0x05, 7	; 5
    125e:	08 95       	ret
	} else {
		TCCR1A |= (1 << COM1C1);	// always enable OCA in case it was disabled
    1260:	80 91 80 00 	lds	r24, 0x0080
    1264:	88 60       	ori	r24, 0x08	; 8
    1266:	80 93 80 00 	sts	0x0080, r24
		OCR1C = value;
    126a:	89 2f       	mov	r24, r25
    126c:	90 e0       	ldi	r25, 0x00	; 0
    126e:	90 93 8d 00 	sts	0x008D, r25
    1272:	80 93 8c 00 	sts	0x008C, r24
    1276:	08 95       	ret

00001278 <setGreenLed>:

}

void setGreenLed(unsigned char ledNum, unsigned char isOn) {

	switch(ledNum) {
    1278:	83 30       	cpi	r24, 0x03	; 3
    127a:	79 f1       	breq	.+94     	; 0x12da <setGreenLed+0x62>
    127c:	84 30       	cpi	r24, 0x04	; 4
    127e:	28 f4       	brcc	.+10     	; 0x128a <setGreenLed+0x12>
    1280:	81 30       	cpi	r24, 0x01	; 1
    1282:	b9 f0       	breq	.+46     	; 0x12b2 <setGreenLed+0x3a>
    1284:	82 30       	cpi	r24, 0x02	; 2
    1286:	f8 f4       	brcc	.+62     	; 0x12c6 <setGreenLed+0x4e>
    1288:	0a c0       	rjmp	.+20     	; 0x129e <setGreenLed+0x26>
    128a:	85 30       	cpi	r24, 0x05	; 5
    128c:	b9 f1       	breq	.+110    	; 0x12fc <setGreenLed+0x84>
    128e:	85 30       	cpi	r24, 0x05	; 5
    1290:	58 f1       	brcs	.+86     	; 0x12e8 <setGreenLed+0x70>
    1292:	86 30       	cpi	r24, 0x06	; 6
    1294:	e9 f1       	breq	.+122    	; 0x1310 <setGreenLed+0x98>
    1296:	87 30       	cpi	r24, 0x07	; 7
    1298:	09 f0       	breq	.+2      	; 0x129c <setGreenLed+0x24>
    129a:	55 c0       	rjmp	.+170    	; 0x1346 <setGreenLed+0xce>
    129c:	43 c0       	rjmp	.+134    	; 0x1324 <setGreenLed+0xac>

		case 0:	isOn?GREEN_LED0_ON:GREEN_LED0_OFF;
    129e:	66 23       	and	r22, r22
    12a0:	21 f0       	breq	.+8      	; 0x12aa <setGreenLed+0x32>
    12a2:	80 91 0b 01 	lds	r24, 0x010B
    12a6:	8e 7f       	andi	r24, 0xFE	; 254
    12a8:	42 c0       	rjmp	.+132    	; 0x132e <setGreenLed+0xb6>
    12aa:	80 91 0b 01 	lds	r24, 0x010B
    12ae:	81 60       	ori	r24, 0x01	; 1
    12b0:	3e c0       	rjmp	.+124    	; 0x132e <setGreenLed+0xb6>
				break;

		case 1:	isOn?GREEN_LED1_ON:GREEN_LED1_OFF;
    12b2:	66 23       	and	r22, r22
    12b4:	21 f0       	breq	.+8      	; 0x12be <setGreenLed+0x46>
    12b6:	80 91 0b 01 	lds	r24, 0x010B
    12ba:	8d 7f       	andi	r24, 0xFD	; 253
    12bc:	38 c0       	rjmp	.+112    	; 0x132e <setGreenLed+0xb6>
    12be:	80 91 0b 01 	lds	r24, 0x010B
    12c2:	82 60       	ori	r24, 0x02	; 2
    12c4:	34 c0       	rjmp	.+104    	; 0x132e <setGreenLed+0xb6>
				break;

		case 2:	isOn?GREEN_LED2_ON:GREEN_LED2_OFF;
    12c6:	66 23       	and	r22, r22
    12c8:	21 f0       	breq	.+8      	; 0x12d2 <setGreenLed+0x5a>
    12ca:	80 91 0b 01 	lds	r24, 0x010B
    12ce:	8b 7f       	andi	r24, 0xFB	; 251
    12d0:	2e c0       	rjmp	.+92     	; 0x132e <setGreenLed+0xb6>
    12d2:	80 91 0b 01 	lds	r24, 0x010B
    12d6:	84 60       	ori	r24, 0x04	; 4
    12d8:	2a c0       	rjmp	.+84     	; 0x132e <setGreenLed+0xb6>
				break;

		case 3:	isOn?GREEN_LED3_ON:GREEN_LED3_OFF;
    12da:	66 23       	and	r22, r22
    12dc:	11 f0       	breq	.+4      	; 0x12e2 <setGreenLed+0x6a>
    12de:	a3 98       	cbi	0x14, 3	; 20
    12e0:	01 c0       	rjmp	.+2      	; 0x12e4 <setGreenLed+0x6c>
    12e2:	a3 9a       	sbi	0x14, 3	; 20
    12e4:	84 b3       	in	r24, 0x14	; 20
    12e6:	08 95       	ret
				break;

		case 4:	isOn?GREEN_LED4_ON:GREEN_LED4_OFF;
    12e8:	66 23       	and	r22, r22
    12ea:	21 f0       	breq	.+8      	; 0x12f4 <setGreenLed+0x7c>
    12ec:	80 91 0b 01 	lds	r24, 0x010B
    12f0:	8f 7e       	andi	r24, 0xEF	; 239
    12f2:	1d c0       	rjmp	.+58     	; 0x132e <setGreenLed+0xb6>
    12f4:	80 91 0b 01 	lds	r24, 0x010B
    12f8:	80 61       	ori	r24, 0x10	; 16
    12fa:	19 c0       	rjmp	.+50     	; 0x132e <setGreenLed+0xb6>
				break;

		case 5:	isOn?GREEN_LED5_ON:GREEN_LED5_OFF;
    12fc:	66 23       	and	r22, r22
    12fe:	21 f0       	breq	.+8      	; 0x1308 <setGreenLed+0x90>
    1300:	80 91 0b 01 	lds	r24, 0x010B
    1304:	8f 7d       	andi	r24, 0xDF	; 223
    1306:	13 c0       	rjmp	.+38     	; 0x132e <setGreenLed+0xb6>
    1308:	80 91 0b 01 	lds	r24, 0x010B
    130c:	80 62       	ori	r24, 0x20	; 32
    130e:	0f c0       	rjmp	.+30     	; 0x132e <setGreenLed+0xb6>
				break;

		case 6:	isOn?GREEN_LED6_ON:GREEN_LED6_OFF;
    1310:	66 23       	and	r22, r22
    1312:	21 f0       	breq	.+8      	; 0x131c <setGreenLed+0xa4>
    1314:	80 91 0b 01 	lds	r24, 0x010B
    1318:	8f 7b       	andi	r24, 0xBF	; 191
    131a:	09 c0       	rjmp	.+18     	; 0x132e <setGreenLed+0xb6>
    131c:	80 91 0b 01 	lds	r24, 0x010B
    1320:	80 64       	ori	r24, 0x40	; 64
    1322:	05 c0       	rjmp	.+10     	; 0x132e <setGreenLed+0xb6>
				break;

		case 7:	isOn?GREEN_LED7_ON:GREEN_LED7_OFF;
    1324:	66 23       	and	r22, r22
    1326:	41 f0       	breq	.+16     	; 0x1338 <setGreenLed+0xc0>
    1328:	80 91 0b 01 	lds	r24, 0x010B
    132c:	8f 77       	andi	r24, 0x7F	; 127
    132e:	80 93 0b 01 	sts	0x010B, r24
    1332:	80 91 0b 01 	lds	r24, 0x010B
    1336:	08 95       	ret
    1338:	80 91 0b 01 	lds	r24, 0x010B
    133c:	80 68       	ori	r24, 0x80	; 128
    133e:	80 93 0b 01 	sts	0x010B, r24
    1342:	80 91 0b 01 	lds	r24, 0x010B
    1346:	08 95       	ret

00001348 <turnOffGreenLeds>:

}

void turnOffGreenLeds() {

	GREEN_LED0_OFF;
    1348:	eb e0       	ldi	r30, 0x0B	; 11
    134a:	f1 e0       	ldi	r31, 0x01	; 1
    134c:	80 81       	ld	r24, Z
    134e:	81 60       	ori	r24, 0x01	; 1
    1350:	80 83       	st	Z, r24
	GREEN_LED1_OFF;
    1352:	80 81       	ld	r24, Z
    1354:	82 60       	ori	r24, 0x02	; 2
    1356:	80 83       	st	Z, r24
	GREEN_LED2_OFF;
    1358:	80 81       	ld	r24, Z
    135a:	84 60       	ori	r24, 0x04	; 4
    135c:	80 83       	st	Z, r24
	GREEN_LED3_OFF;
    135e:	a3 9a       	sbi	0x14, 3	; 20
	GREEN_LED4_OFF;
    1360:	80 81       	ld	r24, Z
    1362:	80 61       	ori	r24, 0x10	; 16
    1364:	80 83       	st	Z, r24
	GREEN_LED5_OFF;
    1366:	80 81       	ld	r24, Z
    1368:	80 62       	ori	r24, 0x20	; 32
    136a:	80 83       	st	Z, r24
	GREEN_LED6_OFF;
    136c:	80 81       	ld	r24, Z
    136e:	80 64       	ori	r24, 0x40	; 64
    1370:	80 83       	st	Z, r24
	GREEN_LED7_OFF;
    1372:	80 81       	ld	r24, Z
    1374:	80 68       	ori	r24, 0x80	; 128
    1376:	80 83       	st	Z, r24

}
    1378:	08 95       	ret

0000137a <turnOnGreenLeds>:


void turnOnGreenLeds() {

	GREEN_LED0_ON;
    137a:	eb e0       	ldi	r30, 0x0B	; 11
    137c:	f1 e0       	ldi	r31, 0x01	; 1
    137e:	80 81       	ld	r24, Z
    1380:	8e 7f       	andi	r24, 0xFE	; 254
    1382:	80 83       	st	Z, r24
	GREEN_LED1_ON;
    1384:	80 81       	ld	r24, Z
    1386:	8d 7f       	andi	r24, 0xFD	; 253
    1388:	80 83       	st	Z, r24
	GREEN_LED2_ON;
    138a:	80 81       	ld	r24, Z
    138c:	8b 7f       	andi	r24, 0xFB	; 251
    138e:	80 83       	st	Z, r24
	GREEN_LED3_ON;
    1390:	a3 98       	cbi	0x14, 3	; 20
	GREEN_LED4_ON;
    1392:	80 81       	ld	r24, Z
    1394:	8f 7e       	andi	r24, 0xEF	; 239
    1396:	80 83       	st	Z, r24
	GREEN_LED5_ON;
    1398:	80 81       	ld	r24, Z
    139a:	8f 7d       	andi	r24, 0xDF	; 223
    139c:	80 83       	st	Z, r24
	GREEN_LED6_ON;
    139e:	80 81       	ld	r24, Z
    13a0:	8f 7b       	andi	r24, 0xBF	; 191
    13a2:	80 83       	st	Z, r24
	GREEN_LED7_ON;
    13a4:	80 81       	ld	r24, Z
    13a6:	8f 77       	andi	r24, 0x7F	; 127
    13a8:	80 83       	st	Z, r24

}
    13aa:	08 95       	ret

000013ac <flushTxFifo>:
}


void flushTxFifo() {

    mirf_CSN_lo;
    13ac:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_TX);
    13ae:	81 ee       	ldi	r24, 0xE1	; 225
    13b0:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    mirf_CSN_hi;
    13b4:	28 9a       	sbi	0x05, 0	; 5

}
    13b6:	08 95       	ret

000013b8 <writeAckPayload>:
    mirf_CSN_hi;                    // Pull up chip select
    
    mirf_CE_hi;                     // Start transmission
}

void writeAckPayload(unsigned char *data, unsigned char size) {
    13b8:	ff 92       	push	r15
    13ba:	0f 93       	push	r16
    13bc:	1f 93       	push	r17
    13be:	cf 93       	push	r28
    13c0:	df 93       	push	r29
    13c2:	18 2f       	mov	r17, r24
    13c4:	09 2f       	mov	r16, r25
    13c6:	f6 2e       	mov	r15, r22

	unsigned char k = 0;

	flushTxFifo();
    13c8:	0e 94 d6 09 	call	0x13ac	; 0x13ac <flushTxFifo>

    mirf_CSN_lo;
    13cc:	28 98       	cbi	0x05, 0	; 5

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);
    13ce:	88 ea       	ldi	r24, 0xA8	; 168
    13d0:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    13d4:	21 2f       	mov	r18, r17
    13d6:	30 2f       	mov	r19, r16
    13d8:	c9 01       	movw	r24, r18
    13da:	ec 01       	movw	r28, r24
    13dc:	10 e0       	ldi	r17, 0x00	; 0
    13de:	04 c0       	rjmp	.+8      	; 0x13e8 <writeAckPayload+0x30>

	for(k=0; k<size; k++) {
		SPI_Write_Byte(data[k]);
    13e0:	89 91       	ld	r24, Y+
    13e2:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>

    mirf_CSN_lo;

	SPI_Write_Byte(NRF_W_ACK_PAYLOAD_P0);

	for(k=0; k<size; k++) {
    13e6:	1f 5f       	subi	r17, 0xFF	; 255
    13e8:	1f 15       	cp	r17, r15
    13ea:	d0 f3       	brcs	.-12     	; 0x13e0 <writeAckPayload+0x28>
		SPI_Write_Byte(data[k]);
	}	

    mirf_CSN_hi;
    13ec:	28 9a       	sbi	0x05, 0	; 5


}
    13ee:	df 91       	pop	r29
    13f0:	cf 91       	pop	r28
    13f2:	1f 91       	pop	r17
    13f4:	0f 91       	pop	r16
    13f6:	ff 90       	pop	r15
    13f8:	08 95       	ret

000013fa <mirf_config_register>:
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
}

void mirf_config_register(uint8_t reg, uint8_t value)
// Clocks only one byte into the given MiRF register
{
    13fa:	1f 93       	push	r17
    13fc:	16 2f       	mov	r17, r22
    mirf_CSN_lo;
    13fe:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    1400:	8f 71       	andi	r24, 0x1F	; 31
    1402:	80 62       	ori	r24, 0x20	; 32
    1404:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    SPI_Write_Byte(value);
    1408:	81 2f       	mov	r24, r17
    140a:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    mirf_CSN_hi;
    140e:	28 9a       	sbi	0x05, 0	; 5
}
    1410:	1f 91       	pop	r17
    1412:	08 95       	ret

00001414 <flush_rx_fifo>:
	return (uint8_t)(fifo_status&0x01);
}

void flush_rx_fifo() {

    mirf_CSN_lo;
    1414:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(FLUSH_RX);
    1416:	82 ee       	ldi	r24, 0xE2	; 226
    1418:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    mirf_CSN_hi;
    141c:	28 9a       	sbi	0x05, 0	; 5

}
    141e:	08 95       	ret

00001420 <mirf_data_ready>:
*/

uint8_t mirf_data_ready() 
// Checks if data is available for reading
{
    if (PTX) return 0;
    1420:	80 91 62 05 	lds	r24, 0x0562
    1424:	88 23       	and	r24, r24
    1426:	11 f0       	breq	.+4      	; 0x142c <mirf_data_ready+0xc>
    1428:	80 e0       	ldi	r24, 0x00	; 0
    142a:	08 95       	ret
    uint8_t status;
    // Read MiRF status 
    mirf_CSN_lo;                                // Pull down chip select
    142c:	28 98       	cbi	0x05, 0	; 5
    status = SPI_Write_Byte(NOP);               // Read status register
    142e:	8f ef       	ldi	r24, 0xFF	; 255
    1430:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    mirf_CSN_hi;                                // Pull up chip select
    1434:	28 9a       	sbi	0x05, 0	; 5
    return status & (1<<RX_DR);
    1436:	80 74       	andi	r24, 0x40	; 64

}
    1438:	08 95       	ret

0000143a <mirf_send>:


void mirf_send(uint8_t * value, uint8_t len) 
// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
{
    143a:	1f 93       	push	r17
    143c:	cf 93       	push	r28
    143e:	df 93       	push	r29
    1440:	ec 01       	movw	r28, r24
    1442:	16 2f       	mov	r17, r22
    while (PTX) {}                  // Wait until last paket is send
    1444:	80 91 62 05 	lds	r24, 0x0562
    1448:	88 23       	and	r24, r24
    144a:	e1 f7       	brne	.-8      	; 0x1444 <mirf_send+0xa>

    mirf_CE_lo;
    144c:	2c 98       	cbi	0x05, 4	; 5

    PTX = 1;                        // Set to transmitter mode
    144e:	81 e0       	ldi	r24, 0x01	; 1
    1450:	80 93 62 05 	sts	0x0562, r24
    TX_POWERUP;                     // Power up
    1454:	80 e0       	ldi	r24, 0x00	; 0
    1456:	6a e4       	ldi	r22, 0x4A	; 74
    1458:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>
    
    mirf_CSN_lo;                    // Pull down chip select
    145c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( FLUSH_TX );     // Write cmd to flush tx fifo
    145e:	81 ee       	ldi	r24, 0xE1	; 225
    1460:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    mirf_CSN_hi;                    // Pull up chip select
    1464:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CSN_lo;                    // Pull down chip select
    1466:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( W_TX_PAYLOAD ); // Write cmd to write payload
    1468:	80 ea       	ldi	r24, 0xA0	; 160
    146a:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    SPI_Write_Block(value,len);   // Write payload
    146e:	ce 01       	movw	r24, r28
    1470:	61 2f       	mov	r22, r17
    1472:	0e 94 7b 1b 	call	0x36f6	; 0x36f6 <SPI_Write_Block>
    mirf_CSN_hi;                    // Pull up chip select
    1476:	28 9a       	sbi	0x05, 0	; 5
    
    mirf_CE_hi;                     // Start transmission
    1478:	2c 9a       	sbi	0x05, 4	; 5
}
    147a:	df 91       	pop	r29
    147c:	cf 91       	pop	r28
    147e:	1f 91       	pop	r17
    1480:	08 95       	ret

00001482 <mirf_write_register>:
    mirf_CSN_hi;
}

void mirf_write_register(uint8_t reg, uint8_t * value, uint8_t len) 
// Writes an array of bytes into inte the MiRF registers.
{
    1482:	ff 92       	push	r15
    1484:	0f 93       	push	r16
    1486:	1f 93       	push	r17
    1488:	8b 01       	movw	r16, r22
    148a:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    148c:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(W_REGISTER | (REGISTER_MASK & reg));
    148e:	8f 71       	andi	r24, 0x1F	; 31
    1490:	80 62       	ori	r24, 0x20	; 32
    1492:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    SPI_Write_Block(value,len);
    1496:	c8 01       	movw	r24, r16
    1498:	6f 2d       	mov	r22, r15
    149a:	0e 94 7b 1b 	call	0x36f6	; 0x36f6 <SPI_Write_Block>
    mirf_CSN_hi;
    149e:	28 9a       	sbi	0x05, 0	; 5
}
    14a0:	1f 91       	pop	r17
    14a2:	0f 91       	pop	r16
    14a4:	ff 90       	pop	r15
    14a6:	08 95       	ret

000014a8 <mirf_set_TADDR>:
    mirf_CE_hi;
}

void mirf_set_TADDR(uint8_t * adr)
// Sets the transmitting address
{
    14a8:	bc 01       	movw	r22, r24
	mirf_write_register(TX_ADDR, adr,5);
    14aa:	80 e1       	ldi	r24, 0x10	; 16
    14ac:	45 e0       	ldi	r20, 0x05	; 5
    14ae:	0e 94 41 0a 	call	0x1482	; 0x1482 <mirf_write_register>
}
    14b2:	08 95       	ret

000014b4 <mirf_set_RADDR>:
    //mirf_CE_hi;     // Listening for pakets
}

void mirf_set_RADDR(uint8_t * adr) 
// Sets the receiving address
{
    14b4:	bc 01       	movw	r22, r24
    mirf_CE_lo;
    14b6:	2c 98       	cbi	0x05, 4	; 5
    mirf_write_register(RX_ADDR_P0,adr,5);
    14b8:	8a e0       	ldi	r24, 0x0A	; 10
    14ba:	45 e0       	ldi	r20, 0x05	; 5
    14bc:	0e 94 41 0a 	call	0x1482	; 0x1482 <mirf_write_register>
    mirf_CE_hi;
    14c0:	2c 9a       	sbi	0x05, 4	; 5
}
    14c2:	08 95       	ret

000014c4 <mirf_config>:


void mirf_config() 
// Sets the important registers in the MiRF module and powers the module
// in receiving mode
{
    14c4:	0f 93       	push	r16
    14c6:	1f 93       	push	r17
    14c8:	df 93       	push	r29
    14ca:	cf 93       	push	r28
    14cc:	00 d0       	rcall	.+0      	; 0x14ce <mirf_config+0xa>
    14ce:	cd b7       	in	r28, 0x3d	; 61
    14d0:	de b7       	in	r29, 0x3e	; 62

	uint8_t temp[3];

	// power down
	mirf_config_register(CONFIG, 0x0D);
    14d2:	80 e0       	ldi	r24, 0x00	; 0
    14d4:	6d e0       	ldi	r22, 0x0D	; 13
    14d6:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

	// address width
	mirf_config_register(SETUP_AW, 0x01);
    14da:	83 e0       	ldi	r24, 0x03	; 3
    14dc:	61 e0       	ldi	r22, 0x01	; 1
    14de:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

	// tx address
	temp[0] = (rfAddress>>8)&0xFF;
    14e2:	80 91 2b 04 	lds	r24, 0x042B
    14e6:	90 91 2c 04 	lds	r25, 0x042C
    14ea:	99 83       	std	Y+1, r25	; 0x01
	temp[1] = rfAddress & 0xFF;
    14ec:	8a 83       	std	Y+2, r24	; 0x02
	temp[2] = 0x00;
    14ee:	1b 82       	std	Y+3, r1	; 0x03
	mirf_write_register(TX_ADDR, temp, 3);	
    14f0:	80 e1       	ldi	r24, 0x10	; 16
    14f2:	8e 01       	movw	r16, r28
    14f4:	0f 5f       	subi	r16, 0xFF	; 255
    14f6:	1f 4f       	sbci	r17, 0xFF	; 255
    14f8:	b8 01       	movw	r22, r16
    14fa:	43 e0       	ldi	r20, 0x03	; 3
    14fc:	0e 94 41 0a 	call	0x1482	; 0x1482 <mirf_write_register>

	// rx address => same as tx address for auto ack
	mirf_write_register(RX_ADDR_P0, temp, 3);
    1500:	8a e0       	ldi	r24, 0x0A	; 10
    1502:	b8 01       	movw	r22, r16
    1504:	43 e0       	ldi	r20, 0x03	; 3
    1506:	0e 94 41 0a 	call	0x1482	; 0x1482 <mirf_write_register>

	// enable auto ack for pipe0
	mirf_config_register(EN_AA, 0x01);
    150a:	81 e0       	ldi	r24, 0x01	; 1
    150c:	61 e0       	ldi	r22, 0x01	; 1
    150e:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

	// enable pipe0
	mirf_config_register(EN_RXADDR, 0x01);
    1512:	82 e0       	ldi	r24, 0x02	; 2
    1514:	61 e0       	ldi	r22, 0x01	; 1
    1516:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

	// 500s (+ 86s on-air), 2 re-transmissions
	mirf_config_register(SETUP_RETR, 0x12);
    151a:	84 e0       	ldi	r24, 0x04	; 4
    151c:	62 e1       	ldi	r22, 0x12	; 18
    151e:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

    // select RF channel
    mirf_config_register(RF_CH,40);
    1522:	85 e0       	ldi	r24, 0x05	; 5
    1524:	68 e2       	ldi	r22, 0x28	; 40
    1526:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

	// RX payload size; it isn't needed because the dynamic payload length is activated for ACK+PAYLOAD feature
    mirf_config_register(RX_PW_P0, PAYLOAD_SIZE);
    152a:	81 e1       	ldi	r24, 0x11	; 17
    152c:	6d e0       	ldi	r22, 0x0D	; 13
    152e:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

	// enable extra features
    mirf_CSN_lo;
    1532:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(NRF_ACTIVATE);
    1534:	80 e5       	ldi	r24, 0x50	; 80
    1536:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    SPI_Write_Byte(0x73);
    153a:	83 e7       	ldi	r24, 0x73	; 115
    153c:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    mirf_CSN_hi;
    1540:	28 9a       	sbi	0x05, 0	; 5
	
	// enable dynamic payload for pipe0
	mirf_config_register(NRF_DYNPD, 0x01);
    1542:	8c e1       	ldi	r24, 0x1C	; 28
    1544:	61 e0       	ldi	r22, 0x01	; 1
    1546:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

	// enable payload with ACK and dynamic payload length
	mirf_config_register(NRF_FEATURE, 0x06);
    154a:	8d e1       	ldi	r24, 0x1D	; 29
    154c:	66 e0       	ldi	r22, 0x06	; 6
    154e:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>
		
	// power up; enable crc (2 bytes); prx; max_rt, tx_ds enabled
	mirf_config_register(CONFIG, 0x0F);	
    1552:	80 e0       	ldi	r24, 0x00	; 0
    1554:	6f e0       	ldi	r22, 0x0F	; 15
    1556:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

    // Start receiver 
    //PTX = 0;        // Start in receiving mode
    //RX_POWERUP;     // Power up in receiving mode
    //mirf_CE_hi;     // Listening for pakets
}
    155a:	0f 90       	pop	r0
    155c:	0f 90       	pop	r0
    155e:	0f 90       	pop	r0
    1560:	cf 91       	pop	r28
    1562:	df 91       	pop	r29
    1564:	1f 91       	pop	r17
    1566:	0f 91       	pop	r16
    1568:	08 95       	ret

0000156a <mirf_init>:
// Initializes pins as interrupt to communicate with the MiRF module
// Should be called in the early initializing phase at startup.
{
    // Define CSN and CE as Output and set them to default
    //DDRB |= ((1<<CSN)|(1<<CE));
    mirf_CE_hi;
    156a:	2c 9a       	sbi	0x05, 4	; 5
    mirf_CSN_hi;
    156c:	28 9a       	sbi	0x05, 0	; 5

	mirf_config();
    156e:	0e 94 62 0a 	call	0x14c4	; 0x14c4 <mirf_config>
}
    1572:	08 95       	ret

00001574 <mirf_read_register>:
    mirf_CSN_hi;
}

void mirf_read_register(uint8_t reg, uint8_t * value, uint8_t len)
// Reads an array of bytes from the given start position in the MiRF registers.
{
    1574:	ff 92       	push	r15
    1576:	0f 93       	push	r16
    1578:	1f 93       	push	r17
    157a:	8b 01       	movw	r16, r22
    157c:	f4 2e       	mov	r15, r20
    mirf_CSN_lo;
    157e:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte(R_REGISTER | (REGISTER_MASK & reg));
    1580:	8f 71       	andi	r24, 0x1F	; 31
    1582:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    SPI_ReadWrite_Block(value,value,len);
    1586:	c8 01       	movw	r24, r16
    1588:	b8 01       	movw	r22, r16
    158a:	4f 2d       	mov	r20, r15
    158c:	0e 94 54 1b 	call	0x36a8	; 0x36a8 <SPI_ReadWrite_Block>
    mirf_CSN_hi;
    1590:	28 9a       	sbi	0x05, 0	; 5
}
    1592:	1f 91       	pop	r17
    1594:	0f 91       	pop	r16
    1596:	ff 90       	pop	r15
    1598:	08 95       	ret

0000159a <rx_fifo_is_empty>:
    mirf_CSN_hi;                                // Pull up chip select
    return status & (1<<RX_DR);

}

uint8_t rx_fifo_is_empty() {
    159a:	df 93       	push	r29
    159c:	cf 93       	push	r28
    159e:	0f 92       	push	r0
    15a0:	cd b7       	in	r28, 0x3d	; 61
    15a2:	de b7       	in	r29, 0x3e	; 62
	
	uint8_t fifo_status = 0;
    15a4:	19 82       	std	Y+1, r1	; 0x01

	mirf_read_register(FIFO_STATUS, &fifo_status, 1);
    15a6:	87 e1       	ldi	r24, 0x17	; 23
    15a8:	be 01       	movw	r22, r28
    15aa:	6f 5f       	subi	r22, 0xFF	; 255
    15ac:	7f 4f       	sbci	r23, 0xFF	; 255
    15ae:	41 e0       	ldi	r20, 0x01	; 1
    15b0:	0e 94 ba 0a 	call	0x1574	; 0x1574 <mirf_read_register>
    15b4:	89 81       	ldd	r24, Y+1	; 0x01
	
	return (uint8_t)(fifo_status&0x01);
}
    15b6:	81 70       	andi	r24, 0x01	; 1
    15b8:	0f 90       	pop	r0
    15ba:	cf 91       	pop	r28
    15bc:	df 91       	pop	r29
    15be:	08 95       	ret

000015c0 <mirf_get_data>:

}

void mirf_get_data(uint8_t * data) 
// Reads mirf_PAYLOAD bytes into data array
{
    15c0:	0f 93       	push	r16
    15c2:	1f 93       	push	r17
    15c4:	8c 01       	movw	r16, r24
    mirf_CSN_lo;                               		// Pull down chip select
    15c6:	28 98       	cbi	0x05, 0	; 5
    SPI_Write_Byte( R_RX_PAYLOAD );            		// Send cmd to read rx payload
    15c8:	81 e6       	ldi	r24, 0x61	; 97
    15ca:	0e 94 93 1b 	call	0x3726	; 0x3726 <SPI_Write_Byte>
    SPI_ReadWrite_Block(data,data,PAYLOAD_SIZE); 	// Read payload
    15ce:	c8 01       	movw	r24, r16
    15d0:	b8 01       	movw	r22, r16
    15d2:	4d e0       	ldi	r20, 0x0D	; 13
    15d4:	0e 94 54 1b 	call	0x36a8	; 0x36a8 <SPI_ReadWrite_Block>
    mirf_CSN_hi;                               		// Pull up chip select
    15d8:	28 9a       	sbi	0x05, 0	; 5
    mirf_config_register(STATUS,(1<<RX_DR));   		// Reset status register
    15da:	87 e0       	ldi	r24, 0x07	; 7
    15dc:	60 e4       	ldi	r22, 0x40	; 64
    15de:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>
}
    15e2:	1f 91       	pop	r17
    15e4:	0f 91       	pop	r16
    15e6:	08 95       	ret

000015e8 <handleRFCommands>:
    SPI_Write_Byte(FLUSH_TX);
    mirf_CSN_hi;

}

void handleRFCommands() {
    15e8:	0f 93       	push	r16
    15ea:	1f 93       	push	r17

	unsigned int i=0;

	if(mirf_data_ready()) {
    15ec:	0e 94 10 0a 	call	0x1420	; 0x1420 <mirf_data_ready>
    15f0:	88 23       	and	r24, r24
    15f2:	09 f4       	brne	.+2      	; 0x15f6 <handleRFCommands+0xe>
    15f4:	53 c3       	rjmp	.+1702   	; 0x1c9c <handleRFCommands+0x6b4>

		rfFlags |= 0x02;
    15f6:	80 91 2d 04 	lds	r24, 0x042D
    15fa:	82 60       	ori	r24, 0x02	; 2
    15fc:	80 93 2d 04 	sts	0x042D, r24

		// clear irq status
		mirf_config_register(STATUS, 0x70);
    1600:	87 e0       	ldi	r24, 0x07	; 7
    1602:	60 e7       	ldi	r22, 0x70	; 112
    1604:	0e 94 fd 09 	call	0x13fa	; 0x13fa <mirf_config_register>

		mirf_get_data(rfData);
    1608:	80 e8       	ldi	r24, 0x80	; 128
    160a:	95 e0       	ldi	r25, 0x05	; 5
    160c:	0e 94 e0 0a 	call	0x15c0	; 0x15c0 <mirf_get_data>
		flush_rx_fifo();
    1610:	0e 94 0a 0a 	call	0x1414	; 0x1414 <flush_rx_fifo>

		//if((data[3]&0b00001000)==0b00001000) {	// check the 4th bit to sleep
		// it was noticed that some robots sometimes "think" to receive something and the data read are wrong,
		// this could lead to go to sleep involuntarily; in order to avoid this situation we define that the
		// sleep message should be completely zero, but the flag bit
		if(rfData[0]==0 && rfData[1]==0 && rfData[2]==0 && rfData[3]==0b00001000 && rfData[4]==0 && rfData[5]==0) {
    1614:	80 91 80 05 	lds	r24, 0x0580
    1618:	88 23       	and	r24, r24
    161a:	b9 f4       	brne	.+46     	; 0x164a <handleRFCommands+0x62>
    161c:	80 91 81 05 	lds	r24, 0x0581
    1620:	88 23       	and	r24, r24
    1622:	99 f4       	brne	.+38     	; 0x164a <handleRFCommands+0x62>
    1624:	80 91 82 05 	lds	r24, 0x0582
    1628:	88 23       	and	r24, r24
    162a:	79 f4       	brne	.+30     	; 0x164a <handleRFCommands+0x62>
    162c:	80 91 83 05 	lds	r24, 0x0583
    1630:	88 30       	cpi	r24, 0x08	; 8
    1632:	59 f4       	brne	.+22     	; 0x164a <handleRFCommands+0x62>
    1634:	80 91 84 05 	lds	r24, 0x0584
    1638:	88 23       	and	r24, r24
    163a:	39 f4       	brne	.+14     	; 0x164a <handleRFCommands+0x62>
    163c:	80 91 85 05 	lds	r24, 0x0585
    1640:	88 23       	and	r24, r24
    1642:	19 f4       	brne	.+6      	; 0x164a <handleRFCommands+0x62>

			sleep(60);
    1644:	8c e3       	ldi	r24, 0x3C	; 60
    1646:	0e 94 53 1d 	call	0x3aa6	; 0x3aa6 <sleep>

		}

		speedr = (rfData[4]&0x7F);	// cast the speed to be at most 127, thus the received speed are in the range 0..127 (usually 0..100),
    164a:	20 91 84 05 	lds	r18, 0x0584
    164e:	82 2f       	mov	r24, r18
    1650:	90 e0       	ldi	r25, 0x00	; 0
    1652:	8f 77       	andi	r24, 0x7F	; 127
    1654:	90 70       	andi	r25, 0x00	; 0
    1656:	90 93 2a 04 	sts	0x042A, r25
    165a:	80 93 29 04 	sts	0x0429, r24
		speedl = (rfData[5]&0x7F);	// the received speed is then shifted by 3 (x8) in order to have a speed more or less
    165e:	e0 91 85 05 	lds	r30, 0x0585
    1662:	4e 2f       	mov	r20, r30
    1664:	50 e0       	ldi	r21, 0x00	; 0
    1666:	4f 77       	andi	r20, 0x7F	; 127
    1668:	50 70       	andi	r21, 0x00	; 0
    166a:	50 93 28 04 	sts	0x0428, r21
    166e:	40 93 27 04 	sts	0x0427, r20
    1672:	bc 01       	movw	r22, r24
    1674:	66 0f       	add	r22, r22
    1676:	77 1f       	adc	r23, r23
    1678:	66 0f       	add	r22, r22
    167a:	77 1f       	adc	r23, r23
									// in the same range of the measured speed that is 0..800.
									// In order to have greater resolution at lower speed we shift the speed only by 2 (x4),
									// this means that the range is more or less 0..400.


		if((rfData[4]&0x80)==0x80) {			// motor right forward
    167c:	27 ff       	sbrs	r18, 7
    167e:	05 c0       	rjmp	.+10     	; 0x168a <handleRFCommands+0xa2>
			pwm_right_desired = speedr<<2;				// scale the speed received (0..100) to be in the range 0..400
    1680:	70 93 18 04 	sts	0x0418, r23
    1684:	60 93 17 04 	sts	0x0417, r22
    1688:	08 c0       	rjmp	.+16     	; 0x169a <handleRFCommands+0xb2>
		} else {								// backward
			pwm_right_desired = -(speedr<<2);
    168a:	88 27       	eor	r24, r24
    168c:	99 27       	eor	r25, r25
    168e:	86 1b       	sub	r24, r22
    1690:	97 0b       	sbc	r25, r23
    1692:	90 93 18 04 	sts	0x0418, r25
    1696:	80 93 17 04 	sts	0x0417, r24
    169a:	9a 01       	movw	r18, r20
    169c:	22 0f       	add	r18, r18
    169e:	33 1f       	adc	r19, r19
    16a0:	22 0f       	add	r18, r18
    16a2:	33 1f       	adc	r19, r19
		}

		if((rfData[5]&0x80)==0x80) {			// motor left forward
    16a4:	e7 ff       	sbrs	r30, 7
    16a6:	05 c0       	rjmp	.+10     	; 0x16b2 <handleRFCommands+0xca>
			pwm_left_desired = speedl<<2;
    16a8:	30 93 1a 04 	sts	0x041A, r19
    16ac:	20 93 19 04 	sts	0x0419, r18
    16b0:	08 c0       	rjmp	.+16     	; 0x16c2 <handleRFCommands+0xda>
		} else {								// backward
			pwm_left_desired = -(speedl<<2);
    16b2:	88 27       	eor	r24, r24
    16b4:	99 27       	eor	r25, r25
    16b6:	82 1b       	sub	r24, r18
    16b8:	93 0b       	sbc	r25, r19
    16ba:	90 93 1a 04 	sts	0x041A, r25
    16be:	80 93 19 04 	sts	0x0419, r24
		}

		if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    16c2:	80 91 17 04 	lds	r24, 0x0417
    16c6:	90 91 18 04 	lds	r25, 0x0418
    16ca:	81 50       	subi	r24, 0x01	; 1
    16cc:	92 40       	sbci	r25, 0x02	; 2
    16ce:	34 f0       	brlt	.+12     	; 0x16dc <handleRFCommands+0xf4>
    16d0:	80 e0       	ldi	r24, 0x00	; 0
    16d2:	92 e0       	ldi	r25, 0x02	; 2
    16d4:	90 93 18 04 	sts	0x0418, r25
    16d8:	80 93 17 04 	sts	0x0417, r24
		if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    16dc:	80 91 19 04 	lds	r24, 0x0419
    16e0:	90 91 1a 04 	lds	r25, 0x041A
    16e4:	81 50       	subi	r24, 0x01	; 1
    16e6:	92 40       	sbci	r25, 0x02	; 2
    16e8:	34 f0       	brlt	.+12     	; 0x16f6 <handleRFCommands+0x10e>
    16ea:	80 e0       	ldi	r24, 0x00	; 0
    16ec:	92 e0       	ldi	r25, 0x02	; 2
    16ee:	90 93 1a 04 	sts	0x041A, r25
    16f2:	80 93 19 04 	sts	0x0419, r24
		if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    16f6:	80 91 17 04 	lds	r24, 0x0417
    16fa:	90 91 18 04 	lds	r25, 0x0418
    16fe:	80 50       	subi	r24, 0x00	; 0
    1700:	9e 4f       	sbci	r25, 0xFE	; 254
    1702:	34 f4       	brge	.+12     	; 0x1710 <handleRFCommands+0x128>
    1704:	80 e0       	ldi	r24, 0x00	; 0
    1706:	9e ef       	ldi	r25, 0xFE	; 254
    1708:	90 93 18 04 	sts	0x0418, r25
    170c:	80 93 17 04 	sts	0x0417, r24
		if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1710:	80 91 19 04 	lds	r24, 0x0419
    1714:	90 91 1a 04 	lds	r25, 0x041A
    1718:	80 50       	subi	r24, 0x00	; 0
    171a:	9e 4f       	sbci	r25, 0xFE	; 254
    171c:	34 f4       	brge	.+12     	; 0x172a <handleRFCommands+0x142>
    171e:	80 e0       	ldi	r24, 0x00	; 0
    1720:	9e ef       	ldi	r25, 0xFE	; 254
    1722:	90 93 1a 04 	sts	0x041A, r25
    1726:	80 93 19 04 	sts	0x0419, r24


		for(i=0; i<3; i++) {
			dataLED[i]=rfData[i]&0xFF;
    172a:	80 91 80 05 	lds	r24, 0x0580
    172e:	90 e0       	ldi	r25, 0x00	; 0
    1730:	90 93 79 05 	sts	0x0579, r25
    1734:	80 93 78 05 	sts	0x0578, r24
    1738:	20 91 81 05 	lds	r18, 0x0581
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	30 93 7b 05 	sts	0x057B, r19
    1742:	20 93 7a 05 	sts	0x057A, r18
    1746:	e0 91 82 05 	lds	r30, 0x0582
    174a:	f0 e0       	ldi	r31, 0x00	; 0
    174c:	f0 93 7d 05 	sts	0x057D, r31
    1750:	e0 93 7c 05 	sts	0x057C, r30
		}
		pwm_red = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[0]&0xFF)/100;
    1754:	0f ef       	ldi	r16, 0xFF	; 255
    1756:	10 e0       	ldi	r17, 0x00	; 0
    1758:	ac 01       	movw	r20, r24
    175a:	40 9f       	mul	r20, r16
    175c:	c0 01       	movw	r24, r0
    175e:	41 9f       	mul	r20, r17
    1760:	90 0d       	add	r25, r0
    1762:	50 9f       	mul	r21, r16
    1764:	90 0d       	add	r25, r0
    1766:	11 24       	eor	r1, r1
    1768:	64 e6       	ldi	r22, 0x64	; 100
    176a:	70 e0       	ldi	r23, 0x00	; 0
    176c:	0e 94 be 21 	call	0x437c	; 0x437c <__udivmodhi4>
    1770:	46 2f       	mov	r20, r22
    1772:	40 95       	com	r20
    1774:	40 93 0c 02 	sts	0x020C, r20
		pwm_blue = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[1]&0xFF)/100;
    1778:	20 9f       	mul	r18, r16
    177a:	c0 01       	movw	r24, r0
    177c:	21 9f       	mul	r18, r17
    177e:	90 0d       	add	r25, r0
    1780:	30 9f       	mul	r19, r16
    1782:	90 0d       	add	r25, r0
    1784:	11 24       	eor	r1, r1
    1786:	64 e6       	ldi	r22, 0x64	; 100
    1788:	70 e0       	ldi	r23, 0x00	; 0
    178a:	0e 94 be 21 	call	0x437c	; 0x437c <__udivmodhi4>
    178e:	60 95       	com	r22
    1790:	60 93 0e 02 	sts	0x020E, r22
		pwm_green = MAX_LEDS_PWM-MAX_LEDS_PWM*(dataLED[2]&0xFF)/100;
    1794:	e0 9f       	mul	r30, r16
    1796:	c0 01       	movw	r24, r0
    1798:	e1 9f       	mul	r30, r17
    179a:	90 0d       	add	r25, r0
    179c:	f0 9f       	mul	r31, r16
    179e:	90 0d       	add	r25, r0
    17a0:	11 24       	eor	r1, r1
    17a2:	64 e6       	ldi	r22, 0x64	; 100
    17a4:	70 e0       	ldi	r23, 0x00	; 0
    17a6:	0e 94 be 21 	call	0x437c	; 0x437c <__udivmodhi4>
    17aa:	60 95       	com	r22
    17ac:	60 93 0d 02 	sts	0x020D, r22
		updateRedLed(pwm_red);
    17b0:	84 2f       	mov	r24, r20
    17b2:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <updateRedLed>
		updateGreenLed(pwm_green);
    17b6:	80 91 0d 02 	lds	r24, 0x020D
    17ba:	0e 94 10 09 	call	0x1220	; 0x1220 <updateGreenLed>
		updateBlueLed(pwm_blue);
    17be:	80 91 0e 02 	lds	r24, 0x020E
    17c2:	0e 94 26 09 	call	0x124c	; 0x124c <updateBlueLed>


		if((rfData[3]&0b00000001)==0b00000001) {	// turn on back IR
    17c6:	80 91 83 05 	lds	r24, 0x0583
    17ca:	98 2f       	mov	r25, r24
    17cc:	80 ff       	sbrs	r24, 0
    17ce:	02 c0       	rjmp	.+4      	; 0x17d4 <handleRFCommands+0x1ec>
			LED_IR1_LOW;
    17d0:	44 98       	cbi	0x08, 4	; 8
    17d2:	01 c0       	rjmp	.+2      	; 0x17d6 <handleRFCommands+0x1ee>
		} else {
			LED_IR1_HIGH;
    17d4:	44 9a       	sbi	0x08, 4	; 8
		}

		if((rfData[3]&0b00000010)==0b00000010) {	// turn on front IRs
    17d6:	91 ff       	sbrs	r25, 1
    17d8:	02 c0       	rjmp	.+4      	; 0x17de <handleRFCommands+0x1f6>
			LED_IR2_LOW;
    17da:	45 98       	cbi	0x08, 5	; 8
    17dc:	01 c0       	rjmp	.+2      	; 0x17e0 <handleRFCommands+0x1f8>
		} else {
			LED_IR2_HIGH;
    17de:	45 9a       	sbi	0x08, 5	; 8
		}

		if((rfData[3]&0b00000100)==0b00000100) {	// check the 3rd bit to enable/disable the IR receiving
    17e0:	92 ff       	sbrs	r25, 2
    17e2:	04 c0       	rjmp	.+8      	; 0x17ec <handleRFCommands+0x204>
			irEnabled = 1;
    17e4:	81 e0       	ldi	r24, 0x01	; 1
    17e6:	80 93 11 02 	sts	0x0211, r24
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <handleRFCommands+0x208>
		} else {
			irEnabled = 0;
    17ec:	10 92 11 02 	sts	0x0211, r1
		}

		if((rfData[3]&0b00010000)==0b00010000) {	// check the 5th bit to start calibration of all sensors
    17f0:	94 ff       	sbrs	r25, 4
    17f2:	02 c0       	rjmp	.+4      	; 0x17f8 <handleRFCommands+0x210>
			calibrateSensors();
    17f4:	0e 94 58 16 	call	0x2cb0	; 0x2cb0 <calibrateSensors>
		}

		if((rfData[3]&0b01000000)==0b01000000) {	// check the seventh bit to enable/disable obstacle avoidance
    17f8:	90 91 83 05 	lds	r25, 0x0583
    17fc:	96 ff       	sbrs	r25, 6
    17fe:	04 c0       	rjmp	.+8      	; 0x1808 <handleRFCommands+0x220>
			obstacleAvoidanceEnabled = 1;
    1800:	81 e0       	ldi	r24, 0x01	; 1
    1802:	80 93 5e 05 	sts	0x055E, r24
    1806:	02 c0       	rjmp	.+4      	; 0x180c <handleRFCommands+0x224>
		} else {
			obstacleAvoidanceEnabled = 0;
    1808:	10 92 5e 05 	sts	0x055E, r1
		}

		if((rfData[3]&0b10000000)==0b10000000) {	// check the eight bit to enable/disable obstacle avoidance
    180c:	97 ff       	sbrs	r25, 7
    180e:	04 c0       	rjmp	.+8      	; 0x1818 <handleRFCommands+0x230>
			cliffAvoidanceEnabled = 1;
    1810:	81 e0       	ldi	r24, 0x01	; 1
    1812:	80 93 5f 05 	sts	0x055F, r24
    1816:	02 c0       	rjmp	.+4      	; 0x181c <handleRFCommands+0x234>
		} else {
			cliffAvoidanceEnabled = 0;
    1818:	10 92 5f 05 	sts	0x055F, r1
		}

		// handle small green leds
		#ifdef HW_REV_3_1			

			if(bit_is_set(rfData[6], 0) ) {
    181c:	80 91 86 05 	lds	r24, 0x0586
    1820:	80 ff       	sbrs	r24, 0
    1822:	04 c0       	rjmp	.+8      	; 0x182c <handleRFCommands+0x244>
				GREEN_LED0_ON;
    1824:	80 91 0b 01 	lds	r24, 0x010B
    1828:	8e 7f       	andi	r24, 0xFE	; 254
    182a:	03 c0       	rjmp	.+6      	; 0x1832 <handleRFCommands+0x24a>
			} else {
				GREEN_LED0_OFF;
    182c:	80 91 0b 01 	lds	r24, 0x010B
    1830:	81 60       	ori	r24, 0x01	; 1
    1832:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 1) ) {
    1836:	80 91 86 05 	lds	r24, 0x0586
    183a:	81 ff       	sbrs	r24, 1
    183c:	04 c0       	rjmp	.+8      	; 0x1846 <handleRFCommands+0x25e>
				GREEN_LED1_ON;
    183e:	80 91 0b 01 	lds	r24, 0x010B
    1842:	8d 7f       	andi	r24, 0xFD	; 253
    1844:	03 c0       	rjmp	.+6      	; 0x184c <handleRFCommands+0x264>
			} else {
				GREEN_LED1_OFF;
    1846:	80 91 0b 01 	lds	r24, 0x010B
    184a:	82 60       	ori	r24, 0x02	; 2
    184c:	80 93 0b 01 	sts	0x010B, r24
			}
				
			if(bit_is_set(rfData[6], 2) ) {
    1850:	80 91 86 05 	lds	r24, 0x0586
    1854:	82 ff       	sbrs	r24, 2
    1856:	04 c0       	rjmp	.+8      	; 0x1860 <handleRFCommands+0x278>
				GREEN_LED2_ON;
    1858:	80 91 0b 01 	lds	r24, 0x010B
    185c:	8b 7f       	andi	r24, 0xFB	; 251
    185e:	03 c0       	rjmp	.+6      	; 0x1866 <handleRFCommands+0x27e>
			} else {
				GREEN_LED2_OFF;
    1860:	80 91 0b 01 	lds	r24, 0x010B
    1864:	84 60       	ori	r24, 0x04	; 4
    1866:	80 93 0b 01 	sts	0x010B, r24
			}												

			if(bit_is_set(rfData[6], 3) ) {
    186a:	80 91 86 05 	lds	r24, 0x0586
    186e:	83 ff       	sbrs	r24, 3
    1870:	02 c0       	rjmp	.+4      	; 0x1876 <handleRFCommands+0x28e>
				GREEN_LED3_ON;
    1872:	a3 98       	cbi	0x14, 3	; 20
    1874:	01 c0       	rjmp	.+2      	; 0x1878 <handleRFCommands+0x290>
			} else {
				GREEN_LED3_OFF;
    1876:	a3 9a       	sbi	0x14, 3	; 20
			}

			if(bit_is_set(rfData[6], 4) ) {
    1878:	80 91 86 05 	lds	r24, 0x0586
    187c:	84 ff       	sbrs	r24, 4
    187e:	04 c0       	rjmp	.+8      	; 0x1888 <handleRFCommands+0x2a0>
				GREEN_LED4_ON;
    1880:	80 91 0b 01 	lds	r24, 0x010B
    1884:	8f 7e       	andi	r24, 0xEF	; 239
    1886:	03 c0       	rjmp	.+6      	; 0x188e <handleRFCommands+0x2a6>
			} else {
				GREEN_LED4_OFF;
    1888:	80 91 0b 01 	lds	r24, 0x010B
    188c:	80 61       	ori	r24, 0x10	; 16
    188e:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 5) ) {
    1892:	80 91 86 05 	lds	r24, 0x0586
    1896:	85 ff       	sbrs	r24, 5
    1898:	04 c0       	rjmp	.+8      	; 0x18a2 <handleRFCommands+0x2ba>
				GREEN_LED5_ON;
    189a:	80 91 0b 01 	lds	r24, 0x010B
    189e:	8f 7d       	andi	r24, 0xDF	; 223
    18a0:	03 c0       	rjmp	.+6      	; 0x18a8 <handleRFCommands+0x2c0>
			} else {
				GREEN_LED5_OFF;
    18a2:	80 91 0b 01 	lds	r24, 0x010B
    18a6:	80 62       	ori	r24, 0x20	; 32
    18a8:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 6) ) {
    18ac:	80 91 86 05 	lds	r24, 0x0586
    18b0:	86 ff       	sbrs	r24, 6
    18b2:	04 c0       	rjmp	.+8      	; 0x18bc <handleRFCommands+0x2d4>
				GREEN_LED6_ON;
    18b4:	80 91 0b 01 	lds	r24, 0x010B
    18b8:	8f 7b       	andi	r24, 0xBF	; 191
    18ba:	03 c0       	rjmp	.+6      	; 0x18c2 <handleRFCommands+0x2da>
			} else {
				GREEN_LED6_OFF;
    18bc:	80 91 0b 01 	lds	r24, 0x010B
    18c0:	80 64       	ori	r24, 0x40	; 64
    18c2:	80 93 0b 01 	sts	0x010B, r24
			}

			if(bit_is_set(rfData[6], 7) ) {
    18c6:	80 91 86 05 	lds	r24, 0x0586
    18ca:	87 ff       	sbrs	r24, 7
    18cc:	04 c0       	rjmp	.+8      	; 0x18d6 <handleRFCommands+0x2ee>
				GREEN_LED7_ON;
    18ce:	80 91 0b 01 	lds	r24, 0x010B
    18d2:	8f 77       	andi	r24, 0x7F	; 127
    18d4:	03 c0       	rjmp	.+6      	; 0x18dc <handleRFCommands+0x2f4>
			} else {
				GREEN_LED7_OFF;
    18d6:	80 91 0b 01 	lds	r24, 0x010B
    18da:	80 68       	ori	r24, 0x80	; 128
    18dc:	80 93 0b 01 	sts	0x010B, r24
		#endif

		// read and handle the remaining bytes of the payload (at the moment not used)

		// write back the ack payload
		ackPayload[0] = packetId&0xFF;
    18e0:	80 91 0b 02 	lds	r24, 0x020B
    18e4:	80 93 68 05 	sts	0x0568, r24

		switch(packetId) {
    18e8:	85 30       	cpi	r24, 0x05	; 5
    18ea:	09 f4       	brne	.+2      	; 0x18ee <handleRFCommands+0x306>
    18ec:	d2 c0       	rjmp	.+420    	; 0x1a92 <handleRFCommands+0x4aa>
    18ee:	86 30       	cpi	r24, 0x06	; 6
    18f0:	30 f4       	brcc	.+12     	; 0x18fe <handleRFCommands+0x316>
    18f2:	83 30       	cpi	r24, 0x03	; 3
    18f4:	59 f0       	breq	.+22     	; 0x190c <handleRFCommands+0x324>
    18f6:	84 30       	cpi	r24, 0x04	; 4
    18f8:	09 f0       	breq	.+2      	; 0x18fc <handleRFCommands+0x314>
    18fa:	cb c1       	rjmp	.+918    	; 0x1c92 <handleRFCommands+0x6aa>
    18fc:	77 c0       	rjmp	.+238    	; 0x19ec <handleRFCommands+0x404>
    18fe:	86 30       	cpi	r24, 0x06	; 6
    1900:	09 f4       	brne	.+2      	; 0x1904 <handleRFCommands+0x31c>
    1902:	21 c1       	rjmp	.+578    	; 0x1b46 <handleRFCommands+0x55e>
    1904:	87 30       	cpi	r24, 0x07	; 7
    1906:	09 f0       	breq	.+2      	; 0x190a <handleRFCommands+0x322>
    1908:	c4 c1       	rjmp	.+904    	; 0x1c92 <handleRFCommands+0x6aa>
    190a:	70 c1       	rjmp	.+736    	; 0x1bec <handleRFCommands+0x604>
			case 3:
				ackPayload[1] = proximityResult[0]&0xFF;
    190c:	80 91 7f 03 	lds	r24, 0x037F
    1910:	90 91 80 03 	lds	r25, 0x0380
    1914:	80 93 69 05 	sts	0x0569, r24
				ackPayload[2] = proximityResult[0]>>8;
    1918:	89 2f       	mov	r24, r25
    191a:	99 0f       	add	r25, r25
    191c:	99 0b       	sbc	r25, r25
    191e:	80 93 6a 05 	sts	0x056A, r24
				ackPayload[3] = proximityResult[1]&0xFF;
    1922:	80 91 81 03 	lds	r24, 0x0381
    1926:	90 91 82 03 	lds	r25, 0x0382
    192a:	80 93 6b 05 	sts	0x056B, r24
				ackPayload[4] = proximityResult[1]>>8;
    192e:	89 2f       	mov	r24, r25
    1930:	99 0f       	add	r25, r25
    1932:	99 0b       	sbc	r25, r25
    1934:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[5] = proximityResult[2]&0xFF;
    1938:	80 91 83 03 	lds	r24, 0x0383
    193c:	90 91 84 03 	lds	r25, 0x0384
    1940:	80 93 6d 05 	sts	0x056D, r24
				ackPayload[6] = proximityResult[2]>>8;
    1944:	89 2f       	mov	r24, r25
    1946:	99 0f       	add	r25, r25
    1948:	99 0b       	sbc	r25, r25
    194a:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[7] = proximityResult[3]&0xFF;
    194e:	80 91 85 03 	lds	r24, 0x0385
    1952:	90 91 86 03 	lds	r25, 0x0386
    1956:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[8] = proximityResult[3]>>8;
    195a:	89 2f       	mov	r24, r25
    195c:	99 0f       	add	r25, r25
    195e:	99 0b       	sbc	r25, r25
    1960:	80 93 70 05 	sts	0x0570, r24
				ackPayload[9] = proximityResult[5]&0xFF;
    1964:	80 91 89 03 	lds	r24, 0x0389
    1968:	90 91 8a 03 	lds	r25, 0x038A
    196c:	80 93 71 05 	sts	0x0571, r24
				ackPayload[10] = proximityResult[5]>>8;
    1970:	89 2f       	mov	r24, r25
    1972:	99 0f       	add	r25, r25
    1974:	99 0b       	sbc	r25, r25
    1976:	80 93 72 05 	sts	0x0572, r24
				ackPayload[11] = proximityResult[6]&0xFF;
    197a:	80 91 8b 03 	lds	r24, 0x038B
    197e:	90 91 8c 03 	lds	r25, 0x038C
    1982:	80 93 73 05 	sts	0x0573, r24
				ackPayload[12] = proximityResult[6]>>8;
    1986:	89 2f       	mov	r24, r25
    1988:	99 0f       	add	r25, r25
    198a:	99 0b       	sbc	r25, r25
    198c:	80 93 74 05 	sts	0x0574, r24
				ackPayload[13] = proximityResult[7]&0xFF;
    1990:	80 91 8d 03 	lds	r24, 0x038D
    1994:	90 91 8e 03 	lds	r25, 0x038E
    1998:	80 93 75 05 	sts	0x0575, r24
				ackPayload[14] = proximityResult[7]>>8;
    199c:	89 2f       	mov	r24, r25
    199e:	99 0f       	add	r25, r25
    19a0:	99 0b       	sbc	r25, r25
    19a2:	80 93 76 05 	sts	0x0576, r24
				#ifdef HW_REV_3_1
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1) | (CHARGE_STAT << 2);
    19a6:	20 91 03 01 	lds	r18, 0x0103
    19aa:	80 91 03 01 	lds	r24, 0x0103
    19ae:	40 91 03 01 	lds	r20, 0x0103
    19b2:	90 e0       	ldi	r25, 0x00	; 0
    19b4:	80 72       	andi	r24, 0x20	; 32
    19b6:	90 70       	andi	r25, 0x00	; 0
    19b8:	75 e0       	ldi	r23, 0x05	; 5
    19ba:	95 95       	asr	r25
    19bc:	87 95       	ror	r24
    19be:	7a 95       	dec	r23
    19c0:	e1 f7       	brne	.-8      	; 0x19ba <handleRFCommands+0x3d2>
    19c2:	88 0f       	add	r24, r24
    19c4:	99 1f       	adc	r25, r25
    19c6:	44 1f       	adc	r20, r20
    19c8:	44 27       	eor	r20, r20
    19ca:	44 1f       	adc	r20, r20
    19cc:	44 0f       	add	r20, r20
    19ce:	44 0f       	add	r20, r20
    19d0:	48 2b       	or	r20, r24
    19d2:	30 e0       	ldi	r19, 0x00	; 0
    19d4:	20 71       	andi	r18, 0x10	; 16
    19d6:	30 70       	andi	r19, 0x00	; 0
    19d8:	54 e0       	ldi	r21, 0x04	; 4
    19da:	35 95       	asr	r19
    19dc:	27 95       	ror	r18
    19de:	5a 95       	dec	r21
    19e0:	e1 f7       	brne	.-8      	; 0x19da <handleRFCommands+0x3f2>
    19e2:	42 2b       	or	r20, r18
    19e4:	40 93 77 05 	sts	0x0577, r20
				#else
					ackPayload[15] = CHARGE_ON | (BUTTON0 << 1);
				#endif
				packetId = 4;
    19e8:	84 e0       	ldi	r24, 0x04	; 4
    19ea:	51 c1       	rjmp	.+674    	; 0x1c8e <handleRFCommands+0x6a6>
				break;

			case 4:
				ackPayload[1] = proximityResult[4]&0xFF;
    19ec:	80 91 87 03 	lds	r24, 0x0387
    19f0:	90 91 88 03 	lds	r25, 0x0388
    19f4:	80 93 69 05 	sts	0x0569, r24
				ackPayload[2] = proximityResult[4]>>8;
    19f8:	89 2f       	mov	r24, r25
    19fa:	99 0f       	add	r25, r25
    19fc:	99 0b       	sbc	r25, r25
    19fe:	80 93 6a 05 	sts	0x056A, r24
				ackPayload[3] = proximityResult[8]&0xFF;
    1a02:	80 91 8f 03 	lds	r24, 0x038F
    1a06:	90 91 90 03 	lds	r25, 0x0390
    1a0a:	80 93 6b 05 	sts	0x056B, r24
				ackPayload[4] = proximityResult[8]>>8;
    1a0e:	89 2f       	mov	r24, r25
    1a10:	99 0f       	add	r25, r25
    1a12:	99 0b       	sbc	r25, r25
    1a14:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[5] = proximityResult[9]&0xFF;
    1a18:	80 91 91 03 	lds	r24, 0x0391
    1a1c:	90 91 92 03 	lds	r25, 0x0392
    1a20:	80 93 6d 05 	sts	0x056D, r24
				ackPayload[6] = proximityResult[9]>>8;
    1a24:	89 2f       	mov	r24, r25
    1a26:	99 0f       	add	r25, r25
    1a28:	99 0b       	sbc	r25, r25
    1a2a:	80 93 6e 05 	sts	0x056E, r24
				ackPayload[7] = proximityResult[10]&0xFF;
    1a2e:	80 91 93 03 	lds	r24, 0x0393
    1a32:	90 91 94 03 	lds	r25, 0x0394
    1a36:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[8] = proximityResult[10]>>8;
    1a3a:	89 2f       	mov	r24, r25
    1a3c:	99 0f       	add	r25, r25
    1a3e:	99 0b       	sbc	r25, r25
    1a40:	80 93 70 05 	sts	0x0570, r24
				ackPayload[9] = proximityResult[11]&0xFF;
    1a44:	80 91 95 03 	lds	r24, 0x0395
    1a48:	90 91 96 03 	lds	r25, 0x0396
    1a4c:	80 93 71 05 	sts	0x0571, r24
				ackPayload[10] = proximityResult[11]>>8;
    1a50:	89 2f       	mov	r24, r25
    1a52:	99 0f       	add	r25, r25
    1a54:	99 0b       	sbc	r25, r25
    1a56:	80 93 72 05 	sts	0x0572, r24
				ackPayload[11] = accX&0xFF;	//((-accOffsetY)&0x03FF)
    1a5a:	80 91 3b 05 	lds	r24, 0x053B
    1a5e:	90 91 3c 05 	lds	r25, 0x053C
    1a62:	80 93 73 05 	sts	0x0573, r24
				ackPayload[12] = accX>>8;
    1a66:	89 2f       	mov	r24, r25
    1a68:	99 0f       	add	r25, r25
    1a6a:	99 0b       	sbc	r25, r25
    1a6c:	80 93 74 05 	sts	0x0574, r24
				ackPayload[13] = accY&0xFF;
    1a70:	80 91 3d 05 	lds	r24, 0x053D
    1a74:	90 91 3e 05 	lds	r25, 0x053E
    1a78:	80 93 75 05 	sts	0x0575, r24
				ackPayload[14] = accY>>8;
    1a7c:	89 2f       	mov	r24, r25
    1a7e:	99 0f       	add	r25, r25
    1a80:	99 0b       	sbc	r25, r25
    1a82:	80 93 76 05 	sts	0x0576, r24
				ackPayload[15] = irCommand;
    1a86:	80 91 36 05 	lds	r24, 0x0536
    1a8a:	80 93 77 05 	sts	0x0577, r24
				packetId = 5;
    1a8e:	85 e0       	ldi	r24, 0x05	; 5
    1a90:	fe c0       	rjmp	.+508    	; 0x1c8e <handleRFCommands+0x6a6>
				break;

			case 5:
				ackPayload[1] = proximityValue[0]&0xFF;
    1a92:	80 91 4f 03 	lds	r24, 0x034F
    1a96:	90 91 50 03 	lds	r25, 0x0350
    1a9a:	80 93 69 05 	sts	0x0569, r24
				ackPayload[2] = proximityValue[0]>>8;
    1a9e:	80 91 4f 03 	lds	r24, 0x034F
    1aa2:	90 91 50 03 	lds	r25, 0x0350
    1aa6:	90 93 6a 05 	sts	0x056A, r25
				ackPayload[3] = proximityValue[2]&0xFF;
    1aaa:	80 91 53 03 	lds	r24, 0x0353
    1aae:	90 91 54 03 	lds	r25, 0x0354
    1ab2:	80 93 6b 05 	sts	0x056B, r24
				ackPayload[4] = proximityValue[2]>>8;
    1ab6:	80 91 53 03 	lds	r24, 0x0353
    1aba:	90 91 54 03 	lds	r25, 0x0354
    1abe:	90 93 6c 05 	sts	0x056C, r25
				ackPayload[5] = proximityValue[4]&0xFF;
    1ac2:	80 91 57 03 	lds	r24, 0x0357
    1ac6:	90 91 58 03 	lds	r25, 0x0358
    1aca:	80 93 6d 05 	sts	0x056D, r24
				ackPayload[6] = proximityValue[4]>>8;
    1ace:	80 91 57 03 	lds	r24, 0x0357
    1ad2:	90 91 58 03 	lds	r25, 0x0358
    1ad6:	90 93 6e 05 	sts	0x056E, r25
				ackPayload[7] = proximityValue[6]&0xFF;
    1ada:	80 91 5b 03 	lds	r24, 0x035B
    1ade:	90 91 5c 03 	lds	r25, 0x035C
    1ae2:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[8] = proximityValue[6]>>8;
    1ae6:	80 91 5b 03 	lds	r24, 0x035B
    1aea:	90 91 5c 03 	lds	r25, 0x035C
    1aee:	90 93 70 05 	sts	0x0570, r25
				ackPayload[9] = proximityValue[10]&0xFF;
    1af2:	80 91 63 03 	lds	r24, 0x0363
    1af6:	90 91 64 03 	lds	r25, 0x0364
    1afa:	80 93 71 05 	sts	0x0571, r24
				ackPayload[10] = proximityValue[10]>>8;
    1afe:	80 91 63 03 	lds	r24, 0x0363
    1b02:	90 91 64 03 	lds	r25, 0x0364
    1b06:	90 93 72 05 	sts	0x0572, r25
				ackPayload[11] = proximityValue[12]&0xFF;
    1b0a:	80 91 67 03 	lds	r24, 0x0367
    1b0e:	90 91 68 03 	lds	r25, 0x0368
    1b12:	80 93 73 05 	sts	0x0573, r24
				ackPayload[12] = proximityValue[12]>>8;
    1b16:	80 91 67 03 	lds	r24, 0x0367
    1b1a:	90 91 68 03 	lds	r25, 0x0368
    1b1e:	90 93 74 05 	sts	0x0574, r25
				ackPayload[13] = proximityValue[14]&0xFF;
    1b22:	80 91 6b 03 	lds	r24, 0x036B
    1b26:	90 91 6c 03 	lds	r25, 0x036C
    1b2a:	80 93 75 05 	sts	0x0575, r24
				ackPayload[14] = proximityValue[14]>>8;
    1b2e:	80 91 6b 03 	lds	r24, 0x036B
    1b32:	90 91 6c 03 	lds	r25, 0x036C
    1b36:	90 93 76 05 	sts	0x0576, r25
				ackPayload[15] = currentSelector;
    1b3a:	80 91 5a 05 	lds	r24, 0x055A
    1b3e:	80 93 77 05 	sts	0x0577, r24
				packetId = 6;
    1b42:	86 e0       	ldi	r24, 0x06	; 6
    1b44:	a4 c0       	rjmp	.+328    	; 0x1c8e <handleRFCommands+0x6a6>
				break;

			case 6:
				ackPayload[1] = proximityValue[8]&0xFF;
    1b46:	80 91 5f 03 	lds	r24, 0x035F
    1b4a:	90 91 60 03 	lds	r25, 0x0360
    1b4e:	80 93 69 05 	sts	0x0569, r24
				ackPayload[2] = proximityValue[8]>>8;
    1b52:	80 91 5f 03 	lds	r24, 0x035F
    1b56:	90 91 60 03 	lds	r25, 0x0360
    1b5a:	90 93 6a 05 	sts	0x056A, r25
				ackPayload[3] = proximityValue[16]&0xFF;
    1b5e:	80 91 6f 03 	lds	r24, 0x036F
    1b62:	90 91 70 03 	lds	r25, 0x0370
    1b66:	80 93 6b 05 	sts	0x056B, r24
				ackPayload[4] = proximityValue[16]>>8;
    1b6a:	80 91 6f 03 	lds	r24, 0x036F
    1b6e:	90 91 70 03 	lds	r25, 0x0370
    1b72:	90 93 6c 05 	sts	0x056C, r25
				ackPayload[5] = proximityValue[18]&0xFF;
    1b76:	80 91 73 03 	lds	r24, 0x0373
    1b7a:	90 91 74 03 	lds	r25, 0x0374
    1b7e:	80 93 6d 05 	sts	0x056D, r24
				ackPayload[6] = proximityValue[18]>>8;
    1b82:	80 91 73 03 	lds	r24, 0x0373
    1b86:	90 91 74 03 	lds	r25, 0x0374
    1b8a:	90 93 6e 05 	sts	0x056E, r25
				ackPayload[7] = proximityValue[20]&0xFF;
    1b8e:	80 91 77 03 	lds	r24, 0x0377
    1b92:	90 91 78 03 	lds	r25, 0x0378
    1b96:	80 93 6f 05 	sts	0x056F, r24
				ackPayload[8] = proximityValue[20]>>8;
    1b9a:	80 91 77 03 	lds	r24, 0x0377
    1b9e:	90 91 78 03 	lds	r25, 0x0378
    1ba2:	90 93 70 05 	sts	0x0570, r25
				ackPayload[9] = proximityValue[22]&0xFF;
    1ba6:	80 91 7b 03 	lds	r24, 0x037B
    1baa:	90 91 7c 03 	lds	r25, 0x037C
    1bae:	80 93 71 05 	sts	0x0571, r24
				ackPayload[10] = proximityValue[22]>>8;
    1bb2:	80 91 7b 03 	lds	r24, 0x037B
    1bb6:	90 91 7c 03 	lds	r25, 0x037C
    1bba:	90 93 72 05 	sts	0x0572, r25
				ackPayload[11] = accZ&0xFF;
    1bbe:	80 91 3f 05 	lds	r24, 0x053F
    1bc2:	90 91 40 05 	lds	r25, 0x0540
    1bc6:	80 93 73 05 	sts	0x0573, r24
				ackPayload[12] = accZ>>8;
    1bca:	89 2f       	mov	r24, r25
    1bcc:	99 0f       	add	r25, r25
    1bce:	99 0b       	sbc	r25, r25
    1bd0:	80 93 74 05 	sts	0x0574, r24
				ackPayload[13] = batteryLevel&0xFF;
    1bd4:	80 91 e3 03 	lds	r24, 0x03E3
    1bd8:	90 91 e4 03 	lds	r25, 0x03E4
    1bdc:	80 93 75 05 	sts	0x0575, r24
				ackPayload[14] = batteryLevel>>8;
    1be0:	90 93 76 05 	sts	0x0576, r25
				ackPayload[15] = 0;
    1be4:	10 92 77 05 	sts	0x0577, r1
				packetId = 7;
    1be8:	87 e0       	ldi	r24, 0x07	; 7
    1bea:	51 c0       	rjmp	.+162    	; 0x1c8e <handleRFCommands+0x6a6>
				break;


			case 7:
				ackPayload[1] = leftMotSteps&0xFF;
    1bec:	80 91 fb 03 	lds	r24, 0x03FB
    1bf0:	90 91 fc 03 	lds	r25, 0x03FC
    1bf4:	a0 91 fd 03 	lds	r26, 0x03FD
    1bf8:	b0 91 fe 03 	lds	r27, 0x03FE
    1bfc:	80 93 69 05 	sts	0x0569, r24
				ackPayload[2] = leftMotSteps>>8;
    1c00:	29 2f       	mov	r18, r25
    1c02:	3a 2f       	mov	r19, r26
    1c04:	4b 2f       	mov	r20, r27
    1c06:	55 27       	eor	r21, r21
    1c08:	47 fd       	sbrc	r20, 7
    1c0a:	5a 95       	dec	r21
    1c0c:	20 93 6a 05 	sts	0x056A, r18
				ackPayload[3] = leftMotSteps>>16;
    1c10:	9d 01       	movw	r18, r26
    1c12:	55 27       	eor	r21, r21
    1c14:	37 fd       	sbrc	r19, 7
    1c16:	50 95       	com	r21
    1c18:	45 2f       	mov	r20, r21
    1c1a:	20 93 6b 05 	sts	0x056B, r18
				ackPayload[4] = leftMotSteps>>24;
    1c1e:	8b 2f       	mov	r24, r27
    1c20:	bb 27       	eor	r27, r27
    1c22:	87 fd       	sbrc	r24, 7
    1c24:	b0 95       	com	r27
    1c26:	9b 2f       	mov	r25, r27
    1c28:	ab 2f       	mov	r26, r27
    1c2a:	80 93 6c 05 	sts	0x056C, r24
				ackPayload[5] = rightMotSteps&0xFF;
    1c2e:	80 91 f7 03 	lds	r24, 0x03F7
    1c32:	90 91 f8 03 	lds	r25, 0x03F8
    1c36:	a0 91 f9 03 	lds	r26, 0x03F9
    1c3a:	b0 91 fa 03 	lds	r27, 0x03FA
    1c3e:	80 93 6d 05 	sts	0x056D, r24
				ackPayload[6] = rightMotSteps>>8;
    1c42:	29 2f       	mov	r18, r25
    1c44:	3a 2f       	mov	r19, r26
    1c46:	4b 2f       	mov	r20, r27
    1c48:	55 27       	eor	r21, r21
    1c4a:	47 fd       	sbrc	r20, 7
    1c4c:	5a 95       	dec	r21
    1c4e:	20 93 6e 05 	sts	0x056E, r18
				ackPayload[7] = rightMotSteps>>16;
    1c52:	9d 01       	movw	r18, r26
    1c54:	55 27       	eor	r21, r21
    1c56:	37 fd       	sbrc	r19, 7
    1c58:	50 95       	com	r21
    1c5a:	45 2f       	mov	r20, r21
    1c5c:	20 93 6f 05 	sts	0x056F, r18
				ackPayload[8] = rightMotSteps>>24;
    1c60:	8b 2f       	mov	r24, r27
    1c62:	bb 27       	eor	r27, r27
    1c64:	87 fd       	sbrc	r24, 7
    1c66:	b0 95       	com	r27
    1c68:	9b 2f       	mov	r25, r27
    1c6a:	ab 2f       	mov	r26, r27
    1c6c:	80 93 70 05 	sts	0x0570, r24
				ackPayload[9] = 0;
    1c70:	10 92 71 05 	sts	0x0571, r1
				ackPayload[10] = 0;
    1c74:	10 92 72 05 	sts	0x0572, r1
				ackPayload[11] = 0;
    1c78:	10 92 73 05 	sts	0x0573, r1
				ackPayload[12] = 0;
    1c7c:	10 92 74 05 	sts	0x0574, r1
				ackPayload[13] = 0;
    1c80:	10 92 75 05 	sts	0x0575, r1
				ackPayload[14] = 0;
    1c84:	10 92 76 05 	sts	0x0576, r1
				ackPayload[15] = 0;
    1c88:	10 92 77 05 	sts	0x0577, r1
				packetId = 3;
    1c8c:	83 e0       	ldi	r24, 0x03	; 3
    1c8e:	80 93 0b 02 	sts	0x020B, r24
				break;

		}

		writeAckPayload(ackPayload, 16);
    1c92:	88 e6       	ldi	r24, 0x68	; 104
    1c94:	95 e0       	ldi	r25, 0x05	; 5
    1c96:	60 e1       	ldi	r22, 0x10	; 16
    1c98:	0e 94 dc 09 	call	0x13b8	; 0x13b8 <writeAckPayload>

	}

}
    1c9c:	1f 91       	pop	r17
    1c9e:	0f 91       	pop	r16
    1ca0:	08 95       	ret

00001ca2 <initMotors>:

#include "motors.h"

void initMotors() {
    1ca2:	0f 93       	push	r16
    1ca4:	1f 93       	push	r17
    1ca6:	cf 93       	push	r28
    1ca8:	df 93       	push	r29
	// Using 10-bit resolution (waveform generation mode 7) we have a period of: 8000000/1024 = 7812.5 Hz
	// We need to apply a prescaler to the timer in such a way to get the desired period:
	// 7812.5/100 = 78.125 => ideal prescaler, the nearest one is 1/64 and we get a period of:
	// 8000000/64/1024 = 122 Hz

	TCCR3A = 0;
    1caa:	e0 e9       	ldi	r30, 0x90	; 144
    1cac:	f0 e0       	ldi	r31, 0x00	; 0
    1cae:	10 82       	st	Z, r1
	TCCR3B = 0;
    1cb0:	a1 e9       	ldi	r26, 0x91	; 145
    1cb2:	b0 e0       	ldi	r27, 0x00	; 0
    1cb4:	1c 92       	st	X, r1
	TIMSK3 = 0;
    1cb6:	21 e7       	ldi	r18, 0x71	; 113
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	e9 01       	movw	r28, r18
    1cbc:	18 82       	st	Y, r1
	TCCR4A = 0;
    1cbe:	40 ea       	ldi	r20, 0xA0	; 160
    1cc0:	50 e0       	ldi	r21, 0x00	; 0
    1cc2:	ea 01       	movw	r28, r20
    1cc4:	18 82       	st	Y, r1
	TCCR4B = 0;
    1cc6:	61 ea       	ldi	r22, 0xA1	; 161
    1cc8:	70 e0       	ldi	r23, 0x00	; 0
    1cca:	eb 01       	movw	r28, r22
    1ccc:	18 82       	st	Y, r1
	TIMSK4 = 0;
    1cce:	02 e7       	ldi	r16, 0x72	; 114
    1cd0:	10 e0       	ldi	r17, 0x00	; 0
    1cd2:	e8 01       	movw	r28, r16
    1cd4:	18 82       	st	Y, r1

	TCCR3A |= (1 << COM3A1) | (1 << WGM31) | (1 << WGM30); 	// enable OCA; clear on match, set at bottom
    1cd6:	80 81       	ld	r24, Z
    1cd8:	83 68       	ori	r24, 0x83	; 131
    1cda:	80 83       	st	Z, r24
	TCCR3A |= (1 << WGM31) | (1 << WGM30);
    1cdc:	80 81       	ld	r24, Z
    1cde:	83 60       	ori	r24, 0x03	; 3
    1ce0:	80 83       	st	Z, r24
	TCCR3B |= (1 << WGM32) | (1 << CS31) | (1 << CS30);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1ce2:	8c 91       	ld	r24, X
    1ce4:	8b 60       	ori	r24, 0x0B	; 11
    1ce6:	8c 93       	st	X, r24
	// the values for motors goes from 0 (stopped) to 1023 (max power)
	OCR3A = pwm_right;
    1ce8:	80 91 13 04 	lds	r24, 0x0413
    1cec:	90 91 14 04 	lds	r25, 0x0414
    1cf0:	90 93 99 00 	sts	0x0099, r25
    1cf4:	80 93 98 00 	sts	0x0098, r24
	OCR3B = 0;
    1cf8:	10 92 9b 00 	sts	0x009B, r1
    1cfc:	10 92 9a 00 	sts	0x009A, r1
	TIMSK3 |= (1 << TOIE3);		// Enable timer overflow interrupt
    1d00:	d9 01       	movw	r26, r18
    1d02:	8c 91       	ld	r24, X
    1d04:	81 60       	ori	r24, 0x01	; 1
    1d06:	8c 93       	st	X, r24

	// stop right motor
	TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    1d08:	80 81       	ld	r24, Z
    1d0a:	8f 75       	andi	r24, 0x5F	; 95
    1d0c:	80 83       	st	Z, r24
	PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1d0e:	8e b1       	in	r24, 0x0e	; 14
    1d10:	87 7e       	andi	r24, 0xE7	; 231
    1d12:	8e b9       	out	0x0e, r24	; 14

	// Motor left timer4/pwm
	// same configuration as timer3
	TCCR4A |= (1 << COM4A1) | (1 << WGM41) | (1 << WGM40); 	// enable OCA; clear on match, set at bottom
    1d14:	ea 01       	movw	r28, r20
    1d16:	88 81       	ld	r24, Y
    1d18:	83 68       	ori	r24, 0x83	; 131
    1d1a:	88 83       	st	Y, r24
	TCCR4B |= (1 << WGM42) | (1 << CS41) | (1 << CS40);		// mode 7 => fast-pwm 10 bit; clock prescaler 1/64
    1d1c:	fb 01       	movw	r30, r22
    1d1e:	80 81       	ld	r24, Z
    1d20:	8b 60       	ori	r24, 0x0B	; 11
    1d22:	80 83       	st	Z, r24
	// the values for motors goes from 0 (stopped) to 1024 (max power)
	OCR4A = pwm_left;
    1d24:	80 91 15 04 	lds	r24, 0x0415
    1d28:	90 91 16 04 	lds	r25, 0x0416
    1d2c:	90 93 a9 00 	sts	0x00A9, r25
    1d30:	80 93 a8 00 	sts	0x00A8, r24
	OCR4B = 0;
    1d34:	10 92 ab 00 	sts	0x00AB, r1
    1d38:	10 92 aa 00 	sts	0x00AA, r1
	TIMSK4 |= (1 << TOIE4);		// Enable timer overflow interrupt
    1d3c:	d8 01       	movw	r26, r16
    1d3e:	8c 91       	ld	r24, X
    1d40:	81 60       	ori	r24, 0x01	; 1
    1d42:	8c 93       	st	X, r24
	// stop left motor
	TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1d44:	88 81       	ld	r24, Y
    1d46:	8f 75       	andi	r24, 0x5F	; 95
    1d48:	88 83       	st	Y, r24
	PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1d4a:	e2 e0       	ldi	r30, 0x02	; 2
    1d4c:	f1 e0       	ldi	r31, 0x01	; 1
    1d4e:	80 81       	ld	r24, Z
    1d50:	87 7e       	andi	r24, 0xE7	; 231
    1d52:	80 83       	st	Z, r24


}
    1d54:	df 91       	pop	r29
    1d56:	cf 91       	pop	r28
    1d58:	1f 91       	pop	r17
    1d5a:	0f 91       	pop	r16
    1d5c:	08 95       	ret

00001d5e <setLeftSpeed>:

	}

}

void setLeftSpeed(signed char vel) {
    1d5e:	48 2f       	mov	r20, r24

	speedl = abs(vel);
    1d60:	99 27       	eor	r25, r25
    1d62:	87 fd       	sbrc	r24, 7
    1d64:	90 95       	com	r25
    1d66:	97 ff       	sbrs	r25, 7
    1d68:	03 c0       	rjmp	.+6      	; 0x1d70 <setLeftSpeed+0x12>
    1d6a:	90 95       	com	r25
    1d6c:	81 95       	neg	r24
    1d6e:	9f 4f       	sbci	r25, 0xFF	; 255
    1d70:	90 93 28 04 	sts	0x0428, r25
    1d74:	80 93 27 04 	sts	0x0427, r24
    1d78:	9c 01       	movw	r18, r24
    1d7a:	22 0f       	add	r18, r18
    1d7c:	33 1f       	adc	r19, r19
    1d7e:	22 0f       	add	r18, r18
    1d80:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1d82:	47 fd       	sbrc	r20, 7
    1d84:	05 c0       	rjmp	.+10     	; 0x1d90 <setLeftSpeed+0x32>
        pwm_left_desired = speedl<<2;
    1d86:	30 93 1a 04 	sts	0x041A, r19
    1d8a:	20 93 19 04 	sts	0x0419, r18
    1d8e:	08 c0       	rjmp	.+16     	; 0x1da0 <setLeftSpeed+0x42>
    } else {
        pwm_left_desired = -(speedl<<2);
    1d90:	88 27       	eor	r24, r24
    1d92:	99 27       	eor	r25, r25
    1d94:	82 1b       	sub	r24, r18
    1d96:	93 0b       	sbc	r25, r19
    1d98:	90 93 1a 04 	sts	0x041A, r25
    1d9c:	80 93 19 04 	sts	0x0419, r24
    }

	if (pwm_left_desired>(MAX_MOTORS_PWM/2)) pwm_left_desired=(MAX_MOTORS_PWM/2);
    1da0:	80 91 19 04 	lds	r24, 0x0419
    1da4:	90 91 1a 04 	lds	r25, 0x041A
    1da8:	81 50       	subi	r24, 0x01	; 1
    1daa:	92 40       	sbci	r25, 0x02	; 2
    1dac:	34 f0       	brlt	.+12     	; 0x1dba <setLeftSpeed+0x5c>
    1dae:	80 e0       	ldi	r24, 0x00	; 0
    1db0:	92 e0       	ldi	r25, 0x02	; 2
    1db2:	90 93 1a 04 	sts	0x041A, r25
    1db6:	80 93 19 04 	sts	0x0419, r24
	if (pwm_left_desired<-(MAX_MOTORS_PWM/2)) pwm_left_desired=-(MAX_MOTORS_PWM/2);
    1dba:	80 91 19 04 	lds	r24, 0x0419
    1dbe:	90 91 1a 04 	lds	r25, 0x041A
    1dc2:	80 50       	subi	r24, 0x00	; 0
    1dc4:	9e 4f       	sbci	r25, 0xFE	; 254
    1dc6:	34 f4       	brge	.+12     	; 0x1dd4 <setLeftSpeed+0x76>
    1dc8:	80 e0       	ldi	r24, 0x00	; 0
    1dca:	9e ef       	ldi	r25, 0xFE	; 254
    1dcc:	90 93 1a 04 	sts	0x041A, r25
    1dd0:	80 93 19 04 	sts	0x0419, r24
    1dd4:	08 95       	ret

00001dd6 <setRightSpeed>:

}

void setRightSpeed(signed char vel) {
    1dd6:	48 2f       	mov	r20, r24

	speedr = abs(vel);
    1dd8:	99 27       	eor	r25, r25
    1dda:	87 fd       	sbrc	r24, 7
    1ddc:	90 95       	com	r25
    1dde:	97 ff       	sbrs	r25, 7
    1de0:	03 c0       	rjmp	.+6      	; 0x1de8 <setRightSpeed+0x12>
    1de2:	90 95       	com	r25
    1de4:	81 95       	neg	r24
    1de6:	9f 4f       	sbci	r25, 0xFF	; 255
    1de8:	90 93 2a 04 	sts	0x042A, r25
    1dec:	80 93 29 04 	sts	0x0429, r24
    1df0:	9c 01       	movw	r18, r24
    1df2:	22 0f       	add	r18, r18
    1df4:	33 1f       	adc	r19, r19
    1df6:	22 0f       	add	r18, r18
    1df8:	33 1f       	adc	r19, r19

    if(vel >= 0) {
    1dfa:	47 fd       	sbrc	r20, 7
    1dfc:	05 c0       	rjmp	.+10     	; 0x1e08 <setRightSpeed+0x32>
        pwm_right_desired = speedr<<2;
    1dfe:	30 93 18 04 	sts	0x0418, r19
    1e02:	20 93 17 04 	sts	0x0417, r18
    1e06:	08 c0       	rjmp	.+16     	; 0x1e18 <setRightSpeed+0x42>
    } else {
        pwm_right_desired = -(speedr<<2);
    1e08:	88 27       	eor	r24, r24
    1e0a:	99 27       	eor	r25, r25
    1e0c:	82 1b       	sub	r24, r18
    1e0e:	93 0b       	sbc	r25, r19
    1e10:	90 93 18 04 	sts	0x0418, r25
    1e14:	80 93 17 04 	sts	0x0417, r24
    }

	if (pwm_right_desired>(MAX_MOTORS_PWM/2)) pwm_right_desired=(MAX_MOTORS_PWM/2);
    1e18:	80 91 17 04 	lds	r24, 0x0417
    1e1c:	90 91 18 04 	lds	r25, 0x0418
    1e20:	81 50       	subi	r24, 0x01	; 1
    1e22:	92 40       	sbci	r25, 0x02	; 2
    1e24:	34 f0       	brlt	.+12     	; 0x1e32 <setRightSpeed+0x5c>
    1e26:	80 e0       	ldi	r24, 0x00	; 0
    1e28:	92 e0       	ldi	r25, 0x02	; 2
    1e2a:	90 93 18 04 	sts	0x0418, r25
    1e2e:	80 93 17 04 	sts	0x0417, r24
	if (pwm_right_desired<-(MAX_MOTORS_PWM/2)) pwm_right_desired=-(MAX_MOTORS_PWM/2);
    1e32:	80 91 17 04 	lds	r24, 0x0417
    1e36:	90 91 18 04 	lds	r25, 0x0418
    1e3a:	80 50       	subi	r24, 0x00	; 0
    1e3c:	9e 4f       	sbci	r25, 0xFE	; 254
    1e3e:	34 f4       	brge	.+12     	; 0x1e4c <setRightSpeed+0x76>
    1e40:	80 e0       	ldi	r24, 0x00	; 0
    1e42:	9e ef       	ldi	r25, 0xFE	; 254
    1e44:	90 93 18 04 	sts	0x0418, r25
    1e48:	80 93 17 04 	sts	0x0417, r24
    1e4c:	08 95       	ret

00001e4e <__vector_45>:

}

// Motor left
ISR(TIMER4_OVF_vect) {
    1e4e:	1f 92       	push	r1
    1e50:	0f 92       	push	r0
    1e52:	0f b6       	in	r0, 0x3f	; 63
    1e54:	0f 92       	push	r0
    1e56:	11 24       	eor	r1, r1
    1e58:	8f 93       	push	r24
    1e5a:	9f 93       	push	r25

//	LED_GREEN_ON;

	if(cliffDetectedFlag) {
    1e5c:	80 91 60 05 	lds	r24, 0x0560
    1e60:	88 23       	and	r24, r24
    1e62:	61 f0       	breq	.+24     	; 0x1e7c <__vector_45+0x2e>
		pwm_left = 0;
    1e64:	10 92 16 04 	sts	0x0416, r1
    1e68:	10 92 15 04 	sts	0x0415, r1
		OCR4A = 0;
    1e6c:	10 92 a9 00 	sts	0x00A9, r1
    1e70:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    1e74:	10 92 ab 00 	sts	0x00AB, r1
    1e78:	10 92 aa 00 	sts	0x00AA, r1
	}

	left_current_avg = 0;
    1e7c:	10 92 00 04 	sts	0x0400, r1
    1e80:	10 92 ff 03 	sts	0x03FF, r1

	// set pins mode based on controller output
	if(pwm_left == 0) {
    1e84:	80 91 15 04 	lds	r24, 0x0415
    1e88:	90 91 16 04 	lds	r25, 0x0416
    1e8c:	00 97       	sbiw	r24, 0x00	; 0
    1e8e:	39 f5       	brne	.+78     	; 0x1ede <__vector_45+0x90>


		//leftMotorPhase = NO_PHASE;
		//compute_left_vel = 1;

		if(pwm_left_desired_to_control >= 0) {
    1e90:	80 91 09 04 	lds	r24, 0x0409
    1e94:	90 91 0a 04 	lds	r25, 0x040A
    1e98:	97 fd       	sbrc	r25, 7
    1e9a:	05 c0       	rjmp	.+10     	; 0x1ea6 <__vector_45+0x58>
			leftMotorPhase = PASSIVE_PHASE;
    1e9c:	81 e0       	ldi	r24, 0x01	; 1
    1e9e:	80 93 4e 03 	sts	0x034E, r24
			currentMotLeftChannel = 14;
    1ea2:	8e e0       	ldi	r24, 0x0E	; 14
    1ea4:	04 c0       	rjmp	.+8      	; 0x1eae <__vector_45+0x60>
		} else {
			leftMotorPhase = PASSIVE_PHASE;
    1ea6:	81 e0       	ldi	r24, 0x01	; 1
    1ea8:	80 93 4e 03 	sts	0x034E, r24
			currentMotLeftChannel = 15;
    1eac:	8f e0       	ldi	r24, 0x0F	; 15
    1eae:	80 93 4b 03 	sts	0x034B, r24
		}
		firstSampleLeft = 1;
    1eb2:	81 e0       	ldi	r24, 0x01	; 1
    1eb4:	80 93 0a 02 	sts	0x020A, r24

		// select channel 15 to sample left current
		//currentMotLeftChannel = 15;
		TCCR4A  &= ~(1 << COM4A1) & ~(1 << COM4B1);	// disable OCA and OCB
    1eb8:	80 91 a0 00 	lds	r24, 0x00A0
    1ebc:	8f 75       	andi	r24, 0x5F	; 95
    1ebe:	80 93 a0 00 	sts	0x00A0, r24
		PORTH &= ~(1 << 4) & ~(1 << 3);				// output to 0
    1ec2:	80 91 02 01 	lds	r24, 0x0102
    1ec6:	87 7e       	andi	r24, 0xE7	; 231
    1ec8:	80 93 02 01 	sts	0x0102, r24
		TIMSK4 &= ~(1 << OCIE4B) & ~(1 << OCIE4A);	// disable OCA and OCB interrupt
    1ecc:	80 91 72 00 	lds	r24, 0x0072
    1ed0:	89 7f       	andi	r24, 0xF9	; 249
    1ed2:	80 93 72 00 	sts	0x0072, r24
		//TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR4 |= (1 << OCF4A) | (1 << OCF4B);
    1ed6:	89 b3       	in	r24, 0x19	; 25
    1ed8:	86 60       	ori	r24, 0x06	; 6
    1eda:	89 bb       	out	0x19, r24	; 25
    1edc:	3e c0       	rjmp	.+124    	; 0x1f5a <__vector_45+0x10c>
	} else if(pwm_left > 0) {   		// move forward
    1ede:	18 16       	cp	r1, r24
    1ee0:	19 06       	cpc	r1, r25
    1ee2:	ec f4       	brge	.+58     	; 0x1f1e <__vector_45+0xd0>
		leftMotorPhase = ACTIVE_PHASE;
    1ee4:	10 92 4e 03 	sts	0x034E, r1
		// select channel 15 to sample left current
		currentMotLeftChannel = 15;
    1ee8:	8f e0       	ldi	r24, 0x0F	; 15
    1eea:	80 93 4b 03 	sts	0x034B, r24
		TCCR4A  &= ~(1 << COM4B1);		// disable OCB
    1eee:	80 91 a0 00 	lds	r24, 0x00A0
    1ef2:	8f 7d       	andi	r24, 0xDF	; 223
    1ef4:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4B);		// disable OCB interrupt
    1ef8:	80 91 72 00 	lds	r24, 0x0072
    1efc:	8b 7f       	andi	r24, 0xFB	; 251
    1efe:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 4);				// output to 0
    1f02:	80 91 02 01 	lds	r24, 0x0102
    1f06:	8f 7e       	andi	r24, 0xEF	; 239
    1f08:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4A1);		// enable OCA
    1f0c:	80 91 a0 00 	lds	r24, 0x00A0
    1f10:	80 68       	ori	r24, 0x80	; 128
    1f12:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4A);		// enable OCA interrupt
    1f16:	80 91 72 00 	lds	r24, 0x0072
    1f1a:	82 60       	ori	r24, 0x02	; 2
    1f1c:	1c c0       	rjmp	.+56     	; 0x1f56 <__vector_45+0x108>
	} else if(pwm_left < 0) {      		// move backward
		leftMotorPhase = ACTIVE_PHASE;
    1f1e:	10 92 4e 03 	sts	0x034E, r1
		// select channel 14 to sample left current
		currentMotLeftChannel = 14;
    1f22:	8e e0       	ldi	r24, 0x0E	; 14
    1f24:	80 93 4b 03 	sts	0x034B, r24
		TCCR4A  &= ~(1 << COM4A1);		// disable OCA
    1f28:	80 91 a0 00 	lds	r24, 0x00A0
    1f2c:	8f 77       	andi	r24, 0x7F	; 127
    1f2e:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 &= ~(1 << OCIE4A);		// disable OCA interrupt
    1f32:	80 91 72 00 	lds	r24, 0x0072
    1f36:	8d 7f       	andi	r24, 0xFD	; 253
    1f38:	80 93 72 00 	sts	0x0072, r24
		PORTH &= ~(1 << 3);				// output to 0
    1f3c:	80 91 02 01 	lds	r24, 0x0102
    1f40:	87 7f       	andi	r24, 0xF7	; 247
    1f42:	80 93 02 01 	sts	0x0102, r24
		TCCR4A |= (1 << COM4B1);		// enable OCB
    1f46:	80 91 a0 00 	lds	r24, 0x00A0
    1f4a:	80 62       	ori	r24, 0x20	; 32
    1f4c:	80 93 a0 00 	sts	0x00A0, r24
		TIMSK4 |= (1 << OCIE4B);		// enable OCB interrupt
    1f50:	80 91 72 00 	lds	r24, 0x0072
    1f54:	84 60       	ori	r24, 0x04	; 4
    1f56:	80 93 72 00 	sts	0x0072, r24
	}
*/

//	LED_GREEN_OFF;

}
    1f5a:	9f 91       	pop	r25
    1f5c:	8f 91       	pop	r24
    1f5e:	0f 90       	pop	r0
    1f60:	0f be       	out	0x3f, r0	; 63
    1f62:	0f 90       	pop	r0
    1f64:	1f 90       	pop	r1
    1f66:	18 95       	reti

00001f68 <__vector_42>:

// motor left forward
ISR(TIMER4_COMPA_vect) {
    1f68:	1f 92       	push	r1
    1f6a:	0f 92       	push	r0
    1f6c:	0f b6       	in	r0, 0x3f	; 63
    1f6e:	0f 92       	push	r0
    1f70:	11 24       	eor	r1, r1
    1f72:	8f 93       	push	r24
    1f74:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1f76:	91 e0       	ldi	r25, 0x01	; 1
    1f78:	90 93 4e 03 	sts	0x034E, r25
	// select channel 14 to sample the left velocity
	currentMotLeftChannel = 14;
    1f7c:	8e e0       	ldi	r24, 0x0E	; 14
    1f7e:	80 93 4b 03 	sts	0x034B, r24

	firstSampleLeft = 1;
    1f82:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1f86:	9f 91       	pop	r25
    1f88:	8f 91       	pop	r24
    1f8a:	0f 90       	pop	r0
    1f8c:	0f be       	out	0x3f, r0	; 63
    1f8e:	0f 90       	pop	r0
    1f90:	1f 90       	pop	r1
    1f92:	18 95       	reti

00001f94 <__vector_43>:

// motor left backward
ISR(TIMER4_COMPB_vect) {
    1f94:	1f 92       	push	r1
    1f96:	0f 92       	push	r0
    1f98:	0f b6       	in	r0, 0x3f	; 63
    1f9a:	0f 92       	push	r0
    1f9c:	11 24       	eor	r1, r1
    1f9e:	8f 93       	push	r24
    1fa0:	9f 93       	push	r25

//	if(pwm_left == 0) {
//		return;
//	}

	leftMotorPhase = PASSIVE_PHASE;
    1fa2:	91 e0       	ldi	r25, 0x01	; 1
    1fa4:	90 93 4e 03 	sts	0x034E, r25
	// select channel 15 to sample the left velocity
	currentMotLeftChannel = 15;
    1fa8:	8f e0       	ldi	r24, 0x0F	; 15
    1faa:	80 93 4b 03 	sts	0x034B, r24

	firstSampleLeft = 1;
    1fae:	90 93 0a 02 	sts	0x020A, r25

//	LED_GREEN_OFF;

}
    1fb2:	9f 91       	pop	r25
    1fb4:	8f 91       	pop	r24
    1fb6:	0f 90       	pop	r0
    1fb8:	0f be       	out	0x3f, r0	; 63
    1fba:	0f 90       	pop	r0
    1fbc:	1f 90       	pop	r1
    1fbe:	18 95       	reti

00001fc0 <__vector_35>:

// Motor right
ISR(TIMER3_OVF_vect) {
    1fc0:	1f 92       	push	r1
    1fc2:	0f 92       	push	r0
    1fc4:	0f b6       	in	r0, 0x3f	; 63
    1fc6:	0f 92       	push	r0
    1fc8:	11 24       	eor	r1, r1
    1fca:	8f 93       	push	r24
    1fcc:	9f 93       	push	r25

//	LED_GREEN_ON;

  	// PORTB ^= (1 << 7); // Toggle the LED

	if(cliffDetectedFlag) {
    1fce:	80 91 60 05 	lds	r24, 0x0560
    1fd2:	88 23       	and	r24, r24
    1fd4:	61 f0       	breq	.+24     	; 0x1fee <__vector_35+0x2e>
		pwm_right = 0;
    1fd6:	10 92 14 04 	sts	0x0414, r1
    1fda:	10 92 13 04 	sts	0x0413, r1
		OCR3A = 0;
    1fde:	10 92 99 00 	sts	0x0099, r1
    1fe2:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    1fe6:	10 92 9b 00 	sts	0x009B, r1
    1fea:	10 92 9a 00 	sts	0x009A, r1
	}

	right_current_avg = 0;
    1fee:	10 92 02 04 	sts	0x0402, r1
    1ff2:	10 92 01 04 	sts	0x0401, r1


	if(pwm_right == 0) {
    1ff6:	80 91 13 04 	lds	r24, 0x0413
    1ffa:	90 91 14 04 	lds	r25, 0x0414
    1ffe:	00 97       	sbiw	r24, 0x00	; 0
    2000:	29 f5       	brne	.+74     	; 0x204c <__vector_35+0x8c>
		//firstSampleRight = 0;

		//rightMotorPhase = NO_PHASE;
		//compute_right_vel = 1;

		if(pwm_right_desired_to_control >= 0) {
    2002:	80 91 07 04 	lds	r24, 0x0407
    2006:	90 91 08 04 	lds	r25, 0x0408
    200a:	97 fd       	sbrc	r25, 7
    200c:	05 c0       	rjmp	.+10     	; 0x2018 <__vector_35+0x58>
			rightMotorPhase = PASSIVE_PHASE;
    200e:	81 e0       	ldi	r24, 0x01	; 1
    2010:	80 93 4d 03 	sts	0x034D, r24
			// select channel 13 to sample left current
			currentMotRightChannel = 12;
    2014:	8c e0       	ldi	r24, 0x0C	; 12
    2016:	04 c0       	rjmp	.+8      	; 0x2020 <__vector_35+0x60>
		} else {
			rightMotorPhase = PASSIVE_PHASE;
    2018:	81 e0       	ldi	r24, 0x01	; 1
    201a:	80 93 4d 03 	sts	0x034D, r24
			// select channel 12 to sample left current
			currentMotRightChannel = 13;
    201e:	8d e0       	ldi	r24, 0x0D	; 13
    2020:	80 93 4c 03 	sts	0x034C, r24
		}
		firstSampleRight = 1;
    2024:	81 e0       	ldi	r24, 0x01	; 1
    2026:	80 93 09 02 	sts	0x0209, r24

		// select channel 13 to sample left current
		//currentMotRightChannel = 13;
		TCCR3A  &= ~(1 << COM3A1) & ~(1 << COM3B1);	// disable OCA and OCB
    202a:	80 91 90 00 	lds	r24, 0x0090
    202e:	8f 75       	andi	r24, 0x5F	; 95
    2030:	80 93 90 00 	sts	0x0090, r24
		PORTE &= ~(1 << 4) & ~(1 << 3);				// output to 0
    2034:	8e b1       	in	r24, 0x0e	; 14
    2036:	87 7e       	andi	r24, 0xE7	; 231
    2038:	8e b9       	out	0x0e, r24	; 14
		TIMSK3 &= ~(1 << OCIE3B) & ~(1 << OCIE3A);	// disable OCA and OCB interrupt
    203a:	80 91 71 00 	lds	r24, 0x0071
    203e:	89 7f       	andi	r24, 0xF9	; 249
    2040:	80 93 71 00 	sts	0x0071, r24
		//TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt => sampling of velocity is enabled even if
										// the pwm is turned off...is it correct??
		TIFR3 |= (1 << OCF3A) | (1 << OCF3B);
    2044:	88 b3       	in	r24, 0x18	; 24
    2046:	86 60       	ori	r24, 0x06	; 6
    2048:	88 bb       	out	0x18, r24	; 24
    204a:	36 c0       	rjmp	.+108    	; 0x20b8 <__vector_35+0xf8>
	}else if(pwm_right > 0) {   		// move forward
    204c:	18 16       	cp	r1, r24
    204e:	19 06       	cpc	r1, r25
    2050:	cc f4       	brge	.+50     	; 0x2084 <__vector_35+0xc4>
		rightMotorPhase = ACTIVE_PHASE;
    2052:	10 92 4d 03 	sts	0x034D, r1
		// select channel 13 to sample left current
		currentMotRightChannel = 13;
    2056:	8d e0       	ldi	r24, 0x0D	; 13
    2058:	80 93 4c 03 	sts	0x034C, r24
		TCCR3A  &= ~(1 << COM3B1);		// disable OCB
    205c:	80 91 90 00 	lds	r24, 0x0090
    2060:	8f 7d       	andi	r24, 0xDF	; 223
    2062:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3B);		// disable OCB interrupt
    2066:	80 91 71 00 	lds	r24, 0x0071
    206a:	8b 7f       	andi	r24, 0xFB	; 251
    206c:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 4);				// output to 0
    2070:	74 98       	cbi	0x0e, 4	; 14
		TCCR3A |= (1 << COM3A1);		// enable OCA
    2072:	80 91 90 00 	lds	r24, 0x0090
    2076:	80 68       	ori	r24, 0x80	; 128
    2078:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3A);		// enable OCA interrupt
    207c:	80 91 71 00 	lds	r24, 0x0071
    2080:	82 60       	ori	r24, 0x02	; 2
    2082:	18 c0       	rjmp	.+48     	; 0x20b4 <__vector_35+0xf4>
	} else if(pwm_right < 0) {      	// move backward
		rightMotorPhase = ACTIVE_PHASE;
    2084:	10 92 4d 03 	sts	0x034D, r1
		// select channel 12 to sample left current
		currentMotRightChannel = 12;
    2088:	8c e0       	ldi	r24, 0x0C	; 12
    208a:	80 93 4c 03 	sts	0x034C, r24
		TCCR3A  &= ~(1 << COM3A1);		// disable OCA
    208e:	80 91 90 00 	lds	r24, 0x0090
    2092:	8f 77       	andi	r24, 0x7F	; 127
    2094:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 &= ~(1 << OCIE3A);		// disable OCA interrupt
    2098:	80 91 71 00 	lds	r24, 0x0071
    209c:	8d 7f       	andi	r24, 0xFD	; 253
    209e:	80 93 71 00 	sts	0x0071, r24
		PORTE &= ~(1 << 3);				// output to 0
    20a2:	73 98       	cbi	0x0e, 3	; 14
		TCCR3A |= (1 << COM3B1);		// enable OCB
    20a4:	80 91 90 00 	lds	r24, 0x0090
    20a8:	80 62       	ori	r24, 0x20	; 32
    20aa:	80 93 90 00 	sts	0x0090, r24
		TIMSK3 |= (1 << OCIE3B);		// enable OCB interrupt
    20ae:	80 91 71 00 	lds	r24, 0x0071
    20b2:	84 60       	ori	r24, 0x04	; 4
    20b4:	80 93 71 00 	sts	0x0071, r24
		currentMotRightChannel = 12;
	}
*/
//	LED_GREEN_OFF;

}
    20b8:	9f 91       	pop	r25
    20ba:	8f 91       	pop	r24
    20bc:	0f 90       	pop	r0
    20be:	0f be       	out	0x3f, r0	; 63
    20c0:	0f 90       	pop	r0
    20c2:	1f 90       	pop	r1
    20c4:	18 95       	reti

000020c6 <__vector_32>:

// motor right forward
ISR(TIMER3_COMPA_vect) {
    20c6:	1f 92       	push	r1
    20c8:	0f 92       	push	r0
    20ca:	0f b6       	in	r0, 0x3f	; 63
    20cc:	0f 92       	push	r0
    20ce:	11 24       	eor	r1, r1
    20d0:	8f 93       	push	r24
    20d2:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    20d4:	91 e0       	ldi	r25, 0x01	; 1
    20d6:	90 93 4d 03 	sts	0x034D, r25
	// select channel 12 to sample the right velocity
	currentMotRightChannel = 12;
    20da:	8c e0       	ldi	r24, 0x0C	; 12
    20dc:	80 93 4c 03 	sts	0x034C, r24

	firstSampleRight = 1;
    20e0:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;

}
    20e4:	9f 91       	pop	r25
    20e6:	8f 91       	pop	r24
    20e8:	0f 90       	pop	r0
    20ea:	0f be       	out	0x3f, r0	; 63
    20ec:	0f 90       	pop	r0
    20ee:	1f 90       	pop	r1
    20f0:	18 95       	reti

000020f2 <__vector_33>:

// motor right backward
ISR(TIMER3_COMPB_vect) {
    20f2:	1f 92       	push	r1
    20f4:	0f 92       	push	r0
    20f6:	0f b6       	in	r0, 0x3f	; 63
    20f8:	0f 92       	push	r0
    20fa:	11 24       	eor	r1, r1
    20fc:	8f 93       	push	r24
    20fe:	9f 93       	push	r25

//	if(pwm_right == 0) {
//		return;
//	}

	rightMotorPhase = PASSIVE_PHASE;
    2100:	91 e0       	ldi	r25, 0x01	; 1
    2102:	90 93 4d 03 	sts	0x034D, r25
	// select channel 13 to sample the right velocity
	currentMotRightChannel = 13;
    2106:	8d e0       	ldi	r24, 0x0D	; 13
    2108:	80 93 4c 03 	sts	0x034C, r24

	firstSampleRight = 1;
    210c:	90 93 09 02 	sts	0x0209, r25

//	LED_RED_OFF;
}
    2110:	9f 91       	pop	r25
    2112:	8f 91       	pop	r24
    2114:	0f 90       	pop	r0
    2116:	0f be       	out	0x3f, r0	; 63
    2118:	0f 90       	pop	r0
    211a:	1f 90       	pop	r1
    211c:	18 95       	reti

0000211e <handleMotorsWithNoController>:
}

void handleMotorsWithNoController() {

	// compute velocities even if they aren't used
	if(compute_left_vel) {
    211e:	80 91 07 02 	lds	r24, 0x0207
    2122:	88 23       	and	r24, r24
    2124:	09 f4       	brne	.+2      	; 0x2128 <handleMotorsWithNoController+0xa>
    2126:	41 c0       	rjmp	.+130    	; 0x21aa <handleMotorsWithNoController+0x8c>
		last_left_vel = left_vel_sum>>2;
    2128:	80 91 0b 04 	lds	r24, 0x040B
    212c:	90 91 0c 04 	lds	r25, 0x040C
    2130:	96 95       	lsr	r25
    2132:	87 95       	ror	r24
    2134:	96 95       	lsr	r25
    2136:	87 95       	ror	r24
    2138:	90 93 10 04 	sts	0x0410, r25
    213c:	80 93 0f 04 	sts	0x040F, r24
		compute_left_vel = 0;
    2140:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2144:	10 92 0c 04 	sts	0x040C, r1
    2148:	10 92 0b 04 	sts	0x040B, r1

		if(pwm_left_desired >= 0) {
    214c:	20 91 19 04 	lds	r18, 0x0419
    2150:	30 91 1a 04 	lds	r19, 0x041A
    2154:	fc 01       	movw	r30, r24
    2156:	63 e0       	ldi	r22, 0x03	; 3
    2158:	f5 95       	asr	r31
    215a:	e7 95       	ror	r30
    215c:	6a 95       	dec	r22
    215e:	e1 f7       	brne	.-8      	; 0x2158 <handleMotorsWithNoController+0x3a>
    2160:	40 91 fb 03 	lds	r20, 0x03FB
    2164:	50 91 fc 03 	lds	r21, 0x03FC
    2168:	60 91 fd 03 	lds	r22, 0x03FD
    216c:	70 91 fe 03 	lds	r23, 0x03FE
    2170:	37 fd       	sbrc	r19, 7
    2172:	0a c0       	rjmp	.+20     	; 0x2188 <handleMotorsWithNoController+0x6a>
			leftMotSteps += (last_left_vel>>3);
    2174:	cf 01       	movw	r24, r30
    2176:	aa 27       	eor	r26, r26
    2178:	97 fd       	sbrc	r25, 7
    217a:	a0 95       	com	r26
    217c:	ba 2f       	mov	r27, r26
    217e:	48 0f       	add	r20, r24
    2180:	59 1f       	adc	r21, r25
    2182:	6a 1f       	adc	r22, r26
    2184:	7b 1f       	adc	r23, r27
    2186:	09 c0       	rjmp	.+18     	; 0x219a <handleMotorsWithNoController+0x7c>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    2188:	cf 01       	movw	r24, r30
    218a:	aa 27       	eor	r26, r26
    218c:	97 fd       	sbrc	r25, 7
    218e:	a0 95       	com	r26
    2190:	ba 2f       	mov	r27, r26
    2192:	48 1b       	sub	r20, r24
    2194:	59 0b       	sbc	r21, r25
    2196:	6a 0b       	sbc	r22, r26
    2198:	7b 0b       	sbc	r23, r27
    219a:	40 93 fb 03 	sts	0x03FB, r20
    219e:	50 93 fc 03 	sts	0x03FC, r21
    21a2:	60 93 fd 03 	sts	0x03FD, r22
    21a6:	70 93 fe 03 	sts	0x03FE, r23
		}
	}

	if(compute_right_vel) {
    21aa:	80 91 08 02 	lds	r24, 0x0208
    21ae:	88 23       	and	r24, r24
    21b0:	09 f4       	brne	.+2      	; 0x21b4 <handleMotorsWithNoController+0x96>
    21b2:	41 c0       	rjmp	.+130    	; 0x2236 <__stack+0x37>
		last_right_vel = right_vel_sum>>2;
    21b4:	80 91 0d 04 	lds	r24, 0x040D
    21b8:	90 91 0e 04 	lds	r25, 0x040E
    21bc:	96 95       	lsr	r25
    21be:	87 95       	ror	r24
    21c0:	96 95       	lsr	r25
    21c2:	87 95       	ror	r24
    21c4:	90 93 12 04 	sts	0x0412, r25
    21c8:	80 93 11 04 	sts	0x0411, r24
		compute_right_vel = 0;
    21cc:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    21d0:	10 92 0e 04 	sts	0x040E, r1
    21d4:	10 92 0d 04 	sts	0x040D, r1

		if(pwm_right_desired >= 0) {
    21d8:	20 91 17 04 	lds	r18, 0x0417
    21dc:	30 91 18 04 	lds	r19, 0x0418
    21e0:	fc 01       	movw	r30, r24
    21e2:	43 e0       	ldi	r20, 0x03	; 3
    21e4:	f5 95       	asr	r31
    21e6:	e7 95       	ror	r30
    21e8:	4a 95       	dec	r20
    21ea:	e1 f7       	brne	.-8      	; 0x21e4 <handleMotorsWithNoController+0xc6>
    21ec:	40 91 f7 03 	lds	r20, 0x03F7
    21f0:	50 91 f8 03 	lds	r21, 0x03F8
    21f4:	60 91 f9 03 	lds	r22, 0x03F9
    21f8:	70 91 fa 03 	lds	r23, 0x03FA
    21fc:	37 fd       	sbrc	r19, 7
    21fe:	0a c0       	rjmp	.+20     	; 0x2214 <__stack+0x15>
			rightMotSteps += (last_right_vel>>3);
    2200:	cf 01       	movw	r24, r30
    2202:	aa 27       	eor	r26, r26
    2204:	97 fd       	sbrc	r25, 7
    2206:	a0 95       	com	r26
    2208:	ba 2f       	mov	r27, r26
    220a:	48 0f       	add	r20, r24
    220c:	59 1f       	adc	r21, r25
    220e:	6a 1f       	adc	r22, r26
    2210:	7b 1f       	adc	r23, r27
    2212:	09 c0       	rjmp	.+18     	; 0x2226 <__stack+0x27>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    2214:	cf 01       	movw	r24, r30
    2216:	aa 27       	eor	r26, r26
    2218:	97 fd       	sbrc	r25, 7
    221a:	a0 95       	com	r26
    221c:	ba 2f       	mov	r27, r26
    221e:	48 1b       	sub	r20, r24
    2220:	59 0b       	sbc	r21, r25
    2222:	6a 0b       	sbc	r22, r26
    2224:	7b 0b       	sbc	r23, r27
    2226:	40 93 f7 03 	sts	0x03F7, r20
    222a:	50 93 f8 03 	sts	0x03F8, r21
    222e:	60 93 f9 03 	sts	0x03F9, r22
    2232:	70 93 fa 03 	sts	0x03FA, r23
		}
	}


	pwm_right_working = pwm_right_desired;	// pwm in the range 0..MAX_PWM_MOTORS
    2236:	80 91 17 04 	lds	r24, 0x0417
    223a:	90 91 18 04 	lds	r25, 0x0418
    223e:	90 93 24 04 	sts	0x0424, r25
    2242:	80 93 23 04 	sts	0x0423, r24
	pwm_left_working = pwm_left_desired;
    2246:	80 91 19 04 	lds	r24, 0x0419
    224a:	90 91 1a 04 	lds	r25, 0x041A
    224e:	90 93 26 04 	sts	0x0426, r25
    2252:	80 93 25 04 	sts	0x0425, r24
	if(obstacleAvoidanceEnabled) {
    2256:	80 91 5e 05 	lds	r24, 0x055E
    225a:	88 23       	and	r24, r24
    225c:	31 f0       	breq	.+12     	; 0x226a <__stack+0x6b>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    225e:	85 e2       	ldi	r24, 0x25	; 37
    2260:	94 e0       	ldi	r25, 0x04	; 4
    2262:	63 e2       	ldi	r22, 0x23	; 35
    2264:	74 e0       	ldi	r23, 0x04	; 4
    2266:	0e 94 08 04 	call	0x810	; 0x810 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    226a:	40 91 25 04 	lds	r20, 0x0425
    226e:	50 91 26 04 	lds	r21, 0x0426
    2272:	50 93 0a 04 	sts	0x040A, r21
    2276:	40 93 09 04 	sts	0x0409, r20
	pwm_right_desired_to_control = pwm_right_working;
    227a:	20 91 23 04 	lds	r18, 0x0423
    227e:	30 91 24 04 	lds	r19, 0x0424
    2282:	30 93 08 04 	sts	0x0408, r19
    2286:	20 93 07 04 	sts	0x0407, r18

	pwm_left = pwm_left_working;
    228a:	50 93 16 04 	sts	0x0416, r21
    228e:	40 93 15 04 	sts	0x0415, r20
	pwm_right = pwm_right_working;
    2292:	30 93 14 04 	sts	0x0414, r19
    2296:	20 93 13 04 	sts	0x0413, r18

	if(pwm_right > 0) {
    229a:	12 16       	cp	r1, r18
    229c:	13 06       	cpc	r1, r19
    229e:	2c f4       	brge	.+10     	; 0x22aa <__stack+0xab>
		OCR3A = (unsigned int)pwm_right;
    22a0:	30 93 99 00 	sts	0x0099, r19
    22a4:	20 93 98 00 	sts	0x0098, r18
    22a8:	14 c0       	rjmp	.+40     	; 0x22d2 <__stack+0xd3>
	} else if(pwm_right < 0) {
    22aa:	21 15       	cp	r18, r1
    22ac:	31 05       	cpc	r19, r1
    22ae:	49 f0       	breq	.+18     	; 0x22c2 <__stack+0xc3>
		OCR3B = (unsigned int)(-pwm_right);
    22b0:	88 27       	eor	r24, r24
    22b2:	99 27       	eor	r25, r25
    22b4:	82 1b       	sub	r24, r18
    22b6:	93 0b       	sbc	r25, r19
    22b8:	90 93 9b 00 	sts	0x009B, r25
    22bc:	80 93 9a 00 	sts	0x009A, r24
    22c0:	08 c0       	rjmp	.+16     	; 0x22d2 <__stack+0xd3>
	} else {
		OCR3A = 0;
    22c2:	10 92 99 00 	sts	0x0099, r1
    22c6:	10 92 98 00 	sts	0x0098, r1
		OCR3B = 0;
    22ca:	10 92 9b 00 	sts	0x009B, r1
    22ce:	10 92 9a 00 	sts	0x009A, r1
	}
	if(pwm_left > 0) {
    22d2:	14 16       	cp	r1, r20
    22d4:	15 06       	cpc	r1, r21
    22d6:	2c f4       	brge	.+10     	; 0x22e2 <__stack+0xe3>
		OCR4A = (unsigned int)pwm_left;
    22d8:	50 93 a9 00 	sts	0x00A9, r21
    22dc:	40 93 a8 00 	sts	0x00A8, r20
    22e0:	08 95       	ret
	} else if(pwm_left < 0) {
    22e2:	41 15       	cp	r20, r1
    22e4:	51 05       	cpc	r21, r1
    22e6:	49 f0       	breq	.+18     	; 0x22fa <__stack+0xfb>
		OCR4B =(unsigned int)( -pwm_left);
    22e8:	88 27       	eor	r24, r24
    22ea:	99 27       	eor	r25, r25
    22ec:	84 1b       	sub	r24, r20
    22ee:	95 0b       	sbc	r25, r21
    22f0:	90 93 ab 00 	sts	0x00AB, r25
    22f4:	80 93 aa 00 	sts	0x00AA, r24
    22f8:	08 95       	ret
	} else {
		OCR4A = 0;
    22fa:	10 92 a9 00 	sts	0x00A9, r1
    22fe:	10 92 a8 00 	sts	0x00A8, r1
		OCR4B = 0;
    2302:	10 92 ab 00 	sts	0x00AB, r1
    2306:	10 92 aa 00 	sts	0x00AA, r1
    230a:	08 95       	ret

0000230c <handleMotorsWithSpeedController>:

}

void handleMotorsWithSpeedController() {

	pwm_left_working = pwm_left_desired;
    230c:	80 91 19 04 	lds	r24, 0x0419
    2310:	90 91 1a 04 	lds	r25, 0x041A
    2314:	90 93 26 04 	sts	0x0426, r25
    2318:	80 93 25 04 	sts	0x0425, r24
	pwm_right_working = pwm_right_desired;
    231c:	80 91 17 04 	lds	r24, 0x0417
    2320:	90 91 18 04 	lds	r25, 0x0418
    2324:	90 93 24 04 	sts	0x0424, r25
    2328:	80 93 23 04 	sts	0x0423, r24
	if(obstacleAvoidanceEnabled) {
    232c:	80 91 5e 05 	lds	r24, 0x055E
    2330:	88 23       	and	r24, r24
    2332:	31 f0       	breq	.+12     	; 0x2340 <handleMotorsWithSpeedController+0x34>
		obstacleAvoidance(&pwm_left_working, &pwm_right_working);
    2334:	85 e2       	ldi	r24, 0x25	; 37
    2336:	94 e0       	ldi	r25, 0x04	; 4
    2338:	63 e2       	ldi	r22, 0x23	; 35
    233a:	74 e0       	ldi	r23, 0x04	; 4
    233c:	0e 94 08 04 	call	0x810	; 0x810 <obstacleAvoidance>
	}
	pwm_left_desired_to_control = pwm_left_working;
    2340:	e0 91 25 04 	lds	r30, 0x0425
    2344:	f0 91 26 04 	lds	r31, 0x0426
    2348:	f0 93 0a 04 	sts	0x040A, r31
    234c:	e0 93 09 04 	sts	0x0409, r30
	pwm_right_desired_to_control = pwm_right_working;
    2350:	80 91 23 04 	lds	r24, 0x0423
    2354:	90 91 24 04 	lds	r25, 0x0424
    2358:	90 93 08 04 	sts	0x0408, r25
    235c:	80 93 07 04 	sts	0x0407, r24

	if(compute_left_vel) {
    2360:	80 91 07 02 	lds	r24, 0x0207
    2364:	88 23       	and	r24, r24
    2366:	09 f4       	brne	.+2      	; 0x236a <handleMotorsWithSpeedController+0x5e>
    2368:	6e c0       	rjmp	.+220    	; 0x2446 <handleMotorsWithSpeedController+0x13a>

		last_left_vel = left_vel_sum>>2;
    236a:	80 91 0b 04 	lds	r24, 0x040B
    236e:	90 91 0c 04 	lds	r25, 0x040C
    2372:	96 95       	lsr	r25
    2374:	87 95       	ror	r24
    2376:	96 95       	lsr	r25
    2378:	87 95       	ror	r24
    237a:	90 93 10 04 	sts	0x0410, r25
    237e:	80 93 0f 04 	sts	0x040F, r24
		compute_left_vel = 0;
    2382:	10 92 07 02 	sts	0x0207, r1
		left_vel_sum = 0;
    2386:	10 92 0c 04 	sts	0x040C, r1
    238a:	10 92 0b 04 	sts	0x040B, r1
    238e:	bc 01       	movw	r22, r24
    2390:	83 e0       	ldi	r24, 0x03	; 3
    2392:	75 95       	asr	r23
    2394:	67 95       	ror	r22
    2396:	8a 95       	dec	r24
    2398:	e1 f7       	brne	.-8      	; 0x2392 <handleMotorsWithSpeedController+0x86>
    239a:	20 91 fb 03 	lds	r18, 0x03FB
    239e:	30 91 fc 03 	lds	r19, 0x03FC
    23a2:	40 91 fd 03 	lds	r20, 0x03FD
    23a6:	50 91 fe 03 	lds	r21, 0x03FE

		if(pwm_left_desired_to_control >= 0) {
    23aa:	f7 fd       	sbrc	r31, 7
    23ac:	0a c0       	rjmp	.+20     	; 0x23c2 <handleMotorsWithSpeedController+0xb6>
			leftMotSteps += (last_left_vel>>3);
    23ae:	cb 01       	movw	r24, r22
    23b0:	aa 27       	eor	r26, r26
    23b2:	97 fd       	sbrc	r25, 7
    23b4:	a0 95       	com	r26
    23b6:	ba 2f       	mov	r27, r26
    23b8:	28 0f       	add	r18, r24
    23ba:	39 1f       	adc	r19, r25
    23bc:	4a 1f       	adc	r20, r26
    23be:	5b 1f       	adc	r21, r27
    23c0:	09 c0       	rjmp	.+18     	; 0x23d4 <handleMotorsWithSpeedController+0xc8>
		} else {
			leftMotSteps -= (last_left_vel>>3);
    23c2:	cb 01       	movw	r24, r22
    23c4:	aa 27       	eor	r26, r26
    23c6:	97 fd       	sbrc	r25, 7
    23c8:	a0 95       	com	r26
    23ca:	ba 2f       	mov	r27, r26
    23cc:	28 1b       	sub	r18, r24
    23ce:	39 0b       	sbc	r19, r25
    23d0:	4a 0b       	sbc	r20, r26
    23d2:	5b 0b       	sbc	r21, r27
    23d4:	20 93 fb 03 	sts	0x03FB, r18
    23d8:	30 93 fc 03 	sts	0x03FC, r19
    23dc:	40 93 fd 03 	sts	0x03FD, r20
    23e0:	50 93 fe 03 	sts	0x03FE, r21
		}

		if(robotPosition == HORIZONTAL_POS) {
    23e4:	80 91 16 02 	lds	r24, 0x0216
    23e8:	81 30       	cpi	r24, 0x01	; 1
    23ea:	29 f4       	brne	.+10     	; 0x23f6 <handleMotorsWithSpeedController+0xea>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_left(&pwm_left_working);
    23ec:	85 e2       	ldi	r24, 0x25	; 37
    23ee:	94 e0       	ldi	r25, 0x04	; 4
    23f0:	0e 94 63 1a 	call	0x34c6	; 0x34c6 <start_horizontal_speed_control_left>
    23f4:	04 c0       	rjmp	.+8      	; 0x23fe <handleMotorsWithSpeedController+0xf2>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_left(&pwm_left_working);
    23f6:	85 e2       	ldi	r24, 0x25	; 37
    23f8:	94 e0       	ldi	r25, 0x04	; 4
    23fa:	0e 94 5b 17 	call	0x2eb6	; 0x2eb6 <start_vertical_speed_control_left>
			//PORTB |= (1 << 6);
		}

		pwm_left = pwm_left_working;
    23fe:	20 91 25 04 	lds	r18, 0x0425
    2402:	30 91 26 04 	lds	r19, 0x0426
    2406:	30 93 16 04 	sts	0x0416, r19
    240a:	20 93 15 04 	sts	0x0415, r18

		if(pwm_left > 0) {
    240e:	12 16       	cp	r1, r18
    2410:	13 06       	cpc	r1, r19
    2412:	2c f4       	brge	.+10     	; 0x241e <handleMotorsWithSpeedController+0x112>
			OCR4A = (unsigned int)pwm_left;
    2414:	30 93 a9 00 	sts	0x00A9, r19
    2418:	20 93 a8 00 	sts	0x00A8, r18
    241c:	14 c0       	rjmp	.+40     	; 0x2446 <handleMotorsWithSpeedController+0x13a>
		} else if(pwm_left < 0) {
    241e:	21 15       	cp	r18, r1
    2420:	31 05       	cpc	r19, r1
    2422:	49 f0       	breq	.+18     	; 0x2436 <handleMotorsWithSpeedController+0x12a>
			OCR4B =(unsigned int)( -pwm_left);
    2424:	88 27       	eor	r24, r24
    2426:	99 27       	eor	r25, r25
    2428:	82 1b       	sub	r24, r18
    242a:	93 0b       	sbc	r25, r19
    242c:	90 93 ab 00 	sts	0x00AB, r25
    2430:	80 93 aa 00 	sts	0x00AA, r24
    2434:	08 c0       	rjmp	.+16     	; 0x2446 <handleMotorsWithSpeedController+0x13a>
		} else {
			OCR4A = 0;
    2436:	10 92 a9 00 	sts	0x00A9, r1
    243a:	10 92 a8 00 	sts	0x00A8, r1
			OCR4B = 0;
    243e:	10 92 ab 00 	sts	0x00AB, r1
    2442:	10 92 aa 00 	sts	0x00AA, r1
		}

	}

	if(compute_right_vel) {
    2446:	80 91 08 02 	lds	r24, 0x0208
    244a:	88 23       	and	r24, r24
    244c:	09 f4       	brne	.+2      	; 0x2450 <handleMotorsWithSpeedController+0x144>
    244e:	72 c0       	rjmp	.+228    	; 0x2534 <handleMotorsWithSpeedController+0x228>

		last_right_vel = right_vel_sum>>2;
    2450:	80 91 0d 04 	lds	r24, 0x040D
    2454:	90 91 0e 04 	lds	r25, 0x040E
    2458:	96 95       	lsr	r25
    245a:	87 95       	ror	r24
    245c:	96 95       	lsr	r25
    245e:	87 95       	ror	r24
    2460:	90 93 12 04 	sts	0x0412, r25
    2464:	80 93 11 04 	sts	0x0411, r24
		compute_right_vel = 0;
    2468:	10 92 08 02 	sts	0x0208, r1
		right_vel_sum = 0;
    246c:	10 92 0e 04 	sts	0x040E, r1
    2470:	10 92 0d 04 	sts	0x040D, r1

		if(pwm_right_desired_to_control >= 0) {
    2474:	20 91 07 04 	lds	r18, 0x0407
    2478:	30 91 08 04 	lds	r19, 0x0408
    247c:	fc 01       	movw	r30, r24
    247e:	a3 e0       	ldi	r26, 0x03	; 3
    2480:	f5 95       	asr	r31
    2482:	e7 95       	ror	r30
    2484:	aa 95       	dec	r26
    2486:	e1 f7       	brne	.-8      	; 0x2480 <handleMotorsWithSpeedController+0x174>
    2488:	40 91 f7 03 	lds	r20, 0x03F7
    248c:	50 91 f8 03 	lds	r21, 0x03F8
    2490:	60 91 f9 03 	lds	r22, 0x03F9
    2494:	70 91 fa 03 	lds	r23, 0x03FA
    2498:	37 fd       	sbrc	r19, 7
    249a:	0a c0       	rjmp	.+20     	; 0x24b0 <handleMotorsWithSpeedController+0x1a4>
			rightMotSteps += (last_right_vel>>3);
    249c:	cf 01       	movw	r24, r30
    249e:	aa 27       	eor	r26, r26
    24a0:	97 fd       	sbrc	r25, 7
    24a2:	a0 95       	com	r26
    24a4:	ba 2f       	mov	r27, r26
    24a6:	48 0f       	add	r20, r24
    24a8:	59 1f       	adc	r21, r25
    24aa:	6a 1f       	adc	r22, r26
    24ac:	7b 1f       	adc	r23, r27
    24ae:	09 c0       	rjmp	.+18     	; 0x24c2 <handleMotorsWithSpeedController+0x1b6>
		} else {
			rightMotSteps -= (last_right_vel>>3);
    24b0:	cf 01       	movw	r24, r30
    24b2:	aa 27       	eor	r26, r26
    24b4:	97 fd       	sbrc	r25, 7
    24b6:	a0 95       	com	r26
    24b8:	ba 2f       	mov	r27, r26
    24ba:	48 1b       	sub	r20, r24
    24bc:	59 0b       	sbc	r21, r25
    24be:	6a 0b       	sbc	r22, r26
    24c0:	7b 0b       	sbc	r23, r27
    24c2:	40 93 f7 03 	sts	0x03F7, r20
    24c6:	50 93 f8 03 	sts	0x03F8, r21
    24ca:	60 93 f9 03 	sts	0x03F9, r22
    24ce:	70 93 fa 03 	sts	0x03FA, r23
		}

		if(robotPosition == HORIZONTAL_POS) {
    24d2:	80 91 16 02 	lds	r24, 0x0216
    24d6:	81 30       	cpi	r24, 0x01	; 1
    24d8:	29 f4       	brne	.+10     	; 0x24e4 <handleMotorsWithSpeedController+0x1d8>
			//PORTB &= ~(1 << 5);
			start_horizontal_speed_control_right(&pwm_right_working);
    24da:	83 e2       	ldi	r24, 0x23	; 35
    24dc:	94 e0       	ldi	r25, 0x04	; 4
    24de:	0e 94 91 19 	call	0x3322	; 0x3322 <start_horizontal_speed_control_right>
    24e2:	04 c0       	rjmp	.+8      	; 0x24ec <handleMotorsWithSpeedController+0x1e0>
			//PORTB |= (1 << 5);
		} else {
			//PORTB &= ~(1 << 6);
			start_vertical_speed_control_right(&pwm_right_working);
    24e4:	83 e2       	ldi	r24, 0x23	; 35
    24e6:	94 e0       	ldi	r25, 0x04	; 4
    24e8:	0e 94 76 18 	call	0x30ec	; 0x30ec <start_vertical_speed_control_right>
			//PORTB |= (1 << 6);
		}

		pwm_right = pwm_right_working;
    24ec:	20 91 23 04 	lds	r18, 0x0423
    24f0:	30 91 24 04 	lds	r19, 0x0424
    24f4:	30 93 14 04 	sts	0x0414, r19
    24f8:	20 93 13 04 	sts	0x0413, r18

		if(pwm_right > 0) {
    24fc:	12 16       	cp	r1, r18
    24fe:	13 06       	cpc	r1, r19
    2500:	2c f4       	brge	.+10     	; 0x250c <handleMotorsWithSpeedController+0x200>
			OCR3A = (unsigned int)pwm_right;
    2502:	30 93 99 00 	sts	0x0099, r19
    2506:	20 93 98 00 	sts	0x0098, r18
    250a:	08 95       	ret
		} else if(pwm_right < 0) {
    250c:	21 15       	cp	r18, r1
    250e:	31 05       	cpc	r19, r1
    2510:	49 f0       	breq	.+18     	; 0x2524 <handleMotorsWithSpeedController+0x218>
			OCR3B = (unsigned int)(-pwm_right);
    2512:	88 27       	eor	r24, r24
    2514:	99 27       	eor	r25, r25
    2516:	82 1b       	sub	r24, r18
    2518:	93 0b       	sbc	r25, r19
    251a:	90 93 9b 00 	sts	0x009B, r25
    251e:	80 93 9a 00 	sts	0x009A, r24
    2522:	08 95       	ret
		} else {
			OCR3A = 0;
    2524:	10 92 99 00 	sts	0x0099, r1
    2528:	10 92 98 00 	sts	0x0098, r1
			OCR3B = 0;
    252c:	10 92 9b 00 	sts	0x009B, r1
    2530:	10 92 9a 00 	sts	0x009A, r1
    2534:	08 95       	ret

00002536 <initPortsIO>:
#include "ports_io.h"


void initPortsIO(void) {

	MCUCR |= (1 << PUD);	// pull-up disable for all ports
    2536:	85 b7       	in	r24, 0x35	; 53
    2538:	80 61       	ori	r24, 0x10	; 16
    253a:	85 bf       	out	0x35, r24	; 53

	DDRA = 0xFF;			// proximity pulses as output
    253c:	9f ef       	ldi	r25, 0xFF	; 255
    253e:	91 b9       	out	0x01, r25	; 1
	PORTA = 0x00;			// proximity pulses turned off
    2540:	12 b8       	out	0x02, r1	; 2
	
	DDRB = 0xF7;			// pwm for led r/g/b as output; CE, MOSI, SCK, SS as output (master) 
    2542:	87 ef       	ldi	r24, 0xF7	; 247
    2544:	84 b9       	out	0x04, r24	; 4
	PORTB = 0xE0;			// r,g,b leds turned off on high state
    2546:	80 ee       	ldi	r24, 0xE0	; 224
    2548:	85 b9       	out	0x05, r24	; 5

	DDRC = 0xF0;			// selector as input; IR leds as output; sens-enable, sleep as output
    254a:	80 ef       	ldi	r24, 0xF0	; 240
    254c:	87 b9       	out	0x07, r24	; 7
	PORTC = 0xB0;			// sleep = 1 (no sleep), sense_enable=0, IR leds = 1
    254e:	80 eb       	ldi	r24, 0xB0	; 176
    2550:	88 b9       	out	0x08, r24	; 8

	DDRD = 0xFC;			// all pins to output; when usart and i2c peripherals are activated they change the pins direction accordingly
    2552:	8c ef       	ldi	r24, 0xFC	; 252
    2554:	8a b9       	out	0x0a, r24	; 10
	PORTD = 0x03;			// default for unused pins is 0
    2556:	83 e0       	ldi	r24, 0x03	; 3
    2558:	8b b9       	out	0x0b, r24	; 11

	DDRE = 0xFF;			// all pins to output (pwm and dir for motor right as output; when usart is activated it changes the pins direction accordingly)
    255a:	9d b9       	out	0x0d, r25	; 13
	PORTE = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    255c:	1e b8       	out	0x0e, r1	; 14

	DDRF = 0x00;			// adc channel pins as input		
    255e:	10 ba       	out	0x10, r1	; 16

	DDRG = 0xFF;			// unused pins as output
    2560:	93 bb       	out	0x13, r25	; 19
	if(hardwareRevision == HW_REV_3_0) {
    2562:	90 91 5d 05 	lds	r25, 0x055D
    2566:	99 23       	and	r25, r25
    2568:	11 f0       	breq	.+4      	; 0x256e <initPortsIO+0x38>
		PORTG = 0x00;		// default for unused pins is 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    256a:	91 30       	cpi	r25, 0x01	; 1
    256c:	11 f4       	brne	.+4      	; 0x2572 <initPortsIO+0x3c>
		PORTG = 0x00;		// default for unused pins is 0
    256e:	14 ba       	out	0x14, r1	; 20
    2570:	04 c0       	rjmp	.+8      	; 0x257a <initPortsIO+0x44>
	}
	if(hardwareRevision == HW_REV_3_1) {
    2572:	92 30       	cpi	r25, 0x02	; 2
    2574:	11 f4       	brne	.+4      	; 0x257a <initPortsIO+0x44>
		PORTG = 0x08;		// default for unused pins is 0, led3 to 1
    2576:	88 e0       	ldi	r24, 0x08	; 8
    2578:	84 bb       	out	0x14, r24	; 20
	}	

	DDRH = 0xFF;			// all pins to output; when usart is activated it changes the pins direction accordingly
    257a:	8f ef       	ldi	r24, 0xFF	; 255
    257c:	80 93 01 01 	sts	0x0101, r24
	PORTH = 0x00;			// default for unused pins is 0; pwm for motors set to 0 when stopped
    2580:	10 92 02 01 	sts	0x0102, r1

	DDRJ = 0x0F;			// cliff pulses as output; charge-on, button0, remote, charge status as input
    2584:	8f e0       	ldi	r24, 0x0F	; 15
    2586:	80 93 04 01 	sts	0x0104, r24
	if(hardwareRevision == HW_REV_3_0) {
    258a:	99 23       	and	r25, r25
    258c:	29 f4       	brne	.+10     	; 0x2598 <initPortsIO+0x62>
		PORTJ &= 0x00;		// cliff pulse turned off
    258e:	80 91 05 01 	lds	r24, 0x0105
    2592:	10 92 05 01 	sts	0x0105, r1
    2596:	06 c0       	rjmp	.+12     	; 0x25a4 <initPortsIO+0x6e>
		//#warning "Normal logic for ground sensors (hw rev 3.0)"
	}
	if(hardwareRevision == HW_REV_3_0_1) {
    2598:	91 30       	cpi	r25, 0x01	; 1
    259a:	11 f0       	breq	.+4      	; 0x25a0 <initPortsIO+0x6a>
		PORTJ = 0x0F;
		//#warning "Inverse logic for ground sensors (hw rev 3.0.1)"
	}
	if(hardwareRevision == HW_REV_3_1) {
    259c:	92 30       	cpi	r25, 0x02	; 2
    259e:	11 f4       	brne	.+4      	; 0x25a4 <initPortsIO+0x6e>
		PORTJ = 0x0F;
    25a0:	80 93 05 01 	sts	0x0105, r24
		//#warning "Inverse logic for ground sensors (hw rev 3.1)"
	}	

	DDRK = 0x00;			// adc channel pins as input
    25a4:	10 92 07 01 	sts	0x0107, r1

	DDRL = 0xFF;			// all pins to output
    25a8:	8f ef       	ldi	r24, 0xFF	; 255
    25aa:	80 93 0a 01 	sts	0x010A, r24
	if(hardwareRevision == HW_REV_3_0) {
    25ae:	99 23       	and	r25, r25
    25b0:	11 f0       	breq	.+4      	; 0x25b6 <initPortsIO+0x80>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
	}
	if(hardwareRevision == HW_REV_3_0_1) {	
    25b2:	91 30       	cpi	r25, 0x01	; 1
    25b4:	19 f4       	brne	.+6      	; 0x25bc <initPortsIO+0x86>
		PORTL = 0x00;		// pwm (unused) and unused pins to 0
    25b6:	10 92 0b 01 	sts	0x010B, r1
    25ba:	08 95       	ret
	}
	if(hardwareRevision == HW_REV_3_1) {
    25bc:	92 30       	cpi	r25, 0x02	; 2
    25be:	19 f4       	brne	.+6      	; 0x25c6 <initPortsIO+0x90>
		PORTL = 0xF7;		// pwm (unused) to 0, leds turned off on high state
    25c0:	87 ef       	ldi	r24, 0xF7	; 247
    25c2:	80 93 0b 01 	sts	0x010B, r24
    25c6:	08 95       	ret

000025c8 <computeAngle>:

	}

}

void computeAngle() {
    25c8:	ef 92       	push	r14
    25ca:	ff 92       	push	r15
    25cc:	0f 93       	push	r16
    25ce:	1f 93       	push	r17
	unsigned int abs_acc_z=abs(accZ);

	// check the robot motion plane (horizontal or vertical) based on the Z axes;
	// this check (threshold) works only if the accelerometer is calibrated
	// leaving the robot flat on the ground
	if(abs_acc_z <= VERTICAL_THRESHOLD) {
    25d0:	80 91 3f 05 	lds	r24, 0x053F
    25d4:	90 91 40 05 	lds	r25, 0x0540
    25d8:	97 ff       	sbrs	r25, 7
    25da:	03 c0       	rjmp	.+6      	; 0x25e2 <computeAngle+0x1a>
    25dc:	90 95       	com	r25
    25de:	81 95       	neg	r24
    25e0:	9f 4f       	sbci	r25, 0xFF	; 255
    25e2:	40 97       	sbiw	r24, 0x10	; 16
    25e4:	20 f4       	brcc	.+8      	; 0x25ee <computeAngle+0x26>
		currPosition = HORIZONTAL_POS;
    25e6:	81 e0       	ldi	r24, 0x01	; 1
    25e8:	80 93 15 02 	sts	0x0215, r24
    25ec:	02 c0       	rjmp	.+4      	; 0x25f2 <computeAngle+0x2a>
	} else {
		currPosition = VERTICAL_POS;
    25ee:	10 92 15 02 	sts	0x0215, r1
	}
	if(prevPosition == currPosition) {			
    25f2:	80 91 14 02 	lds	r24, 0x0214
    25f6:	90 91 15 02 	lds	r25, 0x0215
    25fa:	89 17       	cp	r24, r25
    25fc:	61 f4       	brne	.+24     	; 0x2616 <computeAngle+0x4e>
		timesInSamePos++;
    25fe:	80 91 4f 05 	lds	r24, 0x054F
    2602:	8f 5f       	subi	r24, 0xFF	; 255
    2604:	80 93 4f 05 	sts	0x054F, r24
		if(timesInSamePos >= SAME_POS_NUM) {	// if the robot maintains its position for a while, then update the robot position;
    2608:	85 30       	cpi	r24, 0x05	; 5
    260a:	38 f0       	brcs	.+14     	; 0x261a <computeAngle+0x52>
			timesInSamePos = 0;					// this check avoid to pass from one position to the other too fast when near the threshold
    260c:	10 92 4f 05 	sts	0x054F, r1
			robotPosition = currPosition;
    2610:	90 93 16 02 	sts	0x0216, r25
    2614:	02 c0       	rjmp	.+4      	; 0x261a <computeAngle+0x52>
		}
	} else {
		timesInSamePos = 0;
    2616:	10 92 4f 05 	sts	0x054F, r1
	}
	prevPosition = currPosition;
    261a:	90 93 14 02 	sts	0x0214, r25

	// compute the angle using the X and Y axis
	currentAngle = (signed int)(atan2((float)accX, (float)accY)*RAD_2_DEG);
    261e:	60 91 3b 05 	lds	r22, 0x053B
    2622:	70 91 3c 05 	lds	r23, 0x053C
    2626:	88 27       	eor	r24, r24
    2628:	77 fd       	sbrc	r23, 7
    262a:	80 95       	com	r24
    262c:	98 2f       	mov	r25, r24
    262e:	0e 94 51 1f 	call	0x3ea2	; 0x3ea2 <__floatsisf>
    2632:	7b 01       	movw	r14, r22
    2634:	8c 01       	movw	r16, r24
    2636:	60 91 3d 05 	lds	r22, 0x053D
    263a:	70 91 3e 05 	lds	r23, 0x053E
    263e:	88 27       	eor	r24, r24
    2640:	77 fd       	sbrc	r23, 7
    2642:	80 95       	com	r24
    2644:	98 2f       	mov	r25, r24
    2646:	0e 94 51 1f 	call	0x3ea2	; 0x3ea2 <__floatsisf>
    264a:	9b 01       	movw	r18, r22
    264c:	ac 01       	movw	r20, r24
    264e:	c8 01       	movw	r24, r16
    2650:	b7 01       	movw	r22, r14
    2652:	0e 94 96 22 	call	0x452c	; 0x452c <atan2>
    2656:	21 ee       	ldi	r18, 0xE1	; 225
    2658:	3e e2       	ldi	r19, 0x2E	; 46
    265a:	45 e6       	ldi	r20, 0x65	; 101
    265c:	52 e4       	ldi	r21, 0x42	; 66
    265e:	0e 94 57 1e 	call	0x3cae	; 0x3cae <__mulsf3>
    2662:	0e 94 af 1f 	call	0x3f5e	; 0x3f5e <__fixsfsi>
    2666:	cb 01       	movw	r24, r22
    2668:	70 93 4e 05 	sts	0x054E, r23
    266c:	60 93 4d 05 	sts	0x054D, r22

	if(currentAngle < 0) {
    2670:	77 ff       	sbrs	r23, 7
    2672:	06 c0       	rjmp	.+12     	; 0x2680 <computeAngle+0xb8>
		currentAngle = currentAngle + (signed int)360;	// angles from 0 to 360
    2674:	88 59       	subi	r24, 0x98	; 152
    2676:	9e 4f       	sbci	r25, 0xFE	; 254
    2678:	90 93 4e 05 	sts	0x054E, r25
    267c:	80 93 4d 05 	sts	0x054D, r24
	}

}
    2680:	1f 91       	pop	r17
    2682:	0f 91       	pop	r16
    2684:	ff 90       	pop	r15
    2686:	ef 90       	pop	r14
    2688:	08 95       	ret

0000268a <readAccelXYZ_2>:

void readAccelXYZ_2() {

	int i = 2;

	if(useAccel == USE_MMAX7455L) {
    268a:	80 91 3a 05 	lds	r24, 0x053A
    268e:	88 23       	and	r24, r24
    2690:	09 f0       	breq	.+2      	; 0x2694 <readAccelXYZ_2+0xa>
    2692:	70 c0       	rjmp	.+224    	; 0x2774 <readAccelXYZ_2+0xea>

		for(i=2; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2694:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    2698:	80 93 52 05 	sts	0x0552, r24
    269c:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    26a0:	80 93 53 05 	sts	0x0553, r24
    26a4:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    26a8:	80 93 54 05 	sts	0x0554, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    26ac:	0e 94 1a 1c 	call	0x3834	; 0x3834 <i2c_readNak>
    26b0:	80 93 55 05 	sts	0x0555, r24
		i2c_stop();													// set stop conditon = release bus
    26b4:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    26b8:	80 91 8f 05 	lds	r24, 0x058F
    26bc:	40 91 53 05 	lds	r20, 0x0553
    26c0:	70 91 52 05 	lds	r23, 0x0552
    26c4:	50 91 55 05 	lds	r21, 0x0555
    26c8:	60 91 54 05 	lds	r22, 0x0554
    26cc:	88 23       	and	r24, r24
    26ce:	19 f1       	breq	.+70     	; 0x2716 <readAccelXYZ_2+0x8c>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    26d0:	80 91 51 05 	lds	r24, 0x0551
    26d4:	99 27       	eor	r25, r25
    26d6:	87 fd       	sbrc	r24, 7
    26d8:	90 95       	com	r25
    26da:	98 2f       	mov	r25, r24
    26dc:	88 27       	eor	r24, r24
    26de:	20 91 50 05 	lds	r18, 0x0550
    26e2:	33 27       	eor	r19, r19
    26e4:	27 fd       	sbrc	r18, 7
    26e6:	30 95       	com	r19
    26e8:	82 2b       	or	r24, r18
    26ea:	93 2b       	or	r25, r19
    26ec:	90 93 3c 05 	sts	0x053C, r25
    26f0:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    26f4:	84 2f       	mov	r24, r20
    26f6:	99 27       	eor	r25, r25
    26f8:	87 fd       	sbrc	r24, 7
    26fa:	90 95       	com	r25
    26fc:	98 2f       	mov	r25, r24
    26fe:	88 27       	eor	r24, r24
    2700:	27 2f       	mov	r18, r23
    2702:	33 27       	eor	r19, r19
    2704:	27 fd       	sbrc	r18, 7
    2706:	30 95       	com	r19
    2708:	82 2b       	or	r24, r18
    270a:	93 2b       	or	r25, r19
    270c:	90 93 3e 05 	sts	0x053E, r25
    2710:	80 93 3d 05 	sts	0x053D, r24
    2714:	6d c0       	rjmp	.+218    	; 0x27f0 <readAccelXYZ_2+0x166>
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    2716:	20 91 51 05 	lds	r18, 0x0551
    271a:	33 27       	eor	r19, r19
    271c:	27 fd       	sbrc	r18, 7
    271e:	30 95       	com	r19
    2720:	32 2f       	mov	r19, r18
    2722:	22 27       	eor	r18, r18
    2724:	80 91 50 05 	lds	r24, 0x0550
    2728:	99 27       	eor	r25, r25
    272a:	87 fd       	sbrc	r24, 7
    272c:	90 95       	com	r25
    272e:	28 2b       	or	r18, r24
    2730:	39 2b       	or	r19, r25
    2732:	80 91 41 05 	lds	r24, 0x0541
    2736:	90 91 42 05 	lds	r25, 0x0542
    273a:	28 1b       	sub	r18, r24
    273c:	39 0b       	sbc	r19, r25
    273e:	30 93 3c 05 	sts	0x053C, r19
    2742:	20 93 3b 05 	sts	0x053B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    2746:	84 2f       	mov	r24, r20
    2748:	99 27       	eor	r25, r25
    274a:	87 fd       	sbrc	r24, 7
    274c:	90 95       	com	r25
    274e:	98 2f       	mov	r25, r24
    2750:	88 27       	eor	r24, r24
    2752:	27 2f       	mov	r18, r23
    2754:	33 27       	eor	r19, r19
    2756:	27 fd       	sbrc	r18, 7
    2758:	30 95       	com	r19
    275a:	82 2b       	or	r24, r18
    275c:	93 2b       	or	r25, r19
    275e:	20 91 43 05 	lds	r18, 0x0543
    2762:	30 91 44 05 	lds	r19, 0x0544
    2766:	82 1b       	sub	r24, r18
    2768:	93 0b       	sbc	r25, r19
    276a:	90 93 3e 05 	sts	0x053E, r25
    276e:	80 93 3d 05 	sts	0x053D, r24
    2772:	7a c0       	rjmp	.+244    	; 0x2868 <readAccelXYZ_2+0x1de>
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2774:	81 30       	cpi	r24, 0x01	; 1
    2776:	09 f0       	breq	.+2      	; 0x277a <readAccelXYZ_2+0xf0>
    2778:	8e c0       	rjmp	.+284    	; 0x2896 <readAccelXYZ_2+0x20c>

		for(i=3; i<5; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    277a:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    277e:	80 93 53 05 	sts	0x0553, r24
    2782:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    2786:	80 93 54 05 	sts	0x0554, r24
		}
		accBuff[i] = i2c_readNak();									// read last byte sending NACK
    278a:	0e 94 1a 1c 	call	0x3834	; 0x3834 <i2c_readNak>
    278e:	80 93 55 05 	sts	0x0555, r24
		i2c_stop();													// set stop conditon = release bus
    2792:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2796:	80 91 8f 05 	lds	r24, 0x058F
    279a:	40 91 53 05 	lds	r20, 0x0553
    279e:	50 91 55 05 	lds	r21, 0x0555
    27a2:	60 91 54 05 	lds	r22, 0x0554
    27a6:	88 23       	and	r24, r24
    27a8:	81 f1       	breq	.+96     	; 0x280a <readAccelXYZ_2+0x180>
			accX = ((signed int)accBuff[1]<<8)|accBuff[0];    			// X axis
    27aa:	80 91 51 05 	lds	r24, 0x0551
    27ae:	99 27       	eor	r25, r25
    27b0:	87 fd       	sbrc	r24, 7
    27b2:	90 95       	com	r25
    27b4:	98 2f       	mov	r25, r24
    27b6:	88 27       	eor	r24, r24
    27b8:	20 91 50 05 	lds	r18, 0x0550
    27bc:	33 27       	eor	r19, r19
    27be:	27 fd       	sbrc	r18, 7
    27c0:	30 95       	com	r19
    27c2:	82 2b       	or	r24, r18
    27c4:	93 2b       	or	r25, r19
    27c6:	90 93 3c 05 	sts	0x053C, r25
    27ca:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)accBuff[3]<<8)|accBuff[2];    			// Y axis
    27ce:	24 2f       	mov	r18, r20
    27d0:	33 27       	eor	r19, r19
    27d2:	27 fd       	sbrc	r18, 7
    27d4:	30 95       	com	r19
    27d6:	32 2f       	mov	r19, r18
    27d8:	22 27       	eor	r18, r18
    27da:	80 91 52 05 	lds	r24, 0x0552
    27de:	99 27       	eor	r25, r25
    27e0:	87 fd       	sbrc	r24, 7
    27e2:	90 95       	com	r25
    27e4:	28 2b       	or	r18, r24
    27e6:	39 2b       	or	r19, r25
    27e8:	30 93 3e 05 	sts	0x053E, r19
    27ec:	20 93 3d 05 	sts	0x053D, r18
			accZ = ((signed int)accBuff[5]<<8)|accBuff[4];    			// Z axis
    27f0:	85 2f       	mov	r24, r21
    27f2:	99 27       	eor	r25, r25
    27f4:	87 fd       	sbrc	r24, 7
    27f6:	90 95       	com	r25
    27f8:	98 2f       	mov	r25, r24
    27fa:	88 27       	eor	r24, r24
    27fc:	26 2f       	mov	r18, r22
    27fe:	33 27       	eor	r19, r19
    2800:	27 fd       	sbrc	r18, 7
    2802:	30 95       	com	r19
    2804:	82 2b       	or	r24, r18
    2806:	93 2b       	or	r25, r19
    2808:	41 c0       	rjmp	.+130    	; 0x288c <readAccelXYZ_2+0x202>
		} else {													// else return the calibrated values
			accX = (((signed int)accBuff[1]<<8)|accBuff[0])-accOffsetX;	// X axis
    280a:	20 91 51 05 	lds	r18, 0x0551
    280e:	33 27       	eor	r19, r19
    2810:	27 fd       	sbrc	r18, 7
    2812:	30 95       	com	r19
    2814:	32 2f       	mov	r19, r18
    2816:	22 27       	eor	r18, r18
    2818:	80 91 50 05 	lds	r24, 0x0550
    281c:	99 27       	eor	r25, r25
    281e:	87 fd       	sbrc	r24, 7
    2820:	90 95       	com	r25
    2822:	28 2b       	or	r18, r24
    2824:	39 2b       	or	r19, r25
    2826:	80 91 41 05 	lds	r24, 0x0541
    282a:	90 91 42 05 	lds	r25, 0x0542
    282e:	28 1b       	sub	r18, r24
    2830:	39 0b       	sbc	r19, r25
    2832:	30 93 3c 05 	sts	0x053C, r19
    2836:	20 93 3b 05 	sts	0x053B, r18
			accY = (((signed int)accBuff[3]<<8)|accBuff[2])-accOffsetY;	// Y axis
    283a:	24 2f       	mov	r18, r20
    283c:	33 27       	eor	r19, r19
    283e:	27 fd       	sbrc	r18, 7
    2840:	30 95       	com	r19
    2842:	32 2f       	mov	r19, r18
    2844:	22 27       	eor	r18, r18
    2846:	80 91 52 05 	lds	r24, 0x0552
    284a:	99 27       	eor	r25, r25
    284c:	87 fd       	sbrc	r24, 7
    284e:	90 95       	com	r25
    2850:	28 2b       	or	r18, r24
    2852:	39 2b       	or	r19, r25
    2854:	80 91 43 05 	lds	r24, 0x0543
    2858:	90 91 44 05 	lds	r25, 0x0544
    285c:	28 1b       	sub	r18, r24
    285e:	39 0b       	sbc	r19, r25
    2860:	30 93 3e 05 	sts	0x053E, r19
    2864:	20 93 3d 05 	sts	0x053D, r18
			accZ = (((signed int)accBuff[5]<<8)|accBuff[4])-accOffsetZ;	// Z axis
    2868:	85 2f       	mov	r24, r21
    286a:	99 27       	eor	r25, r25
    286c:	87 fd       	sbrc	r24, 7
    286e:	90 95       	com	r25
    2870:	98 2f       	mov	r25, r24
    2872:	88 27       	eor	r24, r24
    2874:	26 2f       	mov	r18, r22
    2876:	33 27       	eor	r19, r19
    2878:	27 fd       	sbrc	r18, 7
    287a:	30 95       	com	r19
    287c:	82 2b       	or	r24, r18
    287e:	93 2b       	or	r25, r19
    2880:	20 91 45 05 	lds	r18, 0x0545
    2884:	30 91 46 05 	lds	r19, 0x0546
    2888:	82 1b       	sub	r24, r18
    288a:	93 0b       	sbc	r25, r19
    288c:	90 93 40 05 	sts	0x0540, r25
    2890:	80 93 3f 05 	sts	0x053F, r24
    2894:	08 95       	ret
		}

	} else {

		accX = 0;
    2896:	10 92 3c 05 	sts	0x053C, r1
    289a:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    289e:	10 92 3e 05 	sts	0x053E, r1
    28a2:	10 92 3d 05 	sts	0x053D, r1
		accZ = 0;
    28a6:	10 92 40 05 	sts	0x0540, r1
    28aa:	10 92 3f 05 	sts	0x053F, r1
    28ae:	08 95       	ret

000028b0 <initADXL345>:
unsigned char initADXL345() {
	
	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28b0:	80 91 13 02 	lds	r24, 0x0213
    28b4:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28b8:	88 23       	and	r24, r24
    28ba:	e1 f4       	brne	.+56     	; 0x28f4 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2D);	// power control register
    28bc:	8d e2       	ldi	r24, 0x2D	; 45
    28be:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
        i2c_write(0x08);	// measurement mode
    28c2:	88 e0       	ldi	r24, 0x08	; 8
    28c4:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28c8:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28cc:	80 91 13 02 	lds	r24, 0x0213
    28d0:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28d4:	88 23       	and	r24, r24
    28d6:	71 f4       	brne	.+28     	; 0x28f4 <initADXL345+0x44>
        i2c_stop();
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x31);	// Data format register
    28d8:	81 e3       	ldi	r24, 0x31	; 49
    28da:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
        i2c_write(0x00);	// set to 10-bits resolution; 2g sensitivity
    28de:	80 e0       	ldi	r24, 0x00	; 0
    28e0:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    28e4:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>
    }

	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    28e8:	80 91 13 02 	lds	r24, 0x0213
    28ec:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    28f0:	88 23       	and	r24, r24
    28f2:	21 f0       	breq	.+8      	; 0x28fc <initADXL345+0x4c>
        i2c_stop();
    28f4:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>
    28f8:	81 e0       	ldi	r24, 0x01	; 1
    28fa:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x2C);	// data rate register
    28fc:	8c e2       	ldi	r24, 0x2C	; 44
    28fe:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
        i2c_write(0x09);	// set 50 Hz output data rate
    2902:	89 e0       	ldi	r24, 0x09	; 9
    2904:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2908:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>
    290c:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;

}
    290e:	08 95       	ret

00002910 <initMMA7455L>:
unsigned char initMMA7455L() {

	unsigned char ret = 0;

	// configure device
	ret = i2c_start(accelAddress+I2C_WRITE);	// set device address and write mode
    2910:	80 91 13 02 	lds	r24, 0x0213
    2914:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
    if (ret) {				// failed to issue start condition, possibly no device found
    2918:	88 23       	and	r24, r24
    291a:	21 f0       	breq	.+8      	; 0x2924 <initMMA7455L+0x14>
        i2c_stop();
    291c:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>
    2920:	81 e0       	ldi	r24, 0x01	; 1
    2922:	08 95       	ret
		return 1;
    }else {					// issuing start condition ok, device accessible
        i2c_write(0x16);	// power register
    2924:	86 e1       	ldi	r24, 0x16	; 22
    2926:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
        i2c_write(0x45);	// measurement mode; 2g
    292a:	85 e4       	ldi	r24, 0x45	; 69
    292c:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
        i2c_stop();			// set stop conditon = release bus
    2930:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>
    2934:	80 e0       	ldi	r24, 0x00	; 0
    }

	return 0;				// configuration ok

}
    2936:	08 95       	ret

00002938 <readAccelXYZ_1>:

void readAccelXYZ_1() {

	int i = 0;

	if(useAccel == USE_MMAX7455L) {
    2938:	80 91 3a 05 	lds	r24, 0x053A
    293c:	88 23       	and	r24, r24
    293e:	a9 f4       	brne	.+42     	; 0x296a <readAccelXYZ_1+0x32>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2940:	80 91 13 02 	lds	r24, 0x0213
    2944:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2948:	80 e0       	ldi	r24, 0x00	; 0
    294a:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    294e:	80 91 13 02 	lds	r24, 0x0213
    2952:	8f 5f       	subi	r24, 0xFF	; 255
    2954:	0e 94 f3 1b 	call	0x37e6	; 0x37e6 <i2c_rep_start>

		for(i=0; i<2; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2958:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    295c:	80 93 50 05 	sts	0x0550, r24
    2960:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    2964:	80 93 51 05 	sts	0x0551, r24
    2968:	08 95       	ret
		}
		return;

	} else if(useAccel == USE_ADXL345) {							
    296a:	81 30       	cpi	r24, 0x01	; 1
    296c:	c9 f4       	brne	.+50     	; 0x29a0 <readAccelXYZ_1+0x68>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    296e:	80 91 13 02 	lds	r24, 0x0213
    2972:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2976:	82 e3       	ldi	r24, 0x32	; 50
    2978:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    297c:	80 91 13 02 	lds	r24, 0x0213
    2980:	8f 5f       	subi	r24, 0xFF	; 255
    2982:	0e 94 f3 1b 	call	0x37e6	; 0x37e6 <i2c_rep_start>

		for(i=0; i<3; i++) {
			accBuff[i] = i2c_readAck();								// read one byte at a time
    2986:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    298a:	80 93 50 05 	sts	0x0550, r24
    298e:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    2992:	80 93 51 05 	sts	0x0551, r24
    2996:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    299a:	80 93 52 05 	sts	0x0552, r24
    299e:	08 95       	ret
		}
		return;

	} else {

		accX = 0;
    29a0:	10 92 3c 05 	sts	0x053C, r1
    29a4:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    29a8:	10 92 3e 05 	sts	0x053E, r1
    29ac:	10 92 3d 05 	sts	0x053D, r1
		accZ = 0;
    29b0:	10 92 40 05 	sts	0x0540, r1
    29b4:	10 92 3f 05 	sts	0x053F, r1
    29b8:	08 95       	ret

000029ba <readAccelXYZ>:

	}

}

void readAccelXYZ() {
    29ba:	ef 92       	push	r14
    29bc:	ff 92       	push	r15
    29be:	0f 93       	push	r16
    29c0:	1f 93       	push	r17
    29c2:	df 93       	push	r29
    29c4:	cf 93       	push	r28
    29c6:	00 d0       	rcall	.+0      	; 0x29c8 <readAccelXYZ+0xe>
    29c8:	00 d0       	rcall	.+0      	; 0x29ca <readAccelXYZ+0x10>
    29ca:	cd b7       	in	r28, 0x3d	; 61
    29cc:	de b7       	in	r29, 0x3e	; 62

	int i = 0;
	signed char buff[6];

	if(useAccel == USE_MMAX7455L) {
    29ce:	80 91 3a 05 	lds	r24, 0x053A
    29d2:	88 23       	and	r24, r24
    29d4:	71 f5       	brne	.+92     	; 0x2a32 <readAccelXYZ+0x78>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    29d6:	80 91 13 02 	lds	r24, 0x0213
    29da:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    29de:	80 e0       	ldi	r24, 0x00	; 0
    29e0:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    29e4:	80 91 13 02 	lds	r24, 0x0213
    29e8:	8f 5f       	subi	r24, 0xFF	; 255
    29ea:	0e 94 f3 1b 	call	0x37e6	; 0x37e6 <i2c_rep_start>
    29ee:	8e 01       	movw	r16, r28
    29f0:	0f 5f       	subi	r16, 0xFF	; 255
    29f2:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    29f4:	96 e0       	ldi	r25, 0x06	; 6
    29f6:	e9 2e       	mov	r14, r25
    29f8:	f1 2c       	mov	r15, r1
    29fa:	ec 0e       	add	r14, r28
    29fc:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    29fe:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    2a02:	f8 01       	movw	r30, r16
    2a04:	81 93       	st	Z+, r24
    2a06:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
		i2c_write(0x00);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2a08:	ee 15       	cp	r30, r14
    2a0a:	ff 05       	cpc	r31, r15
    2a0c:	c1 f7       	brne	.-16     	; 0x29fe <readAccelXYZ+0x44>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2a0e:	0e 94 1a 1c 	call	0x3834	; 0x3834 <i2c_readNak>
    2a12:	18 2f       	mov	r17, r24
    2a14:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a16:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a1a:	80 91 8f 05 	lds	r24, 0x058F
    2a1e:	9a 81       	ldd	r25, Y+2	; 0x02
    2a20:	29 81       	ldd	r18, Y+1	; 0x01
    2a22:	4c 81       	ldd	r20, Y+4	; 0x04
    2a24:	5b 81       	ldd	r21, Y+3	; 0x03
    2a26:	61 2f       	mov	r22, r17
    2a28:	77 27       	eor	r23, r23
    2a2a:	67 fd       	sbrc	r22, 7
    2a2c:	70 95       	com	r23
    2a2e:	ed 81       	ldd	r30, Y+5	; 0x05
    2a30:	30 c0       	rjmp	.+96     	; 0x2a92 <readAccelXYZ+0xd8>
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
		}

	} else if(useAccel == USE_ADXL345) {							
    2a32:	81 30       	cpi	r24, 0x01	; 1
    2a34:	09 f0       	breq	.+2      	; 0x2a38 <readAccelXYZ+0x7e>
    2a36:	95 c0       	rjmp	.+298    	; 0x2b62 <readAccelXYZ+0x1a8>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
    2a38:	80 91 13 02 	lds	r24, 0x0213
    2a3c:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2a40:	82 e3       	ldi	r24, 0x32	; 50
    2a42:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2a46:	80 91 13 02 	lds	r24, 0x0213
    2a4a:	8f 5f       	subi	r24, 0xFF	; 255
    2a4c:	0e 94 f3 1b 	call	0x37e6	; 0x37e6 <i2c_rep_start>
    2a50:	8e 01       	movw	r16, r28
    2a52:	0f 5f       	subi	r16, 0xFF	; 255
    2a54:	1f 4f       	sbci	r17, 0xFF	; 255

		for(i=0; i<5; i++) {
    2a56:	86 e0       	ldi	r24, 0x06	; 6
    2a58:	e8 2e       	mov	r14, r24
    2a5a:	f1 2c       	mov	r15, r1
    2a5c:	ec 0e       	add	r14, r28
    2a5e:	fd 1e       	adc	r15, r29
			buff[i] = i2c_readAck();								// read one byte at a time
    2a60:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    2a64:	f8 01       	movw	r30, r16
    2a66:	81 93       	st	Z+, r24
    2a68:	8f 01       	movw	r16, r30

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode	
		i2c_write(0x32);											// sends address to read from (X LSB)
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode

		for(i=0; i<5; i++) {
    2a6a:	ee 15       	cp	r30, r14
    2a6c:	ff 05       	cpc	r31, r15
    2a6e:	c1 f7       	brne	.-16     	; 0x2a60 <readAccelXYZ+0xa6>
			buff[i] = i2c_readAck();								// read one byte at a time
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2a70:	0e 94 1a 1c 	call	0x3834	; 0x3834 <i2c_readNak>
    2a74:	18 2f       	mov	r17, r24
    2a76:	8e 83       	std	Y+6, r24	; 0x06
		i2c_stop();													// set stop conditon = release bus
    2a78:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2a7c:	80 91 8f 05 	lds	r24, 0x058F
    2a80:	9a 81       	ldd	r25, Y+2	; 0x02
    2a82:	29 81       	ldd	r18, Y+1	; 0x01
    2a84:	4c 81       	ldd	r20, Y+4	; 0x04
    2a86:	5b 81       	ldd	r21, Y+3	; 0x03
    2a88:	ed 81       	ldd	r30, Y+5	; 0x05
    2a8a:	61 2f       	mov	r22, r17
    2a8c:	77 27       	eor	r23, r23
    2a8e:	67 fd       	sbrc	r22, 7
    2a90:	70 95       	com	r23
    2a92:	88 23       	and	r24, r24
    2a94:	41 f1       	breq	.+80     	; 0x2ae6 <readAccelXYZ+0x12c>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2a96:	89 2f       	mov	r24, r25
    2a98:	99 27       	eor	r25, r25
    2a9a:	87 fd       	sbrc	r24, 7
    2a9c:	90 95       	com	r25
    2a9e:	98 2f       	mov	r25, r24
    2aa0:	88 27       	eor	r24, r24
    2aa2:	33 27       	eor	r19, r19
    2aa4:	27 fd       	sbrc	r18, 7
    2aa6:	30 95       	com	r19
    2aa8:	82 2b       	or	r24, r18
    2aaa:	93 2b       	or	r25, r19
    2aac:	90 93 3c 05 	sts	0x053C, r25
    2ab0:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2ab4:	84 2f       	mov	r24, r20
    2ab6:	99 27       	eor	r25, r25
    2ab8:	87 fd       	sbrc	r24, 7
    2aba:	90 95       	com	r25
    2abc:	98 2f       	mov	r25, r24
    2abe:	88 27       	eor	r24, r24
    2ac0:	25 2f       	mov	r18, r21
    2ac2:	33 27       	eor	r19, r19
    2ac4:	27 fd       	sbrc	r18, 7
    2ac6:	30 95       	com	r19
    2ac8:	82 2b       	or	r24, r18
    2aca:	93 2b       	or	r25, r19
    2acc:	90 93 3e 05 	sts	0x053E, r25
    2ad0:	80 93 3d 05 	sts	0x053D, r24
			accZ = ((signed int)buff[5]<<8)|buff[4];    			// Z axis
    2ad4:	96 2f       	mov	r25, r22
    2ad6:	88 27       	eor	r24, r24
    2ad8:	2e 2f       	mov	r18, r30
    2ada:	33 27       	eor	r19, r19
    2adc:	27 fd       	sbrc	r18, 7
    2ade:	30 95       	com	r19
    2ae0:	82 2b       	or	r24, r18
    2ae2:	93 2b       	or	r25, r19
    2ae4:	39 c0       	rjmp	.+114    	; 0x2b58 <readAccelXYZ+0x19e>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2ae6:	89 2f       	mov	r24, r25
    2ae8:	99 27       	eor	r25, r25
    2aea:	87 fd       	sbrc	r24, 7
    2aec:	90 95       	com	r25
    2aee:	98 2f       	mov	r25, r24
    2af0:	88 27       	eor	r24, r24
    2af2:	33 27       	eor	r19, r19
    2af4:	27 fd       	sbrc	r18, 7
    2af6:	30 95       	com	r19
    2af8:	82 2b       	or	r24, r18
    2afa:	93 2b       	or	r25, r19
    2afc:	20 91 41 05 	lds	r18, 0x0541
    2b00:	30 91 42 05 	lds	r19, 0x0542
    2b04:	82 1b       	sub	r24, r18
    2b06:	93 0b       	sbc	r25, r19
    2b08:	90 93 3c 05 	sts	0x053C, r25
    2b0c:	80 93 3b 05 	sts	0x053B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2b10:	84 2f       	mov	r24, r20
    2b12:	99 27       	eor	r25, r25
    2b14:	87 fd       	sbrc	r24, 7
    2b16:	90 95       	com	r25
    2b18:	98 2f       	mov	r25, r24
    2b1a:	88 27       	eor	r24, r24
    2b1c:	25 2f       	mov	r18, r21
    2b1e:	33 27       	eor	r19, r19
    2b20:	27 fd       	sbrc	r18, 7
    2b22:	30 95       	com	r19
    2b24:	82 2b       	or	r24, r18
    2b26:	93 2b       	or	r25, r19
    2b28:	20 91 43 05 	lds	r18, 0x0543
    2b2c:	30 91 44 05 	lds	r19, 0x0544
    2b30:	82 1b       	sub	r24, r18
    2b32:	93 0b       	sbc	r25, r19
    2b34:	90 93 3e 05 	sts	0x053E, r25
    2b38:	80 93 3d 05 	sts	0x053D, r24
			accZ = (((signed int)buff[5]<<8)|buff[4])-accOffsetZ;	// Z axis
    2b3c:	96 2f       	mov	r25, r22
    2b3e:	88 27       	eor	r24, r24
    2b40:	2e 2f       	mov	r18, r30
    2b42:	33 27       	eor	r19, r19
    2b44:	27 fd       	sbrc	r18, 7
    2b46:	30 95       	com	r19
    2b48:	82 2b       	or	r24, r18
    2b4a:	93 2b       	or	r25, r19
    2b4c:	20 91 45 05 	lds	r18, 0x0545
    2b50:	30 91 46 05 	lds	r19, 0x0546
    2b54:	82 1b       	sub	r24, r18
    2b56:	93 0b       	sbc	r25, r19
    2b58:	90 93 40 05 	sts	0x0540, r25
    2b5c:	80 93 3f 05 	sts	0x053F, r24
    2b60:	0c c0       	rjmp	.+24     	; 0x2b7a <readAccelXYZ+0x1c0>
		}

	} else {

		accX = 0;
    2b62:	10 92 3c 05 	sts	0x053C, r1
    2b66:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    2b6a:	10 92 3e 05 	sts	0x053E, r1
    2b6e:	10 92 3d 05 	sts	0x053D, r1
		accZ = 0;
    2b72:	10 92 40 05 	sts	0x0540, r1
    2b76:	10 92 3f 05 	sts	0x053F, r1

	}

}
    2b7a:	26 96       	adiw	r28, 0x06	; 6
    2b7c:	0f b6       	in	r0, 0x3f	; 63
    2b7e:	f8 94       	cli
    2b80:	de bf       	out	0x3e, r29	; 62
    2b82:	0f be       	out	0x3f, r0	; 63
    2b84:	cd bf       	out	0x3d, r28	; 61
    2b86:	cf 91       	pop	r28
    2b88:	df 91       	pop	r29
    2b8a:	1f 91       	pop	r17
    2b8c:	0f 91       	pop	r16
    2b8e:	ff 90       	pop	r15
    2b90:	ef 90       	pop	r14
    2b92:	08 95       	ret

00002b94 <readAccelXY>:

	return 0;

}

void readAccelXY() {
    2b94:	ef 92       	push	r14
    2b96:	ff 92       	push	r15
    2b98:	0f 93       	push	r16
    2b9a:	1f 93       	push	r17

	int i = 0;
	signed char buff[4];

	if(useAccel == USE_MMAX7455L) {
    2b9c:	80 91 3a 05 	lds	r24, 0x053A
    2ba0:	88 23       	and	r24, r24
    2ba2:	31 f4       	brne	.+12     	; 0x2bb0 <readAccelXY+0x1c>
		// reg 0x02: 10 bits output value Y LSB
		// reg 0x03: 10 bits output value Y MSB
		// reg 0x04: 10 bits output value Z LSB
		// reg 0x05: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2ba4:	80 91 13 02 	lds	r24, 0x0213
    2ba8:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
		i2c_write(0x00);											// sends address to read from (X LSB)
    2bac:	80 e0       	ldi	r24, 0x00	; 0
    2bae:	08 c0       	rjmp	.+16     	; 0x2bc0 <readAccelXY+0x2c>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
		}

	} else if(useAccel == USE_ADXL345) {
    2bb0:	81 30       	cpi	r24, 0x01	; 1
    2bb2:	09 f0       	breq	.+2      	; 0x2bb6 <readAccelXY+0x22>
    2bb4:	58 c0       	rjmp	.+176    	; 0x2c66 <readAccelXY+0xd2>
		// reg 0x34: 10 bits output value Y LSB
		// reg 0x35: 10 bits output value Y MSB
		// reg 0x36: 10 bits output value Z LSB
		// reg 0x37: 10 bits output value Z MSB

		i2c_start(accelAddress+I2C_WRITE);							// set device address and write mode
    2bb6:	80 91 13 02 	lds	r24, 0x0213
    2bba:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>
		i2c_write(0x32);											// sends address to read from (X LSB)
    2bbe:	82 e3       	ldi	r24, 0x32	; 50
    2bc0:	0e 94 fe 1b 	call	0x37fc	; 0x37fc <i2c_write>
		i2c_rep_start(accelAddress+I2C_READ);						// set device address and read mode
    2bc4:	80 91 13 02 	lds	r24, 0x0213
    2bc8:	8f 5f       	subi	r24, 0xFF	; 255
    2bca:	0e 94 f3 1b 	call	0x37e6	; 0x37e6 <i2c_rep_start>

		for(i=0; i<3; i++) {
			buff[i] = i2c_readAck();								// read one byte at a time
    2bce:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    2bd2:	e8 2e       	mov	r14, r24
    2bd4:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    2bd8:	08 2f       	mov	r16, r24
    2bda:	0e 94 10 1c 	call	0x3820	; 0x3820 <i2c_readAck>
    2bde:	f8 2e       	mov	r15, r24
		}
		buff[i] = i2c_readNak();									// read last byte sending NACK
    2be0:	0e 94 1a 1c 	call	0x3834	; 0x3834 <i2c_readNak>
    2be4:	18 2f       	mov	r17, r24
		i2c_stop();													// set stop conditon = release bus
    2be6:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <i2c_stop>

		if(startCalibration) {										// if performing the calibration, then return the raw values
    2bea:	80 91 8f 05 	lds	r24, 0x058F
    2bee:	20 2f       	mov	r18, r16
    2bf0:	33 27       	eor	r19, r19
    2bf2:	27 fd       	sbrc	r18, 7
    2bf4:	30 95       	com	r19
    2bf6:	4e 2d       	mov	r20, r14
    2bf8:	55 27       	eor	r21, r21
    2bfa:	47 fd       	sbrc	r20, 7
    2bfc:	50 95       	com	r21
    2bfe:	61 2f       	mov	r22, r17
    2c00:	77 27       	eor	r23, r23
    2c02:	67 fd       	sbrc	r22, 7
    2c04:	70 95       	com	r23
    2c06:	ef 2d       	mov	r30, r15
    2c08:	ff 27       	eor	r31, r31
    2c0a:	e7 fd       	sbrc	r30, 7
    2c0c:	f0 95       	com	r31
    2c0e:	88 23       	and	r24, r24
    2c10:	69 f0       	breq	.+26     	; 0x2c2c <readAccelXY+0x98>
			accX = ((signed int)buff[1]<<8)|buff[0];    			// X axis
    2c12:	92 2f       	mov	r25, r18
    2c14:	88 27       	eor	r24, r24
    2c16:	84 2b       	or	r24, r20
    2c18:	95 2b       	or	r25, r21
    2c1a:	90 93 3c 05 	sts	0x053C, r25
    2c1e:	80 93 3b 05 	sts	0x053B, r24
			accY = ((signed int)buff[3]<<8)|buff[2];    			// Y axis
    2c22:	96 2f       	mov	r25, r22
    2c24:	88 27       	eor	r24, r24
    2c26:	8e 2b       	or	r24, r30
    2c28:	9f 2b       	or	r25, r31
    2c2a:	18 c0       	rjmp	.+48     	; 0x2c5c <readAccelXY+0xc8>
		} else {													// else return the calibrated values
			accX = (((signed int)buff[1]<<8)|buff[0])-accOffsetX;	// X axis
    2c2c:	92 2f       	mov	r25, r18
    2c2e:	88 27       	eor	r24, r24
    2c30:	84 2b       	or	r24, r20
    2c32:	95 2b       	or	r25, r21
    2c34:	20 91 41 05 	lds	r18, 0x0541
    2c38:	30 91 42 05 	lds	r19, 0x0542
    2c3c:	82 1b       	sub	r24, r18
    2c3e:	93 0b       	sbc	r25, r19
    2c40:	90 93 3c 05 	sts	0x053C, r25
    2c44:	80 93 3b 05 	sts	0x053B, r24
			accY = (((signed int)buff[3]<<8)|buff[2])-accOffsetY;	// Y axis
    2c48:	96 2f       	mov	r25, r22
    2c4a:	88 27       	eor	r24, r24
    2c4c:	8e 2b       	or	r24, r30
    2c4e:	9f 2b       	or	r25, r31
    2c50:	20 91 43 05 	lds	r18, 0x0543
    2c54:	30 91 44 05 	lds	r19, 0x0544
    2c58:	82 1b       	sub	r24, r18
    2c5a:	93 0b       	sbc	r25, r19
    2c5c:	90 93 3e 05 	sts	0x053E, r25
    2c60:	80 93 3d 05 	sts	0x053D, r24
    2c64:	08 c0       	rjmp	.+16     	; 0x2c76 <readAccelXY+0xe2>
		}

	} else {

		accX = 0;
    2c66:	10 92 3c 05 	sts	0x053C, r1
    2c6a:	10 92 3b 05 	sts	0x053B, r1
		accY = 0;
    2c6e:	10 92 3e 05 	sts	0x053E, r1
    2c72:	10 92 3d 05 	sts	0x053D, r1

	}

}
    2c76:	1f 91       	pop	r17
    2c78:	0f 91       	pop	r16
    2c7a:	ff 90       	pop	r15
    2c7c:	ef 90       	pop	r14
    2c7e:	08 95       	ret

00002c80 <initAccelerometer>:

void initAccelerometer() {

	unsigned char ret;

	i2c_init();		// init I2C bus
    2c80:	0e 94 9d 1b 	call	0x373a	; 0x373a <i2c_init>

	ret = initMMA7455L();
    2c84:	0e 94 88 14 	call	0x2910	; 0x2910 <initMMA7455L>

	if(ret) {		// MMA7455L doesn't respond, try with ADXL345
    2c88:	88 23       	and	r24, r24
    2c8a:	89 f0       	breq	.+34     	; 0x2cae <initAccelerometer+0x2e>
		accelAddress = ADXL345_ADDR;
    2c8c:	86 ea       	ldi	r24, 0xA6	; 166
    2c8e:	90 e0       	ldi	r25, 0x00	; 0
    2c90:	90 93 14 02 	sts	0x0214, r25
    2c94:	80 93 13 02 	sts	0x0213, r24
		ret = initADXL345();
    2c98:	0e 94 58 14 	call	0x28b0	; 0x28b0 <initADXL345>
		if(ret) {	// accelerometer not available
    2c9c:	88 23       	and	r24, r24
    2c9e:	21 f0       	breq	.+8      	; 0x2ca8 <initAccelerometer+0x28>
			useAccel = USE_NO_ACCEL;
    2ca0:	82 e0       	ldi	r24, 0x02	; 2
    2ca2:	80 93 3a 05 	sts	0x053A, r24
    2ca6:	08 95       	ret
		} else {
			useAccel = USE_ADXL345;
    2ca8:	81 e0       	ldi	r24, 0x01	; 1
    2caa:	80 93 3a 05 	sts	0x053A, r24
    2cae:	08 95       	ret

00002cb0 <calibrateSensors>:

#include "sensors.h"


void calibrateSensors() {
    2cb0:	0f 93       	push	r16
    2cb2:	1f 93       	push	r17
    2cb4:	cf 93       	push	r28
    2cb6:	df 93       	push	r29

	unsigned int i=0;

	pwm_red = 0;
    2cb8:	10 92 0c 02 	sts	0x020C, r1
	pwm_green = 0;
    2cbc:	10 92 0d 02 	sts	0x020D, r1
	pwm_blue = 0;
    2cc0:	10 92 0e 02 	sts	0x020E, r1
	updateRedLed(pwm_red);
    2cc4:	80 e0       	ldi	r24, 0x00	; 0
    2cc6:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <updateRedLed>
	updateGreenLed(pwm_green);
    2cca:	80 91 0d 02 	lds	r24, 0x020D
    2cce:	0e 94 10 09 	call	0x1220	; 0x1220 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2cd2:	80 91 0e 02 	lds	r24, 0x020E
    2cd6:	0e 94 26 09 	call	0x124c	; 0x124c <updateBlueLed>

	calibrationCycle = 0;
    2cda:	10 92 5c 05 	sts	0x055C, r1
    2cde:	10 92 5b 05 	sts	0x055B, r1
	startCalibration = 1;
    2ce2:	81 e0       	ldi	r24, 0x01	; 1
    2ce4:	80 93 8f 05 	sts	0x058F, r24
					}
					accOffsetXSum = 0;
					accOffsetYSum = 0;
					accOffsetZSum = 0;

					calibrationCycle++;
    2ce8:	01 e0       	ldi	r16, 0x01	; 1
    2cea:	10 e0       	ldi	r17, 0x00	; 0
    2cec:	c8 c0       	rjmp	.+400    	; 0x2e7e <calibrateSensors+0x1ce>
	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {

		readAccelXYZ();
    2cee:	0e 94 dd 14 	call	0x29ba	; 0x29ba <readAccelXYZ>

		if(calibrationCycle<=CALIBRATION_CYCLES) {
    2cf2:	60 91 5b 05 	lds	r22, 0x055B
    2cf6:	70 91 5c 05 	lds	r23, 0x055C
    2cfa:	61 31       	cpi	r22, 0x11	; 17
    2cfc:	71 05       	cpc	r23, r1
    2cfe:	0c f0       	brlt	.+2      	; 0x2d02 <calibrateSensors+0x52>
    2d00:	74 c0       	rjmp	.+232    	; 0x2dea <calibrateSensors+0x13a>

			if(proxUpdated) {
    2d02:	80 91 e6 03 	lds	r24, 0x03E6
    2d06:	88 23       	and	r24, r24
    2d08:	09 f4       	brne	.+2      	; 0x2d0c <calibrateSensors+0x5c>
    2d0a:	b9 c0       	rjmp	.+370    	; 0x2e7e <calibrateSensors+0x1ce>

				proxUpdated = 0;
    2d0c:	10 92 e6 03 	sts	0x03E6, r1

				if(calibrationCycle==0) {		// reset all variables
    2d10:	61 15       	cp	r22, r1
    2d12:	71 05       	cpc	r23, r1
    2d14:	f9 f4       	brne	.+62     	; 0x2d54 <calibrateSensors+0xa4>
    2d16:	ef ea       	ldi	r30, 0xAF	; 175
    2d18:	f3 e0       	ldi	r31, 0x03	; 3
    2d1a:	a7 e9       	ldi	r26, 0x97	; 151
    2d1c:	b3 e0       	ldi	r27, 0x03	; 3
					for(i=0; i<12; i++) {
						proximitySum[i] = 0;
    2d1e:	11 92       	st	Z+, r1
    2d20:	11 92       	st	Z+, r1
    2d22:	11 92       	st	Z+, r1
    2d24:	11 92       	st	Z+, r1
						proximityOffset[i] = 0;
    2d26:	1d 92       	st	X+, r1
    2d28:	1d 92       	st	X+, r1
			if(proxUpdated) {

				proxUpdated = 0;

				if(calibrationCycle==0) {		// reset all variables
					for(i=0; i<12; i++) {
    2d2a:	83 e0       	ldi	r24, 0x03	; 3
    2d2c:	ef 3d       	cpi	r30, 0xDF	; 223
    2d2e:	f8 07       	cpc	r31, r24
    2d30:	b1 f7       	brne	.-20     	; 0x2d1e <calibrateSensors+0x6e>
						proximitySum[i] = 0;
						proximityOffset[i] = 0;
					}
					accOffsetXSum = 0;
    2d32:	10 92 48 05 	sts	0x0548, r1
    2d36:	10 92 47 05 	sts	0x0547, r1
					accOffsetYSum = 0;
    2d3a:	10 92 4a 05 	sts	0x054A, r1
    2d3e:	10 92 49 05 	sts	0x0549, r1
					accOffsetZSum = 0;
    2d42:	10 92 4c 05 	sts	0x054C, r1
    2d46:	10 92 4b 05 	sts	0x054B, r1

					calibrationCycle++;
    2d4a:	10 93 5c 05 	sts	0x055C, r17
    2d4e:	00 93 5b 05 	sts	0x055B, r16
    2d52:	95 c0       	rjmp	.+298    	; 0x2e7e <calibrateSensors+0x1ce>

					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
    2d54:	ef ea       	ldi	r30, 0xAF	; 175
    2d56:	f3 e0       	ldi	r31, 0x03	; 3
    2d58:	cf e7       	ldi	r28, 0x7F	; 127
    2d5a:	d3 e0       	ldi	r29, 0x03	; 3
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
					proximitySum[i] += proximityResult[i];
    2d5c:	29 91       	ld	r18, Y+
    2d5e:	39 91       	ld	r19, Y+
    2d60:	44 27       	eor	r20, r20
    2d62:	37 fd       	sbrc	r19, 7
    2d64:	40 95       	com	r20
    2d66:	54 2f       	mov	r21, r20
    2d68:	80 81       	ld	r24, Z
    2d6a:	91 81       	ldd	r25, Z+1	; 0x01
    2d6c:	a2 81       	ldd	r26, Z+2	; 0x02
    2d6e:	b3 81       	ldd	r27, Z+3	; 0x03
    2d70:	82 0f       	add	r24, r18
    2d72:	93 1f       	adc	r25, r19
    2d74:	a4 1f       	adc	r26, r20
    2d76:	b5 1f       	adc	r27, r21
    2d78:	81 93       	st	Z+, r24
    2d7a:	91 93       	st	Z+, r25
    2d7c:	a1 93       	st	Z+, r26
    2d7e:	b1 93       	st	Z+, r27
					continue;					// the first time "proxUpdated" is set, all the proximity values saved in the array 
												// "proximityResult" hasn't the offset reset to 0. so we start the actual calibration
												// the next time
				}

				for (i=0;i<12;i++) {
    2d80:	83 e0       	ldi	r24, 0x03	; 3
    2d82:	ef 3d       	cpi	r30, 0xDF	; 223
    2d84:	f8 07       	cpc	r31, r24
    2d86:	51 f7       	brne	.-44     	; 0x2d5c <calibrateSensors+0xac>
					proximitySum[i] += proximityResult[i];
				}

				accOffsetXSum += accX;
    2d88:	80 91 47 05 	lds	r24, 0x0547
    2d8c:	90 91 48 05 	lds	r25, 0x0548
    2d90:	20 91 3b 05 	lds	r18, 0x053B
    2d94:	30 91 3c 05 	lds	r19, 0x053C
    2d98:	82 0f       	add	r24, r18
    2d9a:	93 1f       	adc	r25, r19
    2d9c:	90 93 48 05 	sts	0x0548, r25
    2da0:	80 93 47 05 	sts	0x0547, r24
				accOffsetYSum += accY;
    2da4:	80 91 49 05 	lds	r24, 0x0549
    2da8:	90 91 4a 05 	lds	r25, 0x054A
    2dac:	20 91 3d 05 	lds	r18, 0x053D
    2db0:	30 91 3e 05 	lds	r19, 0x053E
    2db4:	82 0f       	add	r24, r18
    2db6:	93 1f       	adc	r25, r19
    2db8:	90 93 4a 05 	sts	0x054A, r25
    2dbc:	80 93 49 05 	sts	0x0549, r24
				accOffsetZSum += accZ;
    2dc0:	80 91 4b 05 	lds	r24, 0x054B
    2dc4:	90 91 4c 05 	lds	r25, 0x054C
    2dc8:	20 91 3f 05 	lds	r18, 0x053F
    2dcc:	30 91 40 05 	lds	r19, 0x0540
    2dd0:	82 0f       	add	r24, r18
    2dd2:	93 1f       	adc	r25, r19
    2dd4:	90 93 4c 05 	sts	0x054C, r25
    2dd8:	80 93 4b 05 	sts	0x054B, r24

				calibrationCycle++;
    2ddc:	6f 5f       	subi	r22, 0xFF	; 255
    2dde:	7f 4f       	sbci	r23, 0xFF	; 255
    2de0:	70 93 5c 05 	sts	0x055C, r23
    2de4:	60 93 5b 05 	sts	0x055B, r22
    2de8:	4a c0       	rjmp	.+148    	; 0x2e7e <calibrateSensors+0x1ce>
    2dea:	ef ea       	ldi	r30, 0xAF	; 175
    2dec:	f3 e0       	ldi	r31, 0x03	; 3
    2dee:	c7 e9       	ldi	r28, 0x97	; 151
    2df0:	d3 e0       	ldi	r29, 0x03	; 3
			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
    2df2:	81 91       	ld	r24, Z+
    2df4:	91 91       	ld	r25, Z+
    2df6:	a1 91       	ld	r26, Z+
    2df8:	b1 91       	ld	r27, Z+
    2dfa:	54 e0       	ldi	r21, 0x04	; 4
    2dfc:	b6 95       	lsr	r27
    2dfe:	a7 95       	ror	r26
    2e00:	97 95       	ror	r25
    2e02:	87 95       	ror	r24
    2e04:	5a 95       	dec	r21
    2e06:	d1 f7       	brne	.-12     	; 0x2dfc <calibrateSensors+0x14c>
    2e08:	89 93       	st	Y+, r24
    2e0a:	99 93       	st	Y+, r25

			continue;

		} else if(calibrationCycle > CALIBRATION_CYCLES) {

			for(i=0;i<12;i++) {
    2e0c:	83 e0       	ldi	r24, 0x03	; 3
    2e0e:	ef 3d       	cpi	r30, 0xDF	; 223
    2e10:	f8 07       	cpc	r31, r24
    2e12:	79 f7       	brne	.-34     	; 0x2df2 <calibrateSensors+0x142>
    2e14:	e7 ea       	ldi	r30, 0xA7	; 167
    2e16:	f3 e0       	ldi	r31, 0x03	; 3
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
				proximityOffset[i] -= 512;
    2e18:	80 81       	ld	r24, Z
    2e1a:	91 81       	ldd	r25, Z+1	; 0x01
    2e1c:	80 50       	subi	r24, 0x00	; 0
    2e1e:	92 40       	sbci	r25, 0x02	; 2
    2e20:	81 93       	st	Z+, r24
    2e22:	91 93       	st	Z+, r25

			for(i=0;i<12;i++) {
				proximityOffset[i] = proximitySum[i]>>4;
			}

			for(i=8; i<12; i++) {
    2e24:	83 e0       	ldi	r24, 0x03	; 3
    2e26:	ef 3a       	cpi	r30, 0xAF	; 175
    2e28:	f8 07       	cpc	r31, r24
    2e2a:	b1 f7       	brne	.-20     	; 0x2e18 <calibrateSensors+0x168>
				proximityOffset[i] -= 512;
			}

			accOffsetX = accOffsetXSum>>4;
    2e2c:	80 91 47 05 	lds	r24, 0x0547
    2e30:	90 91 48 05 	lds	r25, 0x0548
    2e34:	44 e0       	ldi	r20, 0x04	; 4
    2e36:	95 95       	asr	r25
    2e38:	87 95       	ror	r24
    2e3a:	4a 95       	dec	r20
    2e3c:	e1 f7       	brne	.-8      	; 0x2e36 <calibrateSensors+0x186>
    2e3e:	90 93 42 05 	sts	0x0542, r25
    2e42:	80 93 41 05 	sts	0x0541, r24
			accOffsetY = accOffsetYSum>>4;
    2e46:	80 91 49 05 	lds	r24, 0x0549
    2e4a:	90 91 4a 05 	lds	r25, 0x054A
    2e4e:	34 e0       	ldi	r19, 0x04	; 4
    2e50:	95 95       	asr	r25
    2e52:	87 95       	ror	r24
    2e54:	3a 95       	dec	r19
    2e56:	e1 f7       	brne	.-8      	; 0x2e50 <calibrateSensors+0x1a0>
    2e58:	90 93 44 05 	sts	0x0544, r25
    2e5c:	80 93 43 05 	sts	0x0543, r24
			accOffsetZ = accOffsetZSum>>4;
    2e60:	80 91 4b 05 	lds	r24, 0x054B
    2e64:	90 91 4c 05 	lds	r25, 0x054C
    2e68:	24 e0       	ldi	r18, 0x04	; 4
    2e6a:	95 95       	asr	r25
    2e6c:	87 95       	ror	r24
    2e6e:	2a 95       	dec	r18
    2e70:	e1 f7       	brne	.-8      	; 0x2e6a <calibrateSensors+0x1ba>
    2e72:	90 93 46 05 	sts	0x0546, r25
    2e76:	80 93 45 05 	sts	0x0545, r24

			startCalibration = 0;
    2e7a:	10 92 8f 05 	sts	0x058F, r1
	updateBlueLed(pwm_blue);

	calibrationCycle = 0;
	startCalibration = 1;

	while(startCalibration) {
    2e7e:	80 91 8f 05 	lds	r24, 0x058F
    2e82:	88 23       	and	r24, r24
    2e84:	09 f0       	breq	.+2      	; 0x2e88 <calibrateSensors+0x1d8>
    2e86:	33 cf       	rjmp	.-410    	; 0x2cee <calibrateSensors+0x3e>

		}

	}

	pwm_red = 255;
    2e88:	8f ef       	ldi	r24, 0xFF	; 255
    2e8a:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    2e8e:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    2e92:	80 93 0e 02 	sts	0x020E, r24
	updateRedLed(pwm_red);
    2e96:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <updateRedLed>
	updateGreenLed(pwm_green);
    2e9a:	80 91 0d 02 	lds	r24, 0x020D
    2e9e:	0e 94 10 09 	call	0x1220	; 0x1220 <updateGreenLed>
	updateBlueLed(pwm_blue);
    2ea2:	80 91 0e 02 	lds	r24, 0x020E
    2ea6:	0e 94 26 09 	call	0x124c	; 0x124c <updateBlueLed>

}
    2eaa:	df 91       	pop	r29
    2eac:	cf 91       	pop	r28
    2eae:	1f 91       	pop	r17
    2eb0:	0f 91       	pop	r16
    2eb2:	08 95       	ret

00002eb4 <init_speed_control>:
	//d_speed_control = 5;
	//i_speed_control = 10;
	//i_limit_speed_control = 3200;
	//k_ff_speed_control_left = INIT_KFF;
	//k_ff_speed_control_right = INIT_KFF;
}
    2eb4:	08 95       	ret

00002eb6 <start_vertical_speed_control_left>:

void start_vertical_speed_control_left(signed int *pwm_left) {
    2eb6:	dc 01       	movw	r26, r24
	
	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).
	
	if(*pwm_left==0) {
    2eb8:	8d 91       	ld	r24, X+
    2eba:	9c 91       	ld	r25, X
    2ebc:	11 97       	sbiw	r26, 0x01	; 1
    2ebe:	00 97       	sbiw	r24, 0x00	; 0
    2ec0:	69 f4       	brne	.+26     	; 0x2edc <start_vertical_speed_control_left+0x26>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    2ec2:	10 92 20 04 	sts	0x0420, r1
    2ec6:	10 92 1f 04 	sts	0x041F, r1
		delta_left_speed_current = 0;
    2eca:	10 92 65 05 	sts	0x0565, r1
    2ece:	10 92 64 05 	sts	0x0564, r1
		delta_left_speed_prev = 0;
    2ed2:	10 92 7f 05 	sts	0x057F, r1
    2ed6:	10 92 7e 05 	sts	0x057E, r1
    2eda:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    2edc:	40 91 4d 05 	lds	r20, 0x054D
    2ee0:	50 91 4e 05 	lds	r21, 0x054E
    2ee4:	21 e0       	ldi	r18, 0x01	; 1
    2ee6:	4e 30       	cpi	r20, 0x0E	; 14
    2ee8:	52 07       	cpc	r21, r18
    2eea:	4c f0       	brlt	.+18     	; 0x2efe <start_vertical_speed_control_left+0x48>
		if(*pwm_left > 0) {
    2eec:	18 16       	cp	r1, r24
    2eee:	19 06       	cpc	r1, r25
    2ef0:	1c f4       	brge	.+6      	; 0x2ef8 <start_vertical_speed_control_left+0x42>
			k_ff_speed_control_left = INIT_KFF - ((360 - currentAngle)>>2);
    2ef2:	28 e6       	ldi	r18, 0x68	; 104
    2ef4:	31 e0       	ldi	r19, 0x01	; 1
    2ef6:	18 c0       	rjmp	.+48     	; 0x2f28 <start_vertical_speed_control_left+0x72>
		} else {
			k_ff_speed_control_left = INIT_KFF + ((360 - currentAngle)>>2);
    2ef8:	88 e6       	ldi	r24, 0x68	; 104
    2efa:	91 e0       	ldi	r25, 0x01	; 1
    2efc:	0b c0       	rjmp	.+22     	; 0x2f14 <start_vertical_speed_control_left+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    2efe:	44 3b       	cpi	r20, 0xB4	; 180
    2f00:	51 05       	cpc	r21, r1
    2f02:	1c f4       	brge	.+6      	; 0x2f0a <start_vertical_speed_control_left+0x54>
		if(*pwm_left > 0) {
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    2f04:	4a 35       	cpi	r20, 0x5A	; 90
    2f06:	51 05       	cpc	r21, r1
    2f08:	b4 f0       	brlt	.+44     	; 0x2f36 <start_vertical_speed_control_left+0x80>
		if(*pwm_left > 0) {
    2f0a:	18 16       	cp	r1, r24
    2f0c:	19 06       	cpc	r1, r25
    2f0e:	54 f4       	brge	.+20     	; 0x2f24 <start_vertical_speed_control_left+0x6e>
			k_ff_speed_control_left = INIT_KFF + ((180 - currentAngle)>>2);
    2f10:	84 eb       	ldi	r24, 0xB4	; 180
    2f12:	90 e0       	ldi	r25, 0x00	; 0
    2f14:	84 1b       	sub	r24, r20
    2f16:	95 0b       	sbc	r25, r21
    2f18:	95 95       	asr	r25
    2f1a:	87 95       	ror	r24
    2f1c:	95 95       	asr	r25
    2f1e:	87 95       	ror	r24
    2f20:	49 96       	adiw	r24, 0x19	; 25
    2f22:	1c c0       	rjmp	.+56     	; 0x2f5c <start_vertical_speed_control_left+0xa6>
		} else {
			k_ff_speed_control_left = INIT_KFF - ((180 - currentAngle)>>2);
    2f24:	24 eb       	ldi	r18, 0xB4	; 180
    2f26:	30 e0       	ldi	r19, 0x00	; 0
    2f28:	24 1b       	sub	r18, r20
    2f2a:	35 0b       	sbc	r19, r21
    2f2c:	35 95       	asr	r19
    2f2e:	27 95       	ror	r18
    2f30:	35 95       	asr	r19
    2f32:	27 95       	ror	r18
    2f34:	0f c0       	rjmp	.+30     	; 0x2f54 <start_vertical_speed_control_left+0x9e>
    2f36:	9a 01       	movw	r18, r20
    2f38:	35 95       	asr	r19
    2f3a:	27 95       	ror	r18
    2f3c:	35 95       	asr	r19
    2f3e:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_left > 0) {
    2f40:	18 16       	cp	r1, r24
    2f42:	19 06       	cpc	r1, r25
    2f44:	3c f4       	brge	.+14     	; 0x2f54 <start_vertical_speed_control_left+0x9e>
			k_ff_speed_control_left = INIT_KFF + (currentAngle>>2);
    2f46:	27 5e       	subi	r18, 0xE7	; 231
    2f48:	3f 4f       	sbci	r19, 0xFF	; 255
    2f4a:	30 93 04 02 	sts	0x0204, r19
    2f4e:	20 93 03 02 	sts	0x0203, r18
    2f52:	08 c0       	rjmp	.+16     	; 0x2f64 <start_vertical_speed_control_left+0xae>
		} else {
			k_ff_speed_control_left = INIT_KFF - (currentAngle>>2);
    2f54:	89 e1       	ldi	r24, 0x19	; 25
    2f56:	90 e0       	ldi	r25, 0x00	; 0
    2f58:	82 1b       	sub	r24, r18
    2f5a:	93 0b       	sbc	r25, r19
    2f5c:	90 93 04 02 	sts	0x0204, r25
    2f60:	80 93 03 02 	sts	0x0203, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    2f64:	e0 91 64 05 	lds	r30, 0x0564
    2f68:	f0 91 65 05 	lds	r31, 0x0565
    2f6c:	f0 93 7f 05 	sts	0x057F, r31
    2f70:	e0 93 7e 05 	sts	0x057E, r30
	if(*pwm_left >= 0) {
    2f74:	8d 91       	ld	r24, X+
    2f76:	9c 91       	ld	r25, X
    2f78:	11 97       	sbiw	r26, 0x01	; 1
    2f7a:	20 91 0f 04 	lds	r18, 0x040F
    2f7e:	30 91 10 04 	lds	r19, 0x0410
    2f82:	97 fd       	sbrc	r25, 7
    2f84:	03 c0       	rjmp	.+6      	; 0x2f8c <start_vertical_speed_control_left+0xd6>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    2f86:	82 1b       	sub	r24, r18
    2f88:	93 0b       	sbc	r25, r19
    2f8a:	02 c0       	rjmp	.+4      	; 0x2f90 <start_vertical_speed_control_left+0xda>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    2f8c:	82 0f       	add	r24, r18
    2f8e:	93 1f       	adc	r25, r19
    2f90:	90 93 65 05 	sts	0x0565, r25
    2f94:	80 93 64 05 	sts	0x0564, r24
	}
	// sum the error
	delta_left_speed_sum += delta_left_speed_current;
    2f98:	60 91 64 05 	lds	r22, 0x0564
    2f9c:	70 91 65 05 	lds	r23, 0x0565
    2fa0:	80 91 1f 04 	lds	r24, 0x041F
    2fa4:	90 91 20 04 	lds	r25, 0x0420
    2fa8:	86 0f       	add	r24, r22
    2faa:	97 1f       	adc	r25, r23
    2fac:	90 93 20 04 	sts	0x0420, r25
    2fb0:	80 93 1f 04 	sts	0x041F, r24

	if(delta_left_speed_sum > I_LIMIT_VERTICAL) {
    2fb4:	26 e0       	ldi	r18, 0x06	; 6
    2fb6:	81 34       	cpi	r24, 0x41	; 65
    2fb8:	92 07       	cpc	r25, r18
    2fba:	1c f0       	brlt	.+6      	; 0x2fc2 <start_vertical_speed_control_left+0x10c>
		delta_left_speed_sum = I_LIMIT_VERTICAL;
    2fbc:	80 e4       	ldi	r24, 0x40	; 64
    2fbe:	96 e0       	ldi	r25, 0x06	; 6
    2fc0:	05 c0       	rjmp	.+10     	; 0x2fcc <start_vertical_speed_control_left+0x116>
	} else if(delta_left_speed_sum < -I_LIMIT_VERTICAL) {
    2fc2:	80 5c       	subi	r24, 0xC0	; 192
    2fc4:	99 4f       	sbci	r25, 0xF9	; 249
    2fc6:	34 f4       	brge	.+12     	; 0x2fd4 <start_vertical_speed_control_left+0x11e>
		delta_left_speed_sum = -I_LIMIT_VERTICAL;
    2fc8:	80 ec       	ldi	r24, 0xC0	; 192
    2fca:	99 ef       	ldi	r25, 0xF9	; 249
    2fcc:	90 93 20 04 	sts	0x0420, r25
    2fd0:	80 93 1f 04 	sts	0x041F, r24
	    
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_left_speed_controller = (signed int)(k_ff_speed_control_left*(*pwm_left));
	pwm_left_speed_controller += (signed int)(P_VERTICAL * delta_left_speed_current);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_VERTICAL);
	pwm_left_speed_controller += (signed int)(I_VERTICAL*delta_left_speed_sum);
    2fd4:	80 91 1f 04 	lds	r24, 0x041F
    2fd8:	90 91 20 04 	lds	r25, 0x0420
    2fdc:	ac 01       	movw	r20, r24
    2fde:	44 0f       	add	r20, r20
    2fe0:	55 1f       	adc	r21, r21
    2fe2:	48 0f       	add	r20, r24
    2fe4:	59 1f       	adc	r21, r25
    2fe6:	cb 01       	movw	r24, r22
    2fe8:	88 0f       	add	r24, r24
    2fea:	99 1f       	adc	r25, r25
    2fec:	9b 01       	movw	r18, r22
    2fee:	22 0f       	add	r18, r18
    2ff0:	33 1f       	adc	r19, r19
    2ff2:	22 0f       	add	r18, r18
    2ff4:	33 1f       	adc	r19, r19
    2ff6:	22 0f       	add	r18, r18
    2ff8:	33 1f       	adc	r19, r19
    2ffa:	82 0f       	add	r24, r18
    2ffc:	93 1f       	adc	r25, r19
    2ffe:	48 0f       	add	r20, r24
    3000:	59 1f       	adc	r21, r25
    3002:	e6 1b       	sub	r30, r22
    3004:	f7 0b       	sbc	r31, r23
    3006:	ee 0f       	add	r30, r30
    3008:	ff 1f       	adc	r31, r31
    300a:	4e 0f       	add	r20, r30
    300c:	5f 1f       	adc	r21, r31
    300e:	2d 91       	ld	r18, X+
    3010:	3c 91       	ld	r19, X
    3012:	11 97       	sbiw	r26, 0x01	; 1
    3014:	80 91 03 02 	lds	r24, 0x0203
    3018:	90 91 04 02 	lds	r25, 0x0204
    301c:	bc 01       	movw	r22, r24
    301e:	26 9f       	mul	r18, r22
    3020:	c0 01       	movw	r24, r0
    3022:	27 9f       	mul	r18, r23
    3024:	90 0d       	add	r25, r0
    3026:	36 9f       	mul	r19, r22
    3028:	90 0d       	add	r25, r0
    302a:	11 24       	eor	r1, r1
    302c:	48 0f       	add	r20, r24
    302e:	59 1f       	adc	r21, r25
    3030:	50 93 1e 04 	sts	0x041E, r21
    3034:	40 93 1d 04 	sts	0x041D, r20

	// avoid to change motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    3038:	57 ff       	sbrs	r21, 7
    303a:	0f c0       	rjmp	.+30     	; 0x305a <start_vertical_speed_control_left+0x1a4>
		pwm_left_speed_controller = 0;
    303c:	11 96       	adiw	r26, 0x01	; 1
    303e:	8c 91       	ld	r24, X
    3040:	11 97       	sbiw	r26, 0x01	; 1
    3042:	99 27       	eor	r25, r25
    3044:	87 fd       	sbrc	r24, 7
    3046:	90 95       	com	r25
    3048:	99 0f       	add	r25, r25
    304a:	88 0b       	sbc	r24, r24
    304c:	98 2f       	mov	r25, r24
    304e:	84 23       	and	r24, r20
    3050:	95 23       	and	r25, r21
    3052:	90 93 1e 04 	sts	0x041E, r25
    3056:	80 93 1d 04 	sts	0x041D, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    305a:	80 91 1d 04 	lds	r24, 0x041D
    305e:	90 91 1e 04 	lds	r25, 0x041E
    3062:	18 16       	cp	r1, r24
    3064:	19 06       	cpc	r1, r25
    3066:	4c f4       	brge	.+18     	; 0x307a <start_vertical_speed_control_left+0x1c4>
    3068:	8d 91       	ld	r24, X+
    306a:	9c 91       	ld	r25, X
    306c:	11 97       	sbiw	r26, 0x01	; 1
    306e:	97 ff       	sbrs	r25, 7
    3070:	04 c0       	rjmp	.+8      	; 0x307a <start_vertical_speed_control_left+0x1c4>
		pwm_left_speed_controller = 0;
    3072:	10 92 1e 04 	sts	0x041E, r1
    3076:	10 92 1d 04 	sts	0x041D, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    307a:	80 91 1d 04 	lds	r24, 0x041D
    307e:	90 91 1e 04 	lds	r25, 0x041E
    3082:	81 5c       	subi	r24, 0xC1	; 193
    3084:	9d 45       	sbci	r25, 0x5D	; 93
    3086:	34 f0       	brlt	.+12     	; 0x3094 <start_vertical_speed_control_left+0x1de>
    3088:	80 ec       	ldi	r24, 0xC0	; 192
    308a:	9d e5       	ldi	r25, 0x5D	; 93
    308c:	90 93 1e 04 	sts	0x041E, r25
    3090:	80 93 1d 04 	sts	0x041D, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3094:	80 91 1d 04 	lds	r24, 0x041D
    3098:	90 91 1e 04 	lds	r25, 0x041E
    309c:	80 54       	subi	r24, 0x40	; 64
    309e:	92 4a       	sbci	r25, 0xA2	; 162
    30a0:	34 f4       	brge	.+12     	; 0x30ae <start_vertical_speed_control_left+0x1f8>
    30a2:	80 e4       	ldi	r24, 0x40	; 64
    30a4:	92 ea       	ldi	r25, 0xA2	; 162
    30a6:	90 93 1e 04 	sts	0x041E, r25
    30aa:	80 93 1d 04 	sts	0x041D, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    30ae:	80 91 1d 04 	lds	r24, 0x041D
    30b2:	90 91 1e 04 	lds	r25, 0x041E
    30b6:	24 e0       	ldi	r18, 0x04	; 4
    30b8:	95 95       	asr	r25
    30ba:	87 95       	ror	r24
    30bc:	2a 95       	dec	r18
    30be:	e1 f7       	brne	.-8      	; 0x30b8 <start_vertical_speed_control_left+0x202>
    30c0:	11 96       	adiw	r26, 0x01	; 1
    30c2:	9c 93       	st	X, r25
    30c4:	8e 93       	st	-X, r24

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    30c6:	81 50       	subi	r24, 0x01	; 1
    30c8:	92 40       	sbci	r25, 0x02	; 2
    30ca:	2c f0       	brlt	.+10     	; 0x30d6 <start_vertical_speed_control_left+0x220>
    30cc:	80 e0       	ldi	r24, 0x00	; 0
    30ce:	92 e0       	ldi	r25, 0x02	; 2
    30d0:	11 96       	adiw	r26, 0x01	; 1
    30d2:	9c 93       	st	X, r25
    30d4:	8e 93       	st	-X, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    30d6:	8d 91       	ld	r24, X+
    30d8:	9c 91       	ld	r25, X
    30da:	11 97       	sbiw	r26, 0x01	; 1
    30dc:	80 50       	subi	r24, 0x00	; 0
    30de:	9e 4f       	sbci	r25, 0xFE	; 254
    30e0:	24 f4       	brge	.+8      	; 0x30ea <start_vertical_speed_control_left+0x234>
    30e2:	80 e0       	ldi	r24, 0x00	; 0
    30e4:	9e ef       	ldi	r25, 0xFE	; 254
    30e6:	8d 93       	st	X+, r24
    30e8:	9c 93       	st	X, r25
    30ea:	08 95       	ret

000030ec <start_vertical_speed_control_right>:


}


void start_vertical_speed_control_right(signed int *pwm_right) {
    30ec:	dc 01       	movw	r26, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    30ee:	8d 91       	ld	r24, X+
    30f0:	9c 91       	ld	r25, X
    30f2:	11 97       	sbiw	r26, 0x01	; 1
    30f4:	00 97       	sbiw	r24, 0x00	; 0
    30f6:	69 f4       	brne	.+26     	; 0x3112 <start_vertical_speed_control_right+0x26>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    30f8:	10 92 22 04 	sts	0x0422, r1
    30fc:	10 92 21 04 	sts	0x0421, r1
		delta_right_speed_current = 0;
    3100:	10 92 8e 05 	sts	0x058E, r1
    3104:	10 92 8d 05 	sts	0x058D, r1
		delta_right_speed_prev = 0;
    3108:	10 92 67 05 	sts	0x0567, r1
    310c:	10 92 66 05 	sts	0x0566, r1
    3110:	08 95       	ret
		return;
	}

	// change the feedforward based on the current measured angle
	if(currentAngle >= 270) {			// pointing down-right
    3112:	40 91 4d 05 	lds	r20, 0x054D
    3116:	50 91 4e 05 	lds	r21, 0x054E
    311a:	21 e0       	ldi	r18, 0x01	; 1
    311c:	4e 30       	cpi	r20, 0x0E	; 14
    311e:	52 07       	cpc	r21, r18
    3120:	4c f0       	brlt	.+18     	; 0x3134 <start_vertical_speed_control_right+0x48>
		if(*pwm_right > 0) {
    3122:	18 16       	cp	r1, r24
    3124:	19 06       	cpc	r1, r25
    3126:	1c f4       	brge	.+6      	; 0x312e <start_vertical_speed_control_right+0x42>
			k_ff_speed_control_right = INIT_KFF - ((360 - currentAngle)>>2);
    3128:	28 e6       	ldi	r18, 0x68	; 104
    312a:	31 e0       	ldi	r19, 0x01	; 1
    312c:	18 c0       	rjmp	.+48     	; 0x315e <start_vertical_speed_control_right+0x72>
		} else {
			k_ff_speed_control_right = INIT_KFF + ((360 - currentAngle)>>2);
    312e:	88 e6       	ldi	r24, 0x68	; 104
    3130:	91 e0       	ldi	r25, 0x01	; 1
    3132:	0b c0       	rjmp	.+22     	; 0x314a <start_vertical_speed_control_right+0x5e>
		}
	} else if(currentAngle >= 180) {	// pointing down-left
    3134:	44 3b       	cpi	r20, 0xB4	; 180
    3136:	51 05       	cpc	r21, r1
    3138:	1c f4       	brge	.+6      	; 0x3140 <start_vertical_speed_control_right+0x54>
		if(*pwm_right > 0) {
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
		}
	} else if(currentAngle >= 90) {		// pointing up-left
    313a:	4a 35       	cpi	r20, 0x5A	; 90
    313c:	51 05       	cpc	r21, r1
    313e:	b4 f0       	brlt	.+44     	; 0x316c <start_vertical_speed_control_right+0x80>
		if(*pwm_right > 0) {
    3140:	18 16       	cp	r1, r24
    3142:	19 06       	cpc	r1, r25
    3144:	54 f4       	brge	.+20     	; 0x315a <start_vertical_speed_control_right+0x6e>
			k_ff_speed_control_right = INIT_KFF + ((180 - currentAngle)>>2);
    3146:	84 eb       	ldi	r24, 0xB4	; 180
    3148:	90 e0       	ldi	r25, 0x00	; 0
    314a:	84 1b       	sub	r24, r20
    314c:	95 0b       	sbc	r25, r21
    314e:	95 95       	asr	r25
    3150:	87 95       	ror	r24
    3152:	95 95       	asr	r25
    3154:	87 95       	ror	r24
    3156:	49 96       	adiw	r24, 0x19	; 25
    3158:	1c c0       	rjmp	.+56     	; 0x3192 <start_vertical_speed_control_right+0xa6>
		} else {
			k_ff_speed_control_right = INIT_KFF - ((180 - currentAngle)>>2);
    315a:	24 eb       	ldi	r18, 0xB4	; 180
    315c:	30 e0       	ldi	r19, 0x00	; 0
    315e:	24 1b       	sub	r18, r20
    3160:	35 0b       	sbc	r19, r21
    3162:	35 95       	asr	r19
    3164:	27 95       	ror	r18
    3166:	35 95       	asr	r19
    3168:	27 95       	ror	r18
    316a:	0f c0       	rjmp	.+30     	; 0x318a <start_vertical_speed_control_right+0x9e>
    316c:	9a 01       	movw	r18, r20
    316e:	35 95       	asr	r19
    3170:	27 95       	ror	r18
    3172:	35 95       	asr	r19
    3174:	27 95       	ror	r18
		}
	} else {							// pointing up-right
		if(*pwm_right > 0) {
    3176:	18 16       	cp	r1, r24
    3178:	19 06       	cpc	r1, r25
    317a:	3c f4       	brge	.+14     	; 0x318a <start_vertical_speed_control_right+0x9e>
			k_ff_speed_control_right = INIT_KFF + (currentAngle>>2);
    317c:	27 5e       	subi	r18, 0xE7	; 231
    317e:	3f 4f       	sbci	r19, 0xFF	; 255
    3180:	30 93 06 02 	sts	0x0206, r19
    3184:	20 93 05 02 	sts	0x0205, r18
    3188:	08 c0       	rjmp	.+16     	; 0x319a <start_vertical_speed_control_right+0xae>
		} else {
			k_ff_speed_control_right = INIT_KFF - (currentAngle>>2);
    318a:	89 e1       	ldi	r24, 0x19	; 25
    318c:	90 e0       	ldi	r25, 0x00	; 0
    318e:	82 1b       	sub	r24, r18
    3190:	93 0b       	sbc	r25, r19
    3192:	90 93 06 02 	sts	0x0206, r25
    3196:	80 93 05 02 	sts	0x0205, r24
		}
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    319a:	e0 91 8d 05 	lds	r30, 0x058D
    319e:	f0 91 8e 05 	lds	r31, 0x058E
    31a2:	f0 93 67 05 	sts	0x0567, r31
    31a6:	e0 93 66 05 	sts	0x0566, r30
	if(*pwm_right >= 0) {
    31aa:	8d 91       	ld	r24, X+
    31ac:	9c 91       	ld	r25, X
    31ae:	11 97       	sbiw	r26, 0x01	; 1
    31b0:	20 91 11 04 	lds	r18, 0x0411
    31b4:	30 91 12 04 	lds	r19, 0x0412
    31b8:	97 fd       	sbrc	r25, 7
    31ba:	03 c0       	rjmp	.+6      	; 0x31c2 <start_vertical_speed_control_right+0xd6>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    31bc:	82 1b       	sub	r24, r18
    31be:	93 0b       	sbc	r25, r19
    31c0:	02 c0       	rjmp	.+4      	; 0x31c6 <start_vertical_speed_control_right+0xda>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    31c2:	82 0f       	add	r24, r18
    31c4:	93 1f       	adc	r25, r19
    31c6:	90 93 8e 05 	sts	0x058E, r25
    31ca:	80 93 8d 05 	sts	0x058D, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    31ce:	60 91 8d 05 	lds	r22, 0x058D
    31d2:	70 91 8e 05 	lds	r23, 0x058E
    31d6:	80 91 21 04 	lds	r24, 0x0421
    31da:	90 91 22 04 	lds	r25, 0x0422
    31de:	86 0f       	add	r24, r22
    31e0:	97 1f       	adc	r25, r23
    31e2:	90 93 22 04 	sts	0x0422, r25
    31e6:	80 93 21 04 	sts	0x0421, r24

	if(delta_right_speed_sum > I_LIMIT_VERTICAL ) {
    31ea:	26 e0       	ldi	r18, 0x06	; 6
    31ec:	81 34       	cpi	r24, 0x41	; 65
    31ee:	92 07       	cpc	r25, r18
    31f0:	1c f0       	brlt	.+6      	; 0x31f8 <start_vertical_speed_control_right+0x10c>
		delta_right_speed_sum = I_LIMIT_VERTICAL;
    31f2:	80 e4       	ldi	r24, 0x40	; 64
    31f4:	96 e0       	ldi	r25, 0x06	; 6
    31f6:	05 c0       	rjmp	.+10     	; 0x3202 <start_vertical_speed_control_right+0x116>
	}else if(delta_right_speed_sum < -I_LIMIT_VERTICAL) {
    31f8:	80 5c       	subi	r24, 0xC0	; 192
    31fa:	99 4f       	sbci	r25, 0xF9	; 249
    31fc:	34 f4       	brge	.+12     	; 0x320a <start_vertical_speed_control_right+0x11e>
		delta_right_speed_sum = -I_LIMIT_VERTICAL;
    31fe:	80 ec       	ldi	r24, 0xC0	; 192
    3200:	99 ef       	ldi	r25, 0xF9	; 249
    3202:	90 93 22 04 	sts	0x0422, r25
    3206:	80 93 21 04 	sts	0x0421, r24

	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	pwm_right_speed_controller = (signed int)(k_ff_speed_control_right*(*pwm_right)); //(signed int)((*pwm_right) << 3); //<< 5);
	pwm_right_speed_controller += (signed int)(P_VERTICAL * delta_right_speed_current);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_VERTICAL);
	pwm_right_speed_controller += (signed int)(I_VERTICAL*delta_right_speed_sum);
    320a:	80 91 21 04 	lds	r24, 0x0421
    320e:	90 91 22 04 	lds	r25, 0x0422
    3212:	ac 01       	movw	r20, r24
    3214:	44 0f       	add	r20, r20
    3216:	55 1f       	adc	r21, r21
    3218:	48 0f       	add	r20, r24
    321a:	59 1f       	adc	r21, r25
    321c:	cb 01       	movw	r24, r22
    321e:	88 0f       	add	r24, r24
    3220:	99 1f       	adc	r25, r25
    3222:	9b 01       	movw	r18, r22
    3224:	22 0f       	add	r18, r18
    3226:	33 1f       	adc	r19, r19
    3228:	22 0f       	add	r18, r18
    322a:	33 1f       	adc	r19, r19
    322c:	22 0f       	add	r18, r18
    322e:	33 1f       	adc	r19, r19
    3230:	82 0f       	add	r24, r18
    3232:	93 1f       	adc	r25, r19
    3234:	48 0f       	add	r20, r24
    3236:	59 1f       	adc	r21, r25
    3238:	e6 1b       	sub	r30, r22
    323a:	f7 0b       	sbc	r31, r23
    323c:	ee 0f       	add	r30, r30
    323e:	ff 1f       	adc	r31, r31
    3240:	4e 0f       	add	r20, r30
    3242:	5f 1f       	adc	r21, r31
    3244:	2d 91       	ld	r18, X+
    3246:	3c 91       	ld	r19, X
    3248:	11 97       	sbiw	r26, 0x01	; 1
    324a:	80 91 05 02 	lds	r24, 0x0205
    324e:	90 91 06 02 	lds	r25, 0x0206
    3252:	bc 01       	movw	r22, r24
    3254:	26 9f       	mul	r18, r22
    3256:	c0 01       	movw	r24, r0
    3258:	27 9f       	mul	r18, r23
    325a:	90 0d       	add	r25, r0
    325c:	36 9f       	mul	r19, r22
    325e:	90 0d       	add	r25, r0
    3260:	11 24       	eor	r1, r1
    3262:	48 0f       	add	r20, r24
    3264:	59 1f       	adc	r21, r25
    3266:	50 93 1c 04 	sts	0x041C, r21
    326a:	40 93 1b 04 	sts	0x041B, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    326e:	57 ff       	sbrs	r21, 7
    3270:	0f c0       	rjmp	.+30     	; 0x3290 <start_vertical_speed_control_right+0x1a4>
		pwm_right_speed_controller = 0;
    3272:	11 96       	adiw	r26, 0x01	; 1
    3274:	8c 91       	ld	r24, X
    3276:	11 97       	sbiw	r26, 0x01	; 1
    3278:	99 27       	eor	r25, r25
    327a:	87 fd       	sbrc	r24, 7
    327c:	90 95       	com	r25
    327e:	99 0f       	add	r25, r25
    3280:	88 0b       	sbc	r24, r24
    3282:	98 2f       	mov	r25, r24
    3284:	84 23       	and	r24, r20
    3286:	95 23       	and	r25, r21
    3288:	90 93 1c 04 	sts	0x041C, r25
    328c:	80 93 1b 04 	sts	0x041B, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3290:	80 91 1b 04 	lds	r24, 0x041B
    3294:	90 91 1c 04 	lds	r25, 0x041C
    3298:	18 16       	cp	r1, r24
    329a:	19 06       	cpc	r1, r25
    329c:	4c f4       	brge	.+18     	; 0x32b0 <start_vertical_speed_control_right+0x1c4>
    329e:	8d 91       	ld	r24, X+
    32a0:	9c 91       	ld	r25, X
    32a2:	11 97       	sbiw	r26, 0x01	; 1
    32a4:	97 ff       	sbrs	r25, 7
    32a6:	04 c0       	rjmp	.+8      	; 0x32b0 <start_vertical_speed_control_right+0x1c4>
		pwm_right_speed_controller = 0;
    32a8:	10 92 1c 04 	sts	0x041C, r1
    32ac:	10 92 1b 04 	sts	0x041B, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    32b0:	80 91 1b 04 	lds	r24, 0x041B
    32b4:	90 91 1c 04 	lds	r25, 0x041C
    32b8:	81 5c       	subi	r24, 0xC1	; 193
    32ba:	9d 45       	sbci	r25, 0x5D	; 93
    32bc:	34 f0       	brlt	.+12     	; 0x32ca <start_vertical_speed_control_right+0x1de>
    32be:	80 ec       	ldi	r24, 0xC0	; 192
    32c0:	9d e5       	ldi	r25, 0x5D	; 93
    32c2:	90 93 1c 04 	sts	0x041C, r25
    32c6:	80 93 1b 04 	sts	0x041B, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    32ca:	80 91 1b 04 	lds	r24, 0x041B
    32ce:	90 91 1c 04 	lds	r25, 0x041C
    32d2:	80 54       	subi	r24, 0x40	; 64
    32d4:	92 4a       	sbci	r25, 0xA2	; 162
    32d6:	34 f4       	brge	.+12     	; 0x32e4 <start_vertical_speed_control_right+0x1f8>
    32d8:	80 e4       	ldi	r24, 0x40	; 64
    32da:	92 ea       	ldi	r25, 0xA2	; 162
    32dc:	90 93 1c 04 	sts	0x041C, r25
    32e0:	80 93 1b 04 	sts	0x041B, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    32e4:	80 91 1b 04 	lds	r24, 0x041B
    32e8:	90 91 1c 04 	lds	r25, 0x041C
    32ec:	74 e0       	ldi	r23, 0x04	; 4
    32ee:	95 95       	asr	r25
    32f0:	87 95       	ror	r24
    32f2:	7a 95       	dec	r23
    32f4:	e1 f7       	brne	.-8      	; 0x32ee <start_vertical_speed_control_right+0x202>
    32f6:	11 96       	adiw	r26, 0x01	; 1
    32f8:	9c 93       	st	X, r25
    32fa:	8e 93       	st	-X, r24

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    32fc:	81 50       	subi	r24, 0x01	; 1
    32fe:	92 40       	sbci	r25, 0x02	; 2
    3300:	2c f0       	brlt	.+10     	; 0x330c <start_vertical_speed_control_right+0x220>
    3302:	80 e0       	ldi	r24, 0x00	; 0
    3304:	92 e0       	ldi	r25, 0x02	; 2
    3306:	11 96       	adiw	r26, 0x01	; 1
    3308:	9c 93       	st	X, r25
    330a:	8e 93       	st	-X, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    330c:	8d 91       	ld	r24, X+
    330e:	9c 91       	ld	r25, X
    3310:	11 97       	sbiw	r26, 0x01	; 1
    3312:	80 50       	subi	r24, 0x00	; 0
    3314:	9e 4f       	sbci	r25, 0xFE	; 254
    3316:	24 f4       	brge	.+8      	; 0x3320 <start_vertical_speed_control_right+0x234>
    3318:	80 e0       	ldi	r24, 0x00	; 0
    331a:	9e ef       	ldi	r25, 0xFE	; 254
    331c:	8d 93       	st	X+, r24
    331e:	9c 93       	st	X, r25
    3320:	08 95       	ret

00003322 <start_horizontal_speed_control_right>:

}

void start_horizontal_speed_control_right(signed int *pwm_right) {
    3322:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_right==0) {
    3324:	80 81       	ld	r24, Z
    3326:	91 81       	ldd	r25, Z+1	; 0x01
    3328:	89 2b       	or	r24, r25
    332a:	69 f4       	brne	.+26     	; 0x3346 <start_horizontal_speed_control_right+0x24>
		delta_right_speed_sum = 0;		// reset the sum of the error for the I parameter
    332c:	10 92 22 04 	sts	0x0422, r1
    3330:	10 92 21 04 	sts	0x0421, r1
		delta_right_speed_current = 0;
    3334:	10 92 8e 05 	sts	0x058E, r1
    3338:	10 92 8d 05 	sts	0x058D, r1
		delta_right_speed_prev = 0;
    333c:	10 92 67 05 	sts	0x0567, r1
    3340:	10 92 66 05 	sts	0x0566, r1
    3344:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_right_speed_prev = delta_right_speed_current;
    3346:	60 91 8d 05 	lds	r22, 0x058D
    334a:	70 91 8e 05 	lds	r23, 0x058E
    334e:	70 93 67 05 	sts	0x0567, r23
    3352:	60 93 66 05 	sts	0x0566, r22
	if(*pwm_right >= 0) {
    3356:	80 81       	ld	r24, Z
    3358:	91 81       	ldd	r25, Z+1	; 0x01
    335a:	40 91 11 04 	lds	r20, 0x0411
    335e:	50 91 12 04 	lds	r21, 0x0412
    3362:	97 fd       	sbrc	r25, 7
    3364:	03 c0       	rjmp	.+6      	; 0x336c <start_horizontal_speed_control_right+0x4a>
		delta_right_speed_current = (*pwm_right) - last_right_vel;
    3366:	84 1b       	sub	r24, r20
    3368:	95 0b       	sbc	r25, r21
    336a:	02 c0       	rjmp	.+4      	; 0x3370 <start_horizontal_speed_control_right+0x4e>
	} else {
		delta_right_speed_current = (*pwm_right) + last_right_vel;
    336c:	84 0f       	add	r24, r20
    336e:	95 1f       	adc	r25, r21
    3370:	90 93 8e 05 	sts	0x058E, r25
    3374:	80 93 8d 05 	sts	0x058D, r24
	}
	// sum the errors
	delta_right_speed_sum += delta_right_speed_current;
    3378:	20 91 8d 05 	lds	r18, 0x058D
    337c:	30 91 8e 05 	lds	r19, 0x058E
    3380:	80 91 21 04 	lds	r24, 0x0421
    3384:	90 91 22 04 	lds	r25, 0x0422
    3388:	82 0f       	add	r24, r18
    338a:	93 1f       	adc	r25, r19
    338c:	90 93 22 04 	sts	0x0422, r25
    3390:	80 93 21 04 	sts	0x0421, r24

	if(delta_right_speed_sum > I_LIMIT_HORIZONTAL ) {
    3394:	46 e0       	ldi	r20, 0x06	; 6
    3396:	81 34       	cpi	r24, 0x41	; 65
    3398:	94 07       	cpc	r25, r20
    339a:	1c f0       	brlt	.+6      	; 0x33a2 <start_horizontal_speed_control_right+0x80>
		delta_right_speed_sum = I_LIMIT_HORIZONTAL;
    339c:	80 e4       	ldi	r24, 0x40	; 64
    339e:	96 e0       	ldi	r25, 0x06	; 6
    33a0:	05 c0       	rjmp	.+10     	; 0x33ac <start_horizontal_speed_control_right+0x8a>
	}else if(delta_right_speed_sum < -I_LIMIT_HORIZONTAL) {
    33a2:	80 5c       	subi	r24, 0xC0	; 192
    33a4:	99 4f       	sbci	r25, 0xF9	; 249
    33a6:	34 f4       	brge	.+12     	; 0x33b4 <start_horizontal_speed_control_right+0x92>
		delta_right_speed_sum = -I_LIMIT_HORIZONTAL;
    33a8:	80 ec       	ldi	r24, 0xC0	; 192
    33aa:	99 ef       	ldi	r25, 0xF9	; 249
    33ac:	90 93 22 04 	sts	0x0422, r25
    33b0:	80 93 21 04 	sts	0x0421, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_right_speed_controller = (signed int)((*pwm_right) << 3);
	pwm_right_speed_controller += (signed int)(delta_right_speed_current*P_HORIZONTAL);
	pwm_right_speed_controller -= (signed int)((delta_right_speed_current-delta_right_speed_prev)*D_HORIZONTAL);
	pwm_right_speed_controller += (signed int)(delta_right_speed_sum*I_HORIZONTAL);
    33b4:	40 91 21 04 	lds	r20, 0x0421
    33b8:	50 91 22 04 	lds	r21, 0x0422
    33bc:	44 0f       	add	r20, r20
    33be:	55 1f       	adc	r21, r21
    33c0:	89 e1       	ldi	r24, 0x19	; 25
    33c2:	90 e0       	ldi	r25, 0x00	; 0
    33c4:	dc 01       	movw	r26, r24
    33c6:	2a 9f       	mul	r18, r26
    33c8:	c0 01       	movw	r24, r0
    33ca:	2b 9f       	mul	r18, r27
    33cc:	90 0d       	add	r25, r0
    33ce:	3a 9f       	mul	r19, r26
    33d0:	90 0d       	add	r25, r0
    33d2:	11 24       	eor	r1, r1
    33d4:	48 0f       	add	r20, r24
    33d6:	59 1f       	adc	r21, r25
    33d8:	cb 01       	movw	r24, r22
    33da:	82 1b       	sub	r24, r18
    33dc:	93 0b       	sbc	r25, r19
    33de:	9c 01       	movw	r18, r24
    33e0:	88 0f       	add	r24, r24
    33e2:	99 1f       	adc	r25, r25
    33e4:	82 0f       	add	r24, r18
    33e6:	93 1f       	adc	r25, r19
    33e8:	48 0f       	add	r20, r24
    33ea:	59 1f       	adc	r21, r25
    33ec:	80 81       	ld	r24, Z
    33ee:	91 81       	ldd	r25, Z+1	; 0x01
    33f0:	b3 e0       	ldi	r27, 0x03	; 3
    33f2:	88 0f       	add	r24, r24
    33f4:	99 1f       	adc	r25, r25
    33f6:	ba 95       	dec	r27
    33f8:	e1 f7       	brne	.-8      	; 0x33f2 <start_horizontal_speed_control_right+0xd0>
    33fa:	48 0f       	add	r20, r24
    33fc:	59 1f       	adc	r21, r25
    33fe:	50 93 1c 04 	sts	0x041C, r21
    3402:	40 93 1b 04 	sts	0x041B, r20

	// avoid changing motion direction
	if(pwm_right_speed_controller < 0 && *pwm_right >= 0) {	
    3406:	57 ff       	sbrs	r21, 7
    3408:	0d c0       	rjmp	.+26     	; 0x3424 <start_horizontal_speed_control_right+0x102>
		pwm_right_speed_controller = 0;
    340a:	81 81       	ldd	r24, Z+1	; 0x01
    340c:	99 27       	eor	r25, r25
    340e:	87 fd       	sbrc	r24, 7
    3410:	90 95       	com	r25
    3412:	99 0f       	add	r25, r25
    3414:	88 0b       	sbc	r24, r24
    3416:	98 2f       	mov	r25, r24
    3418:	84 23       	and	r24, r20
    341a:	95 23       	and	r25, r21
    341c:	90 93 1c 04 	sts	0x041C, r25
    3420:	80 93 1b 04 	sts	0x041B, r24
	}
	if(pwm_right_speed_controller > 0 && *pwm_right < 0 ) {
    3424:	80 91 1b 04 	lds	r24, 0x041B
    3428:	90 91 1c 04 	lds	r25, 0x041C
    342c:	18 16       	cp	r1, r24
    342e:	19 06       	cpc	r1, r25
    3430:	44 f4       	brge	.+16     	; 0x3442 <start_horizontal_speed_control_right+0x120>
    3432:	80 81       	ld	r24, Z
    3434:	91 81       	ldd	r25, Z+1	; 0x01
    3436:	97 ff       	sbrs	r25, 7
    3438:	04 c0       	rjmp	.+8      	; 0x3442 <start_horizontal_speed_control_right+0x120>
		pwm_right_speed_controller = 0;
    343a:	10 92 1c 04 	sts	0x041C, r1
    343e:	10 92 1b 04 	sts	0x041B, r1
	}

	if (pwm_right_speed_controller>MAX_PWM) pwm_right_speed_controller=MAX_PWM;
    3442:	80 91 1b 04 	lds	r24, 0x041B
    3446:	90 91 1c 04 	lds	r25, 0x041C
    344a:	81 5c       	subi	r24, 0xC1	; 193
    344c:	9d 45       	sbci	r25, 0x5D	; 93
    344e:	34 f0       	brlt	.+12     	; 0x345c <start_horizontal_speed_control_right+0x13a>
    3450:	80 ec       	ldi	r24, 0xC0	; 192
    3452:	9d e5       	ldi	r25, 0x5D	; 93
    3454:	90 93 1c 04 	sts	0x041C, r25
    3458:	80 93 1b 04 	sts	0x041B, r24
	if (pwm_right_speed_controller<-MAX_PWM) pwm_right_speed_controller=-MAX_PWM;
    345c:	80 91 1b 04 	lds	r24, 0x041B
    3460:	90 91 1c 04 	lds	r25, 0x041C
    3464:	80 54       	subi	r24, 0x40	; 64
    3466:	92 4a       	sbci	r25, 0xA2	; 162
    3468:	34 f4       	brge	.+12     	; 0x3476 <start_horizontal_speed_control_right+0x154>
    346a:	80 e4       	ldi	r24, 0x40	; 64
    346c:	92 ea       	ldi	r25, 0xA2	; 162
    346e:	90 93 1c 04 	sts	0x041C, r25
    3472:	80 93 1b 04 	sts	0x041B, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_right = ((signed int)pwm_right_speed_controller)>>4;
    3476:	80 91 1b 04 	lds	r24, 0x041B
    347a:	90 91 1c 04 	lds	r25, 0x041C
    347e:	74 e0       	ldi	r23, 0x04	; 4
    3480:	95 95       	asr	r25
    3482:	87 95       	ror	r24
    3484:	7a 95       	dec	r23
    3486:	e1 f7       	brne	.-8      	; 0x3480 <start_horizontal_speed_control_right+0x15e>
    3488:	91 83       	std	Z+1, r25	; 0x01
    348a:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_right > 0) {
    348c:	18 16       	cp	r1, r24
    348e:	19 06       	cpc	r1, r25
    3490:	14 f4       	brge	.+4      	; 0x3496 <start_horizontal_speed_control_right+0x174>
		*pwm_right += 30;
    3492:	4e 96       	adiw	r24, 0x1e	; 30
    3494:	03 c0       	rjmp	.+6      	; 0x349c <start_horizontal_speed_control_right+0x17a>
	} else if(*pwm_right < 0) {
    3496:	00 97       	sbiw	r24, 0x00	; 0
    3498:	19 f0       	breq	.+6      	; 0x34a0 <start_horizontal_speed_control_right+0x17e>
		*pwm_right -= 30;
    349a:	4e 97       	sbiw	r24, 0x1e	; 30
    349c:	91 83       	std	Z+1, r25	; 0x01
    349e:	80 83       	st	Z, r24
	}

	if (*pwm_right>(MAX_MOTORS_PWM/2)) *pwm_right=(MAX_MOTORS_PWM/2);
    34a0:	80 81       	ld	r24, Z
    34a2:	91 81       	ldd	r25, Z+1	; 0x01
    34a4:	81 50       	subi	r24, 0x01	; 1
    34a6:	92 40       	sbci	r25, 0x02	; 2
    34a8:	24 f0       	brlt	.+8      	; 0x34b2 <start_horizontal_speed_control_right+0x190>
    34aa:	80 e0       	ldi	r24, 0x00	; 0
    34ac:	92 e0       	ldi	r25, 0x02	; 2
    34ae:	91 83       	std	Z+1, r25	; 0x01
    34b0:	80 83       	st	Z, r24
    if (*pwm_right<-(MAX_MOTORS_PWM/2)) *pwm_right=-(MAX_MOTORS_PWM/2);
    34b2:	80 81       	ld	r24, Z
    34b4:	91 81       	ldd	r25, Z+1	; 0x01
    34b6:	80 50       	subi	r24, 0x00	; 0
    34b8:	9e 4f       	sbci	r25, 0xFE	; 254
    34ba:	24 f4       	brge	.+8      	; 0x34c4 <start_horizontal_speed_control_right+0x1a2>
    34bc:	80 e0       	ldi	r24, 0x00	; 0
    34be:	9e ef       	ldi	r25, 0xFE	; 254
    34c0:	91 83       	std	Z+1, r25	; 0x01
    34c2:	80 83       	st	Z, r24
    34c4:	08 95       	ret

000034c6 <start_horizontal_speed_control_left>:

}

void start_horizontal_speed_control_left(signed int *pwm_left) {
    34c6:	fc 01       	movw	r30, r24

	// the input paramter is the current desired speed, expressed in the pwm range (-512..512).

	if(*pwm_left==0) {
    34c8:	80 81       	ld	r24, Z
    34ca:	91 81       	ldd	r25, Z+1	; 0x01
    34cc:	89 2b       	or	r24, r25
    34ce:	69 f4       	brne	.+26     	; 0x34ea <start_horizontal_speed_control_left+0x24>
		delta_left_speed_sum = 0;		// reset the sum of the error for the I parameter
    34d0:	10 92 20 04 	sts	0x0420, r1
    34d4:	10 92 1f 04 	sts	0x041F, r1
		delta_left_speed_current = 0;
    34d8:	10 92 65 05 	sts	0x0565, r1
    34dc:	10 92 64 05 	sts	0x0564, r1
		delta_left_speed_prev = 0;
    34e0:	10 92 7f 05 	sts	0x057F, r1
    34e4:	10 92 7e 05 	sts	0x057E, r1
    34e8:	08 95       	ret
		return;
	}

	// compute the current error between the desired and measured speed
	delta_left_speed_prev = delta_left_speed_current; 
    34ea:	60 91 64 05 	lds	r22, 0x0564
    34ee:	70 91 65 05 	lds	r23, 0x0565
    34f2:	70 93 7f 05 	sts	0x057F, r23
    34f6:	60 93 7e 05 	sts	0x057E, r22
	if(*pwm_left >= 0) {
    34fa:	80 81       	ld	r24, Z
    34fc:	91 81       	ldd	r25, Z+1	; 0x01
    34fe:	40 91 0f 04 	lds	r20, 0x040F
    3502:	50 91 10 04 	lds	r21, 0x0410
    3506:	97 fd       	sbrc	r25, 7
    3508:	03 c0       	rjmp	.+6      	; 0x3510 <start_horizontal_speed_control_left+0x4a>
		delta_left_speed_current = (*pwm_left) - last_left_vel; 
    350a:	84 1b       	sub	r24, r20
    350c:	95 0b       	sbc	r25, r21
    350e:	02 c0       	rjmp	.+4      	; 0x3514 <start_horizontal_speed_control_left+0x4e>
	} else {
		delta_left_speed_current = (*pwm_left) + last_left_vel; 
    3510:	84 0f       	add	r24, r20
    3512:	95 1f       	adc	r25, r21
    3514:	90 93 65 05 	sts	0x0565, r25
    3518:	80 93 64 05 	sts	0x0564, r24
	}
	// sum the errors
	delta_left_speed_sum += delta_left_speed_current;
    351c:	20 91 64 05 	lds	r18, 0x0564
    3520:	30 91 65 05 	lds	r19, 0x0565
    3524:	80 91 1f 04 	lds	r24, 0x041F
    3528:	90 91 20 04 	lds	r25, 0x0420
    352c:	82 0f       	add	r24, r18
    352e:	93 1f       	adc	r25, r19
    3530:	90 93 20 04 	sts	0x0420, r25
    3534:	80 93 1f 04 	sts	0x041F, r24

	if(delta_left_speed_sum > I_LIMIT_HORIZONTAL) {
    3538:	46 e0       	ldi	r20, 0x06	; 6
    353a:	81 34       	cpi	r24, 0x41	; 65
    353c:	94 07       	cpc	r25, r20
    353e:	1c f0       	brlt	.+6      	; 0x3546 <start_horizontal_speed_control_left+0x80>
		delta_left_speed_sum = I_LIMIT_HORIZONTAL;
    3540:	80 e4       	ldi	r24, 0x40	; 64
    3542:	96 e0       	ldi	r25, 0x06	; 6
    3544:	05 c0       	rjmp	.+10     	; 0x3550 <start_horizontal_speed_control_left+0x8a>
	} else if(delta_left_speed_sum < -I_LIMIT_HORIZONTAL) {
    3546:	80 5c       	subi	r24, 0xC0	; 192
    3548:	99 4f       	sbci	r25, 0xF9	; 249
    354a:	34 f4       	brge	.+12     	; 0x3558 <start_horizontal_speed_control_left+0x92>
		delta_left_speed_sum = -I_LIMIT_HORIZONTAL;
    354c:	80 ec       	ldi	r24, 0xC0	; 192
    354e:	99 ef       	ldi	r25, 0xF9	; 249
    3550:	90 93 20 04 	sts	0x0420, r25
    3554:	80 93 1f 04 	sts	0x041F, r24
	// pwm out = feed forward * desired speed + P * current error - D * (current error - previous error) + I * error sum
	// in this case feed forward = 8
	pwm_left_speed_controller = (signed int)((*pwm_left) << 3);
	pwm_left_speed_controller += (signed int)(delta_left_speed_current*P_HORIZONTAL);
	pwm_left_speed_controller -= (signed int)((delta_left_speed_current-delta_left_speed_prev)*D_HORIZONTAL);
	pwm_left_speed_controller += (signed int)(delta_left_speed_sum*I_HORIZONTAL);
    3558:	40 91 1f 04 	lds	r20, 0x041F
    355c:	50 91 20 04 	lds	r21, 0x0420
    3560:	44 0f       	add	r20, r20
    3562:	55 1f       	adc	r21, r21
    3564:	89 e1       	ldi	r24, 0x19	; 25
    3566:	90 e0       	ldi	r25, 0x00	; 0
    3568:	dc 01       	movw	r26, r24
    356a:	2a 9f       	mul	r18, r26
    356c:	c0 01       	movw	r24, r0
    356e:	2b 9f       	mul	r18, r27
    3570:	90 0d       	add	r25, r0
    3572:	3a 9f       	mul	r19, r26
    3574:	90 0d       	add	r25, r0
    3576:	11 24       	eor	r1, r1
    3578:	48 0f       	add	r20, r24
    357a:	59 1f       	adc	r21, r25
    357c:	cb 01       	movw	r24, r22
    357e:	82 1b       	sub	r24, r18
    3580:	93 0b       	sbc	r25, r19
    3582:	9c 01       	movw	r18, r24
    3584:	88 0f       	add	r24, r24
    3586:	99 1f       	adc	r25, r25
    3588:	82 0f       	add	r24, r18
    358a:	93 1f       	adc	r25, r19
    358c:	48 0f       	add	r20, r24
    358e:	59 1f       	adc	r21, r25
    3590:	80 81       	ld	r24, Z
    3592:	91 81       	ldd	r25, Z+1	; 0x01
    3594:	33 e0       	ldi	r19, 0x03	; 3
    3596:	88 0f       	add	r24, r24
    3598:	99 1f       	adc	r25, r25
    359a:	3a 95       	dec	r19
    359c:	e1 f7       	brne	.-8      	; 0x3596 <start_horizontal_speed_control_left+0xd0>
    359e:	48 0f       	add	r20, r24
    35a0:	59 1f       	adc	r21, r25
    35a2:	50 93 1e 04 	sts	0x041E, r21
    35a6:	40 93 1d 04 	sts	0x041D, r20

	// avoid changing motion direction
	if(pwm_left_speed_controller < 0 && *pwm_left >= 0) {
    35aa:	57 ff       	sbrs	r21, 7
    35ac:	0d c0       	rjmp	.+26     	; 0x35c8 <start_horizontal_speed_control_left+0x102>
		pwm_left_speed_controller = 0;
    35ae:	81 81       	ldd	r24, Z+1	; 0x01
    35b0:	99 27       	eor	r25, r25
    35b2:	87 fd       	sbrc	r24, 7
    35b4:	90 95       	com	r25
    35b6:	99 0f       	add	r25, r25
    35b8:	88 0b       	sbc	r24, r24
    35ba:	98 2f       	mov	r25, r24
    35bc:	84 23       	and	r24, r20
    35be:	95 23       	and	r25, r21
    35c0:	90 93 1e 04 	sts	0x041E, r25
    35c4:	80 93 1d 04 	sts	0x041D, r24
	}
	if(pwm_left_speed_controller > 0 && *pwm_left < 0 ) {
    35c8:	80 91 1d 04 	lds	r24, 0x041D
    35cc:	90 91 1e 04 	lds	r25, 0x041E
    35d0:	18 16       	cp	r1, r24
    35d2:	19 06       	cpc	r1, r25
    35d4:	44 f4       	brge	.+16     	; 0x35e6 <start_horizontal_speed_control_left+0x120>
    35d6:	80 81       	ld	r24, Z
    35d8:	91 81       	ldd	r25, Z+1	; 0x01
    35da:	97 ff       	sbrs	r25, 7
    35dc:	04 c0       	rjmp	.+8      	; 0x35e6 <start_horizontal_speed_control_left+0x120>
		pwm_left_speed_controller = 0;
    35de:	10 92 1e 04 	sts	0x041E, r1
    35e2:	10 92 1d 04 	sts	0x041D, r1
	}

	if (pwm_left_speed_controller>MAX_PWM) pwm_left_speed_controller=MAX_PWM;
    35e6:	80 91 1d 04 	lds	r24, 0x041D
    35ea:	90 91 1e 04 	lds	r25, 0x041E
    35ee:	81 5c       	subi	r24, 0xC1	; 193
    35f0:	9d 45       	sbci	r25, 0x5D	; 93
    35f2:	34 f0       	brlt	.+12     	; 0x3600 <start_horizontal_speed_control_left+0x13a>
    35f4:	80 ec       	ldi	r24, 0xC0	; 192
    35f6:	9d e5       	ldi	r25, 0x5D	; 93
    35f8:	90 93 1e 04 	sts	0x041E, r25
    35fc:	80 93 1d 04 	sts	0x041D, r24
	if (pwm_left_speed_controller<-MAX_PWM) pwm_left_speed_controller=-MAX_PWM;
    3600:	80 91 1d 04 	lds	r24, 0x041D
    3604:	90 91 1e 04 	lds	r25, 0x041E
    3608:	80 54       	subi	r24, 0x40	; 64
    360a:	92 4a       	sbci	r25, 0xA2	; 162
    360c:	34 f4       	brge	.+12     	; 0x361a <start_horizontal_speed_control_left+0x154>
    360e:	80 e4       	ldi	r24, 0x40	; 64
    3610:	92 ea       	ldi	r25, 0xA2	; 162
    3612:	90 93 1e 04 	sts	0x041E, r25
    3616:	80 93 1d 04 	sts	0x041D, r24

	// since the pwm_left_speed_controller goes from -24000 to 24000 then the pwm_left 
	// has to be scaled to remain in the range -512..512
	*pwm_left = ((signed int)pwm_left_speed_controller)>>4;
    361a:	80 91 1d 04 	lds	r24, 0x041D
    361e:	90 91 1e 04 	lds	r25, 0x041E
    3622:	b4 e0       	ldi	r27, 0x04	; 4
    3624:	95 95       	asr	r25
    3626:	87 95       	ror	r24
    3628:	ba 95       	dec	r27
    362a:	e1 f7       	brne	.-8      	; 0x3624 <start_horizontal_speed_control_left+0x15e>
    362c:	91 83       	std	Z+1, r25	; 0x01
    362e:	80 83       	st	Z, r24

	// the feed forward is composed by the previous scale factor (x8) and by an offset
	if(*pwm_left > 0) {
    3630:	18 16       	cp	r1, r24
    3632:	19 06       	cpc	r1, r25
    3634:	14 f4       	brge	.+4      	; 0x363a <start_horizontal_speed_control_left+0x174>
		*pwm_left += 30;
    3636:	4e 96       	adiw	r24, 0x1e	; 30
    3638:	03 c0       	rjmp	.+6      	; 0x3640 <start_horizontal_speed_control_left+0x17a>
	} else if(*pwm_left < 0) {
    363a:	00 97       	sbiw	r24, 0x00	; 0
    363c:	19 f0       	breq	.+6      	; 0x3644 <start_horizontal_speed_control_left+0x17e>
		*pwm_left -= 30;
    363e:	4e 97       	sbiw	r24, 0x1e	; 30
    3640:	91 83       	std	Z+1, r25	; 0x01
    3642:	80 83       	st	Z, r24
	}

	if (*pwm_left>(MAX_MOTORS_PWM/2)) *pwm_left=(MAX_MOTORS_PWM/2);
    3644:	80 81       	ld	r24, Z
    3646:	91 81       	ldd	r25, Z+1	; 0x01
    3648:	81 50       	subi	r24, 0x01	; 1
    364a:	92 40       	sbci	r25, 0x02	; 2
    364c:	24 f0       	brlt	.+8      	; 0x3656 <start_horizontal_speed_control_left+0x190>
    364e:	80 e0       	ldi	r24, 0x00	; 0
    3650:	92 e0       	ldi	r25, 0x02	; 2
    3652:	91 83       	std	Z+1, r25	; 0x01
    3654:	80 83       	st	Z, r24
    if (*pwm_left<-(MAX_MOTORS_PWM/2)) *pwm_left=-(MAX_MOTORS_PWM/2);
    3656:	80 81       	ld	r24, Z
    3658:	91 81       	ldd	r25, Z+1	; 0x01
    365a:	80 50       	subi	r24, 0x00	; 0
    365c:	9e 4f       	sbci	r25, 0xFE	; 254
    365e:	24 f4       	brge	.+8      	; 0x3668 <start_horizontal_speed_control_left+0x1a2>
    3660:	80 e0       	ldi	r24, 0x00	; 0
    3662:	9e ef       	ldi	r25, 0xFE	; 254
    3664:	91 83       	std	Z+1, r25	; 0x01
    3666:	80 83       	st	Z, r24
    3668:	08 95       	ret

0000366a <SPI_WAIT>:
#define SPI_SCK PORTB1	// SCK pin (SPI clock)
#define SPI_SS PORTB0	// SS pin (Slave Select)

// wait for an SPI read/write operation to complete
//#define SPI_WAIT()              while ((SPSR & _BV(SPIF)) == 0);
void SPI_WAIT() {
    366a:	20 91 2e 04 	lds	r18, 0x042E
    366e:	80 e0       	ldi	r24, 0x00	; 0
    3670:	90 e0       	ldi	r25, 0x00	; 0
	unsigned int timeout=0;
	while (1) {
		timeout++;
    3672:	01 96       	adiw	r24, 0x01	; 1
		if(timeout>=10000) {
    3674:	37 e2       	ldi	r19, 0x27	; 39
    3676:	80 31       	cpi	r24, 0x10	; 16
    3678:	93 07       	cpc	r25, r19
    367a:	08 f0       	brcs	.+2      	; 0x367e <SPI_WAIT+0x14>
    367c:	21 e0       	ldi	r18, 0x01	; 1
			spiCommError = 1;
		}
	
		if(SPSR & _BV(SPIF)) {
    367e:	0d b4       	in	r0, 0x2d	; 45
    3680:	07 fe       	sbrs	r0, 7
    3682:	f7 cf       	rjmp	.-18     	; 0x3672 <SPI_WAIT+0x8>
    3684:	20 93 2e 04 	sts	0x042E, r18
			return;
		}
	}
}
    3688:	08 95       	ret

0000368a <initSPI>:

void initSPI() {

    SPI_DDR &= ~((1<<SPI_MOSI)|(1<<SPI_MISO)|(1<<SPI_SS)|(1<<SPI_SCK));
    368a:	84 b1       	in	r24, 0x04	; 4
    368c:	80 7f       	andi	r24, 0xF0	; 240
    368e:	84 b9       	out	0x04, r24	; 4
    // Define the following pins as output
    SPI_DDR |= ((1<<SPI_MOSI)|(1<<SPI_SS)|(1<<SPI_SCK));
    3690:	84 b1       	in	r24, 0x04	; 4
    3692:	87 60       	ori	r24, 0x07	; 7
    3694:	84 b9       	out	0x04, r24	; 4

    
    SPCR = ((1<<SPE)|               // SPI Enable
    3696:	80 e5       	ldi	r24, 0x50	; 80
    3698:	8c bd       	out	0x2c, r24	; 44
            (1<<MSTR)|              // 1:Master/ 0:Slave
            (0<<SPR1)|(0<<SPR0)|    // SPI Clock Rate => default 1/4 => 2 MHz
            (0<<CPOL)|              // Clock Polarity (0:SCK low / 1:SCK hi when idle)
            (0<<CPHA));             // Clock Phase (0:leading / 1:trailing edge sampling)

    SPSR |= (1<<SPI2X);              // Double Clock Rate
    369a:	8d b5       	in	r24, 0x2d	; 45
    369c:	81 60       	ori	r24, 0x01	; 1
    369e:	8d bd       	out	0x2d, r24	; 45

}
    36a0:	08 95       	ret

000036a2 <closeSPI>:

void closeSPI() {

	SPCR = 0x00;
    36a2:	1c bc       	out	0x2c, r1	; 44
	SPSR = 0x00;
    36a4:	1d bc       	out	0x2d, r1	; 45
}
    36a6:	08 95       	ret

000036a8 <SPI_ReadWrite_Block>:

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    36a8:	df 92       	push	r13
    36aa:	ef 92       	push	r14
    36ac:	ff 92       	push	r15
    36ae:	0f 93       	push	r16
    36b0:	1f 93       	push	r17
    36b2:	cf 93       	push	r28
    36b4:	df 93       	push	r29
    36b6:	7c 01       	movw	r14, r24
    36b8:	d4 2e       	mov	r13, r20
    36ba:	8b 01       	movw	r16, r22
    36bc:	c0 e0       	ldi	r28, 0x00	; 0
    36be:	d0 e0       	ldi	r29, 0x00	; 0
    36c0:	10 c0       	rjmp	.+32     	; 0x36e2 <SPI_ReadWrite_Block+0x3a>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    36c2:	f7 01       	movw	r30, r14
    36c4:	ec 0f       	add	r30, r28
    36c6:	fd 1f       	adc	r31, r29
    36c8:	80 81       	ld	r24, Z
    36ca:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    36cc:	0e 94 35 1b 	call	0x366a	; 0x366a <SPI_WAIT>
		  if(spiCommError) {
    36d0:	80 91 2e 04 	lds	r24, 0x042E
    36d4:	88 23       	and	r24, r24
    36d6:	39 f4       	brne	.+14     	; 0x36e6 <SPI_ReadWrite_Block+0x3e>
			return;
		  }
          buffer[i] = SPDR;
    36d8:	8e b5       	in	r24, 0x2e	; 46
    36da:	f8 01       	movw	r30, r16
    36dc:	81 93       	st	Z+, r24
    36de:	8f 01       	movw	r16, r30
    36e0:	21 96       	adiw	r28, 0x01	; 1
	SPSR = 0x00;
}

void SPI_ReadWrite_Block(uint8_t* data, uint8_t* buffer, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    36e2:	cd 15       	cp	r28, r13
    36e4:	70 f3       	brcs	.-36     	; 0x36c2 <SPI_ReadWrite_Block+0x1a>
		  if(spiCommError) {
			return;
		  }
          buffer[i] = SPDR;
    }
}
    36e6:	df 91       	pop	r29
    36e8:	cf 91       	pop	r28
    36ea:	1f 91       	pop	r17
    36ec:	0f 91       	pop	r16
    36ee:	ff 90       	pop	r15
    36f0:	ef 90       	pop	r14
    36f2:	df 90       	pop	r13
    36f4:	08 95       	ret

000036f6 <SPI_Write_Block>:

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    36f6:	0f 93       	push	r16
    36f8:	1f 93       	push	r17
    36fa:	cf 93       	push	r28
    36fc:	df 93       	push	r29
    36fe:	06 2f       	mov	r16, r22
    3700:	ec 01       	movw	r28, r24
    3702:	10 e0       	ldi	r17, 0x00	; 0
    3704:	09 c0       	rjmp	.+18     	; 0x3718 <SPI_Write_Block+0x22>
    uint8_t i;
    for (i = 0; i < len; i++) {
          SPDR = data[i];
    3706:	89 91       	ld	r24, Y+
    3708:	8e bd       	out	0x2e, r24	; 46
          SPI_WAIT();
    370a:	0e 94 35 1b 	call	0x366a	; 0x366a <SPI_WAIT>
		  if(spiCommError) {
    370e:	80 91 2e 04 	lds	r24, 0x042E
    3712:	88 23       	and	r24, r24
    3714:	19 f4       	brne	.+6      	; 0x371c <SPI_Write_Block+0x26>
    }
}

void SPI_Write_Block(uint8_t* data, uint8_t len) {
    uint8_t i;
    for (i = 0; i < len; i++) {
    3716:	1f 5f       	subi	r17, 0xFF	; 255
    3718:	10 17       	cp	r17, r16
    371a:	a8 f3       	brcs	.-22     	; 0x3706 <SPI_Write_Block+0x10>
		  if(spiCommError) {
			return;
		  }
    }

}
    371c:	df 91       	pop	r29
    371e:	cf 91       	pop	r28
    3720:	1f 91       	pop	r17
    3722:	0f 91       	pop	r16
    3724:	08 95       	ret

00003726 <SPI_Write_Byte>:

uint8_t SPI_Write_Byte(uint8_t byte) {
    SPDR = byte;
    3726:	8e bd       	out	0x2e, r24	; 46
    SPI_WAIT();
    3728:	0e 94 35 1b 	call	0x366a	; 0x366a <SPI_WAIT>
    return SPDR;
    372c:	8e b5       	in	r24, 0x2e	; 46
}
    372e:	08 95       	ret

00003730 <i2c_close>:

/* I2C clock in Hz */
#define SCL_CLOCK  440000L

void i2c_close() {
	TWBR = 0x00;
    3730:	10 92 b8 00 	sts	0x00B8, r1
	TWCR = 0x00;
    3734:	10 92 bc 00 	sts	0x00BC, r1
}
    3738:	08 95       	ret

0000373a <i2c_init>:
*************************************************************************/
void i2c_init(void)
{
  /* initialize TWI clock: 100 kHz clock, TWPS = 0 => prescaler = 1 */
  
    sbi(PORTD, 0);
    373a:	58 9a       	sbi	0x0b, 0	; 11
    sbi(PORTD, 1);
    373c:	59 9a       	sbi	0x0b, 1	; 11

  TWSR = 0;                         /* no prescaler */
    373e:	10 92 b9 00 	sts	0x00B9, r1
  TWBR = ((F_CPU/SCL_CLOCK)-16)/2;  /* must be > 10 for stable operation */
    3742:	81 e0       	ldi	r24, 0x01	; 1
    3744:	80 93 b8 00 	sts	0x00B8, r24

}/* i2c_init */
    3748:	08 95       	ret

0000374a <i2c_start>:
/*************************************************************************	
  Issues a start condition and sends address and transfer direction.
  return 0 = device accessible, 1= failed to access device
*************************************************************************/
unsigned char i2c_start(unsigned char address)
{
    374a:	98 2f       	mov	r25, r24
    uint8_t   twst;

	// send START condition
	TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    374c:	84 ea       	ldi	r24, 0xA4	; 164
    374e:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3752:	80 91 bc 00 	lds	r24, 0x00BC
    3756:	87 ff       	sbrs	r24, 7
    3758:	fc cf       	rjmp	.-8      	; 0x3752 <i2c_start+0x8>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    375a:	80 91 b9 00 	lds	r24, 0x00B9
    375e:	88 7f       	andi	r24, 0xF8	; 248
	if ( (twst != TW_START) && (twst != TW_REP_START)) {
    3760:	88 30       	cpi	r24, 0x08	; 8
    3762:	21 f0       	breq	.+8      	; 0x376c <i2c_start+0x22>
    3764:	80 31       	cpi	r24, 0x10	; 16
    3766:	11 f0       	breq	.+4      	; 0x376c <i2c_start+0x22>
    3768:	81 e0       	ldi	r24, 0x01	; 1
    376a:	08 95       	ret
		//usartTransmit(twst);
		return 1;
	}

	// send device address
	TWDR = address;
    376c:	90 93 bb 00 	sts	0x00BB, r25
	TWCR = (1<<TWINT) | (1<<TWEN);
    3770:	84 e8       	ldi	r24, 0x84	; 132
    3772:	80 93 bc 00 	sts	0x00BC, r24

	// wail until transmission completed and ACK/NACK has been received
	while(!(TWCR & (1<<TWINT)));
    3776:	80 91 bc 00 	lds	r24, 0x00BC
    377a:	87 ff       	sbrs	r24, 7
    377c:	fc cf       	rjmp	.-8      	; 0x3776 <i2c_start+0x2c>

	// check value of TWI Status Register. Mask prescaler bits.
	twst = TW_STATUS & 0xF8;
    377e:	90 91 b9 00 	lds	r25, 0x00B9
    3782:	98 7f       	andi	r25, 0xF8	; 248
	if ( (twst != TW_MT_SLA_ACK) && (twst != TW_MR_SLA_ACK) ) {
    3784:	98 31       	cpi	r25, 0x18	; 24
    3786:	11 f4       	brne	.+4      	; 0x378c <i2c_start+0x42>
    3788:	80 e0       	ldi	r24, 0x00	; 0
    378a:	08 95       	ret
    378c:	80 e0       	ldi	r24, 0x00	; 0
    378e:	90 34       	cpi	r25, 0x40	; 64
    3790:	09 f0       	breq	.+2      	; 0x3794 <i2c_start+0x4a>
    3792:	81 e0       	ldi	r24, 0x01	; 1
		return 1;
	}

	return 0;

}/* i2c_start */
    3794:	08 95       	ret

00003796 <i2c_start_wait>:
 If device is busy, use ack polling to wait until device is ready
 
 Input:   address and transfer direction of I2C device
*************************************************************************/
void i2c_start_wait(unsigned char address)
{
    3796:	98 2f       	mov	r25, r24


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    3798:	44 ea       	ldi	r20, 0xA4	; 164
    	twst = TW_STATUS & 0xF8;
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    
    	// send device address
    	TWDR = address;
    	TWCR = (1<<TWINT) | (1<<TWEN);
    379a:	34 e8       	ldi	r19, 0x84	; 132
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    379c:	24 e9       	ldi	r18, 0x94	; 148


    while ( 1 )
    {
	    // send START condition
	    TWCR = (1<<TWINT) | (1<<TWSTA) | (1<<TWEN);
    379e:	40 93 bc 00 	sts	0x00BC, r20
    
    	// wait until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    37a2:	80 91 bc 00 	lds	r24, 0x00BC
    37a6:	87 ff       	sbrs	r24, 7
    37a8:	fc cf       	rjmp	.-8      	; 0x37a2 <i2c_start_wait+0xc>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    37aa:	80 91 b9 00 	lds	r24, 0x00B9
    37ae:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst != TW_START) && (twst != TW_REP_START)) continue;
    37b0:	88 30       	cpi	r24, 0x08	; 8
    37b2:	11 f0       	breq	.+4      	; 0x37b8 <i2c_start_wait+0x22>
    37b4:	80 31       	cpi	r24, 0x10	; 16
    37b6:	99 f7       	brne	.-26     	; 0x379e <i2c_start_wait+0x8>
    
    	// send device address
    	TWDR = address;
    37b8:	90 93 bb 00 	sts	0x00BB, r25
    	TWCR = (1<<TWINT) | (1<<TWEN);
    37bc:	30 93 bc 00 	sts	0x00BC, r19
    
    	// wail until transmission completed
    	while(!(TWCR & (1<<TWINT)));
    37c0:	80 91 bc 00 	lds	r24, 0x00BC
    37c4:	87 ff       	sbrs	r24, 7
    37c6:	fc cf       	rjmp	.-8      	; 0x37c0 <i2c_start_wait+0x2a>
    
    	// check value of TWI Status Register. Mask prescaler bits.
    	twst = TW_STATUS & 0xF8;
    37c8:	80 91 b9 00 	lds	r24, 0x00B9
    37cc:	88 7f       	andi	r24, 0xF8	; 248
    	if ( (twst == TW_MT_SLA_NACK )||(twst ==TW_MR_DATA_NACK) ) 
    37ce:	80 32       	cpi	r24, 0x20	; 32
    37d0:	11 f0       	breq	.+4      	; 0x37d6 <i2c_start_wait+0x40>
    37d2:	88 35       	cpi	r24, 0x58	; 88
    37d4:	39 f4       	brne	.+14     	; 0x37e4 <i2c_start_wait+0x4e>
    	{    	    
    	    /* device busy, send stop condition to terminate write operation */
	        TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    37d6:	20 93 bc 00 	sts	0x00BC, r18
	        
	        // wait until stop condition is executed and bus released
	        while(TWCR & (1<<TWSTO));
    37da:	80 91 bc 00 	lds	r24, 0x00BC
    37de:	84 fd       	sbrc	r24, 4
    37e0:	fc cf       	rjmp	.-8      	; 0x37da <i2c_start_wait+0x44>
    37e2:	dd cf       	rjmp	.-70     	; 0x379e <i2c_start_wait+0x8>
    37e4:	08 95       	ret

000037e6 <i2c_rep_start>:
 Return:  0 device accessible
          1 failed to access device
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );
    37e6:	0e 94 a5 1b 	call	0x374a	; 0x374a <i2c_start>

}/* i2c_rep_start */
    37ea:	08 95       	ret

000037ec <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
    37ec:	84 e9       	ldi	r24, 0x94	; 148
    37ee:	80 93 bc 00 	sts	0x00BC, r24
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
    37f2:	80 91 bc 00 	lds	r24, 0x00BC
    37f6:	84 fd       	sbrc	r24, 4
    37f8:	fc cf       	rjmp	.-8      	; 0x37f2 <i2c_stop+0x6>

}/* i2c_stop */
    37fa:	08 95       	ret

000037fc <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
    37fc:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT) | (1<<TWEN);
    3800:	84 e8       	ldi	r24, 0x84	; 132
    3802:	80 93 bc 00 	sts	0x00BC, r24

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
    3806:	80 91 bc 00 	lds	r24, 0x00BC
    380a:	87 ff       	sbrs	r24, 7
    380c:	fc cf       	rjmp	.-8      	; 0x3806 <i2c_write+0xa>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
    380e:	80 91 b9 00 	lds	r24, 0x00B9
    3812:	90 e0       	ldi	r25, 0x00	; 0
    3814:	88 7f       	andi	r24, 0xF8	; 248
    3816:	88 32       	cpi	r24, 0x28	; 40
    3818:	09 f0       	breq	.+2      	; 0x381c <i2c_write+0x20>
    381a:	91 e0       	ldi	r25, 0x01	; 1
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
    381c:	89 2f       	mov	r24, r25
    381e:	08 95       	ret

00003820 <i2c_readAck>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readAck(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWEA);
    3820:	84 ec       	ldi	r24, 0xC4	; 196
    3822:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));    
    3826:	80 91 bc 00 	lds	r24, 0x00BC
    382a:	87 ff       	sbrs	r24, 7
    382c:	fc cf       	rjmp	.-8      	; 0x3826 <i2c_readAck+0x6>

    return TWDR;
    382e:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readAck */
    3832:	08 95       	ret

00003834 <i2c_readNak>:
 
 Return:  byte read from I2C device
*************************************************************************/
unsigned char i2c_readNak(void)
{
	TWCR = (1<<TWINT) | (1<<TWEN);
    3834:	84 e8       	ldi	r24, 0x84	; 132
    3836:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT)));
    383a:	80 91 bc 00 	lds	r24, 0x00BC
    383e:	87 ff       	sbrs	r24, 7
    3840:	fc cf       	rjmp	.-8      	; 0x383a <i2c_readNak+0x6>
	
    return TWDR;
    3842:	80 91 bb 00 	lds	r24, 0x00BB

}/* i2c_readNak */
    3846:	08 95       	ret

00003848 <initUsart0>:
	// @38400 baud: 8000000/16/38400-1 = 12 => 8000000/16/13 = 38461 => 100-(38400/38461*100)=0.15% of error
	// Double speed mode:
	// @57600 baud: 8000000/8/57600-1 = 16 => 8000000/8/17 = 58823 => 100-(57600/58823*100)=2.08% of error	


	UBRR0H = 0;												// set baudrate
    3848:	10 92 c5 00 	sts	0x00C5, r1
	UBRR0L = 16;
    384c:	80 e1       	ldi	r24, 0x10	; 16
    384e:	80 93 c4 00 	sts	0x00C4, r24
	UCSR0A  |= (1 << U2X0);									// enable double speed
    3852:	e0 ec       	ldi	r30, 0xC0	; 192
    3854:	f0 e0       	ldi	r31, 0x00	; 0
    3856:	80 81       	ld	r24, Z
    3858:	82 60       	ori	r24, 0x02	; 2
    385a:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X0);
	UCSR0B |= (1 << TXEN0) | (1 << RXEN0) | (1 << RXCIE0);	// enable uart0 transmitter and receiver; enable rx interrupt for use with aseba
    385c:	e1 ec       	ldi	r30, 0xC1	; 193
    385e:	f0 e0       	ldi	r31, 0x00	; 0
    3860:	80 81       	ld	r24, Z
    3862:	88 69       	ori	r24, 0x98	; 152
    3864:	80 83       	st	Z, r24
	UCSR0C |= (1<<UCSZ01) | (1<<UCSZ00);					// set frame format: 8-bit data, no parity, 1 stop bit
    3866:	e2 ec       	ldi	r30, 0xC2	; 194
    3868:	f0 e0       	ldi	r31, 0x00	; 0
    386a:	80 81       	ld	r24, Z
    386c:	86 60       	ori	r24, 0x06	; 6
    386e:	80 83       	st	Z, r24



}
    3870:	08 95       	ret

00003872 <initUsart1>:

void initUsart1() {

	UBRR1H = 0;												// set baudrate
    3872:	10 92 cd 00 	sts	0x00CD, r1
	UBRR1L = 16;
    3876:	80 e1       	ldi	r24, 0x10	; 16
    3878:	80 93 cc 00 	sts	0x00CC, r24
	UCSR1A  |= (1 << U2X1);									// enable double speed
    387c:	e8 ec       	ldi	r30, 0xC8	; 200
    387e:	f0 e0       	ldi	r31, 0x00	; 0
    3880:	80 81       	ld	r24, Z
    3882:	82 60       	ori	r24, 0x02	; 2
    3884:	80 83       	st	Z, r24
	//UCSR0A &= ~(1 << U2X1);
	UCSR1B |= (1 << TXEN1) | (1 << RXEN1);					// enable uart0 transmitter and receiver
    3886:	e9 ec       	ldi	r30, 0xC9	; 201
    3888:	f0 e0       	ldi	r31, 0x00	; 0
    388a:	80 81       	ld	r24, Z
    388c:	88 61       	ori	r24, 0x18	; 24
    388e:	80 83       	st	Z, r24
	UCSR1C |= (1<<UCSZ11) | (1<<UCSZ10);					// set frame format: 8-bit data, no parity, 1 stop bit
    3890:	ea ec       	ldi	r30, 0xCA	; 202
    3892:	f0 e0       	ldi	r31, 0x00	; 0
    3894:	80 81       	ld	r24, Z
    3896:	86 60       	ori	r24, 0x06	; 6
    3898:	80 83       	st	Z, r24

}
    389a:	08 95       	ret

0000389c <closeUsart>:

void closeUsart() {

	UCSR0A = 0x00;	// clear all usart registers
    389c:	10 92 c0 00 	sts	0x00C0, r1
	UCSR0B = 0x00;
    38a0:	10 92 c1 00 	sts	0x00C1, r1
	UCSR0C = 0x00;
    38a4:	10 92 c2 00 	sts	0x00C2, r1

}
    38a8:	08 95       	ret

000038aa <usart0Transmit>:

void usart0Transmit(unsigned char data, unsigned char isBlocking) {
    38aa:	98 2f       	mov	r25, r24

	while (!(UCSR0A & (1<<UDRE0)));		// wait for empty transmit buffer
    38ac:	80 91 c0 00 	lds	r24, 0x00C0
    38b0:	85 ff       	sbrs	r24, 5
    38b2:	fc cf       	rjmp	.-8      	; 0x38ac <usart0Transmit+0x2>
	UDR0 = data;						// put data into buffer, sends the data
    38b4:	90 93 c6 00 	sts	0x00C6, r25
	if(isBlocking) {
    38b8:	66 23       	and	r22, r22
    38ba:	21 f0       	breq	.+8      	; 0x38c4 <usart0Transmit+0x1a>
		while (!(UCSR0A & (1<<TXC0)));	// wait transmission complete
    38bc:	80 91 c0 00 	lds	r24, 0x00C0
    38c0:	86 ff       	sbrs	r24, 6
    38c2:	fc cf       	rjmp	.-8      	; 0x38bc <usart0Transmit+0x12>
    38c4:	08 95       	ret

000038c6 <usart1Transmit>:
	}
}

void usart1Transmit(unsigned char data, unsigned char isBlocking) {
    38c6:	98 2f       	mov	r25, r24

	while (!(UCSR1A & (1<<UDRE1)));		// wait for empty transmit buffer
    38c8:	80 91 c8 00 	lds	r24, 0x00C8
    38cc:	85 ff       	sbrs	r24, 5
    38ce:	fc cf       	rjmp	.-8      	; 0x38c8 <usart1Transmit+0x2>
	UDR1 = data;						// put data into buffer, sends the data
    38d0:	90 93 ce 00 	sts	0x00CE, r25
	if(isBlocking) {
    38d4:	66 23       	and	r22, r22
    38d6:	21 f0       	breq	.+8      	; 0x38e0 <usart1Transmit+0x1a>
		while (!(UCSR1A & (1<<TXC1)));	// wait transmission complete
    38d8:	80 91 c8 00 	lds	r24, 0x00C8
    38dc:	86 ff       	sbrs	r24, 6
    38de:	fc cf       	rjmp	.-8      	; 0x38d8 <usart1Transmit+0x12>
    38e0:	08 95       	ret

000038e2 <usart0InputBufferEmpty>:

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    38e2:	80 91 c0 00 	lds	r24, 0x00C0
    38e6:	80 95       	com	r24
		return 0;
	} else {
		return 1;
	}

}
    38e8:	88 1f       	adc	r24, r24
    38ea:	88 27       	eor	r24, r24
    38ec:	88 1f       	adc	r24, r24
    38ee:	08 95       	ret

000038f0 <usart0Receive>:

unsigned char usart0Receive() {
    38f0:	20 e0       	ldi	r18, 0x00	; 0
    38f2:	30 e0       	ldi	r19, 0x00	; 0
    38f4:	05 c0       	rjmp	.+10     	; 0x3900 <usart0Receive+0x10>
		if(i>150) {
			/*
			if(UCSR0A & (1<<3)) {	// overflow flag
			}
			*/
			commError = 1;
    38f6:	81 e0       	ldi	r24, 0x01	; 1
    38f8:	80 93 31 04 	sts	0x0431, r24
    38fc:	80 e0       	ldi	r24, 0x00	; 0
    38fe:	08 95       	ret

}

char usart0InputBufferEmpty() {

	if(UCSR0A & (1<<RXC0)) {	// something received
    3900:	80 91 c0 00 	lds	r24, 0x00C0
    3904:	87 ff       	sbrs	r24, 7
    3906:	03 c0       	rjmp	.+6      	; 0x390e <usart0Receive+0x1e>
			commError = 1;
			return 0;				// timeout
		}
	}								// wait for data to be received

	return UDR0;					// get and return received data from buffer
    3908:	80 91 c6 00 	lds	r24, 0x00C6

}
    390c:	08 95       	ret
unsigned char usart0Receive() {

	unsigned int i=0;

	while(usart0InputBufferEmpty()) {
		i++;
    390e:	2f 5f       	subi	r18, 0xFF	; 255
    3910:	3f 4f       	sbci	r19, 0xFF	; 255
		if(i>150) {
    3912:	27 39       	cpi	r18, 0x97	; 151
    3914:	31 05       	cpc	r19, r1
    3916:	a1 f7       	brne	.-24     	; 0x3900 <usart0Receive+0x10>
    3918:	ee cf       	rjmp	.-36     	; 0x38f6 <usart0Receive+0x6>

0000391a <__vector_25>:
	return UDR0;					// get and return received data from buffer

}

// The following usart0 rx isr has to be used with aseba.
ISR(USART0_RX_vect) {
    391a:	1f 92       	push	r1
    391c:	0f 92       	push	r0
    391e:	0f b6       	in	r0, 0x3f	; 63
    3920:	0f 92       	push	r0
    3922:	0b b6       	in	r0, 0x3b	; 59
    3924:	0f 92       	push	r0
    3926:	11 24       	eor	r1, r1
    3928:	2f 93       	push	r18
    392a:	8f 93       	push	r24
    392c:	9f 93       	push	r25
    392e:	ef 93       	push	r30
    3930:	ff 93       	push	r31
	byteCount++;
    3932:	80 91 32 04 	lds	r24, 0x0432
    3936:	90 91 33 04 	lds	r25, 0x0433
    393a:	01 96       	adiw	r24, 0x01	; 1
    393c:	90 93 33 04 	sts	0x0433, r25
    3940:	80 93 32 04 	sts	0x0432, r24
	if(byteCount <= UART_BUFF_SIZE) {
    3944:	81 50       	subi	r24, 0x01	; 1
    3946:	91 40       	sbci	r25, 0x01	; 1
    3948:	60 f4       	brcc	.+24     	; 0x3962 <__vector_25+0x48>
		uartBuff[nextByteIndex] = UDR0;
    394a:	80 91 34 05 	lds	r24, 0x0534
    394e:	90 91 c6 00 	lds	r25, 0x00C6
    3952:	e8 2f       	mov	r30, r24
    3954:	f0 e0       	ldi	r31, 0x00	; 0
    3956:	ec 5c       	subi	r30, 0xCC	; 204
    3958:	fb 4f       	sbci	r31, 0xFB	; 251
    395a:	90 83       	st	Z, r25
		nextByteIndex++;
    395c:	8f 5f       	subi	r24, 0xFF	; 255
    395e:	80 93 34 05 	sts	0x0534, r24
		if(nextByteIndex==UART_BUFF_SIZE) {
			nextByteIndex=0;
		}
	}
}
    3962:	ff 91       	pop	r31
    3964:	ef 91       	pop	r30
    3966:	9f 91       	pop	r25
    3968:	8f 91       	pop	r24
    396a:	2f 91       	pop	r18
    396c:	0f 90       	pop	r0
    396e:	0b be       	out	0x3b, r0	; 59
    3970:	0f 90       	pop	r0
    3972:	0f be       	out	0x3f, r0	; 63
    3974:	0f 90       	pop	r0
    3976:	1f 90       	pop	r1
    3978:	18 95       	reti

0000397a <getSelector>:

#include "utility.h"

unsigned char getSelector() {
   return (SEL0) + 2*(SEL1) + 4*(SEL2) + 8*(SEL3);
    397a:	86 b1       	in	r24, 0x06	; 6
    397c:	46 b1       	in	r20, 0x06	; 6
    397e:	26 b1       	in	r18, 0x06	; 6
    3980:	66 b1       	in	r22, 0x06	; 6
    3982:	30 e0       	ldi	r19, 0x00	; 0
    3984:	28 70       	andi	r18, 0x08	; 8
    3986:	30 70       	andi	r19, 0x00	; 0
    3988:	f3 e0       	ldi	r31, 0x03	; 3
    398a:	35 95       	asr	r19
    398c:	27 95       	ror	r18
    398e:	fa 95       	dec	r31
    3990:	e1 f7       	brne	.-8      	; 0x398a <getSelector+0x10>
    3992:	22 0f       	add	r18, r18
    3994:	33 1f       	adc	r19, r19
    3996:	50 e0       	ldi	r21, 0x00	; 0
    3998:	44 70       	andi	r20, 0x04	; 4
    399a:	50 70       	andi	r21, 0x00	; 0
    399c:	55 95       	asr	r21
    399e:	47 95       	ror	r20
    39a0:	55 95       	asr	r21
    39a2:	47 95       	ror	r20
    39a4:	24 0f       	add	r18, r20
    39a6:	35 1f       	adc	r19, r21
    39a8:	22 0f       	add	r18, r18
    39aa:	33 1f       	adc	r19, r19
    39ac:	70 e0       	ldi	r23, 0x00	; 0
    39ae:	62 70       	andi	r22, 0x02	; 2
    39b0:	70 70       	andi	r23, 0x00	; 0
    39b2:	75 95       	asr	r23
    39b4:	67 95       	ror	r22
    39b6:	26 0f       	add	r18, r22
    39b8:	37 1f       	adc	r19, r23
    39ba:	22 0f       	add	r18, r18
    39bc:	33 1f       	adc	r19, r19
    39be:	81 70       	andi	r24, 0x01	; 1
}
    39c0:	82 0f       	add	r24, r18
    39c2:	08 95       	ret

000039c4 <__vector_15>:

	
}

// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {
    39c4:	1f 92       	push	r1
    39c6:	0f 92       	push	r0
    39c8:	0f b6       	in	r0, 0x3f	; 63
    39ca:	0f 92       	push	r0
    39cc:	11 24       	eor	r1, r1

}
    39ce:	0f 90       	pop	r0
    39d0:	0f be       	out	0x3f, r0	; 63
    39d2:	0f 90       	pop	r0
    39d4:	1f 90       	pop	r1
    39d6:	18 95       	reti

000039d8 <getTime100MicroSec>:
	pwm_left = 0;
	initPeripherals();

}

unsigned long int getTime100MicroSec() {
    39d8:	60 91 56 05 	lds	r22, 0x0556
    39dc:	70 91 57 05 	lds	r23, 0x0557
	return clockTick;
}
    39e0:	80 91 58 05 	lds	r24, 0x0558
    39e4:	90 91 59 05 	lds	r25, 0x0559
    39e8:	08 95       	ret

000039ea <readBatteryLevel>:

void readBatteryLevel() {
	measBattery = 1;
    39ea:	81 e0       	ldi	r24, 0x01	; 1
    39ec:	80 93 e5 03 	sts	0x03E5, r24
}
    39f0:	08 95       	ret

000039f2 <initPeripherals>:
}
    

void initPeripherals(void) {

	cli();			// disable global interrupts (by default it should already be disabled)
    39f2:	f8 94       	cli
	
	// reset all registers touched by arduino in the "init()" functions (wiring.c) not used by the robot
	TCCR0A = 0;
    39f4:	14 bc       	out	0x24, r1	; 36
	TCCR0B = 0;
    39f6:	15 bc       	out	0x25, r1	; 37
	TIMSK0 = 0;
    39f8:	10 92 6e 00 	sts	0x006E, r1
	TCCR5A = 0;
    39fc:	10 92 20 01 	sts	0x0120, r1
	TCCR5B = 0;
    3a00:	10 92 21 01 	sts	0x0121, r1

	rfAddress = eeprom_read_word((uint16_t*)4094);
    3a04:	8e ef       	ldi	r24, 0xFE	; 254
    3a06:	9f e0       	ldi	r25, 0x0F	; 15
    3a08:	0e 94 38 24 	call	0x4870	; 0x4870 <__eerd_word_m2560>
    3a0c:	90 93 2c 04 	sts	0x042C, r25
    3a10:	80 93 2b 04 	sts	0x042B, r24
	currentOsccal = eeprom_read_byte((uint8_t*)4093);
    3a14:	8d ef       	ldi	r24, 0xFD	; 253
    3a16:	9f e0       	ldi	r25, 0x0F	; 15
    3a18:	0e 94 30 24 	call	0x4860	; 0x4860 <__eerd_byte_m2560>
    3a1c:	98 2f       	mov	r25, r24
    3a1e:	80 93 63 05 	sts	0x0563, r24
	if(currentOsccal!=0 && currentOsccal!=255) { // clear memory
    3a22:	81 50       	subi	r24, 0x01	; 1
    3a24:	8e 3f       	cpi	r24, 0xFE	; 254
    3a26:	18 f4       	brcc	.+6      	; 0x3a2e <initPeripherals+0x3c>
		OSCCAL = currentOsccal;
    3a28:	90 93 66 00 	sts	0x0066, r25
    3a2c:	08 c0       	rjmp	.+16     	; 0x3a3e <initPeripherals+0x4c>
	} else {
		currentOsccal = OSCCAL;
    3a2e:	60 91 66 00 	lds	r22, 0x0066
    3a32:	60 93 63 05 	sts	0x0563, r22
		eeprom_write_byte((uint8_t*) 4093, currentOsccal);
    3a36:	8d ef       	ldi	r24, 0xFD	; 253
    3a38:	9f e0       	ldi	r25, 0x0F	; 15
    3a3a:	0e 94 3e 24 	call	0x487c	; 0x487c <__eewr_byte_m2560>
	}
	
	// some code parts change based on hardware revision
	if(rfAddress >= 3201 && rfAddress <= 3203) {
    3a3e:	20 91 2b 04 	lds	r18, 0x042B
    3a42:	30 91 2c 04 	lds	r19, 0x042C
    3a46:	c9 01       	movw	r24, r18
    3a48:	81 58       	subi	r24, 0x81	; 129
    3a4a:	9c 40       	sbci	r25, 0x0C	; 12
    3a4c:	03 97       	sbiw	r24, 0x03	; 3
    3a4e:	10 f4       	brcc	.+4      	; 0x3a54 <initPeripherals+0x62>
		hardwareRevision = HW_REV_3_0;
    3a50:	10 92 5d 05 	sts	0x055D, r1
	}

	if(rfAddress == 3200) {
    3a54:	8c e0       	ldi	r24, 0x0C	; 12
    3a56:	20 38       	cpi	r18, 0x80	; 128
    3a58:	38 07       	cpc	r19, r24
    3a5a:	11 f4       	brne	.+4      	; 0x3a60 <initPeripherals+0x6e>
		hardwareRevision = HW_REV_3_0_1;
    3a5c:	81 e0       	ldi	r24, 0x01	; 1
    3a5e:	04 c0       	rjmp	.+8      	; 0x3a68 <initPeripherals+0x76>
	}

	if(rfAddress > 3203) {
    3a60:	24 58       	subi	r18, 0x84	; 132
    3a62:	3c 40       	sbci	r19, 0x0C	; 12
    3a64:	18 f0       	brcs	.+6      	; 0x3a6c <initPeripherals+0x7a>
		hardwareRevision = HW_REV_3_1;
    3a66:	82 e0       	ldi	r24, 0x02	; 2
    3a68:	80 93 5d 05 	sts	0x055D, r24
	}

	initPortsIO();
    3a6c:	0e 94 9b 12 	call	0x2536	; 0x2536 <initPortsIO>
	initAdc();
    3a70:	0e 94 43 01 	call	0x286	; 0x286 <initAdc>
	initMotors();
    3a74:	0e 94 51 0e 	call	0x1ca2	; 0x1ca2 <initMotors>
	initRGBleds();
    3a78:	0e 94 bd 08 	call	0x117a	; 0x117a <initRGBleds>
	initSPI();
    3a7c:	0e 94 45 1b 	call	0x368a	; 0x368a <initSPI>
	mirf_init();
    3a80:	0e 94 b5 0a 	call	0x156a	; 0x156a <mirf_init>
	if(spiCommError==0) {
    3a84:	80 91 2e 04 	lds	r24, 0x042E
    3a88:	88 23       	and	r24, r24
    3a8a:	29 f4       	brne	.+10     	; 0x3a96 <initPeripherals+0xa4>
		rfFlags |= 1;
    3a8c:	80 91 2d 04 	lds	r24, 0x042D
    3a90:	81 60       	ori	r24, 0x01	; 1
    3a92:	80 93 2d 04 	sts	0x042D, r24
	}
	initUsart0();
    3a96:	0e 94 24 1c 	call	0x3848	; 0x3848 <initUsart0>
	initAccelerometer();
    3a9a:	0e 94 40 16 	call	0x2c80	; 0x2c80 <initAccelerometer>
	init_ir_remote_control();
    3a9e:	0e 94 a7 05 	call	0xb4e	; 0xb4e <init_ir_remote_control>

	sei();			// enable global interrupts
    3aa2:	78 94       	sei

	
}
    3aa4:	08 95       	ret

00003aa6 <sleep>:
// used only for wake-up from sleep
ISR(TIMER2_OVF_vect) {

}

void sleep(unsigned char seconds) {
    3aa6:	cf 93       	push	r28
    3aa8:	df 93       	push	r29

	unsigned int pause = seconds*30;	// the timer2 used to wake-up from sleep is configured to run at 30 Hz
    3aaa:	9e e1       	ldi	r25, 0x1E	; 30
    3aac:	89 9f       	mul	r24, r25
    3aae:	e0 01       	movw	r28, r0
    3ab0:	11 24       	eor	r1, r1

	// disable external interrupt because it uses the timer2 to interpret the tv
	// remote signal and the timer2 must be free in order to be used for wake-up from sleep
	PCICR &= ~(1 << PCIE1);			// disable interrupt from falling edge
    3ab2:	80 91 68 00 	lds	r24, 0x0068
    3ab6:	8d 7f       	andi	r24, 0xFD	; 253
    3ab8:	80 93 68 00 	sts	0x0068, r24
	PCMSK1 &= ~(1 << PCINT15);		
    3abc:	80 91 6c 00 	lds	r24, 0x006C
    3ac0:	8f 77       	andi	r24, 0x7F	; 127
    3ac2:	80 93 6c 00 	sts	0x006C, r24
	PCIFR |= (1 << PCIF1);			// clear interrupt flag
    3ac6:	d9 9a       	sbi	0x1b, 1	; 27

	// disable adc
	ADCSRA = 0x00;					// disable interrupt and turn off adc
    3ac8:	10 92 7a 00 	sts	0x007A, r1
	ADCSRA |= (1 << ADIF);			// clear interrupt flag
    3acc:	80 91 7a 00 	lds	r24, 0x007A
    3ad0:	80 61       	ori	r24, 0x10	; 16
    3ad2:	80 93 7a 00 	sts	0x007A, r24

	// disable motors pwm
	TCCR3A = 0x00;	// turn off timer
    3ad6:	10 92 90 00 	sts	0x0090, r1
	TCCR3B = 0x00;
    3ada:	10 92 91 00 	sts	0x0091, r1
	TIMSK3 = 0x00;	// disable interrupt
    3ade:	10 92 71 00 	sts	0x0071, r1
	TIFR3 |= (1 << OCF3A) | (1 << OCF3B) | (1 << TOV3);	// clear output compares and timer overflow interrupt flags
    3ae2:	88 b3       	in	r24, 0x18	; 24
    3ae4:	87 60       	ori	r24, 0x07	; 7
    3ae6:	88 bb       	out	0x18, r24	; 24
	TCCR4A = 0x00;
    3ae8:	10 92 a0 00 	sts	0x00A0, r1
	TCCR4B = 0x00;
    3aec:	10 92 a1 00 	sts	0x00A1, r1
	TIMSK4 = 0x00;
    3af0:	10 92 72 00 	sts	0x0072, r1
	TIFR4 |= (1 << OCF4A) | (1 << OCF4B) | (1 << TOV4);	// clear output compares and timer overflow interrupt flags
    3af4:	89 b3       	in	r24, 0x19	; 25
    3af6:	87 60       	ori	r24, 0x07	; 7
    3af8:	89 bb       	out	0x19, r24	; 25

	// disable leds pwm
	TCCR1A = 0x00;	// turn off timer
    3afa:	10 92 80 00 	sts	0x0080, r1
	TCCR1B = 0x00;
    3afe:	10 92 81 00 	sts	0x0081, r1

	// close communication channels
	closeUsart();
    3b02:	0e 94 4e 1c 	call	0x389c	; 0x389c <closeUsart>
	closeSPI();
    3b06:	0e 94 51 1b 	call	0x36a2	; 0x36a2 <closeSPI>
	i2c_close();
    3b0a:	0e 94 98 1b 	call	0x3730	; 0x3730 <i2c_close>

	// set port pins
	initPortsIO();
    3b0e:	0e 94 9b 12 	call	0x2536	; 0x2536 <initPortsIO>
	//PORTB &= ~(1 << 4);	// radio CE pin
	//DDRD = 0xFF;
	//PORTD = 0x00;	// I2C and uart pins to 0

	// set extendend standby mode and enable it
	SMCR |= (1 << SM2) | (1 << SM1) | (1 << SM0) | (1 << SE);	// extended standby
    3b12:	83 b7       	in	r24, 0x33	; 51
    3b14:	8f 60       	ori	r24, 0x0F	; 15
    3b16:	83 bf       	out	0x33, r24	; 51

	// set timer2 for wake-up: 
	// source clock = 8 MHz
	// prescaler = 1/1024 => 7812.5 Hz
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
    3b18:	81 e0       	ldi	r24, 0x01	; 1
    3b1a:	80 93 70 00 	sts	0x0070, r24
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
    3b1e:	80 91 b0 00 	lds	r24, 0x00B0
    3b22:	8d 7f       	andi	r24, 0xFD	; 253
    3b24:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler
    3b28:	80 91 b1 00 	lds	r24, 0x00B1
    3b2c:	87 60       	ori	r24, 0x07	; 7
    3b2e:	80 93 b1 00 	sts	0x00B1, r24
    3b32:	02 c0       	rjmp	.+4      	; 0x3b38 <sleep+0x92>

	while(pause > 0) {	
		// enter extended standby mode
		//sleep_cpu();
		__asm__("sleep");
    3b34:	88 95       	sleep
		pause--;
    3b36:	21 97       	sbiw	r28, 0x01	; 1
	// max delay = 7812.5 / 256 = about 30 Hz (33 ms)
	TIMSK2 = 0x01; //(1 << TOIE2);
	TCCR2A &= ~(1 << WGM21); 	// mode 0 => normal mode
	TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);	// 1/1024 prescaler

	while(pause > 0) {	
    3b38:	20 97       	sbiw	r28, 0x00	; 0
    3b3a:	e1 f7       	brne	.-8      	; 0x3b34 <sleep+0x8e>
//		PORTB ^= (1 << 6);
	}

	// disable power mode
	//SMCR &= ~(1 << SE);
	SMCR = 0x00;
    3b3c:	13 be       	out	0x33, r1	; 51

	// disable timer2 and its timer overflow interrupt
	TCCR2B &= ~(1 << CS22) &~(1 << CS21) &~(1 << CS20);	// disable timer2
    3b3e:	80 91 b1 00 	lds	r24, 0x00B1
    3b42:	88 7f       	andi	r24, 0xF8	; 248
    3b44:	80 93 b1 00 	sts	0x00B1, r24
	TIMSK2 = 0;					// disable all interrupt for timer2
    3b48:	10 92 70 00 	sts	0x0070, r1
	TCCR2A |= (1 << WGM21); 	// mode 2 => CTC mode
    3b4c:	80 91 b0 00 	lds	r24, 0x00B0
    3b50:	82 60       	ori	r24, 0x02	; 2
    3b52:	80 93 b0 00 	sts	0x00B0, r24

	pwm_red = 255;
    3b56:	8f ef       	ldi	r24, 0xFF	; 255
    3b58:	80 93 0c 02 	sts	0x020C, r24
	pwm_green = 255;
    3b5c:	80 93 0d 02 	sts	0x020D, r24
	pwm_blue = 255;
    3b60:	80 93 0e 02 	sts	0x020E, r24
	pwm_right = 0;
    3b64:	10 92 14 04 	sts	0x0414, r1
    3b68:	10 92 13 04 	sts	0x0413, r1
	pwm_left = 0;
    3b6c:	10 92 16 04 	sts	0x0416, r1
    3b70:	10 92 15 04 	sts	0x0415, r1
	initPeripherals();
    3b74:	0e 94 f9 1c 	call	0x39f2	; 0x39f2 <initPeripherals>

}
    3b78:	df 91       	pop	r29
    3b7a:	cf 91       	pop	r28
    3b7c:	08 95       	ret

00003b7e <gridEdgeDetected>:
*/

char gridEdgeDetected() {

	// tell whether a gridEdge is detected or not
	if(proximityResult[9] > 600  || proximityResult[10] > 600) {
    3b7e:	80 91 91 03 	lds	r24, 0x0391
    3b82:	90 91 92 03 	lds	r25, 0x0392
    3b86:	89 55       	subi	r24, 0x59	; 89
    3b88:	92 40       	sbci	r25, 0x02	; 2
    3b8a:	44 f4       	brge	.+16     	; 0x3b9c <gridEdgeDetected+0x1e>
    3b8c:	20 e0       	ldi	r18, 0x00	; 0
    3b8e:	80 91 93 03 	lds	r24, 0x0393
    3b92:	90 91 94 03 	lds	r25, 0x0394
    3b96:	89 55       	subi	r24, 0x59	; 89
    3b98:	92 40       	sbci	r25, 0x02	; 2
    3b9a:	0c f0       	brlt	.+2      	; 0x3b9e <gridEdgeDetected+0x20>
    3b9c:	21 e0       	ldi	r18, 0x01	; 1
		return 1; //it sees the white line
	} else {
		return 0;
	}
}
    3b9e:	82 2f       	mov	r24, r18
    3ba0:	08 95       	ret

00003ba2 <moveForwardOne>:


/*move forwared 1 grid step
*/
void moveForwardOne(){
    3ba2:	cf 93       	push	r28
    3ba4:	df 93       	push	r29
    3ba6:	c0 e0       	ldi	r28, 0x00	; 0
    3ba8:	d0 e0       	ldi	r29, 0x00	; 0

//	while(gridEdgeDetected()) {
	for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
			setLeftSpeed(15);
    3baa:	8f e0       	ldi	r24, 0x0F	; 15
    3bac:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <setLeftSpeed>
			setRightSpeed(15);
    3bb0:	8f e0       	ldi	r24, 0x0F	; 15
    3bb2:	0e 94 eb 0e 	call	0x1dd6	; 0x1dd6 <setRightSpeed>
			handleMotorsWithSpeedController();
    3bb6:	0e 94 86 11 	call	0x230c	; 0x230c <handleMotorsWithSpeedController>
/*move forwared 1 grid step
*/
void moveForwardOne(){

//	while(gridEdgeDetected()) {
	for (uint16_t gridMoveCounter = 0; gridMoveCounter < gridMoveCount; gridMoveCounter ++ ){
    3bba:	21 96       	adiw	r28, 0x01	; 1
    3bbc:	80 e8       	ldi	r24, 0x80	; 128
    3bbe:	c8 3e       	cpi	r28, 0xE8	; 232
    3bc0:	d8 07       	cpc	r29, r24
    3bc2:	99 f7       	brne	.-26     	; 0x3baa <moveForwardOne+0x8>
			handleMotorsWithSpeedController();
	}

//	stopWait(1);
	
}
    3bc4:	df 91       	pop	r29
    3bc6:	cf 91       	pop	r28
    3bc8:	08 95       	ret

00003bca <moveForward>:
}


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
    3bca:	0f 93       	push	r16
    3bcc:	1f 93       	push	r17
    3bce:	cf 93       	push	r28
    3bd0:	df 93       	push	r29
    3bd2:	8c 01       	movw	r16, r24
    3bd4:	c0 e0       	ldi	r28, 0x00	; 0
    3bd6:	d0 e0       	ldi	r29, 0x00	; 0
    3bd8:	03 c0       	rjmp	.+6      	; 0x3be0 <moveForward+0x16>
	for (int gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter ++) {
		moveForwardOne();
    3bda:	0e 94 d1 1d 	call	0x3ba2	; 0x3ba2 <moveForwardOne>


/*move forwared x amount grid step
*/
void moveForward(int gridSteps) {
	for (int gridStepCounter = 0; gridStepCounter < gridSteps; gridStepCounter ++) {
    3bde:	21 96       	adiw	r28, 0x01	; 1
    3be0:	c0 17       	cp	r28, r16
    3be2:	d1 07       	cpc	r29, r17
    3be4:	d4 f3       	brlt	.-12     	; 0x3bda <moveForward+0x10>
		moveForwardOne();
	}
}
    3be6:	df 91       	pop	r29
    3be8:	cf 91       	pop	r28
    3bea:	1f 91       	pop	r17
    3bec:	0f 91       	pop	r16
    3bee:	08 95       	ret

00003bf0 <stopWait>:


/*stop where robot is and set motor speed to 0, wait if stop = 1
*/
void stopWait(char stop) {
	if(stop) {
    3bf0:	88 23       	and	r24, r24
    3bf2:	41 f0       	breq	.+16     	; 0x3c04 <stopWait+0x14>
			setLeftSpeed(0);
    3bf4:	80 e0       	ldi	r24, 0x00	; 0
    3bf6:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <setLeftSpeed>
			setRightSpeed(0);
    3bfa:	80 e0       	ldi	r24, 0x00	; 0
    3bfc:	0e 94 eb 0e 	call	0x1dd6	; 0x1dd6 <setRightSpeed>
			handleMotorsWithSpeedController();
    3c00:	0e 94 86 11 	call	0x230c	; 0x230c <handleMotorsWithSpeedController>
    3c04:	08 95       	ret

00003c06 <turn180>:
}

/*
turn 180 degrees and face the direction it came from
*/
void turn180() {
    3c06:	cf 93       	push	r28
    3c08:	df 93       	push	r29
    3c0a:	c0 e0       	ldi	r28, 0x00	; 0
    3c0c:	d0 e0       	ldi	r29, 0x00	; 0
		//stopWait(0); //run
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter < (turn90count*2); turnCounter ++ ){
			setLeftSpeed(10);
    3c0e:	8a e0       	ldi	r24, 0x0A	; 10
    3c10:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <setLeftSpeed>
			setRightSpeed(-10);
    3c14:	86 ef       	ldi	r24, 0xF6	; 246
    3c16:	0e 94 eb 0e 	call	0x1dd6	; 0x1dd6 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3c1a:	0e 94 86 11 	call	0x230c	; 0x230c <handleMotorsWithSpeedController>
*/
void turn180() {
		//stopWait(0); //run
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter < (turn90count*2); turnCounter ++ ){
    3c1e:	21 96       	adiw	r28, 0x01	; 1
    3c20:	86 ed       	ldi	r24, 0xD6	; 214
    3c22:	c8 3d       	cpi	r28, 0xD8	; 216
    3c24:	d8 07       	cpc	r29, r24
    3c26:	99 f7       	brne	.-26     	; 0x3c0e <turn180+0x8>
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}
		

}
    3c28:	df 91       	pop	r29
    3c2a:	cf 91       	pop	r28
    3c2c:	08 95       	ret

00003c2e <turnRight>:

}

/*turns 90 degrees to the right
*/
void turnRight() {
    3c2e:	cf 93       	push	r28
    3c30:	df 93       	push	r29
    3c32:	c0 e0       	ldi	r28, 0x00	; 0
    3c34:	d0 e0       	ldi	r29, 0x00	; 0

		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(10);
    3c36:	8a e0       	ldi	r24, 0x0A	; 10
    3c38:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <setLeftSpeed>
			setRightSpeed(-10);
    3c3c:	86 ef       	ldi	r24, 0xF6	; 246
    3c3e:	0e 94 eb 0e 	call	0x1dd6	; 0x1dd6 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3c42:	0e 94 86 11 	call	0x230c	; 0x230c <handleMotorsWithSpeedController>
/*turns 90 degrees to the right
*/
void turnRight() {

		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    3c46:	21 96       	adiw	r28, 0x01	; 1
    3c48:	8b e6       	ldi	r24, 0x6B	; 107
    3c4a:	cc 36       	cpi	r28, 0x6C	; 108
    3c4c:	d8 07       	cpc	r29, r24
    3c4e:	99 f7       	brne	.-26     	; 0x3c36 <turnRight+0x8>
			setLeftSpeed(10);
			setRightSpeed(-10);
			handleMotorsWithSpeedController();  
		}

}
    3c50:	df 91       	pop	r29
    3c52:	cf 91       	pop	r28
    3c54:	08 95       	ret

00003c56 <turnLeft>:
static uint16_t gridMoveCount = 33000; 


/*turns 90 degrees to the left
*/
void turnLeft() {
    3c56:	cf 93       	push	r28
    3c58:	df 93       	push	r29
    3c5a:	c0 e0       	ldi	r28, 0x00	; 0
    3c5c:	d0 e0       	ldi	r29, 0x00	; 0
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
			setLeftSpeed(-10);
    3c5e:	86 ef       	ldi	r24, 0xF6	; 246
    3c60:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <setLeftSpeed>
			setRightSpeed(10);
    3c64:	8a e0       	ldi	r24, 0x0A	; 10
    3c66:	0e 94 eb 0e 	call	0x1dd6	; 0x1dd6 <setRightSpeed>
			handleMotorsWithSpeedController();  
    3c6a:	0e 94 86 11 	call	0x230c	; 0x230c <handleMotorsWithSpeedController>
/*turns 90 degrees to the left
*/
void turnLeft() {
		
		//spin for 90 degrees
		for (uint16_t turnCounter = 0; turnCounter<turn90count; turnCounter ++ ){
    3c6e:	21 96       	adiw	r28, 0x01	; 1
    3c70:	8b e6       	ldi	r24, 0x6B	; 107
    3c72:	cc 36       	cpi	r28, 0x6C	; 108
    3c74:	d8 07       	cpc	r29, r24
    3c76:	99 f7       	brne	.-26     	; 0x3c5e <turnLeft+0x8>
			setLeftSpeed(-10);
			setRightSpeed(10);
			handleMotorsWithSpeedController();  
		}

}
    3c78:	df 91       	pop	r29
    3c7a:	cf 91       	pop	r28
    3c7c:	08 95       	ret

00003c7e <updateMap>:


void updateMap(){
	for(uint16_t busyWait = 0 ; busyWait <65000; busyWait++){
	}
}
    3c7e:	08 95       	ret

00003c80 <detectObstacle>:
		
	if(proximityResult[6] < 312) {
			leftObstacle = 1;
	}
 
}
    3c80:	08 95       	ret

00003c82 <exploreGrid>:

}


void exploreGrid() {
	moveForward(1);
    3c82:	81 e0       	ldi	r24, 0x01	; 1
    3c84:	90 e0       	ldi	r25, 0x00	; 0
    3c86:	0e 94 e5 1d 	call	0x3bca	; 0x3bca <moveForward>
    3c8a:	04 c0       	rjmp	.+8      	; 0x3c94 <exploreGrid+0x12>
	while(stopped) {

	stopWait(stopped);
    3c8c:	0e 94 f8 1d 	call	0x3bf0	; 0x3bf0 <stopWait>
	updateMap();
	stopped = 0;
    3c90:	10 92 61 05 	sts	0x0561, r1
}


void exploreGrid() {
	moveForward(1);
	while(stopped) {
    3c94:	80 91 61 05 	lds	r24, 0x0561
    3c98:	88 23       	and	r24, r24
    3c9a:	c1 f7       	brne	.-16     	; 0x3c8c <exploreGrid+0xa>
	stopWait(stopped);
	updateMap();
	stopped = 0;
	}

}
    3c9c:	08 95       	ret

00003c9e <mapRoom>:
*/


void mapRoom() {

 turnRight();
    3c9e:	0e 94 17 1e 	call	0x3c2e	; 0x3c2e <turnRight>
 stopped = 1;
    3ca2:	81 e0       	ldi	r24, 0x01	; 1
    3ca4:	80 93 61 05 	sts	0x0561, r24
 exploreGrid();
    3ca8:	0e 94 41 1e 	call	0x3c82	; 0x3c82 <exploreGrid>


}
    3cac:	08 95       	ret

00003cae <__mulsf3>:
    3cae:	a0 e2       	ldi	r26, 0x20	; 32
    3cb0:	b0 e0       	ldi	r27, 0x00	; 0
    3cb2:	ed e5       	ldi	r30, 0x5D	; 93
    3cb4:	fe e1       	ldi	r31, 0x1E	; 30
    3cb6:	0c 94 e5 21 	jmp	0x43ca	; 0x43ca <__prologue_saves__>
    3cba:	69 83       	std	Y+1, r22	; 0x01
    3cbc:	7a 83       	std	Y+2, r23	; 0x02
    3cbe:	8b 83       	std	Y+3, r24	; 0x03
    3cc0:	9c 83       	std	Y+4, r25	; 0x04
    3cc2:	2d 83       	std	Y+5, r18	; 0x05
    3cc4:	3e 83       	std	Y+6, r19	; 0x06
    3cc6:	4f 83       	std	Y+7, r20	; 0x07
    3cc8:	58 87       	std	Y+8, r21	; 0x08
    3cca:	ce 01       	movw	r24, r28
    3ccc:	01 96       	adiw	r24, 0x01	; 1
    3cce:	be 01       	movw	r22, r28
    3cd0:	67 5f       	subi	r22, 0xF7	; 247
    3cd2:	7f 4f       	sbci	r23, 0xFF	; 255
    3cd4:	0e 94 27 21 	call	0x424e	; 0x424e <__unpack_f>
    3cd8:	ce 01       	movw	r24, r28
    3cda:	05 96       	adiw	r24, 0x05	; 5
    3cdc:	be 01       	movw	r22, r28
    3cde:	6f 5e       	subi	r22, 0xEF	; 239
    3ce0:	7f 4f       	sbci	r23, 0xFF	; 255
    3ce2:	0e 94 27 21 	call	0x424e	; 0x424e <__unpack_f>
    3ce6:	99 85       	ldd	r25, Y+9	; 0x09
    3ce8:	92 30       	cpi	r25, 0x02	; 2
    3cea:	88 f0       	brcs	.+34     	; 0x3d0e <__mulsf3+0x60>
    3cec:	89 89       	ldd	r24, Y+17	; 0x11
    3cee:	82 30       	cpi	r24, 0x02	; 2
    3cf0:	c8 f0       	brcs	.+50     	; 0x3d24 <__mulsf3+0x76>
    3cf2:	94 30       	cpi	r25, 0x04	; 4
    3cf4:	19 f4       	brne	.+6      	; 0x3cfc <__mulsf3+0x4e>
    3cf6:	82 30       	cpi	r24, 0x02	; 2
    3cf8:	51 f4       	brne	.+20     	; 0x3d0e <__mulsf3+0x60>
    3cfa:	04 c0       	rjmp	.+8      	; 0x3d04 <__mulsf3+0x56>
    3cfc:	84 30       	cpi	r24, 0x04	; 4
    3cfe:	29 f4       	brne	.+10     	; 0x3d0a <__mulsf3+0x5c>
    3d00:	92 30       	cpi	r25, 0x02	; 2
    3d02:	81 f4       	brne	.+32     	; 0x3d24 <__mulsf3+0x76>
    3d04:	87 e3       	ldi	r24, 0x37	; 55
    3d06:	92 e0       	ldi	r25, 0x02	; 2
    3d08:	c6 c0       	rjmp	.+396    	; 0x3e96 <__mulsf3+0x1e8>
    3d0a:	92 30       	cpi	r25, 0x02	; 2
    3d0c:	49 f4       	brne	.+18     	; 0x3d20 <__mulsf3+0x72>
    3d0e:	20 e0       	ldi	r18, 0x00	; 0
    3d10:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d12:	8a 89       	ldd	r24, Y+18	; 0x12
    3d14:	98 13       	cpse	r25, r24
    3d16:	21 e0       	ldi	r18, 0x01	; 1
    3d18:	2a 87       	std	Y+10, r18	; 0x0a
    3d1a:	ce 01       	movw	r24, r28
    3d1c:	09 96       	adiw	r24, 0x09	; 9
    3d1e:	bb c0       	rjmp	.+374    	; 0x3e96 <__mulsf3+0x1e8>
    3d20:	82 30       	cpi	r24, 0x02	; 2
    3d22:	49 f4       	brne	.+18     	; 0x3d36 <__mulsf3+0x88>
    3d24:	20 e0       	ldi	r18, 0x00	; 0
    3d26:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d28:	8a 89       	ldd	r24, Y+18	; 0x12
    3d2a:	98 13       	cpse	r25, r24
    3d2c:	21 e0       	ldi	r18, 0x01	; 1
    3d2e:	2a 8b       	std	Y+18, r18	; 0x12
    3d30:	ce 01       	movw	r24, r28
    3d32:	41 96       	adiw	r24, 0x11	; 17
    3d34:	b0 c0       	rjmp	.+352    	; 0x3e96 <__mulsf3+0x1e8>
    3d36:	2d 84       	ldd	r2, Y+13	; 0x0d
    3d38:	3e 84       	ldd	r3, Y+14	; 0x0e
    3d3a:	4f 84       	ldd	r4, Y+15	; 0x0f
    3d3c:	58 88       	ldd	r5, Y+16	; 0x10
    3d3e:	6d 88       	ldd	r6, Y+21	; 0x15
    3d40:	7e 88       	ldd	r7, Y+22	; 0x16
    3d42:	8f 88       	ldd	r8, Y+23	; 0x17
    3d44:	98 8c       	ldd	r9, Y+24	; 0x18
    3d46:	ee 24       	eor	r14, r14
    3d48:	ff 24       	eor	r15, r15
    3d4a:	87 01       	movw	r16, r14
    3d4c:	aa 24       	eor	r10, r10
    3d4e:	bb 24       	eor	r11, r11
    3d50:	65 01       	movw	r12, r10
    3d52:	40 e0       	ldi	r20, 0x00	; 0
    3d54:	50 e0       	ldi	r21, 0x00	; 0
    3d56:	60 e0       	ldi	r22, 0x00	; 0
    3d58:	70 e0       	ldi	r23, 0x00	; 0
    3d5a:	e0 e0       	ldi	r30, 0x00	; 0
    3d5c:	f0 e0       	ldi	r31, 0x00	; 0
    3d5e:	c1 01       	movw	r24, r2
    3d60:	81 70       	andi	r24, 0x01	; 1
    3d62:	90 70       	andi	r25, 0x00	; 0
    3d64:	89 2b       	or	r24, r25
    3d66:	e9 f0       	breq	.+58     	; 0x3da2 <__mulsf3+0xf4>
    3d68:	e6 0c       	add	r14, r6
    3d6a:	f7 1c       	adc	r15, r7
    3d6c:	08 1d       	adc	r16, r8
    3d6e:	19 1d       	adc	r17, r9
    3d70:	9a 01       	movw	r18, r20
    3d72:	ab 01       	movw	r20, r22
    3d74:	2a 0d       	add	r18, r10
    3d76:	3b 1d       	adc	r19, r11
    3d78:	4c 1d       	adc	r20, r12
    3d7a:	5d 1d       	adc	r21, r13
    3d7c:	80 e0       	ldi	r24, 0x00	; 0
    3d7e:	90 e0       	ldi	r25, 0x00	; 0
    3d80:	a0 e0       	ldi	r26, 0x00	; 0
    3d82:	b0 e0       	ldi	r27, 0x00	; 0
    3d84:	e6 14       	cp	r14, r6
    3d86:	f7 04       	cpc	r15, r7
    3d88:	08 05       	cpc	r16, r8
    3d8a:	19 05       	cpc	r17, r9
    3d8c:	20 f4       	brcc	.+8      	; 0x3d96 <__mulsf3+0xe8>
    3d8e:	81 e0       	ldi	r24, 0x01	; 1
    3d90:	90 e0       	ldi	r25, 0x00	; 0
    3d92:	a0 e0       	ldi	r26, 0x00	; 0
    3d94:	b0 e0       	ldi	r27, 0x00	; 0
    3d96:	ba 01       	movw	r22, r20
    3d98:	a9 01       	movw	r20, r18
    3d9a:	48 0f       	add	r20, r24
    3d9c:	59 1f       	adc	r21, r25
    3d9e:	6a 1f       	adc	r22, r26
    3da0:	7b 1f       	adc	r23, r27
    3da2:	aa 0c       	add	r10, r10
    3da4:	bb 1c       	adc	r11, r11
    3da6:	cc 1c       	adc	r12, r12
    3da8:	dd 1c       	adc	r13, r13
    3daa:	97 fe       	sbrs	r9, 7
    3dac:	08 c0       	rjmp	.+16     	; 0x3dbe <__mulsf3+0x110>
    3dae:	81 e0       	ldi	r24, 0x01	; 1
    3db0:	90 e0       	ldi	r25, 0x00	; 0
    3db2:	a0 e0       	ldi	r26, 0x00	; 0
    3db4:	b0 e0       	ldi	r27, 0x00	; 0
    3db6:	a8 2a       	or	r10, r24
    3db8:	b9 2a       	or	r11, r25
    3dba:	ca 2a       	or	r12, r26
    3dbc:	db 2a       	or	r13, r27
    3dbe:	31 96       	adiw	r30, 0x01	; 1
    3dc0:	e0 32       	cpi	r30, 0x20	; 32
    3dc2:	f1 05       	cpc	r31, r1
    3dc4:	49 f0       	breq	.+18     	; 0x3dd8 <__mulsf3+0x12a>
    3dc6:	66 0c       	add	r6, r6
    3dc8:	77 1c       	adc	r7, r7
    3dca:	88 1c       	adc	r8, r8
    3dcc:	99 1c       	adc	r9, r9
    3dce:	56 94       	lsr	r5
    3dd0:	47 94       	ror	r4
    3dd2:	37 94       	ror	r3
    3dd4:	27 94       	ror	r2
    3dd6:	c3 cf       	rjmp	.-122    	; 0x3d5e <__mulsf3+0xb0>
    3dd8:	fa 85       	ldd	r31, Y+10	; 0x0a
    3dda:	ea 89       	ldd	r30, Y+18	; 0x12
    3ddc:	2b 89       	ldd	r18, Y+19	; 0x13
    3dde:	3c 89       	ldd	r19, Y+20	; 0x14
    3de0:	8b 85       	ldd	r24, Y+11	; 0x0b
    3de2:	9c 85       	ldd	r25, Y+12	; 0x0c
    3de4:	28 0f       	add	r18, r24
    3de6:	39 1f       	adc	r19, r25
    3de8:	2e 5f       	subi	r18, 0xFE	; 254
    3dea:	3f 4f       	sbci	r19, 0xFF	; 255
    3dec:	17 c0       	rjmp	.+46     	; 0x3e1c <__mulsf3+0x16e>
    3dee:	ca 01       	movw	r24, r20
    3df0:	81 70       	andi	r24, 0x01	; 1
    3df2:	90 70       	andi	r25, 0x00	; 0
    3df4:	89 2b       	or	r24, r25
    3df6:	61 f0       	breq	.+24     	; 0x3e10 <__mulsf3+0x162>
    3df8:	16 95       	lsr	r17
    3dfa:	07 95       	ror	r16
    3dfc:	f7 94       	ror	r15
    3dfe:	e7 94       	ror	r14
    3e00:	80 e0       	ldi	r24, 0x00	; 0
    3e02:	90 e0       	ldi	r25, 0x00	; 0
    3e04:	a0 e0       	ldi	r26, 0x00	; 0
    3e06:	b0 e8       	ldi	r27, 0x80	; 128
    3e08:	e8 2a       	or	r14, r24
    3e0a:	f9 2a       	or	r15, r25
    3e0c:	0a 2b       	or	r16, r26
    3e0e:	1b 2b       	or	r17, r27
    3e10:	76 95       	lsr	r23
    3e12:	67 95       	ror	r22
    3e14:	57 95       	ror	r21
    3e16:	47 95       	ror	r20
    3e18:	2f 5f       	subi	r18, 0xFF	; 255
    3e1a:	3f 4f       	sbci	r19, 0xFF	; 255
    3e1c:	77 fd       	sbrc	r23, 7
    3e1e:	e7 cf       	rjmp	.-50     	; 0x3dee <__mulsf3+0x140>
    3e20:	0c c0       	rjmp	.+24     	; 0x3e3a <__mulsf3+0x18c>
    3e22:	44 0f       	add	r20, r20
    3e24:	55 1f       	adc	r21, r21
    3e26:	66 1f       	adc	r22, r22
    3e28:	77 1f       	adc	r23, r23
    3e2a:	17 fd       	sbrc	r17, 7
    3e2c:	41 60       	ori	r20, 0x01	; 1
    3e2e:	ee 0c       	add	r14, r14
    3e30:	ff 1c       	adc	r15, r15
    3e32:	00 1f       	adc	r16, r16
    3e34:	11 1f       	adc	r17, r17
    3e36:	21 50       	subi	r18, 0x01	; 1
    3e38:	30 40       	sbci	r19, 0x00	; 0
    3e3a:	40 30       	cpi	r20, 0x00	; 0
    3e3c:	90 e0       	ldi	r25, 0x00	; 0
    3e3e:	59 07       	cpc	r21, r25
    3e40:	90 e0       	ldi	r25, 0x00	; 0
    3e42:	69 07       	cpc	r22, r25
    3e44:	90 e4       	ldi	r25, 0x40	; 64
    3e46:	79 07       	cpc	r23, r25
    3e48:	60 f3       	brcs	.-40     	; 0x3e22 <__mulsf3+0x174>
    3e4a:	2b 8f       	std	Y+27, r18	; 0x1b
    3e4c:	3c 8f       	std	Y+28, r19	; 0x1c
    3e4e:	db 01       	movw	r26, r22
    3e50:	ca 01       	movw	r24, r20
    3e52:	8f 77       	andi	r24, 0x7F	; 127
    3e54:	90 70       	andi	r25, 0x00	; 0
    3e56:	a0 70       	andi	r26, 0x00	; 0
    3e58:	b0 70       	andi	r27, 0x00	; 0
    3e5a:	80 34       	cpi	r24, 0x40	; 64
    3e5c:	91 05       	cpc	r25, r1
    3e5e:	a1 05       	cpc	r26, r1
    3e60:	b1 05       	cpc	r27, r1
    3e62:	61 f4       	brne	.+24     	; 0x3e7c <__mulsf3+0x1ce>
    3e64:	47 fd       	sbrc	r20, 7
    3e66:	0a c0       	rjmp	.+20     	; 0x3e7c <__mulsf3+0x1ce>
    3e68:	e1 14       	cp	r14, r1
    3e6a:	f1 04       	cpc	r15, r1
    3e6c:	01 05       	cpc	r16, r1
    3e6e:	11 05       	cpc	r17, r1
    3e70:	29 f0       	breq	.+10     	; 0x3e7c <__mulsf3+0x1ce>
    3e72:	40 5c       	subi	r20, 0xC0	; 192
    3e74:	5f 4f       	sbci	r21, 0xFF	; 255
    3e76:	6f 4f       	sbci	r22, 0xFF	; 255
    3e78:	7f 4f       	sbci	r23, 0xFF	; 255
    3e7a:	40 78       	andi	r20, 0x80	; 128
    3e7c:	1a 8e       	std	Y+26, r1	; 0x1a
    3e7e:	fe 17       	cp	r31, r30
    3e80:	11 f0       	breq	.+4      	; 0x3e86 <__mulsf3+0x1d8>
    3e82:	81 e0       	ldi	r24, 0x01	; 1
    3e84:	8a 8f       	std	Y+26, r24	; 0x1a
    3e86:	4d 8f       	std	Y+29, r20	; 0x1d
    3e88:	5e 8f       	std	Y+30, r21	; 0x1e
    3e8a:	6f 8f       	std	Y+31, r22	; 0x1f
    3e8c:	78 a3       	std	Y+32, r23	; 0x20
    3e8e:	83 e0       	ldi	r24, 0x03	; 3
    3e90:	89 8f       	std	Y+25, r24	; 0x19
    3e92:	ce 01       	movw	r24, r28
    3e94:	49 96       	adiw	r24, 0x19	; 25
    3e96:	0e 94 52 20 	call	0x40a4	; 0x40a4 <__pack_f>
    3e9a:	a0 96       	adiw	r28, 0x20	; 32
    3e9c:	e2 e1       	ldi	r30, 0x12	; 18
    3e9e:	0c 94 01 22 	jmp	0x4402	; 0x4402 <__epilogue_restores__>

00003ea2 <__floatsisf>:
    3ea2:	a8 e0       	ldi	r26, 0x08	; 8
    3ea4:	b0 e0       	ldi	r27, 0x00	; 0
    3ea6:	e7 e5       	ldi	r30, 0x57	; 87
    3ea8:	ff e1       	ldi	r31, 0x1F	; 31
    3eaa:	0c 94 ee 21 	jmp	0x43dc	; 0x43dc <__prologue_saves__+0x12>
    3eae:	9b 01       	movw	r18, r22
    3eb0:	ac 01       	movw	r20, r24
    3eb2:	83 e0       	ldi	r24, 0x03	; 3
    3eb4:	89 83       	std	Y+1, r24	; 0x01
    3eb6:	da 01       	movw	r26, r20
    3eb8:	c9 01       	movw	r24, r18
    3eba:	88 27       	eor	r24, r24
    3ebc:	b7 fd       	sbrc	r27, 7
    3ebe:	83 95       	inc	r24
    3ec0:	99 27       	eor	r25, r25
    3ec2:	aa 27       	eor	r26, r26
    3ec4:	bb 27       	eor	r27, r27
    3ec6:	b8 2e       	mov	r11, r24
    3ec8:	21 15       	cp	r18, r1
    3eca:	31 05       	cpc	r19, r1
    3ecc:	41 05       	cpc	r20, r1
    3ece:	51 05       	cpc	r21, r1
    3ed0:	19 f4       	brne	.+6      	; 0x3ed8 <__floatsisf+0x36>
    3ed2:	82 e0       	ldi	r24, 0x02	; 2
    3ed4:	89 83       	std	Y+1, r24	; 0x01
    3ed6:	3a c0       	rjmp	.+116    	; 0x3f4c <__floatsisf+0xaa>
    3ed8:	88 23       	and	r24, r24
    3eda:	a9 f0       	breq	.+42     	; 0x3f06 <__floatsisf+0x64>
    3edc:	20 30       	cpi	r18, 0x00	; 0
    3ede:	80 e0       	ldi	r24, 0x00	; 0
    3ee0:	38 07       	cpc	r19, r24
    3ee2:	80 e0       	ldi	r24, 0x00	; 0
    3ee4:	48 07       	cpc	r20, r24
    3ee6:	80 e8       	ldi	r24, 0x80	; 128
    3ee8:	58 07       	cpc	r21, r24
    3eea:	29 f4       	brne	.+10     	; 0x3ef6 <__floatsisf+0x54>
    3eec:	60 e0       	ldi	r22, 0x00	; 0
    3eee:	70 e0       	ldi	r23, 0x00	; 0
    3ef0:	80 e0       	ldi	r24, 0x00	; 0
    3ef2:	9f ec       	ldi	r25, 0xCF	; 207
    3ef4:	30 c0       	rjmp	.+96     	; 0x3f56 <__floatsisf+0xb4>
    3ef6:	ee 24       	eor	r14, r14
    3ef8:	ff 24       	eor	r15, r15
    3efa:	87 01       	movw	r16, r14
    3efc:	e2 1a       	sub	r14, r18
    3efe:	f3 0a       	sbc	r15, r19
    3f00:	04 0b       	sbc	r16, r20
    3f02:	15 0b       	sbc	r17, r21
    3f04:	02 c0       	rjmp	.+4      	; 0x3f0a <__floatsisf+0x68>
    3f06:	79 01       	movw	r14, r18
    3f08:	8a 01       	movw	r16, r20
    3f0a:	8e e1       	ldi	r24, 0x1E	; 30
    3f0c:	c8 2e       	mov	r12, r24
    3f0e:	d1 2c       	mov	r13, r1
    3f10:	dc 82       	std	Y+4, r13	; 0x04
    3f12:	cb 82       	std	Y+3, r12	; 0x03
    3f14:	ed 82       	std	Y+5, r14	; 0x05
    3f16:	fe 82       	std	Y+6, r15	; 0x06
    3f18:	0f 83       	std	Y+7, r16	; 0x07
    3f1a:	18 87       	std	Y+8, r17	; 0x08
    3f1c:	c8 01       	movw	r24, r16
    3f1e:	b7 01       	movw	r22, r14
    3f20:	0e 94 03 20 	call	0x4006	; 0x4006 <__clzsi2>
    3f24:	01 97       	sbiw	r24, 0x01	; 1
    3f26:	18 16       	cp	r1, r24
    3f28:	19 06       	cpc	r1, r25
    3f2a:	84 f4       	brge	.+32     	; 0x3f4c <__floatsisf+0xaa>
    3f2c:	08 2e       	mov	r0, r24
    3f2e:	04 c0       	rjmp	.+8      	; 0x3f38 <__floatsisf+0x96>
    3f30:	ee 0c       	add	r14, r14
    3f32:	ff 1c       	adc	r15, r15
    3f34:	00 1f       	adc	r16, r16
    3f36:	11 1f       	adc	r17, r17
    3f38:	0a 94       	dec	r0
    3f3a:	d2 f7       	brpl	.-12     	; 0x3f30 <__floatsisf+0x8e>
    3f3c:	ed 82       	std	Y+5, r14	; 0x05
    3f3e:	fe 82       	std	Y+6, r15	; 0x06
    3f40:	0f 83       	std	Y+7, r16	; 0x07
    3f42:	18 87       	std	Y+8, r17	; 0x08
    3f44:	c8 1a       	sub	r12, r24
    3f46:	d9 0a       	sbc	r13, r25
    3f48:	dc 82       	std	Y+4, r13	; 0x04
    3f4a:	cb 82       	std	Y+3, r12	; 0x03
    3f4c:	ba 82       	std	Y+2, r11	; 0x02
    3f4e:	ce 01       	movw	r24, r28
    3f50:	01 96       	adiw	r24, 0x01	; 1
    3f52:	0e 94 52 20 	call	0x40a4	; 0x40a4 <__pack_f>
    3f56:	28 96       	adiw	r28, 0x08	; 8
    3f58:	e9 e0       	ldi	r30, 0x09	; 9
    3f5a:	0c 94 0a 22 	jmp	0x4414	; 0x4414 <__epilogue_restores__+0x12>

00003f5e <__fixsfsi>:
    3f5e:	ac e0       	ldi	r26, 0x0C	; 12
    3f60:	b0 e0       	ldi	r27, 0x00	; 0
    3f62:	e5 eb       	ldi	r30, 0xB5	; 181
    3f64:	ff e1       	ldi	r31, 0x1F	; 31
    3f66:	0c 94 f5 21 	jmp	0x43ea	; 0x43ea <__prologue_saves__+0x20>
    3f6a:	69 83       	std	Y+1, r22	; 0x01
    3f6c:	7a 83       	std	Y+2, r23	; 0x02
    3f6e:	8b 83       	std	Y+3, r24	; 0x03
    3f70:	9c 83       	std	Y+4, r25	; 0x04
    3f72:	ce 01       	movw	r24, r28
    3f74:	01 96       	adiw	r24, 0x01	; 1
    3f76:	be 01       	movw	r22, r28
    3f78:	6b 5f       	subi	r22, 0xFB	; 251
    3f7a:	7f 4f       	sbci	r23, 0xFF	; 255
    3f7c:	0e 94 27 21 	call	0x424e	; 0x424e <__unpack_f>
    3f80:	8d 81       	ldd	r24, Y+5	; 0x05
    3f82:	82 30       	cpi	r24, 0x02	; 2
    3f84:	61 f1       	breq	.+88     	; 0x3fde <__fixsfsi+0x80>
    3f86:	82 30       	cpi	r24, 0x02	; 2
    3f88:	50 f1       	brcs	.+84     	; 0x3fde <__fixsfsi+0x80>
    3f8a:	84 30       	cpi	r24, 0x04	; 4
    3f8c:	21 f4       	brne	.+8      	; 0x3f96 <__fixsfsi+0x38>
    3f8e:	8e 81       	ldd	r24, Y+6	; 0x06
    3f90:	88 23       	and	r24, r24
    3f92:	51 f1       	breq	.+84     	; 0x3fe8 <__fixsfsi+0x8a>
    3f94:	2e c0       	rjmp	.+92     	; 0x3ff2 <__fixsfsi+0x94>
    3f96:	2f 81       	ldd	r18, Y+7	; 0x07
    3f98:	38 85       	ldd	r19, Y+8	; 0x08
    3f9a:	37 fd       	sbrc	r19, 7
    3f9c:	20 c0       	rjmp	.+64     	; 0x3fde <__fixsfsi+0x80>
    3f9e:	6e 81       	ldd	r22, Y+6	; 0x06
    3fa0:	2f 31       	cpi	r18, 0x1F	; 31
    3fa2:	31 05       	cpc	r19, r1
    3fa4:	1c f0       	brlt	.+6      	; 0x3fac <__fixsfsi+0x4e>
    3fa6:	66 23       	and	r22, r22
    3fa8:	f9 f0       	breq	.+62     	; 0x3fe8 <__fixsfsi+0x8a>
    3faa:	23 c0       	rjmp	.+70     	; 0x3ff2 <__fixsfsi+0x94>
    3fac:	8e e1       	ldi	r24, 0x1E	; 30
    3fae:	90 e0       	ldi	r25, 0x00	; 0
    3fb0:	82 1b       	sub	r24, r18
    3fb2:	93 0b       	sbc	r25, r19
    3fb4:	29 85       	ldd	r18, Y+9	; 0x09
    3fb6:	3a 85       	ldd	r19, Y+10	; 0x0a
    3fb8:	4b 85       	ldd	r20, Y+11	; 0x0b
    3fba:	5c 85       	ldd	r21, Y+12	; 0x0c
    3fbc:	04 c0       	rjmp	.+8      	; 0x3fc6 <__fixsfsi+0x68>
    3fbe:	56 95       	lsr	r21
    3fc0:	47 95       	ror	r20
    3fc2:	37 95       	ror	r19
    3fc4:	27 95       	ror	r18
    3fc6:	8a 95       	dec	r24
    3fc8:	d2 f7       	brpl	.-12     	; 0x3fbe <__fixsfsi+0x60>
    3fca:	66 23       	and	r22, r22
    3fcc:	b1 f0       	breq	.+44     	; 0x3ffa <__fixsfsi+0x9c>
    3fce:	50 95       	com	r21
    3fd0:	40 95       	com	r20
    3fd2:	30 95       	com	r19
    3fd4:	21 95       	neg	r18
    3fd6:	3f 4f       	sbci	r19, 0xFF	; 255
    3fd8:	4f 4f       	sbci	r20, 0xFF	; 255
    3fda:	5f 4f       	sbci	r21, 0xFF	; 255
    3fdc:	0e c0       	rjmp	.+28     	; 0x3ffa <__fixsfsi+0x9c>
    3fde:	20 e0       	ldi	r18, 0x00	; 0
    3fe0:	30 e0       	ldi	r19, 0x00	; 0
    3fe2:	40 e0       	ldi	r20, 0x00	; 0
    3fe4:	50 e0       	ldi	r21, 0x00	; 0
    3fe6:	09 c0       	rjmp	.+18     	; 0x3ffa <__fixsfsi+0x9c>
    3fe8:	2f ef       	ldi	r18, 0xFF	; 255
    3fea:	3f ef       	ldi	r19, 0xFF	; 255
    3fec:	4f ef       	ldi	r20, 0xFF	; 255
    3fee:	5f e7       	ldi	r21, 0x7F	; 127
    3ff0:	04 c0       	rjmp	.+8      	; 0x3ffa <__fixsfsi+0x9c>
    3ff2:	20 e0       	ldi	r18, 0x00	; 0
    3ff4:	30 e0       	ldi	r19, 0x00	; 0
    3ff6:	40 e0       	ldi	r20, 0x00	; 0
    3ff8:	50 e8       	ldi	r21, 0x80	; 128
    3ffa:	b9 01       	movw	r22, r18
    3ffc:	ca 01       	movw	r24, r20
    3ffe:	2c 96       	adiw	r28, 0x0c	; 12
    4000:	e2 e0       	ldi	r30, 0x02	; 2
    4002:	0c 94 11 22 	jmp	0x4422	; 0x4422 <__epilogue_restores__+0x20>

00004006 <__clzsi2>:
    4006:	ef 92       	push	r14
    4008:	ff 92       	push	r15
    400a:	0f 93       	push	r16
    400c:	1f 93       	push	r17
    400e:	7b 01       	movw	r14, r22
    4010:	8c 01       	movw	r16, r24
    4012:	80 e0       	ldi	r24, 0x00	; 0
    4014:	e8 16       	cp	r14, r24
    4016:	80 e0       	ldi	r24, 0x00	; 0
    4018:	f8 06       	cpc	r15, r24
    401a:	81 e0       	ldi	r24, 0x01	; 1
    401c:	08 07       	cpc	r16, r24
    401e:	80 e0       	ldi	r24, 0x00	; 0
    4020:	18 07       	cpc	r17, r24
    4022:	88 f4       	brcc	.+34     	; 0x4046 <__clzsi2+0x40>
    4024:	8f ef       	ldi	r24, 0xFF	; 255
    4026:	e8 16       	cp	r14, r24
    4028:	f1 04       	cpc	r15, r1
    402a:	01 05       	cpc	r16, r1
    402c:	11 05       	cpc	r17, r1
    402e:	31 f0       	breq	.+12     	; 0x403c <__clzsi2+0x36>
    4030:	28 f0       	brcs	.+10     	; 0x403c <__clzsi2+0x36>
    4032:	88 e0       	ldi	r24, 0x08	; 8
    4034:	90 e0       	ldi	r25, 0x00	; 0
    4036:	a0 e0       	ldi	r26, 0x00	; 0
    4038:	b0 e0       	ldi	r27, 0x00	; 0
    403a:	17 c0       	rjmp	.+46     	; 0x406a <__clzsi2+0x64>
    403c:	80 e0       	ldi	r24, 0x00	; 0
    403e:	90 e0       	ldi	r25, 0x00	; 0
    4040:	a0 e0       	ldi	r26, 0x00	; 0
    4042:	b0 e0       	ldi	r27, 0x00	; 0
    4044:	12 c0       	rjmp	.+36     	; 0x406a <__clzsi2+0x64>
    4046:	80 e0       	ldi	r24, 0x00	; 0
    4048:	e8 16       	cp	r14, r24
    404a:	80 e0       	ldi	r24, 0x00	; 0
    404c:	f8 06       	cpc	r15, r24
    404e:	80 e0       	ldi	r24, 0x00	; 0
    4050:	08 07       	cpc	r16, r24
    4052:	81 e0       	ldi	r24, 0x01	; 1
    4054:	18 07       	cpc	r17, r24
    4056:	28 f0       	brcs	.+10     	; 0x4062 <__clzsi2+0x5c>
    4058:	88 e1       	ldi	r24, 0x18	; 24
    405a:	90 e0       	ldi	r25, 0x00	; 0
    405c:	a0 e0       	ldi	r26, 0x00	; 0
    405e:	b0 e0       	ldi	r27, 0x00	; 0
    4060:	04 c0       	rjmp	.+8      	; 0x406a <__clzsi2+0x64>
    4062:	80 e1       	ldi	r24, 0x10	; 16
    4064:	90 e0       	ldi	r25, 0x00	; 0
    4066:	a0 e0       	ldi	r26, 0x00	; 0
    4068:	b0 e0       	ldi	r27, 0x00	; 0
    406a:	20 e2       	ldi	r18, 0x20	; 32
    406c:	30 e0       	ldi	r19, 0x00	; 0
    406e:	40 e0       	ldi	r20, 0x00	; 0
    4070:	50 e0       	ldi	r21, 0x00	; 0
    4072:	28 1b       	sub	r18, r24
    4074:	39 0b       	sbc	r19, r25
    4076:	4a 0b       	sbc	r20, r26
    4078:	5b 0b       	sbc	r21, r27
    407a:	04 c0       	rjmp	.+8      	; 0x4084 <__clzsi2+0x7e>
    407c:	16 95       	lsr	r17
    407e:	07 95       	ror	r16
    4080:	f7 94       	ror	r15
    4082:	e7 94       	ror	r14
    4084:	8a 95       	dec	r24
    4086:	d2 f7       	brpl	.-12     	; 0x407c <__clzsi2+0x76>
    4088:	f7 01       	movw	r30, r14
    408a:	e1 5c       	subi	r30, 0xC1	; 193
    408c:	fd 4f       	sbci	r31, 0xFD	; 253
    408e:	80 81       	ld	r24, Z
    4090:	28 1b       	sub	r18, r24
    4092:	31 09       	sbc	r19, r1
    4094:	41 09       	sbc	r20, r1
    4096:	51 09       	sbc	r21, r1
    4098:	c9 01       	movw	r24, r18
    409a:	1f 91       	pop	r17
    409c:	0f 91       	pop	r16
    409e:	ff 90       	pop	r15
    40a0:	ef 90       	pop	r14
    40a2:	08 95       	ret

000040a4 <__pack_f>:
    40a4:	df 92       	push	r13
    40a6:	ef 92       	push	r14
    40a8:	ff 92       	push	r15
    40aa:	0f 93       	push	r16
    40ac:	1f 93       	push	r17
    40ae:	fc 01       	movw	r30, r24
    40b0:	e4 80       	ldd	r14, Z+4	; 0x04
    40b2:	f5 80       	ldd	r15, Z+5	; 0x05
    40b4:	06 81       	ldd	r16, Z+6	; 0x06
    40b6:	17 81       	ldd	r17, Z+7	; 0x07
    40b8:	d1 80       	ldd	r13, Z+1	; 0x01
    40ba:	80 81       	ld	r24, Z
    40bc:	82 30       	cpi	r24, 0x02	; 2
    40be:	48 f4       	brcc	.+18     	; 0x40d2 <__pack_f+0x2e>
    40c0:	80 e0       	ldi	r24, 0x00	; 0
    40c2:	90 e0       	ldi	r25, 0x00	; 0
    40c4:	a0 e1       	ldi	r26, 0x10	; 16
    40c6:	b0 e0       	ldi	r27, 0x00	; 0
    40c8:	e8 2a       	or	r14, r24
    40ca:	f9 2a       	or	r15, r25
    40cc:	0a 2b       	or	r16, r26
    40ce:	1b 2b       	or	r17, r27
    40d0:	a5 c0       	rjmp	.+330    	; 0x421c <__pack_f+0x178>
    40d2:	84 30       	cpi	r24, 0x04	; 4
    40d4:	09 f4       	brne	.+2      	; 0x40d8 <__pack_f+0x34>
    40d6:	9f c0       	rjmp	.+318    	; 0x4216 <__pack_f+0x172>
    40d8:	82 30       	cpi	r24, 0x02	; 2
    40da:	21 f4       	brne	.+8      	; 0x40e4 <__pack_f+0x40>
    40dc:	ee 24       	eor	r14, r14
    40de:	ff 24       	eor	r15, r15
    40e0:	87 01       	movw	r16, r14
    40e2:	05 c0       	rjmp	.+10     	; 0x40ee <__pack_f+0x4a>
    40e4:	e1 14       	cp	r14, r1
    40e6:	f1 04       	cpc	r15, r1
    40e8:	01 05       	cpc	r16, r1
    40ea:	11 05       	cpc	r17, r1
    40ec:	19 f4       	brne	.+6      	; 0x40f4 <__pack_f+0x50>
    40ee:	e0 e0       	ldi	r30, 0x00	; 0
    40f0:	f0 e0       	ldi	r31, 0x00	; 0
    40f2:	96 c0       	rjmp	.+300    	; 0x4220 <__pack_f+0x17c>
    40f4:	62 81       	ldd	r22, Z+2	; 0x02
    40f6:	73 81       	ldd	r23, Z+3	; 0x03
    40f8:	9f ef       	ldi	r25, 0xFF	; 255
    40fa:	62 38       	cpi	r22, 0x82	; 130
    40fc:	79 07       	cpc	r23, r25
    40fe:	0c f0       	brlt	.+2      	; 0x4102 <__pack_f+0x5e>
    4100:	5b c0       	rjmp	.+182    	; 0x41b8 <__pack_f+0x114>
    4102:	22 e8       	ldi	r18, 0x82	; 130
    4104:	3f ef       	ldi	r19, 0xFF	; 255
    4106:	26 1b       	sub	r18, r22
    4108:	37 0b       	sbc	r19, r23
    410a:	2a 31       	cpi	r18, 0x1A	; 26
    410c:	31 05       	cpc	r19, r1
    410e:	2c f0       	brlt	.+10     	; 0x411a <__pack_f+0x76>
    4110:	20 e0       	ldi	r18, 0x00	; 0
    4112:	30 e0       	ldi	r19, 0x00	; 0
    4114:	40 e0       	ldi	r20, 0x00	; 0
    4116:	50 e0       	ldi	r21, 0x00	; 0
    4118:	2a c0       	rjmp	.+84     	; 0x416e <__pack_f+0xca>
    411a:	b8 01       	movw	r22, r16
    411c:	a7 01       	movw	r20, r14
    411e:	02 2e       	mov	r0, r18
    4120:	04 c0       	rjmp	.+8      	; 0x412a <__pack_f+0x86>
    4122:	76 95       	lsr	r23
    4124:	67 95       	ror	r22
    4126:	57 95       	ror	r21
    4128:	47 95       	ror	r20
    412a:	0a 94       	dec	r0
    412c:	d2 f7       	brpl	.-12     	; 0x4122 <__pack_f+0x7e>
    412e:	81 e0       	ldi	r24, 0x01	; 1
    4130:	90 e0       	ldi	r25, 0x00	; 0
    4132:	a0 e0       	ldi	r26, 0x00	; 0
    4134:	b0 e0       	ldi	r27, 0x00	; 0
    4136:	04 c0       	rjmp	.+8      	; 0x4140 <__pack_f+0x9c>
    4138:	88 0f       	add	r24, r24
    413a:	99 1f       	adc	r25, r25
    413c:	aa 1f       	adc	r26, r26
    413e:	bb 1f       	adc	r27, r27
    4140:	2a 95       	dec	r18
    4142:	d2 f7       	brpl	.-12     	; 0x4138 <__pack_f+0x94>
    4144:	01 97       	sbiw	r24, 0x01	; 1
    4146:	a1 09       	sbc	r26, r1
    4148:	b1 09       	sbc	r27, r1
    414a:	8e 21       	and	r24, r14
    414c:	9f 21       	and	r25, r15
    414e:	a0 23       	and	r26, r16
    4150:	b1 23       	and	r27, r17
    4152:	00 97       	sbiw	r24, 0x00	; 0
    4154:	a1 05       	cpc	r26, r1
    4156:	b1 05       	cpc	r27, r1
    4158:	21 f0       	breq	.+8      	; 0x4162 <__pack_f+0xbe>
    415a:	81 e0       	ldi	r24, 0x01	; 1
    415c:	90 e0       	ldi	r25, 0x00	; 0
    415e:	a0 e0       	ldi	r26, 0x00	; 0
    4160:	b0 e0       	ldi	r27, 0x00	; 0
    4162:	9a 01       	movw	r18, r20
    4164:	ab 01       	movw	r20, r22
    4166:	28 2b       	or	r18, r24
    4168:	39 2b       	or	r19, r25
    416a:	4a 2b       	or	r20, r26
    416c:	5b 2b       	or	r21, r27
    416e:	da 01       	movw	r26, r20
    4170:	c9 01       	movw	r24, r18
    4172:	8f 77       	andi	r24, 0x7F	; 127
    4174:	90 70       	andi	r25, 0x00	; 0
    4176:	a0 70       	andi	r26, 0x00	; 0
    4178:	b0 70       	andi	r27, 0x00	; 0
    417a:	80 34       	cpi	r24, 0x40	; 64
    417c:	91 05       	cpc	r25, r1
    417e:	a1 05       	cpc	r26, r1
    4180:	b1 05       	cpc	r27, r1
    4182:	39 f4       	brne	.+14     	; 0x4192 <__pack_f+0xee>
    4184:	27 ff       	sbrs	r18, 7
    4186:	09 c0       	rjmp	.+18     	; 0x419a <__pack_f+0xf6>
    4188:	20 5c       	subi	r18, 0xC0	; 192
    418a:	3f 4f       	sbci	r19, 0xFF	; 255
    418c:	4f 4f       	sbci	r20, 0xFF	; 255
    418e:	5f 4f       	sbci	r21, 0xFF	; 255
    4190:	04 c0       	rjmp	.+8      	; 0x419a <__pack_f+0xf6>
    4192:	21 5c       	subi	r18, 0xC1	; 193
    4194:	3f 4f       	sbci	r19, 0xFF	; 255
    4196:	4f 4f       	sbci	r20, 0xFF	; 255
    4198:	5f 4f       	sbci	r21, 0xFF	; 255
    419a:	e0 e0       	ldi	r30, 0x00	; 0
    419c:	f0 e0       	ldi	r31, 0x00	; 0
    419e:	20 30       	cpi	r18, 0x00	; 0
    41a0:	a0 e0       	ldi	r26, 0x00	; 0
    41a2:	3a 07       	cpc	r19, r26
    41a4:	a0 e0       	ldi	r26, 0x00	; 0
    41a6:	4a 07       	cpc	r20, r26
    41a8:	a0 e4       	ldi	r26, 0x40	; 64
    41aa:	5a 07       	cpc	r21, r26
    41ac:	10 f0       	brcs	.+4      	; 0x41b2 <__pack_f+0x10e>
    41ae:	e1 e0       	ldi	r30, 0x01	; 1
    41b0:	f0 e0       	ldi	r31, 0x00	; 0
    41b2:	79 01       	movw	r14, r18
    41b4:	8a 01       	movw	r16, r20
    41b6:	27 c0       	rjmp	.+78     	; 0x4206 <__pack_f+0x162>
    41b8:	60 38       	cpi	r22, 0x80	; 128
    41ba:	71 05       	cpc	r23, r1
    41bc:	64 f5       	brge	.+88     	; 0x4216 <__pack_f+0x172>
    41be:	fb 01       	movw	r30, r22
    41c0:	e1 58       	subi	r30, 0x81	; 129
    41c2:	ff 4f       	sbci	r31, 0xFF	; 255
    41c4:	d8 01       	movw	r26, r16
    41c6:	c7 01       	movw	r24, r14
    41c8:	8f 77       	andi	r24, 0x7F	; 127
    41ca:	90 70       	andi	r25, 0x00	; 0
    41cc:	a0 70       	andi	r26, 0x00	; 0
    41ce:	b0 70       	andi	r27, 0x00	; 0
    41d0:	80 34       	cpi	r24, 0x40	; 64
    41d2:	91 05       	cpc	r25, r1
    41d4:	a1 05       	cpc	r26, r1
    41d6:	b1 05       	cpc	r27, r1
    41d8:	39 f4       	brne	.+14     	; 0x41e8 <__pack_f+0x144>
    41da:	e7 fe       	sbrs	r14, 7
    41dc:	0d c0       	rjmp	.+26     	; 0x41f8 <__pack_f+0x154>
    41de:	80 e4       	ldi	r24, 0x40	; 64
    41e0:	90 e0       	ldi	r25, 0x00	; 0
    41e2:	a0 e0       	ldi	r26, 0x00	; 0
    41e4:	b0 e0       	ldi	r27, 0x00	; 0
    41e6:	04 c0       	rjmp	.+8      	; 0x41f0 <__pack_f+0x14c>
    41e8:	8f e3       	ldi	r24, 0x3F	; 63
    41ea:	90 e0       	ldi	r25, 0x00	; 0
    41ec:	a0 e0       	ldi	r26, 0x00	; 0
    41ee:	b0 e0       	ldi	r27, 0x00	; 0
    41f0:	e8 0e       	add	r14, r24
    41f2:	f9 1e       	adc	r15, r25
    41f4:	0a 1f       	adc	r16, r26
    41f6:	1b 1f       	adc	r17, r27
    41f8:	17 ff       	sbrs	r17, 7
    41fa:	05 c0       	rjmp	.+10     	; 0x4206 <__pack_f+0x162>
    41fc:	16 95       	lsr	r17
    41fe:	07 95       	ror	r16
    4200:	f7 94       	ror	r15
    4202:	e7 94       	ror	r14
    4204:	31 96       	adiw	r30, 0x01	; 1
    4206:	87 e0       	ldi	r24, 0x07	; 7
    4208:	16 95       	lsr	r17
    420a:	07 95       	ror	r16
    420c:	f7 94       	ror	r15
    420e:	e7 94       	ror	r14
    4210:	8a 95       	dec	r24
    4212:	d1 f7       	brne	.-12     	; 0x4208 <__pack_f+0x164>
    4214:	05 c0       	rjmp	.+10     	; 0x4220 <__pack_f+0x17c>
    4216:	ee 24       	eor	r14, r14
    4218:	ff 24       	eor	r15, r15
    421a:	87 01       	movw	r16, r14
    421c:	ef ef       	ldi	r30, 0xFF	; 255
    421e:	f0 e0       	ldi	r31, 0x00	; 0
    4220:	6e 2f       	mov	r22, r30
    4222:	67 95       	ror	r22
    4224:	66 27       	eor	r22, r22
    4226:	67 95       	ror	r22
    4228:	90 2f       	mov	r25, r16
    422a:	9f 77       	andi	r25, 0x7F	; 127
    422c:	d7 94       	ror	r13
    422e:	dd 24       	eor	r13, r13
    4230:	d7 94       	ror	r13
    4232:	8e 2f       	mov	r24, r30
    4234:	86 95       	lsr	r24
    4236:	49 2f       	mov	r20, r25
    4238:	46 2b       	or	r20, r22
    423a:	58 2f       	mov	r21, r24
    423c:	5d 29       	or	r21, r13
    423e:	b7 01       	movw	r22, r14
    4240:	ca 01       	movw	r24, r20
    4242:	1f 91       	pop	r17
    4244:	0f 91       	pop	r16
    4246:	ff 90       	pop	r15
    4248:	ef 90       	pop	r14
    424a:	df 90       	pop	r13
    424c:	08 95       	ret

0000424e <__unpack_f>:
    424e:	fc 01       	movw	r30, r24
    4250:	db 01       	movw	r26, r22
    4252:	40 81       	ld	r20, Z
    4254:	51 81       	ldd	r21, Z+1	; 0x01
    4256:	22 81       	ldd	r18, Z+2	; 0x02
    4258:	62 2f       	mov	r22, r18
    425a:	6f 77       	andi	r22, 0x7F	; 127
    425c:	70 e0       	ldi	r23, 0x00	; 0
    425e:	22 1f       	adc	r18, r18
    4260:	22 27       	eor	r18, r18
    4262:	22 1f       	adc	r18, r18
    4264:	93 81       	ldd	r25, Z+3	; 0x03
    4266:	89 2f       	mov	r24, r25
    4268:	88 0f       	add	r24, r24
    426a:	82 2b       	or	r24, r18
    426c:	28 2f       	mov	r18, r24
    426e:	30 e0       	ldi	r19, 0x00	; 0
    4270:	99 1f       	adc	r25, r25
    4272:	99 27       	eor	r25, r25
    4274:	99 1f       	adc	r25, r25
    4276:	11 96       	adiw	r26, 0x01	; 1
    4278:	9c 93       	st	X, r25
    427a:	11 97       	sbiw	r26, 0x01	; 1
    427c:	21 15       	cp	r18, r1
    427e:	31 05       	cpc	r19, r1
    4280:	a9 f5       	brne	.+106    	; 0x42ec <__unpack_f+0x9e>
    4282:	41 15       	cp	r20, r1
    4284:	51 05       	cpc	r21, r1
    4286:	61 05       	cpc	r22, r1
    4288:	71 05       	cpc	r23, r1
    428a:	11 f4       	brne	.+4      	; 0x4290 <__unpack_f+0x42>
    428c:	82 e0       	ldi	r24, 0x02	; 2
    428e:	37 c0       	rjmp	.+110    	; 0x42fe <__unpack_f+0xb0>
    4290:	82 e8       	ldi	r24, 0x82	; 130
    4292:	9f ef       	ldi	r25, 0xFF	; 255
    4294:	13 96       	adiw	r26, 0x03	; 3
    4296:	9c 93       	st	X, r25
    4298:	8e 93       	st	-X, r24
    429a:	12 97       	sbiw	r26, 0x02	; 2
    429c:	9a 01       	movw	r18, r20
    429e:	ab 01       	movw	r20, r22
    42a0:	67 e0       	ldi	r22, 0x07	; 7
    42a2:	22 0f       	add	r18, r18
    42a4:	33 1f       	adc	r19, r19
    42a6:	44 1f       	adc	r20, r20
    42a8:	55 1f       	adc	r21, r21
    42aa:	6a 95       	dec	r22
    42ac:	d1 f7       	brne	.-12     	; 0x42a2 <__unpack_f+0x54>
    42ae:	83 e0       	ldi	r24, 0x03	; 3
    42b0:	8c 93       	st	X, r24
    42b2:	0d c0       	rjmp	.+26     	; 0x42ce <__unpack_f+0x80>
    42b4:	22 0f       	add	r18, r18
    42b6:	33 1f       	adc	r19, r19
    42b8:	44 1f       	adc	r20, r20
    42ba:	55 1f       	adc	r21, r21
    42bc:	12 96       	adiw	r26, 0x02	; 2
    42be:	8d 91       	ld	r24, X+
    42c0:	9c 91       	ld	r25, X
    42c2:	13 97       	sbiw	r26, 0x03	; 3
    42c4:	01 97       	sbiw	r24, 0x01	; 1
    42c6:	13 96       	adiw	r26, 0x03	; 3
    42c8:	9c 93       	st	X, r25
    42ca:	8e 93       	st	-X, r24
    42cc:	12 97       	sbiw	r26, 0x02	; 2
    42ce:	20 30       	cpi	r18, 0x00	; 0
    42d0:	80 e0       	ldi	r24, 0x00	; 0
    42d2:	38 07       	cpc	r19, r24
    42d4:	80 e0       	ldi	r24, 0x00	; 0
    42d6:	48 07       	cpc	r20, r24
    42d8:	80 e4       	ldi	r24, 0x40	; 64
    42da:	58 07       	cpc	r21, r24
    42dc:	58 f3       	brcs	.-42     	; 0x42b4 <__unpack_f+0x66>
    42de:	14 96       	adiw	r26, 0x04	; 4
    42e0:	2d 93       	st	X+, r18
    42e2:	3d 93       	st	X+, r19
    42e4:	4d 93       	st	X+, r20
    42e6:	5c 93       	st	X, r21
    42e8:	17 97       	sbiw	r26, 0x07	; 7
    42ea:	08 95       	ret
    42ec:	2f 3f       	cpi	r18, 0xFF	; 255
    42ee:	31 05       	cpc	r19, r1
    42f0:	79 f4       	brne	.+30     	; 0x4310 <__unpack_f+0xc2>
    42f2:	41 15       	cp	r20, r1
    42f4:	51 05       	cpc	r21, r1
    42f6:	61 05       	cpc	r22, r1
    42f8:	71 05       	cpc	r23, r1
    42fa:	19 f4       	brne	.+6      	; 0x4302 <__unpack_f+0xb4>
    42fc:	84 e0       	ldi	r24, 0x04	; 4
    42fe:	8c 93       	st	X, r24
    4300:	08 95       	ret
    4302:	64 ff       	sbrs	r22, 4
    4304:	03 c0       	rjmp	.+6      	; 0x430c <__unpack_f+0xbe>
    4306:	81 e0       	ldi	r24, 0x01	; 1
    4308:	8c 93       	st	X, r24
    430a:	12 c0       	rjmp	.+36     	; 0x4330 <__unpack_f+0xe2>
    430c:	1c 92       	st	X, r1
    430e:	10 c0       	rjmp	.+32     	; 0x4330 <__unpack_f+0xe2>
    4310:	2f 57       	subi	r18, 0x7F	; 127
    4312:	30 40       	sbci	r19, 0x00	; 0
    4314:	13 96       	adiw	r26, 0x03	; 3
    4316:	3c 93       	st	X, r19
    4318:	2e 93       	st	-X, r18
    431a:	12 97       	sbiw	r26, 0x02	; 2
    431c:	83 e0       	ldi	r24, 0x03	; 3
    431e:	8c 93       	st	X, r24
    4320:	87 e0       	ldi	r24, 0x07	; 7
    4322:	44 0f       	add	r20, r20
    4324:	55 1f       	adc	r21, r21
    4326:	66 1f       	adc	r22, r22
    4328:	77 1f       	adc	r23, r23
    432a:	8a 95       	dec	r24
    432c:	d1 f7       	brne	.-12     	; 0x4322 <__unpack_f+0xd4>
    432e:	70 64       	ori	r23, 0x40	; 64
    4330:	14 96       	adiw	r26, 0x04	; 4
    4332:	4d 93       	st	X+, r20
    4334:	5d 93       	st	X+, r21
    4336:	6d 93       	st	X+, r22
    4338:	7c 93       	st	X, r23
    433a:	17 97       	sbiw	r26, 0x07	; 7
    433c:	08 95       	ret

0000433e <__mulsi3>:
    433e:	62 9f       	mul	r22, r18
    4340:	d0 01       	movw	r26, r0
    4342:	73 9f       	mul	r23, r19
    4344:	f0 01       	movw	r30, r0
    4346:	82 9f       	mul	r24, r18
    4348:	e0 0d       	add	r30, r0
    434a:	f1 1d       	adc	r31, r1
    434c:	64 9f       	mul	r22, r20
    434e:	e0 0d       	add	r30, r0
    4350:	f1 1d       	adc	r31, r1
    4352:	92 9f       	mul	r25, r18
    4354:	f0 0d       	add	r31, r0
    4356:	83 9f       	mul	r24, r19
    4358:	f0 0d       	add	r31, r0
    435a:	74 9f       	mul	r23, r20
    435c:	f0 0d       	add	r31, r0
    435e:	65 9f       	mul	r22, r21
    4360:	f0 0d       	add	r31, r0
    4362:	99 27       	eor	r25, r25
    4364:	72 9f       	mul	r23, r18
    4366:	b0 0d       	add	r27, r0
    4368:	e1 1d       	adc	r30, r1
    436a:	f9 1f       	adc	r31, r25
    436c:	63 9f       	mul	r22, r19
    436e:	b0 0d       	add	r27, r0
    4370:	e1 1d       	adc	r30, r1
    4372:	f9 1f       	adc	r31, r25
    4374:	bd 01       	movw	r22, r26
    4376:	cf 01       	movw	r24, r30
    4378:	11 24       	eor	r1, r1
    437a:	08 95       	ret

0000437c <__udivmodhi4>:
    437c:	aa 1b       	sub	r26, r26
    437e:	bb 1b       	sub	r27, r27
    4380:	51 e1       	ldi	r21, 0x11	; 17
    4382:	07 c0       	rjmp	.+14     	; 0x4392 <__udivmodhi4_ep>

00004384 <__udivmodhi4_loop>:
    4384:	aa 1f       	adc	r26, r26
    4386:	bb 1f       	adc	r27, r27
    4388:	a6 17       	cp	r26, r22
    438a:	b7 07       	cpc	r27, r23
    438c:	10 f0       	brcs	.+4      	; 0x4392 <__udivmodhi4_ep>
    438e:	a6 1b       	sub	r26, r22
    4390:	b7 0b       	sbc	r27, r23

00004392 <__udivmodhi4_ep>:
    4392:	88 1f       	adc	r24, r24
    4394:	99 1f       	adc	r25, r25
    4396:	5a 95       	dec	r21
    4398:	a9 f7       	brne	.-22     	; 0x4384 <__udivmodhi4_loop>
    439a:	80 95       	com	r24
    439c:	90 95       	com	r25
    439e:	bc 01       	movw	r22, r24
    43a0:	cd 01       	movw	r24, r26
    43a2:	08 95       	ret

000043a4 <__divmodhi4>:
    43a4:	97 fb       	bst	r25, 7
    43a6:	09 2e       	mov	r0, r25
    43a8:	07 26       	eor	r0, r23
    43aa:	0a d0       	rcall	.+20     	; 0x43c0 <__divmodhi4_neg1>
    43ac:	77 fd       	sbrc	r23, 7
    43ae:	04 d0       	rcall	.+8      	; 0x43b8 <__divmodhi4_neg2>
    43b0:	e5 df       	rcall	.-54     	; 0x437c <__udivmodhi4>
    43b2:	06 d0       	rcall	.+12     	; 0x43c0 <__divmodhi4_neg1>
    43b4:	00 20       	and	r0, r0
    43b6:	1a f4       	brpl	.+6      	; 0x43be <__divmodhi4_exit>

000043b8 <__divmodhi4_neg2>:
    43b8:	70 95       	com	r23
    43ba:	61 95       	neg	r22
    43bc:	7f 4f       	sbci	r23, 0xFF	; 255

000043be <__divmodhi4_exit>:
    43be:	08 95       	ret

000043c0 <__divmodhi4_neg1>:
    43c0:	f6 f7       	brtc	.-4      	; 0x43be <__divmodhi4_exit>
    43c2:	90 95       	com	r25
    43c4:	81 95       	neg	r24
    43c6:	9f 4f       	sbci	r25, 0xFF	; 255
    43c8:	08 95       	ret

000043ca <__prologue_saves__>:
    43ca:	2f 92       	push	r2
    43cc:	3f 92       	push	r3
    43ce:	4f 92       	push	r4
    43d0:	5f 92       	push	r5
    43d2:	6f 92       	push	r6
    43d4:	7f 92       	push	r7
    43d6:	8f 92       	push	r8
    43d8:	9f 92       	push	r9
    43da:	af 92       	push	r10
    43dc:	bf 92       	push	r11
    43de:	cf 92       	push	r12
    43e0:	df 92       	push	r13
    43e2:	ef 92       	push	r14
    43e4:	ff 92       	push	r15
    43e6:	0f 93       	push	r16
    43e8:	1f 93       	push	r17
    43ea:	cf 93       	push	r28
    43ec:	df 93       	push	r29
    43ee:	cd b7       	in	r28, 0x3d	; 61
    43f0:	de b7       	in	r29, 0x3e	; 62
    43f2:	ca 1b       	sub	r28, r26
    43f4:	db 0b       	sbc	r29, r27
    43f6:	0f b6       	in	r0, 0x3f	; 63
    43f8:	f8 94       	cli
    43fa:	de bf       	out	0x3e, r29	; 62
    43fc:	0f be       	out	0x3f, r0	; 63
    43fe:	cd bf       	out	0x3d, r28	; 61
    4400:	19 94       	eijmp

00004402 <__epilogue_restores__>:
    4402:	2a 88       	ldd	r2, Y+18	; 0x12
    4404:	39 88       	ldd	r3, Y+17	; 0x11
    4406:	48 88       	ldd	r4, Y+16	; 0x10
    4408:	5f 84       	ldd	r5, Y+15	; 0x0f
    440a:	6e 84       	ldd	r6, Y+14	; 0x0e
    440c:	7d 84       	ldd	r7, Y+13	; 0x0d
    440e:	8c 84       	ldd	r8, Y+12	; 0x0c
    4410:	9b 84       	ldd	r9, Y+11	; 0x0b
    4412:	aa 84       	ldd	r10, Y+10	; 0x0a
    4414:	b9 84       	ldd	r11, Y+9	; 0x09
    4416:	c8 84       	ldd	r12, Y+8	; 0x08
    4418:	df 80       	ldd	r13, Y+7	; 0x07
    441a:	ee 80       	ldd	r14, Y+6	; 0x06
    441c:	fd 80       	ldd	r15, Y+5	; 0x05
    441e:	0c 81       	ldd	r16, Y+4	; 0x04
    4420:	1b 81       	ldd	r17, Y+3	; 0x03
    4422:	aa 81       	ldd	r26, Y+2	; 0x02
    4424:	b9 81       	ldd	r27, Y+1	; 0x01
    4426:	ce 0f       	add	r28, r30
    4428:	d1 1d       	adc	r29, r1
    442a:	0f b6       	in	r0, 0x3f	; 63
    442c:	f8 94       	cli
    442e:	de bf       	out	0x3e, r29	; 62
    4430:	0f be       	out	0x3f, r0	; 63
    4432:	cd bf       	out	0x3d, r28	; 61
    4434:	ed 01       	movw	r28, r26
    4436:	08 95       	ret

00004438 <do_rand>:
    4438:	af 92       	push	r10
    443a:	bf 92       	push	r11
    443c:	cf 92       	push	r12
    443e:	df 92       	push	r13
    4440:	ef 92       	push	r14
    4442:	ff 92       	push	r15
    4444:	0f 93       	push	r16
    4446:	1f 93       	push	r17
    4448:	cf 93       	push	r28
    444a:	df 93       	push	r29
    444c:	ec 01       	movw	r28, r24
    444e:	a8 80       	ld	r10, Y
    4450:	b9 80       	ldd	r11, Y+1	; 0x01
    4452:	ca 80       	ldd	r12, Y+2	; 0x02
    4454:	db 80       	ldd	r13, Y+3	; 0x03
    4456:	a1 14       	cp	r10, r1
    4458:	b1 04       	cpc	r11, r1
    445a:	c1 04       	cpc	r12, r1
    445c:	d1 04       	cpc	r13, r1
    445e:	41 f4       	brne	.+16     	; 0x4470 <do_rand+0x38>
    4460:	84 e2       	ldi	r24, 0x24	; 36
    4462:	a8 2e       	mov	r10, r24
    4464:	89 ed       	ldi	r24, 0xD9	; 217
    4466:	b8 2e       	mov	r11, r24
    4468:	8b e5       	ldi	r24, 0x5B	; 91
    446a:	c8 2e       	mov	r12, r24
    446c:	87 e0       	ldi	r24, 0x07	; 7
    446e:	d8 2e       	mov	r13, r24
    4470:	c6 01       	movw	r24, r12
    4472:	b5 01       	movw	r22, r10
    4474:	2d e1       	ldi	r18, 0x1D	; 29
    4476:	33 ef       	ldi	r19, 0xF3	; 243
    4478:	41 e0       	ldi	r20, 0x01	; 1
    447a:	50 e0       	ldi	r21, 0x00	; 0
    447c:	0e 94 c3 24 	call	0x4986	; 0x4986 <__divmodsi4>
    4480:	27 ea       	ldi	r18, 0xA7	; 167
    4482:	31 e4       	ldi	r19, 0x41	; 65
    4484:	40 e0       	ldi	r20, 0x00	; 0
    4486:	50 e0       	ldi	r21, 0x00	; 0
    4488:	0e 94 9f 21 	call	0x433e	; 0x433e <__mulsi3>
    448c:	7b 01       	movw	r14, r22
    448e:	8c 01       	movw	r16, r24
    4490:	c6 01       	movw	r24, r12
    4492:	b5 01       	movw	r22, r10
    4494:	2d e1       	ldi	r18, 0x1D	; 29
    4496:	33 ef       	ldi	r19, 0xF3	; 243
    4498:	41 e0       	ldi	r20, 0x01	; 1
    449a:	50 e0       	ldi	r21, 0x00	; 0
    449c:	0e 94 c3 24 	call	0x4986	; 0x4986 <__divmodsi4>
    44a0:	ca 01       	movw	r24, r20
    44a2:	b9 01       	movw	r22, r18
    44a4:	2c ee       	ldi	r18, 0xEC	; 236
    44a6:	34 ef       	ldi	r19, 0xF4	; 244
    44a8:	4f ef       	ldi	r20, 0xFF	; 255
    44aa:	5f ef       	ldi	r21, 0xFF	; 255
    44ac:	0e 94 9f 21 	call	0x433e	; 0x433e <__mulsi3>
    44b0:	6e 0d       	add	r22, r14
    44b2:	7f 1d       	adc	r23, r15
    44b4:	80 1f       	adc	r24, r16
    44b6:	91 1f       	adc	r25, r17
    44b8:	97 ff       	sbrs	r25, 7
    44ba:	04 c0       	rjmp	.+8      	; 0x44c4 <do_rand+0x8c>
    44bc:	61 50       	subi	r22, 0x01	; 1
    44be:	70 40       	sbci	r23, 0x00	; 0
    44c0:	80 40       	sbci	r24, 0x00	; 0
    44c2:	90 48       	sbci	r25, 0x80	; 128
    44c4:	68 83       	st	Y, r22
    44c6:	79 83       	std	Y+1, r23	; 0x01
    44c8:	8a 83       	std	Y+2, r24	; 0x02
    44ca:	9b 83       	std	Y+3, r25	; 0x03
    44cc:	9b 01       	movw	r18, r22
    44ce:	3f 77       	andi	r19, 0x7F	; 127
    44d0:	c9 01       	movw	r24, r18
    44d2:	df 91       	pop	r29
    44d4:	cf 91       	pop	r28
    44d6:	1f 91       	pop	r17
    44d8:	0f 91       	pop	r16
    44da:	ff 90       	pop	r15
    44dc:	ef 90       	pop	r14
    44de:	df 90       	pop	r13
    44e0:	cf 90       	pop	r12
    44e2:	bf 90       	pop	r11
    44e4:	af 90       	pop	r10
    44e6:	08 95       	ret

000044e8 <rand_r>:
    44e8:	0e 94 1c 22 	call	0x4438	; 0x4438 <do_rand>
    44ec:	08 95       	ret

000044ee <rand>:
    44ee:	8f e3       	ldi	r24, 0x3F	; 63
    44f0:	93 e0       	ldi	r25, 0x03	; 3
    44f2:	0e 94 1c 22 	call	0x4438	; 0x4438 <do_rand>
    44f6:	08 95       	ret

000044f8 <srand>:
    44f8:	a0 e0       	ldi	r26, 0x00	; 0
    44fa:	b0 e0       	ldi	r27, 0x00	; 0
    44fc:	80 93 3f 03 	sts	0x033F, r24
    4500:	90 93 40 03 	sts	0x0340, r25
    4504:	a0 93 41 03 	sts	0x0341, r26
    4508:	b0 93 42 03 	sts	0x0342, r27
    450c:	08 95       	ret
    450e:	f5 d0       	rcall	.+490    	; 0x46fa <__fp_pscA>
    4510:	58 f0       	brcs	.+22     	; 0x4528 <srand+0x30>
    4512:	80 e8       	ldi	r24, 0x80	; 128
    4514:	91 e0       	ldi	r25, 0x01	; 1
    4516:	09 f4       	brne	.+2      	; 0x451a <srand+0x22>
    4518:	9e ef       	ldi	r25, 0xFE	; 254
    451a:	f6 d0       	rcall	.+492    	; 0x4708 <__fp_pscB>
    451c:	28 f0       	brcs	.+10     	; 0x4528 <srand+0x30>
    451e:	40 e8       	ldi	r20, 0x80	; 128
    4520:	51 e0       	ldi	r21, 0x01	; 1
    4522:	59 f4       	brne	.+22     	; 0x453a <atan2+0xe>
    4524:	5e ef       	ldi	r21, 0xFE	; 254
    4526:	09 c0       	rjmp	.+18     	; 0x453a <atan2+0xe>
    4528:	c0 c0       	rjmp	.+384    	; 0x46aa <__fp_nan>
    452a:	28 c1       	rjmp	.+592    	; 0x477c <__fp_zero>

0000452c <atan2>:
    452c:	e9 2f       	mov	r30, r25
    452e:	e0 78       	andi	r30, 0x80	; 128
    4530:	03 d1       	rcall	.+518    	; 0x4738 <__fp_split3>
    4532:	68 f3       	brcs	.-38     	; 0x450e <srand+0x16>
    4534:	09 2e       	mov	r0, r25
    4536:	05 2a       	or	r0, r21
    4538:	c1 f3       	breq	.-16     	; 0x452a <srand+0x32>
    453a:	26 17       	cp	r18, r22
    453c:	37 07       	cpc	r19, r23
    453e:	48 07       	cpc	r20, r24
    4540:	59 07       	cpc	r21, r25
    4542:	38 f0       	brcs	.+14     	; 0x4552 <atan2+0x26>
    4544:	0e 2e       	mov	r0, r30
    4546:	07 f8       	bld	r0, 7
    4548:	e0 25       	eor	r30, r0
    454a:	69 f0       	breq	.+26     	; 0x4566 <atan2+0x3a>
    454c:	e0 25       	eor	r30, r0
    454e:	e0 64       	ori	r30, 0x40	; 64
    4550:	0a c0       	rjmp	.+20     	; 0x4566 <atan2+0x3a>
    4552:	ef 63       	ori	r30, 0x3F	; 63
    4554:	07 f8       	bld	r0, 7
    4556:	00 94       	com	r0
    4558:	07 fa       	bst	r0, 7
    455a:	db 01       	movw	r26, r22
    455c:	b9 01       	movw	r22, r18
    455e:	9d 01       	movw	r18, r26
    4560:	dc 01       	movw	r26, r24
    4562:	ca 01       	movw	r24, r20
    4564:	ad 01       	movw	r20, r26
    4566:	ef 93       	push	r30
    4568:	41 d0       	rcall	.+130    	; 0x45ec <__divsf3_pse>
    456a:	d5 d0       	rcall	.+426    	; 0x4716 <__fp_round>
    456c:	0a d0       	rcall	.+20     	; 0x4582 <atan>
    456e:	5f 91       	pop	r21
    4570:	55 23       	and	r21, r21
    4572:	31 f0       	breq	.+12     	; 0x4580 <atan2+0x54>
    4574:	2b ed       	ldi	r18, 0xDB	; 219
    4576:	3f e0       	ldi	r19, 0x0F	; 15
    4578:	49 e4       	ldi	r20, 0x49	; 73
    457a:	50 fd       	sbrc	r21, 0
    457c:	49 ec       	ldi	r20, 0xC9	; 201
    457e:	8d c1       	rjmp	.+794    	; 0x489a <__addsf3>
    4580:	08 95       	ret

00004582 <atan>:
    4582:	df 93       	push	r29
    4584:	dd 27       	eor	r29, r29
    4586:	b9 2f       	mov	r27, r25
    4588:	bf 77       	andi	r27, 0x7F	; 127
    458a:	40 e8       	ldi	r20, 0x80	; 128
    458c:	5f e3       	ldi	r21, 0x3F	; 63
    458e:	16 16       	cp	r1, r22
    4590:	17 06       	cpc	r1, r23
    4592:	48 07       	cpc	r20, r24
    4594:	5b 07       	cpc	r21, r27
    4596:	10 f4       	brcc	.+4      	; 0x459c <atan+0x1a>
    4598:	d9 2f       	mov	r29, r25
    459a:	f7 d0       	rcall	.+494    	; 0x478a <inverse>
    459c:	9f 93       	push	r25
    459e:	8f 93       	push	r24
    45a0:	7f 93       	push	r23
    45a2:	6f 93       	push	r22
    45a4:	5a d1       	rcall	.+692    	; 0x485a <square>
    45a6:	ee e4       	ldi	r30, 0x4E	; 78
    45a8:	f1 e0       	ldi	r31, 0x01	; 1
    45aa:	82 d0       	rcall	.+260    	; 0x46b0 <__fp_powser>
    45ac:	b4 d0       	rcall	.+360    	; 0x4716 <__fp_round>
    45ae:	2f 91       	pop	r18
    45b0:	3f 91       	pop	r19
    45b2:	4f 91       	pop	r20
    45b4:	5f 91       	pop	r21
    45b6:	fa d0       	rcall	.+500    	; 0x47ac <__mulsf3x>
    45b8:	dd 23       	and	r29, r29
    45ba:	49 f0       	breq	.+18     	; 0x45ce <atan+0x4c>
    45bc:	90 58       	subi	r25, 0x80	; 128
    45be:	a2 ea       	ldi	r26, 0xA2	; 162
    45c0:	2a ed       	ldi	r18, 0xDA	; 218
    45c2:	3f e0       	ldi	r19, 0x0F	; 15
    45c4:	49 ec       	ldi	r20, 0xC9	; 201
    45c6:	5f e3       	ldi	r21, 0x3F	; 63
    45c8:	d0 78       	andi	r29, 0x80	; 128
    45ca:	5d 27       	eor	r21, r29
    45cc:	77 d1       	rcall	.+750    	; 0x48bc <__addsf3x>
    45ce:	df 91       	pop	r29
    45d0:	a2 c0       	rjmp	.+324    	; 0x4716 <__fp_round>
    45d2:	9a d0       	rcall	.+308    	; 0x4708 <__fp_pscB>
    45d4:	40 f0       	brcs	.+16     	; 0x45e6 <atan+0x64>
    45d6:	91 d0       	rcall	.+290    	; 0x46fa <__fp_pscA>
    45d8:	30 f0       	brcs	.+12     	; 0x45e6 <atan+0x64>
    45da:	21 f4       	brne	.+8      	; 0x45e4 <atan+0x62>
    45dc:	5f 3f       	cpi	r21, 0xFF	; 255
    45de:	19 f0       	breq	.+6      	; 0x45e6 <atan+0x64>
    45e0:	5e c0       	rjmp	.+188    	; 0x469e <__fp_inf>
    45e2:	51 11       	cpse	r21, r1
    45e4:	cc c0       	rjmp	.+408    	; 0x477e <__fp_szero>
    45e6:	61 c0       	rjmp	.+194    	; 0x46aa <__fp_nan>

000045e8 <__divsf3x>:
    45e8:	a7 d0       	rcall	.+334    	; 0x4738 <__fp_split3>
    45ea:	98 f3       	brcs	.-26     	; 0x45d2 <atan+0x50>

000045ec <__divsf3_pse>:
    45ec:	99 23       	and	r25, r25
    45ee:	c9 f3       	breq	.-14     	; 0x45e2 <atan+0x60>
    45f0:	55 23       	and	r21, r21
    45f2:	b1 f3       	breq	.-20     	; 0x45e0 <atan+0x5e>
    45f4:	95 1b       	sub	r25, r21
    45f6:	55 0b       	sbc	r21, r21
    45f8:	bb 27       	eor	r27, r27
    45fa:	aa 27       	eor	r26, r26
    45fc:	62 17       	cp	r22, r18
    45fe:	73 07       	cpc	r23, r19
    4600:	84 07       	cpc	r24, r20
    4602:	38 f0       	brcs	.+14     	; 0x4612 <__divsf3_pse+0x26>
    4604:	9f 5f       	subi	r25, 0xFF	; 255
    4606:	5f 4f       	sbci	r21, 0xFF	; 255
    4608:	22 0f       	add	r18, r18
    460a:	33 1f       	adc	r19, r19
    460c:	44 1f       	adc	r20, r20
    460e:	aa 1f       	adc	r26, r26
    4610:	a9 f3       	breq	.-22     	; 0x45fc <__divsf3_pse+0x10>
    4612:	33 d0       	rcall	.+102    	; 0x467a <__divsf3_pse+0x8e>
    4614:	0e 2e       	mov	r0, r30
    4616:	3a f0       	brmi	.+14     	; 0x4626 <__divsf3_pse+0x3a>
    4618:	e0 e8       	ldi	r30, 0x80	; 128
    461a:	30 d0       	rcall	.+96     	; 0x467c <__divsf3_pse+0x90>
    461c:	91 50       	subi	r25, 0x01	; 1
    461e:	50 40       	sbci	r21, 0x00	; 0
    4620:	e6 95       	lsr	r30
    4622:	00 1c       	adc	r0, r0
    4624:	ca f7       	brpl	.-14     	; 0x4618 <__divsf3_pse+0x2c>
    4626:	29 d0       	rcall	.+82     	; 0x467a <__divsf3_pse+0x8e>
    4628:	fe 2f       	mov	r31, r30
    462a:	27 d0       	rcall	.+78     	; 0x467a <__divsf3_pse+0x8e>
    462c:	66 0f       	add	r22, r22
    462e:	77 1f       	adc	r23, r23
    4630:	88 1f       	adc	r24, r24
    4632:	bb 1f       	adc	r27, r27
    4634:	26 17       	cp	r18, r22
    4636:	37 07       	cpc	r19, r23
    4638:	48 07       	cpc	r20, r24
    463a:	ab 07       	cpc	r26, r27
    463c:	b0 e8       	ldi	r27, 0x80	; 128
    463e:	09 f0       	breq	.+2      	; 0x4642 <__divsf3_pse+0x56>
    4640:	bb 0b       	sbc	r27, r27
    4642:	80 2d       	mov	r24, r0
    4644:	bf 01       	movw	r22, r30
    4646:	ff 27       	eor	r31, r31
    4648:	93 58       	subi	r25, 0x83	; 131
    464a:	5f 4f       	sbci	r21, 0xFF	; 255
    464c:	2a f0       	brmi	.+10     	; 0x4658 <__divsf3_pse+0x6c>
    464e:	9e 3f       	cpi	r25, 0xFE	; 254
    4650:	51 05       	cpc	r21, r1
    4652:	68 f0       	brcs	.+26     	; 0x466e <__divsf3_pse+0x82>
    4654:	24 c0       	rjmp	.+72     	; 0x469e <__fp_inf>
    4656:	93 c0       	rjmp	.+294    	; 0x477e <__fp_szero>
    4658:	5f 3f       	cpi	r21, 0xFF	; 255
    465a:	ec f3       	brlt	.-6      	; 0x4656 <__divsf3_pse+0x6a>
    465c:	98 3e       	cpi	r25, 0xE8	; 232
    465e:	dc f3       	brlt	.-10     	; 0x4656 <__divsf3_pse+0x6a>
    4660:	86 95       	lsr	r24
    4662:	77 95       	ror	r23
    4664:	67 95       	ror	r22
    4666:	b7 95       	ror	r27
    4668:	f7 95       	ror	r31
    466a:	9f 5f       	subi	r25, 0xFF	; 255
    466c:	c9 f7       	brne	.-14     	; 0x4660 <__divsf3_pse+0x74>
    466e:	88 0f       	add	r24, r24
    4670:	91 1d       	adc	r25, r1
    4672:	96 95       	lsr	r25
    4674:	87 95       	ror	r24
    4676:	97 f9       	bld	r25, 7
    4678:	08 95       	ret
    467a:	e1 e0       	ldi	r30, 0x01	; 1
    467c:	66 0f       	add	r22, r22
    467e:	77 1f       	adc	r23, r23
    4680:	88 1f       	adc	r24, r24
    4682:	bb 1f       	adc	r27, r27
    4684:	62 17       	cp	r22, r18
    4686:	73 07       	cpc	r23, r19
    4688:	84 07       	cpc	r24, r20
    468a:	ba 07       	cpc	r27, r26
    468c:	20 f0       	brcs	.+8      	; 0x4696 <__divsf3_pse+0xaa>
    468e:	62 1b       	sub	r22, r18
    4690:	73 0b       	sbc	r23, r19
    4692:	84 0b       	sbc	r24, r20
    4694:	ba 0b       	sbc	r27, r26
    4696:	ee 1f       	adc	r30, r30
    4698:	88 f7       	brcc	.-30     	; 0x467c <__divsf3_pse+0x90>
    469a:	e0 95       	com	r30
    469c:	08 95       	ret

0000469e <__fp_inf>:
    469e:	97 f9       	bld	r25, 7
    46a0:	9f 67       	ori	r25, 0x7F	; 127
    46a2:	80 e8       	ldi	r24, 0x80	; 128
    46a4:	70 e0       	ldi	r23, 0x00	; 0
    46a6:	60 e0       	ldi	r22, 0x00	; 0
    46a8:	08 95       	ret

000046aa <__fp_nan>:
    46aa:	9f ef       	ldi	r25, 0xFF	; 255
    46ac:	80 ec       	ldi	r24, 0xC0	; 192
    46ae:	08 95       	ret

000046b0 <__fp_powser>:
    46b0:	df 93       	push	r29
    46b2:	cf 93       	push	r28
    46b4:	1f 93       	push	r17
    46b6:	0f 93       	push	r16
    46b8:	ff 92       	push	r15
    46ba:	ef 92       	push	r14
    46bc:	df 92       	push	r13
    46be:	7b 01       	movw	r14, r22
    46c0:	8c 01       	movw	r16, r24
    46c2:	68 94       	set
    46c4:	05 c0       	rjmp	.+10     	; 0x46d0 <__fp_powser+0x20>
    46c6:	da 2e       	mov	r13, r26
    46c8:	ef 01       	movw	r28, r30
    46ca:	70 d0       	rcall	.+224    	; 0x47ac <__mulsf3x>
    46cc:	fe 01       	movw	r30, r28
    46ce:	e8 94       	clt
    46d0:	a5 91       	lpm	r26, Z+
    46d2:	25 91       	lpm	r18, Z+
    46d4:	35 91       	lpm	r19, Z+
    46d6:	45 91       	lpm	r20, Z+
    46d8:	55 91       	lpm	r21, Z+
    46da:	ae f3       	brts	.-22     	; 0x46c6 <__fp_powser+0x16>
    46dc:	ef 01       	movw	r28, r30
    46de:	ee d0       	rcall	.+476    	; 0x48bc <__addsf3x>
    46e0:	fe 01       	movw	r30, r28
    46e2:	97 01       	movw	r18, r14
    46e4:	a8 01       	movw	r20, r16
    46e6:	da 94       	dec	r13
    46e8:	79 f7       	brne	.-34     	; 0x46c8 <__fp_powser+0x18>
    46ea:	df 90       	pop	r13
    46ec:	ef 90       	pop	r14
    46ee:	ff 90       	pop	r15
    46f0:	0f 91       	pop	r16
    46f2:	1f 91       	pop	r17
    46f4:	cf 91       	pop	r28
    46f6:	df 91       	pop	r29
    46f8:	08 95       	ret

000046fa <__fp_pscA>:
    46fa:	00 24       	eor	r0, r0
    46fc:	0a 94       	dec	r0
    46fe:	16 16       	cp	r1, r22
    4700:	17 06       	cpc	r1, r23
    4702:	18 06       	cpc	r1, r24
    4704:	09 06       	cpc	r0, r25
    4706:	08 95       	ret

00004708 <__fp_pscB>:
    4708:	00 24       	eor	r0, r0
    470a:	0a 94       	dec	r0
    470c:	12 16       	cp	r1, r18
    470e:	13 06       	cpc	r1, r19
    4710:	14 06       	cpc	r1, r20
    4712:	05 06       	cpc	r0, r21
    4714:	08 95       	ret

00004716 <__fp_round>:
    4716:	09 2e       	mov	r0, r25
    4718:	03 94       	inc	r0
    471a:	00 0c       	add	r0, r0
    471c:	11 f4       	brne	.+4      	; 0x4722 <__fp_round+0xc>
    471e:	88 23       	and	r24, r24
    4720:	52 f0       	brmi	.+20     	; 0x4736 <__fp_round+0x20>
    4722:	bb 0f       	add	r27, r27
    4724:	40 f4       	brcc	.+16     	; 0x4736 <__fp_round+0x20>
    4726:	bf 2b       	or	r27, r31
    4728:	11 f4       	brne	.+4      	; 0x472e <__fp_round+0x18>
    472a:	60 ff       	sbrs	r22, 0
    472c:	04 c0       	rjmp	.+8      	; 0x4736 <__fp_round+0x20>
    472e:	6f 5f       	subi	r22, 0xFF	; 255
    4730:	7f 4f       	sbci	r23, 0xFF	; 255
    4732:	8f 4f       	sbci	r24, 0xFF	; 255
    4734:	9f 4f       	sbci	r25, 0xFF	; 255
    4736:	08 95       	ret

00004738 <__fp_split3>:
    4738:	57 fd       	sbrc	r21, 7
    473a:	90 58       	subi	r25, 0x80	; 128
    473c:	44 0f       	add	r20, r20
    473e:	55 1f       	adc	r21, r21
    4740:	59 f0       	breq	.+22     	; 0x4758 <__fp_splitA+0x10>
    4742:	5f 3f       	cpi	r21, 0xFF	; 255
    4744:	71 f0       	breq	.+28     	; 0x4762 <__fp_splitA+0x1a>
    4746:	47 95       	ror	r20

00004748 <__fp_splitA>:
    4748:	88 0f       	add	r24, r24
    474a:	97 fb       	bst	r25, 7
    474c:	99 1f       	adc	r25, r25
    474e:	61 f0       	breq	.+24     	; 0x4768 <__fp_splitA+0x20>
    4750:	9f 3f       	cpi	r25, 0xFF	; 255
    4752:	79 f0       	breq	.+30     	; 0x4772 <__fp_splitA+0x2a>
    4754:	87 95       	ror	r24
    4756:	08 95       	ret
    4758:	12 16       	cp	r1, r18
    475a:	13 06       	cpc	r1, r19
    475c:	14 06       	cpc	r1, r20
    475e:	55 1f       	adc	r21, r21
    4760:	f2 cf       	rjmp	.-28     	; 0x4746 <__fp_split3+0xe>
    4762:	46 95       	lsr	r20
    4764:	f1 df       	rcall	.-30     	; 0x4748 <__fp_splitA>
    4766:	08 c0       	rjmp	.+16     	; 0x4778 <__fp_splitA+0x30>
    4768:	16 16       	cp	r1, r22
    476a:	17 06       	cpc	r1, r23
    476c:	18 06       	cpc	r1, r24
    476e:	99 1f       	adc	r25, r25
    4770:	f1 cf       	rjmp	.-30     	; 0x4754 <__fp_splitA+0xc>
    4772:	86 95       	lsr	r24
    4774:	71 05       	cpc	r23, r1
    4776:	61 05       	cpc	r22, r1
    4778:	08 94       	sec
    477a:	08 95       	ret

0000477c <__fp_zero>:
    477c:	e8 94       	clt

0000477e <__fp_szero>:
    477e:	bb 27       	eor	r27, r27
    4780:	66 27       	eor	r22, r22
    4782:	77 27       	eor	r23, r23
    4784:	cb 01       	movw	r24, r22
    4786:	97 f9       	bld	r25, 7
    4788:	08 95       	ret

0000478a <inverse>:
    478a:	9b 01       	movw	r18, r22
    478c:	ac 01       	movw	r20, r24
    478e:	60 e0       	ldi	r22, 0x00	; 0
    4790:	70 e0       	ldi	r23, 0x00	; 0
    4792:	80 e8       	ldi	r24, 0x80	; 128
    4794:	9f e3       	ldi	r25, 0x3F	; 63
    4796:	e5 c0       	rjmp	.+458    	; 0x4962 <__divsf3>
    4798:	b0 df       	rcall	.-160    	; 0x46fa <__fp_pscA>
    479a:	28 f0       	brcs	.+10     	; 0x47a6 <inverse+0x1c>
    479c:	b5 df       	rcall	.-150    	; 0x4708 <__fp_pscB>
    479e:	18 f0       	brcs	.+6      	; 0x47a6 <inverse+0x1c>
    47a0:	95 23       	and	r25, r21
    47a2:	09 f0       	breq	.+2      	; 0x47a6 <inverse+0x1c>
    47a4:	7c cf       	rjmp	.-264    	; 0x469e <__fp_inf>
    47a6:	81 cf       	rjmp	.-254    	; 0x46aa <__fp_nan>
    47a8:	11 24       	eor	r1, r1
    47aa:	e9 cf       	rjmp	.-46     	; 0x477e <__fp_szero>

000047ac <__mulsf3x>:
    47ac:	c5 df       	rcall	.-118    	; 0x4738 <__fp_split3>
    47ae:	a0 f3       	brcs	.-24     	; 0x4798 <inverse+0xe>

000047b0 <__mulsf3_pse>:
    47b0:	95 9f       	mul	r25, r21
    47b2:	d1 f3       	breq	.-12     	; 0x47a8 <inverse+0x1e>
    47b4:	95 0f       	add	r25, r21
    47b6:	50 e0       	ldi	r21, 0x00	; 0
    47b8:	55 1f       	adc	r21, r21
    47ba:	62 9f       	mul	r22, r18
    47bc:	f0 01       	movw	r30, r0
    47be:	72 9f       	mul	r23, r18
    47c0:	bb 27       	eor	r27, r27
    47c2:	f0 0d       	add	r31, r0
    47c4:	b1 1d       	adc	r27, r1
    47c6:	63 9f       	mul	r22, r19
    47c8:	aa 27       	eor	r26, r26
    47ca:	f0 0d       	add	r31, r0
    47cc:	b1 1d       	adc	r27, r1
    47ce:	aa 1f       	adc	r26, r26
    47d0:	64 9f       	mul	r22, r20
    47d2:	66 27       	eor	r22, r22
    47d4:	b0 0d       	add	r27, r0
    47d6:	a1 1d       	adc	r26, r1
    47d8:	66 1f       	adc	r22, r22
    47da:	82 9f       	mul	r24, r18
    47dc:	22 27       	eor	r18, r18
    47de:	b0 0d       	add	r27, r0
    47e0:	a1 1d       	adc	r26, r1
    47e2:	62 1f       	adc	r22, r18
    47e4:	73 9f       	mul	r23, r19
    47e6:	b0 0d       	add	r27, r0
    47e8:	a1 1d       	adc	r26, r1
    47ea:	62 1f       	adc	r22, r18
    47ec:	83 9f       	mul	r24, r19
    47ee:	a0 0d       	add	r26, r0
    47f0:	61 1d       	adc	r22, r1
    47f2:	22 1f       	adc	r18, r18
    47f4:	74 9f       	mul	r23, r20
    47f6:	33 27       	eor	r19, r19
    47f8:	a0 0d       	add	r26, r0
    47fa:	61 1d       	adc	r22, r1
    47fc:	23 1f       	adc	r18, r19
    47fe:	84 9f       	mul	r24, r20
    4800:	60 0d       	add	r22, r0
    4802:	21 1d       	adc	r18, r1
    4804:	82 2f       	mov	r24, r18
    4806:	76 2f       	mov	r23, r22
    4808:	6a 2f       	mov	r22, r26
    480a:	11 24       	eor	r1, r1
    480c:	9f 57       	subi	r25, 0x7F	; 127
    480e:	50 40       	sbci	r21, 0x00	; 0
    4810:	8a f0       	brmi	.+34     	; 0x4834 <__mulsf3_pse+0x84>
    4812:	e1 f0       	breq	.+56     	; 0x484c <__mulsf3_pse+0x9c>
    4814:	88 23       	and	r24, r24
    4816:	4a f0       	brmi	.+18     	; 0x482a <__mulsf3_pse+0x7a>
    4818:	ee 0f       	add	r30, r30
    481a:	ff 1f       	adc	r31, r31
    481c:	bb 1f       	adc	r27, r27
    481e:	66 1f       	adc	r22, r22
    4820:	77 1f       	adc	r23, r23
    4822:	88 1f       	adc	r24, r24
    4824:	91 50       	subi	r25, 0x01	; 1
    4826:	50 40       	sbci	r21, 0x00	; 0
    4828:	a9 f7       	brne	.-22     	; 0x4814 <__mulsf3_pse+0x64>
    482a:	9e 3f       	cpi	r25, 0xFE	; 254
    482c:	51 05       	cpc	r21, r1
    482e:	70 f0       	brcs	.+28     	; 0x484c <__mulsf3_pse+0x9c>
    4830:	36 cf       	rjmp	.-404    	; 0x469e <__fp_inf>
    4832:	a5 cf       	rjmp	.-182    	; 0x477e <__fp_szero>
    4834:	5f 3f       	cpi	r21, 0xFF	; 255
    4836:	ec f3       	brlt	.-6      	; 0x4832 <__mulsf3_pse+0x82>
    4838:	98 3e       	cpi	r25, 0xE8	; 232
    483a:	dc f3       	brlt	.-10     	; 0x4832 <__mulsf3_pse+0x82>
    483c:	86 95       	lsr	r24
    483e:	77 95       	ror	r23
    4840:	67 95       	ror	r22
    4842:	b7 95       	ror	r27
    4844:	f7 95       	ror	r31
    4846:	e7 95       	ror	r30
    4848:	9f 5f       	subi	r25, 0xFF	; 255
    484a:	c1 f7       	brne	.-16     	; 0x483c <__mulsf3_pse+0x8c>
    484c:	fe 2b       	or	r31, r30
    484e:	88 0f       	add	r24, r24
    4850:	91 1d       	adc	r25, r1
    4852:	96 95       	lsr	r25
    4854:	87 95       	ror	r24
    4856:	97 f9       	bld	r25, 7
    4858:	08 95       	ret

0000485a <square>:
    485a:	9b 01       	movw	r18, r22
    485c:	ac 01       	movw	r20, r24
    485e:	27 ca       	rjmp	.-2994   	; 0x3cae <__mulsf3>

00004860 <__eerd_byte_m2560>:
    4860:	f9 99       	sbic	0x1f, 1	; 31
    4862:	fe cf       	rjmp	.-4      	; 0x4860 <__eerd_byte_m2560>
    4864:	92 bd       	out	0x22, r25	; 34
    4866:	81 bd       	out	0x21, r24	; 33
    4868:	f8 9a       	sbi	0x1f, 0	; 31
    486a:	99 27       	eor	r25, r25
    486c:	80 b5       	in	r24, 0x20	; 32
    486e:	08 95       	ret

00004870 <__eerd_word_m2560>:
    4870:	a8 e1       	ldi	r26, 0x18	; 24
    4872:	b0 e0       	ldi	r27, 0x00	; 0
    4874:	42 e0       	ldi	r20, 0x02	; 2
    4876:	50 e0       	ldi	r21, 0x00	; 0
    4878:	0c 94 b5 24 	jmp	0x496a	; 0x496a <__eerd_blraw_m2560>

0000487c <__eewr_byte_m2560>:
    487c:	26 2f       	mov	r18, r22

0000487e <__eewr_r18_m2560>:
    487e:	f9 99       	sbic	0x1f, 1	; 31
    4880:	fe cf       	rjmp	.-4      	; 0x487e <__eewr_r18_m2560>
    4882:	1f ba       	out	0x1f, r1	; 31
    4884:	92 bd       	out	0x22, r25	; 34
    4886:	81 bd       	out	0x21, r24	; 33
    4888:	20 bd       	out	0x20, r18	; 32
    488a:	0f b6       	in	r0, 0x3f	; 63
    488c:	f8 94       	cli
    488e:	fa 9a       	sbi	0x1f, 2	; 31
    4890:	f9 9a       	sbi	0x1f, 1	; 31
    4892:	0f be       	out	0x3f, r0	; 63
    4894:	01 96       	adiw	r24, 0x01	; 1
    4896:	08 95       	ret

00004898 <__subsf3>:
    4898:	50 58       	subi	r21, 0x80	; 128

0000489a <__addsf3>:
    489a:	bb 27       	eor	r27, r27
    489c:	aa 27       	eor	r26, r26
    489e:	0e d0       	rcall	.+28     	; 0x48bc <__addsf3x>
    48a0:	3a cf       	rjmp	.-396    	; 0x4716 <__fp_round>
    48a2:	2b df       	rcall	.-426    	; 0x46fa <__fp_pscA>
    48a4:	30 f0       	brcs	.+12     	; 0x48b2 <__addsf3+0x18>
    48a6:	30 df       	rcall	.-416    	; 0x4708 <__fp_pscB>
    48a8:	20 f0       	brcs	.+8      	; 0x48b2 <__addsf3+0x18>
    48aa:	31 f4       	brne	.+12     	; 0x48b8 <__addsf3+0x1e>
    48ac:	9f 3f       	cpi	r25, 0xFF	; 255
    48ae:	11 f4       	brne	.+4      	; 0x48b4 <__addsf3+0x1a>
    48b0:	1e f4       	brtc	.+6      	; 0x48b8 <__addsf3+0x1e>
    48b2:	fb ce       	rjmp	.-522    	; 0x46aa <__fp_nan>
    48b4:	0e f4       	brtc	.+2      	; 0x48b8 <__addsf3+0x1e>
    48b6:	e0 95       	com	r30
    48b8:	e7 fb       	bst	r30, 7
    48ba:	f1 ce       	rjmp	.-542    	; 0x469e <__fp_inf>

000048bc <__addsf3x>:
    48bc:	e9 2f       	mov	r30, r25
    48be:	3c df       	rcall	.-392    	; 0x4738 <__fp_split3>
    48c0:	80 f3       	brcs	.-32     	; 0x48a2 <__addsf3+0x8>
    48c2:	ba 17       	cp	r27, r26
    48c4:	62 07       	cpc	r22, r18
    48c6:	73 07       	cpc	r23, r19
    48c8:	84 07       	cpc	r24, r20
    48ca:	95 07       	cpc	r25, r21
    48cc:	18 f0       	brcs	.+6      	; 0x48d4 <__addsf3x+0x18>
    48ce:	71 f4       	brne	.+28     	; 0x48ec <__addsf3x+0x30>
    48d0:	9e f5       	brtc	.+102    	; 0x4938 <__addsf3x+0x7c>
    48d2:	54 cf       	rjmp	.-344    	; 0x477c <__fp_zero>
    48d4:	0e f4       	brtc	.+2      	; 0x48d8 <__addsf3x+0x1c>
    48d6:	e0 95       	com	r30
    48d8:	0b 2e       	mov	r0, r27
    48da:	ba 2f       	mov	r27, r26
    48dc:	a0 2d       	mov	r26, r0
    48de:	0b 01       	movw	r0, r22
    48e0:	b9 01       	movw	r22, r18
    48e2:	90 01       	movw	r18, r0
    48e4:	0c 01       	movw	r0, r24
    48e6:	ca 01       	movw	r24, r20
    48e8:	a0 01       	movw	r20, r0
    48ea:	11 24       	eor	r1, r1
    48ec:	ff 27       	eor	r31, r31
    48ee:	59 1b       	sub	r21, r25
    48f0:	99 f0       	breq	.+38     	; 0x4918 <__addsf3x+0x5c>
    48f2:	59 3f       	cpi	r21, 0xF9	; 249
    48f4:	50 f4       	brcc	.+20     	; 0x490a <__addsf3x+0x4e>
    48f6:	50 3e       	cpi	r21, 0xE0	; 224
    48f8:	68 f1       	brcs	.+90     	; 0x4954 <__addsf3x+0x98>
    48fa:	1a 16       	cp	r1, r26
    48fc:	f0 40       	sbci	r31, 0x00	; 0
    48fe:	a2 2f       	mov	r26, r18
    4900:	23 2f       	mov	r18, r19
    4902:	34 2f       	mov	r19, r20
    4904:	44 27       	eor	r20, r20
    4906:	58 5f       	subi	r21, 0xF8	; 248
    4908:	f3 cf       	rjmp	.-26     	; 0x48f0 <__addsf3x+0x34>
    490a:	46 95       	lsr	r20
    490c:	37 95       	ror	r19
    490e:	27 95       	ror	r18
    4910:	a7 95       	ror	r26
    4912:	f0 40       	sbci	r31, 0x00	; 0
    4914:	53 95       	inc	r21
    4916:	c9 f7       	brne	.-14     	; 0x490a <__addsf3x+0x4e>
    4918:	7e f4       	brtc	.+30     	; 0x4938 <__addsf3x+0x7c>
    491a:	1f 16       	cp	r1, r31
    491c:	ba 0b       	sbc	r27, r26
    491e:	62 0b       	sbc	r22, r18
    4920:	73 0b       	sbc	r23, r19
    4922:	84 0b       	sbc	r24, r20
    4924:	ba f0       	brmi	.+46     	; 0x4954 <__addsf3x+0x98>
    4926:	91 50       	subi	r25, 0x01	; 1
    4928:	a1 f0       	breq	.+40     	; 0x4952 <__addsf3x+0x96>
    492a:	ff 0f       	add	r31, r31
    492c:	bb 1f       	adc	r27, r27
    492e:	66 1f       	adc	r22, r22
    4930:	77 1f       	adc	r23, r23
    4932:	88 1f       	adc	r24, r24
    4934:	c2 f7       	brpl	.-16     	; 0x4926 <__addsf3x+0x6a>
    4936:	0e c0       	rjmp	.+28     	; 0x4954 <__addsf3x+0x98>
    4938:	ba 0f       	add	r27, r26
    493a:	62 1f       	adc	r22, r18
    493c:	73 1f       	adc	r23, r19
    493e:	84 1f       	adc	r24, r20
    4940:	48 f4       	brcc	.+18     	; 0x4954 <__addsf3x+0x98>
    4942:	87 95       	ror	r24
    4944:	77 95       	ror	r23
    4946:	67 95       	ror	r22
    4948:	b7 95       	ror	r27
    494a:	f7 95       	ror	r31
    494c:	9e 3f       	cpi	r25, 0xFE	; 254
    494e:	08 f0       	brcs	.+2      	; 0x4952 <__addsf3x+0x96>
    4950:	b3 cf       	rjmp	.-154    	; 0x48b8 <__addsf3+0x1e>
    4952:	93 95       	inc	r25
    4954:	88 0f       	add	r24, r24
    4956:	08 f0       	brcs	.+2      	; 0x495a <__addsf3x+0x9e>
    4958:	99 27       	eor	r25, r25
    495a:	ee 0f       	add	r30, r30
    495c:	97 95       	ror	r25
    495e:	87 95       	ror	r24
    4960:	08 95       	ret

00004962 <__divsf3>:
    4962:	42 de       	rcall	.-892    	; 0x45e8 <__divsf3x>
    4964:	d8 ce       	rjmp	.-592    	; 0x4716 <__fp_round>

00004966 <__eerd_block_m2560>:
    4966:	dc 01       	movw	r26, r24
    4968:	cb 01       	movw	r24, r22

0000496a <__eerd_blraw_m2560>:
    496a:	fc 01       	movw	r30, r24
    496c:	f9 99       	sbic	0x1f, 1	; 31
    496e:	fe cf       	rjmp	.-4      	; 0x496c <__eerd_blraw_m2560+0x2>
    4970:	06 c0       	rjmp	.+12     	; 0x497e <__eerd_blraw_m2560+0x14>
    4972:	f2 bd       	out	0x22, r31	; 34
    4974:	e1 bd       	out	0x21, r30	; 33
    4976:	f8 9a       	sbi	0x1f, 0	; 31
    4978:	31 96       	adiw	r30, 0x01	; 1
    497a:	00 b4       	in	r0, 0x20	; 32
    497c:	0d 92       	st	X+, r0
    497e:	41 50       	subi	r20, 0x01	; 1
    4980:	50 40       	sbci	r21, 0x00	; 0
    4982:	b8 f7       	brcc	.-18     	; 0x4972 <__eerd_blraw_m2560+0x8>
    4984:	08 95       	ret

00004986 <__divmodsi4>:
    4986:	97 fb       	bst	r25, 7
    4988:	09 2e       	mov	r0, r25
    498a:	05 26       	eor	r0, r21
    498c:	0e d0       	rcall	.+28     	; 0x49aa <__divmodsi4_neg1>
    498e:	57 fd       	sbrc	r21, 7
    4990:	04 d0       	rcall	.+8      	; 0x499a <__divmodsi4_neg2>
    4992:	14 d0       	rcall	.+40     	; 0x49bc <__udivmodsi4>
    4994:	0a d0       	rcall	.+20     	; 0x49aa <__divmodsi4_neg1>
    4996:	00 1c       	adc	r0, r0
    4998:	38 f4       	brcc	.+14     	; 0x49a8 <__divmodsi4_exit>

0000499a <__divmodsi4_neg2>:
    499a:	50 95       	com	r21
    499c:	40 95       	com	r20
    499e:	30 95       	com	r19
    49a0:	21 95       	neg	r18
    49a2:	3f 4f       	sbci	r19, 0xFF	; 255
    49a4:	4f 4f       	sbci	r20, 0xFF	; 255
    49a6:	5f 4f       	sbci	r21, 0xFF	; 255

000049a8 <__divmodsi4_exit>:
    49a8:	08 95       	ret

000049aa <__divmodsi4_neg1>:
    49aa:	f6 f7       	brtc	.-4      	; 0x49a8 <__divmodsi4_exit>
    49ac:	90 95       	com	r25
    49ae:	80 95       	com	r24
    49b0:	70 95       	com	r23
    49b2:	61 95       	neg	r22
    49b4:	7f 4f       	sbci	r23, 0xFF	; 255
    49b6:	8f 4f       	sbci	r24, 0xFF	; 255
    49b8:	9f 4f       	sbci	r25, 0xFF	; 255
    49ba:	08 95       	ret

000049bc <__udivmodsi4>:
    49bc:	a1 e2       	ldi	r26, 0x21	; 33
    49be:	1a 2e       	mov	r1, r26
    49c0:	aa 1b       	sub	r26, r26
    49c2:	bb 1b       	sub	r27, r27
    49c4:	fd 01       	movw	r30, r26
    49c6:	0d c0       	rjmp	.+26     	; 0x49e2 <__udivmodsi4_ep>

000049c8 <__udivmodsi4_loop>:
    49c8:	aa 1f       	adc	r26, r26
    49ca:	bb 1f       	adc	r27, r27
    49cc:	ee 1f       	adc	r30, r30
    49ce:	ff 1f       	adc	r31, r31
    49d0:	a2 17       	cp	r26, r18
    49d2:	b3 07       	cpc	r27, r19
    49d4:	e4 07       	cpc	r30, r20
    49d6:	f5 07       	cpc	r31, r21
    49d8:	20 f0       	brcs	.+8      	; 0x49e2 <__udivmodsi4_ep>
    49da:	a2 1b       	sub	r26, r18
    49dc:	b3 0b       	sbc	r27, r19
    49de:	e4 0b       	sbc	r30, r20
    49e0:	f5 0b       	sbc	r31, r21

000049e2 <__udivmodsi4_ep>:
    49e2:	66 1f       	adc	r22, r22
    49e4:	77 1f       	adc	r23, r23
    49e6:	88 1f       	adc	r24, r24
    49e8:	99 1f       	adc	r25, r25
    49ea:	1a 94       	dec	r1
    49ec:	69 f7       	brne	.-38     	; 0x49c8 <__udivmodsi4_loop>
    49ee:	60 95       	com	r22
    49f0:	70 95       	com	r23
    49f2:	80 95       	com	r24
    49f4:	90 95       	com	r25
    49f6:	9b 01       	movw	r18, r22
    49f8:	ac 01       	movw	r20, r24
    49fa:	bd 01       	movw	r22, r26
    49fc:	cf 01       	movw	r24, r30
    49fe:	08 95       	ret

00004a00 <_exit>:
    4a00:	f8 94       	cli

00004a02 <__stop_program>:
    4a02:	ff cf       	rjmp	.-2      	; 0x4a02 <__stop_program>
