
cpu_1_proj.elf:     file format elf32-littlenios2
cpu_1_proj.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x04020244

Program Header:
    LOAD off    0x00001000 vaddr 0x04020000 paddr 0x04020000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x04020020 paddr 0x04020020 align 2**12
         filesz 0x0000616c memsz 0x0000616c flags r-x
    LOAD off    0x0000718c vaddr 0x0402618c paddr 0x04027ce8 align 2**12
         filesz 0x00001b5c memsz 0x00001b5c flags rw-
    LOAD off    0x00009844 vaddr 0x04029844 paddr 0x04029844 align 2**12
         filesz 0x00000000 memsz 0x00000154 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  04020000  04020000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  04020020  04020020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00005e98  04020244  04020244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000b0  040260dc  040260dc  000070dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001b5c  0402618c  04027ce8  0000718c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000154  04029844  04029844  00009844  2**2
                  ALLOC, SMALL_DATA
  6 .sdram_controller_2 00000000  00000000  00000000  00008ce8  2**0
                  CONTENTS
  7 .onchip_memory_1 00000000  04029998  04029998  00008ce8  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00008ce8  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000a30  00000000  00000000  00008d10  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00016be8  00000000  00000000  00009740  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000061de  00000000  00000000  00020328  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00006ace  00000000  00000000  00026506  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  000016d0  00000000  00000000  0002cfd4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0000291b  00000000  00000000  0002e6a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004a4c  00000000  00000000  00030fbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000030  00000000  00000000  00035a0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000680  00000000  00000000  00035a40  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  00038876  2**0
                  CONTENTS, READONLY
 19 .cpu          00000005  00000000  00000000  00038879  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  0003887e  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  0003887f  2**0
                  CONTENTS, READONLY
 22 .stderr_dev   0000000b  00000000  00000000  00038880  2**0
                  CONTENTS, READONLY
 23 .stdin_dev    0000000b  00000000  00000000  0003888b  2**0
                  CONTENTS, READONLY
 24 .stdout_dev   0000000b  00000000  00000000  00038896  2**0
                  CONTENTS, READONLY
 25 .sopc_system_name 0000000a  00000000  00000000  000388a1  2**0
                  CONTENTS, READONLY
 26 .quartus_project_dir 00000020  00000000  00000000  000388ab  2**0
                  CONTENTS, READONLY
 27 .jdi          0000b01f  00000000  00000000  000388cb  2**0
                  CONTENTS, READONLY
 28 .sopcinfo     000bbbae  00000000  00000000  000438ea  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
04020000 l    d  .entry	00000000 .entry
04020020 l    d  .exceptions	00000000 .exceptions
04020244 l    d  .text	00000000 .text
040260dc l    d  .rodata	00000000 .rodata
0402618c l    d  .rwdata	00000000 .rwdata
04029844 l    d  .bss	00000000 .bss
00000000 l    d  .sdram_controller_2	00000000 .sdram_controller_2
04029998 l    d  .onchip_memory_1	00000000 .onchip_memory_1
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 C:/RTES/miniproject_2/sw/nios/cpu_1_proj_bsp//obj/HAL/src/crt0.o
0402028c l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 findfp.c
04020430 l     F .text	00000008 __fp_unlock
04020444 l     F .text	0000019c __sinit.part.1
040205e0 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0402618c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 alt_close.c
0402308c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
04023198 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
040231c4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
040232b0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_load.c
04023390 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_lseek.c
0402347c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
04023650 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
04027cd0 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
0402389c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
040239d0 l     F .text	00000034 alt_dev_reg
04026b60 l     O .rwdata	00001060 jtag_uart_1
04027bc0 l     O .rwdata	00000048 mailbox_simple_0
04027c08 l     O .rwdata	00000048 mailbox_simple_1
04027c50 l     O .rwdata	0000002c parallel_port_1
04027c7c l     O .rwdata	0000002c parallel_port_2
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
04023cf8 l     F .text	0000020c altera_avalon_jtag_uart_irq
04023f04 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_mailbox_simple.c
0402453c l     F .text	00000090 altera_avalon_mailbox_identify
040245cc l     F .text	00000078 altera_avalon_mailbox_post
04024644 l     F .text	00000138 altera_avalon_mailbox_simple_tx_isr
0402477c l     F .text	000000a8 altera_avalon_mailbox_simple_rx_isr
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
04025010 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
04025514 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
04025654 l     F .text	0000003c alt_get_errno
04025690 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0402986c g     O .bss	00000004 alt_instruction_exception_handler
04024c10 g     F .text	00000150 altera_avalon_mailbox_send
04022e84 g     F .text	00000054 _isatty_r
0402358c g     F .text	0000007c alt_main
040202c4 g     F .text	000000c0 _puts_r
04029898 g     O .bss	00000100 alt_irq
04022bac g     F .text	00000060 _lseek_r
04027ce8 g       *ABS*	00000000 __flash_rwdata_start
04029998 g       *ABS*	00000000 __alt_heap_start
04022160 g     F .text	0000005c __sseek
04020780 g     F .text	00000010 __sinit
040205e8 g     F .text	00000068 __sfmoreglue
0402362c g     F .text	00000024 __malloc_unlock
0402184c g     F .text	0000015c memmove
04020768 g     F .text	00000018 _cleanup
04025a4c g     F .text	00000024 altera_nios2_gen2_irq_init
04020000 g     F .entry	0000001c __reset
04020020 g       *ABS*	00000000 __flash_exceptions_start
04022e28 g     F .text	0000005c _fstat_r
04029850 g     O .bss	00000004 errno
040220dc g     F .text	00000008 __seofread
04029858 g     O .bss	00000004 alt_argv
0402fca8 g       *ABS*	00000000 _gp
04024d60 g     F .text	0000013c altera_avalon_mailbox_retrieve_poll
040269e0 g     O .rwdata	00000180 alt_fd_list
040251b0 g     F .text	00000090 alt_find_dev
04021704 g     F .text	00000148 memcpy
04020438 g     F .text	0000000c _cleanup_r
040255d8 g     F .text	0000007c alt_io_redirect
040260dc g       *ABS*	00000000 __DTOR_END__
04020384 g     F .text	00000014 puts
04025cac g     F .text	0000009c alt_exception_cause_generated_bad_addr
04024824 g     F .text	00000078 altera_avalon_mailbox_simple_init
040240fc g     F .text	0000021c altera_avalon_jtag_uart_read
04022fd0 g     F .text	00000064 .hidden __udivsi3
040232ec g     F .text	000000a4 isatty
04024b98 g     F .text	00000078 altera_avalon_mailbox_status
04024a80 g     F .text	00000118 altera_avalon_mailbox_close
04025c1c g     F .text	00000090 alt_icache_flush
0402984c g     O .bss	00000004 __malloc_top_pad
040207d0 g     F .text	000004bc __sfvwrite_r
04022034 g     F .text	00000054 _sbrk_r
04022dc8 g     F .text	00000060 _read_r
04027cc8 g     O .rwdata	00000004 alt_max_fd
040223cc g     F .text	000000f0 _fclose_r
04022748 g     F .text	00000030 fflush
04029848 g     O .bss	00000004 __malloc_max_sbrked_mem
040234b8 g     F .text	000000d4 lseek
04027ca8 g     O .rwdata	00000004 _global_impure_ptr
04021ad0 g     F .text	00000564 _realloc_r
04029998 g       *ABS*	00000000 __bss_end
04025424 g     F .text	000000f0 alt_iic_isr_register
04025944 g     F .text	00000108 alt_tick
040207a0 g     F .text	00000018 __fp_lock_all
040253d8 g     F .text	0000004c alt_ic_irq_enabled
040258a8 g     F .text	0000009c alt_alarm_stop
04029860 g     O .bss	00000004 alt_irq_active
040200fc g     F .exceptions	000000d4 alt_irq_handler
040269b8 g     O .rwdata	00000028 alt_dev_null
04024fc8 g     F .text	00000048 alt_dcache_flush_all
04027ce8 g       *ABS*	00000000 __ram_rwdata_end
04027cc0 g     O .rwdata	00000008 alt_dev_list
040238d8 g     F .text	000000f8 write
0402618c g       *ABS*	00000000 __ram_rodata_end
04023200 g     F .text	000000b0 fstat
04023034 g     F .text	00000058 .hidden __umodsi3
04029998 g       *ABS*	00000000 end
04023c38 g     F .text	000000c0 altera_avalon_jtag_uart_init
040201d0 g     F .exceptions	00000074 alt_instruction_exception_entry
040260dc g       *ABS*	00000000 __CTOR_LIST__
04040000 g       *ABS*	00000000 __alt_stack_pointer
04024318 g     F .text	00000224 altera_avalon_jtag_uart_write
04020790 g     F .text	00000004 __sfp_lock_acquire
04021620 g     F .text	000000e4 memchr
0402289c g     F .text	00000310 _free_r
04025f28 g     F .text	00000180 __call_exitprocs
04020000 g       *ABS*	00000000 __alt_mem_onchip_memory_1
04027cb0 g     O .rwdata	00000004 __malloc_sbrk_base
04020244 g     F .text	0000004c _start
04029864 g     O .bss	00000004 _alt_tick_rate
04029868 g     O .bss	00000004 _alt_nticks
0402368c g     F .text	000000fc read
04023a3c g     F .text	00000098 alt_sys_init
04025e10 g     F .text	00000118 __register_exitproc
04023fa4 g     F .text	00000068 altera_avalon_jtag_uart_close
0402618c g       *ABS*	00000000 __ram_rwdata_start
040260dc g       *ABS*	00000000 __ram_rodata_start
04029870 g     O .bss	00000028 __malloc_current_mallinfo
04023ad4 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
04025b78 g     F .text	000000a4 alt_get_fd
04022378 g     F .text	00000054 _close_r
04025d94 g     F .text	0000007c memcmp
04023b94 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
04029998 g       *ABS*	00000000 __alt_stack_base
04023be4 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
04022224 g     F .text	00000154 __swsetup_r
04020650 g     F .text	00000118 __sfp
040265b0 g     O .rwdata	00000408 __malloc_av_
0402079c g     F .text	00000004 __sinit_lock_release
04022088 g     F .text	00000054 __sread
04025a70 g     F .text	00000108 alt_find_file
0402504c g     F .text	000000a4 alt_dev_llist_insert
04023608 g     F .text	00000024 __malloc_lock
040237ec g     F .text	000000b0 sbrk
040226ec g     F .text	0000005c _fflush_r
04029844 g       *ABS*	00000000 __bss_start
040219a8 g     F .text	00000128 memset
04020290 g     F .text	00000034 main
0402985c g     O .bss	00000004 alt_envp
04029844 g     O .bss	00000004 __malloc_max_total_mem
04023b34 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
040221bc g     F .text	00000008 __sclose
04040000 g       *ABS*	00000000 __alt_heap_limit
040224bc g     F .text	00000014 fclose
04020e14 g     F .text	0000080c _malloc_r
04027ccc g     O .rwdata	00000004 alt_errno
04020c8c g     F .text	000000c4 _fwalk
04022ed8 g     F .text	00000084 .hidden __divsi3
04022778 g     F .text	00000124 _malloc_trim_r
040260dc g       *ABS*	00000000 __CTOR_END__
040260dc g       *ABS*	00000000 __flash_rodata_start
040260dc g       *ABS*	00000000 __DTOR_LIST__
04023a04 g     F .text	00000038 alt_irq_init
04023788 g     F .text	00000064 alt_release_fd
04025d48 g     F .text	00000014 atexit
040221c4 g     F .text	00000060 _write_r
04027cac g     O .rwdata	00000004 _impure_ptr
04029854 g     O .bss	00000004 alt_argc
040224d0 g     F .text	0000021c __sflush_r
04025150 g     F .text	00000060 _do_dtors
00000000 g       *ABS*	00000000 __alt_mem_sdram_controller_2
04020020 g       .exceptions	00000000 alt_irq_entry
040207b8 g     F .text	00000018 __fp_unlock_all
04027cb8 g     O .rwdata	00000008 alt_fs_list
04020020 g       *ABS*	00000000 __ram_exceptions_start
04025274 g     F .text	00000050 alt_ic_isr_register
04027ce8 g       *ABS*	00000000 _edata
04029998 g       *ABS*	00000000 _end
04020244 g       *ABS*	00000000 __ram_exceptions_end
0402400c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
0402534c g     F .text	0000008c alt_ic_irq_disable
04027cd4 g     O .rwdata	00000008 alt_mailbox_simple_list
040220e4 g     F .text	0000007c __swrite
04027cb4 g     O .rwdata	00000004 __malloc_trim_threshold
04025d5c g     F .text	00000038 exit
04020d50 g     F .text	000000c4 _fwalk_reent
04022f5c g     F .text	00000074 .hidden __modsi3
04040000 g       *ABS*	00000000 __alt_data_end
04020020 g     F .exceptions	00000000 alt_exception
04020794 g     F .text	00000004 __sfp_lock_release
0402489c g     F .text	000001e4 altera_avalon_mailbox_open
040260a8 g     F .text	00000034 _exit
04024e9c g     F .text	0000012c alt_alarm_start
04022c0c g     F .text	000001bc __smakebuf_r
04020398 g     F .text	00000098 strlen
04025754 g     F .text	00000154 open
04025240 g     F .text	00000034 alt_icache_flush_all
04027cdc g     O .rwdata	00000004 alt_priority_mask
040252c4 g     F .text	00000088 alt_ic_irq_enable
04027ce0 g     O .rwdata	00000008 alt_alarm_list
040250f0 g     F .text	00000060 _do_ctors
040230c8 g     F .text	000000d0 close
040233f8 g     F .text	00000084 alt_load
04020798 g     F .text	00000004 __sinit_lock_acquire



Disassembly of section .entry:

04020000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && (!defined(ALT_SIM_OPTIMIZE) || defined(NIOS2_ECC_PRESENT))
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
 4020000:	00840014 	movui	r2,4096
#endif

0:
    initi r2
 4020004:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
 4020008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 402000c:	00bffd16 	blt	zero,r2,4020004 <__alt_data_end+0xfffe0004>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 4020010:	004100b4 	movhi	at,1026
    ori r1, r1, %lo(_start)
 4020014:	08409114 	ori	at,at,580
    jmp r1
 4020018:	0800683a 	jmp	at
 402001c:	00000000 	call	0 <__alt_mem_sdram_controller_2>

Disassembly of section .exceptions:

04020020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 4020020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 4020024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 4020028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 402002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 4020030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 4020034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 4020038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 402003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 4020040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 4020044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 4020048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 402004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 4020050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 4020054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 4020058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 402005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 4020060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 4020064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 4020068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 402006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 4020070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 4020074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 4020078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 402007c:	10000326 	beq	r2,zero,402008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 4020080:	20000226 	beq	r4,zero,402008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 4020084:	40200fc0 	call	40200fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 4020088:	00000706 	br	40200a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 402008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 4020090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 4020094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 4020098:	40201d00 	call	40201d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 402009c:	1000021e 	bne	r2,zero,40200a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 40200a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 40200a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 40200a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 40200ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 40200b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 40200b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 40200b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 40200bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 40200c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 40200c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 40200c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 40200cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 40200d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 40200d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 40200d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 40200dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 40200e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 40200e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 40200e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 40200ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 40200f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 40200f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 40200f8:	ef80083a 	eret

040200fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 40200fc:	defff904 	addi	sp,sp,-28
 4020100:	dfc00615 	stw	ra,24(sp)
 4020104:	df000515 	stw	fp,20(sp)
 4020108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 402010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 4020110:	0005313a 	rdctl	r2,ipending
 4020114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 4020118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 402011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 4020120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 4020124:	00800044 	movi	r2,1
 4020128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 402012c:	e0fffb17 	ldw	r3,-20(fp)
 4020130:	e0bffc17 	ldw	r2,-16(fp)
 4020134:	1884703a 	and	r2,r3,r2
 4020138:	10001426 	beq	r2,zero,402018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 402013c:	008100f4 	movhi	r2,1027
 4020140:	10a62604 	addi	r2,r2,-26472
 4020144:	e0fffd17 	ldw	r3,-12(fp)
 4020148:	180690fa 	slli	r3,r3,3
 402014c:	10c5883a 	add	r2,r2,r3
 4020150:	10c00017 	ldw	r3,0(r2)
 4020154:	008100f4 	movhi	r2,1027
 4020158:	10a62604 	addi	r2,r2,-26472
 402015c:	e13ffd17 	ldw	r4,-12(fp)
 4020160:	200890fa 	slli	r4,r4,3
 4020164:	1105883a 	add	r2,r2,r4
 4020168:	10800104 	addi	r2,r2,4
 402016c:	10800017 	ldw	r2,0(r2)
 4020170:	1009883a 	mov	r4,r2
 4020174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 4020178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 402017c:	0005313a 	rdctl	r2,ipending
 4020180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 4020184:	e0bfff17 	ldw	r2,-4(fp)
 4020188:	00000706 	br	40201a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 402018c:	e0bffc17 	ldw	r2,-16(fp)
 4020190:	1085883a 	add	r2,r2,r2
 4020194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 4020198:	e0bffd17 	ldw	r2,-12(fp)
 402019c:	10800044 	addi	r2,r2,1
 40201a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 40201a4:	003fe106 	br	402012c <__alt_data_end+0xfffe012c>

    active = alt_irq_pending ();
 40201a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 40201ac:	e0bffb17 	ldw	r2,-20(fp)
 40201b0:	103fdb1e 	bne	r2,zero,4020120 <__alt_data_end+0xfffe0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 40201b4:	0001883a 	nop
}
 40201b8:	0001883a 	nop
 40201bc:	e037883a 	mov	sp,fp
 40201c0:	dfc00117 	ldw	ra,4(sp)
 40201c4:	df000017 	ldw	fp,0(sp)
 40201c8:	dec00204 	addi	sp,sp,8
 40201cc:	f800283a 	ret

040201d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 40201d0:	defffb04 	addi	sp,sp,-20
 40201d4:	dfc00415 	stw	ra,16(sp)
 40201d8:	df000315 	stw	fp,12(sp)
 40201dc:	df000304 	addi	fp,sp,12
 40201e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
 40201e4:	000531fa 	rdctl	r2,exception
 40201e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
 40201ec:	e0bffd17 	ldw	r2,-12(fp)
 40201f0:	10801f0c 	andi	r2,r2,124
 40201f4:	1004d0ba 	srli	r2,r2,2
 40201f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
 40201fc:	0005333a 	rdctl	r2,badaddr
 4020200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 4020204:	d0a6f117 	ldw	r2,-25660(gp)
 4020208:	10000726 	beq	r2,zero,4020228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 402020c:	d0a6f117 	ldw	r2,-25660(gp)
 4020210:	e0fffd17 	ldw	r3,-12(fp)
 4020214:	e1bffe17 	ldw	r6,-8(fp)
 4020218:	e17fff17 	ldw	r5,-4(fp)
 402021c:	1809883a 	mov	r4,r3
 4020220:	103ee83a 	callr	r2
 4020224:	00000206 	br	4020230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 4020228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 402022c:	0005883a 	mov	r2,zero
}
 4020230:	e037883a 	mov	sp,fp
 4020234:	dfc00117 	ldw	ra,4(sp)
 4020238:	df000017 	ldw	fp,0(sp)
 402023c:	dec00204 	addi	sp,sp,8
 4020240:	f800283a 	ret

Disassembly of section .text:

04020244 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 4020244:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
 4020248:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 402024c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
 4020250:	00bffd16 	blt	zero,r2,4020248 <__alt_data_end+0xfffe0248>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 4020254:	06c10134 	movhi	sp,1028
    ori sp, sp, %lo(__alt_stack_pointer)
 4020258:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
 402025c:	068100b4 	movhi	gp,1026
    ori gp, gp, %lo(_gp)
 4020260:	d6bf2a14 	ori	gp,gp,64680
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 4020264:	008100b4 	movhi	r2,1026
    ori r2, r2, %lo(__bss_start)
 4020268:	10a61114 	ori	r2,r2,38980

    movhi r3, %hi(__bss_end)
 402026c:	00c100b4 	movhi	r3,1026
    ori r3, r3, %lo(__bss_end)
 4020270:	18e66614 	ori	r3,r3,39320

    beq r2, r3, 1f
 4020274:	10c00326 	beq	r2,r3,4020284 <_start+0x40>

0:
    stw zero, (r2)
 4020278:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 402027c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 4020280:	10fffd36 	bltu	r2,r3,4020278 <__alt_data_end+0xfffe0278>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 4020284:	40233f80 	call	40233f8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 4020288:	402358c0 	call	402358c <alt_main>

0402028c <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 402028c:	003fff06 	br	402028c <__alt_data_end+0xfffe028c>

04020290 <main>:
 */

#include <stdio.h>

int main()
{
 4020290:	defffe04 	addi	sp,sp,-8
 4020294:	dfc00115 	stw	ra,4(sp)
 4020298:	df000015 	stw	fp,0(sp)
 402029c:	d839883a 	mov	fp,sp
  printf("Hello from Nios II!\n");
 40202a0:	010100b4 	movhi	r4,1026
 40202a4:	21183704 	addi	r4,r4,24796
 40202a8:	40203840 	call	4020384 <puts>

  return 0;
 40202ac:	0005883a 	mov	r2,zero
}
 40202b0:	e037883a 	mov	sp,fp
 40202b4:	dfc00117 	ldw	ra,4(sp)
 40202b8:	df000017 	ldw	fp,0(sp)
 40202bc:	dec00204 	addi	sp,sp,8
 40202c0:	f800283a 	ret

040202c4 <_puts_r>:
 40202c4:	defff604 	addi	sp,sp,-40
 40202c8:	dc000715 	stw	r16,28(sp)
 40202cc:	2021883a 	mov	r16,r4
 40202d0:	2809883a 	mov	r4,r5
 40202d4:	dc400815 	stw	r17,32(sp)
 40202d8:	dfc00915 	stw	ra,36(sp)
 40202dc:	2823883a 	mov	r17,r5
 40202e0:	40203980 	call	4020398 <strlen>
 40202e4:	10c00044 	addi	r3,r2,1
 40202e8:	d8800115 	stw	r2,4(sp)
 40202ec:	008100b4 	movhi	r2,1026
 40202f0:	10983c04 	addi	r2,r2,24816
 40202f4:	d8800215 	stw	r2,8(sp)
 40202f8:	00800044 	movi	r2,1
 40202fc:	d8800315 	stw	r2,12(sp)
 4020300:	00800084 	movi	r2,2
 4020304:	dc400015 	stw	r17,0(sp)
 4020308:	d8c00615 	stw	r3,24(sp)
 402030c:	dec00415 	stw	sp,16(sp)
 4020310:	d8800515 	stw	r2,20(sp)
 4020314:	80000226 	beq	r16,zero,4020320 <_puts_r+0x5c>
 4020318:	80800e17 	ldw	r2,56(r16)
 402031c:	10001426 	beq	r2,zero,4020370 <_puts_r+0xac>
 4020320:	81400217 	ldw	r5,8(r16)
 4020324:	2880030b 	ldhu	r2,12(r5)
 4020328:	10c8000c 	andi	r3,r2,8192
 402032c:	1800061e 	bne	r3,zero,4020348 <_puts_r+0x84>
 4020330:	29001917 	ldw	r4,100(r5)
 4020334:	00f7ffc4 	movi	r3,-8193
 4020338:	10880014 	ori	r2,r2,8192
 402033c:	20c6703a 	and	r3,r4,r3
 4020340:	2880030d 	sth	r2,12(r5)
 4020344:	28c01915 	stw	r3,100(r5)
 4020348:	d9800404 	addi	r6,sp,16
 402034c:	8009883a 	mov	r4,r16
 4020350:	40207d00 	call	40207d0 <__sfvwrite_r>
 4020354:	1000091e 	bne	r2,zero,402037c <_puts_r+0xb8>
 4020358:	00800284 	movi	r2,10
 402035c:	dfc00917 	ldw	ra,36(sp)
 4020360:	dc400817 	ldw	r17,32(sp)
 4020364:	dc000717 	ldw	r16,28(sp)
 4020368:	dec00a04 	addi	sp,sp,40
 402036c:	f800283a 	ret
 4020370:	8009883a 	mov	r4,r16
 4020374:	40207800 	call	4020780 <__sinit>
 4020378:	003fe906 	br	4020320 <__alt_data_end+0xfffe0320>
 402037c:	00bfffc4 	movi	r2,-1
 4020380:	003ff606 	br	402035c <__alt_data_end+0xfffe035c>

04020384 <puts>:
 4020384:	008100b4 	movhi	r2,1026
 4020388:	109f2b04 	addi	r2,r2,31916
 402038c:	200b883a 	mov	r5,r4
 4020390:	11000017 	ldw	r4,0(r2)
 4020394:	40202c41 	jmpi	40202c4 <_puts_r>

04020398 <strlen>:
 4020398:	208000cc 	andi	r2,r4,3
 402039c:	10002026 	beq	r2,zero,4020420 <strlen+0x88>
 40203a0:	20800007 	ldb	r2,0(r4)
 40203a4:	10002026 	beq	r2,zero,4020428 <strlen+0x90>
 40203a8:	2005883a 	mov	r2,r4
 40203ac:	00000206 	br	40203b8 <strlen+0x20>
 40203b0:	10c00007 	ldb	r3,0(r2)
 40203b4:	18001826 	beq	r3,zero,4020418 <strlen+0x80>
 40203b8:	10800044 	addi	r2,r2,1
 40203bc:	10c000cc 	andi	r3,r2,3
 40203c0:	183ffb1e 	bne	r3,zero,40203b0 <__alt_data_end+0xfffe03b0>
 40203c4:	10c00017 	ldw	r3,0(r2)
 40203c8:	01ffbff4 	movhi	r7,65279
 40203cc:	39ffbfc4 	addi	r7,r7,-257
 40203d0:	00ca303a 	nor	r5,zero,r3
 40203d4:	01a02074 	movhi	r6,32897
 40203d8:	19c7883a 	add	r3,r3,r7
 40203dc:	31a02004 	addi	r6,r6,-32640
 40203e0:	1946703a 	and	r3,r3,r5
 40203e4:	1986703a 	and	r3,r3,r6
 40203e8:	1800091e 	bne	r3,zero,4020410 <strlen+0x78>
 40203ec:	10800104 	addi	r2,r2,4
 40203f0:	10c00017 	ldw	r3,0(r2)
 40203f4:	19cb883a 	add	r5,r3,r7
 40203f8:	00c6303a 	nor	r3,zero,r3
 40203fc:	28c6703a 	and	r3,r5,r3
 4020400:	1986703a 	and	r3,r3,r6
 4020404:	183ff926 	beq	r3,zero,40203ec <__alt_data_end+0xfffe03ec>
 4020408:	00000106 	br	4020410 <strlen+0x78>
 402040c:	10800044 	addi	r2,r2,1
 4020410:	10c00007 	ldb	r3,0(r2)
 4020414:	183ffd1e 	bne	r3,zero,402040c <__alt_data_end+0xfffe040c>
 4020418:	1105c83a 	sub	r2,r2,r4
 402041c:	f800283a 	ret
 4020420:	2005883a 	mov	r2,r4
 4020424:	003fe706 	br	40203c4 <__alt_data_end+0xfffe03c4>
 4020428:	0005883a 	mov	r2,zero
 402042c:	f800283a 	ret

04020430 <__fp_unlock>:
 4020430:	0005883a 	mov	r2,zero
 4020434:	f800283a 	ret

04020438 <_cleanup_r>:
 4020438:	014100b4 	movhi	r5,1026
 402043c:	2948f304 	addi	r5,r5,9164
 4020440:	4020d501 	jmpi	4020d50 <_fwalk_reent>

04020444 <__sinit.part.1>:
 4020444:	defff704 	addi	sp,sp,-36
 4020448:	00c100b4 	movhi	r3,1026
 402044c:	dfc00815 	stw	ra,32(sp)
 4020450:	ddc00715 	stw	r23,28(sp)
 4020454:	dd800615 	stw	r22,24(sp)
 4020458:	dd400515 	stw	r21,20(sp)
 402045c:	dd000415 	stw	r20,16(sp)
 4020460:	dcc00315 	stw	r19,12(sp)
 4020464:	dc800215 	stw	r18,8(sp)
 4020468:	dc400115 	stw	r17,4(sp)
 402046c:	dc000015 	stw	r16,0(sp)
 4020470:	18c10e04 	addi	r3,r3,1080
 4020474:	24000117 	ldw	r16,4(r4)
 4020478:	20c00f15 	stw	r3,60(r4)
 402047c:	2080bb04 	addi	r2,r4,748
 4020480:	00c000c4 	movi	r3,3
 4020484:	20c0b915 	stw	r3,740(r4)
 4020488:	2080ba15 	stw	r2,744(r4)
 402048c:	2000b815 	stw	zero,736(r4)
 4020490:	05c00204 	movi	r23,8
 4020494:	00800104 	movi	r2,4
 4020498:	2025883a 	mov	r18,r4
 402049c:	b80d883a 	mov	r6,r23
 40204a0:	81001704 	addi	r4,r16,92
 40204a4:	000b883a 	mov	r5,zero
 40204a8:	80000015 	stw	zero,0(r16)
 40204ac:	80000115 	stw	zero,4(r16)
 40204b0:	80000215 	stw	zero,8(r16)
 40204b4:	8080030d 	sth	r2,12(r16)
 40204b8:	80001915 	stw	zero,100(r16)
 40204bc:	8000038d 	sth	zero,14(r16)
 40204c0:	80000415 	stw	zero,16(r16)
 40204c4:	80000515 	stw	zero,20(r16)
 40204c8:	80000615 	stw	zero,24(r16)
 40204cc:	40219a80 	call	40219a8 <memset>
 40204d0:	058100b4 	movhi	r22,1026
 40204d4:	94400217 	ldw	r17,8(r18)
 40204d8:	054100b4 	movhi	r21,1026
 40204dc:	050100b4 	movhi	r20,1026
 40204e0:	04c100b4 	movhi	r19,1026
 40204e4:	b5882204 	addi	r22,r22,8328
 40204e8:	ad483904 	addi	r21,r21,8420
 40204ec:	a5085804 	addi	r20,r20,8544
 40204f0:	9cc86f04 	addi	r19,r19,8636
 40204f4:	85800815 	stw	r22,32(r16)
 40204f8:	85400915 	stw	r21,36(r16)
 40204fc:	85000a15 	stw	r20,40(r16)
 4020500:	84c00b15 	stw	r19,44(r16)
 4020504:	84000715 	stw	r16,28(r16)
 4020508:	00800284 	movi	r2,10
 402050c:	8880030d 	sth	r2,12(r17)
 4020510:	00800044 	movi	r2,1
 4020514:	b80d883a 	mov	r6,r23
 4020518:	89001704 	addi	r4,r17,92
 402051c:	000b883a 	mov	r5,zero
 4020520:	88000015 	stw	zero,0(r17)
 4020524:	88000115 	stw	zero,4(r17)
 4020528:	88000215 	stw	zero,8(r17)
 402052c:	88001915 	stw	zero,100(r17)
 4020530:	8880038d 	sth	r2,14(r17)
 4020534:	88000415 	stw	zero,16(r17)
 4020538:	88000515 	stw	zero,20(r17)
 402053c:	88000615 	stw	zero,24(r17)
 4020540:	40219a80 	call	40219a8 <memset>
 4020544:	94000317 	ldw	r16,12(r18)
 4020548:	00800484 	movi	r2,18
 402054c:	8c400715 	stw	r17,28(r17)
 4020550:	8d800815 	stw	r22,32(r17)
 4020554:	8d400915 	stw	r21,36(r17)
 4020558:	8d000a15 	stw	r20,40(r17)
 402055c:	8cc00b15 	stw	r19,44(r17)
 4020560:	8080030d 	sth	r2,12(r16)
 4020564:	00800084 	movi	r2,2
 4020568:	80000015 	stw	zero,0(r16)
 402056c:	80000115 	stw	zero,4(r16)
 4020570:	80000215 	stw	zero,8(r16)
 4020574:	80001915 	stw	zero,100(r16)
 4020578:	8080038d 	sth	r2,14(r16)
 402057c:	80000415 	stw	zero,16(r16)
 4020580:	80000515 	stw	zero,20(r16)
 4020584:	80000615 	stw	zero,24(r16)
 4020588:	b80d883a 	mov	r6,r23
 402058c:	000b883a 	mov	r5,zero
 4020590:	81001704 	addi	r4,r16,92
 4020594:	40219a80 	call	40219a8 <memset>
 4020598:	00800044 	movi	r2,1
 402059c:	84000715 	stw	r16,28(r16)
 40205a0:	85800815 	stw	r22,32(r16)
 40205a4:	85400915 	stw	r21,36(r16)
 40205a8:	85000a15 	stw	r20,40(r16)
 40205ac:	84c00b15 	stw	r19,44(r16)
 40205b0:	90800e15 	stw	r2,56(r18)
 40205b4:	dfc00817 	ldw	ra,32(sp)
 40205b8:	ddc00717 	ldw	r23,28(sp)
 40205bc:	dd800617 	ldw	r22,24(sp)
 40205c0:	dd400517 	ldw	r21,20(sp)
 40205c4:	dd000417 	ldw	r20,16(sp)
 40205c8:	dcc00317 	ldw	r19,12(sp)
 40205cc:	dc800217 	ldw	r18,8(sp)
 40205d0:	dc400117 	ldw	r17,4(sp)
 40205d4:	dc000017 	ldw	r16,0(sp)
 40205d8:	dec00904 	addi	sp,sp,36
 40205dc:	f800283a 	ret

040205e0 <__fp_lock>:
 40205e0:	0005883a 	mov	r2,zero
 40205e4:	f800283a 	ret

040205e8 <__sfmoreglue>:
 40205e8:	defffc04 	addi	sp,sp,-16
 40205ec:	dc400115 	stw	r17,4(sp)
 40205f0:	2c7fffc4 	addi	r17,r5,-1
 40205f4:	8c401a24 	muli	r17,r17,104
 40205f8:	dc800215 	stw	r18,8(sp)
 40205fc:	2825883a 	mov	r18,r5
 4020600:	89401d04 	addi	r5,r17,116
 4020604:	dc000015 	stw	r16,0(sp)
 4020608:	dfc00315 	stw	ra,12(sp)
 402060c:	4020e140 	call	4020e14 <_malloc_r>
 4020610:	1021883a 	mov	r16,r2
 4020614:	10000726 	beq	r2,zero,4020634 <__sfmoreglue+0x4c>
 4020618:	11000304 	addi	r4,r2,12
 402061c:	10000015 	stw	zero,0(r2)
 4020620:	14800115 	stw	r18,4(r2)
 4020624:	11000215 	stw	r4,8(r2)
 4020628:	89801a04 	addi	r6,r17,104
 402062c:	000b883a 	mov	r5,zero
 4020630:	40219a80 	call	40219a8 <memset>
 4020634:	8005883a 	mov	r2,r16
 4020638:	dfc00317 	ldw	ra,12(sp)
 402063c:	dc800217 	ldw	r18,8(sp)
 4020640:	dc400117 	ldw	r17,4(sp)
 4020644:	dc000017 	ldw	r16,0(sp)
 4020648:	dec00404 	addi	sp,sp,16
 402064c:	f800283a 	ret

04020650 <__sfp>:
 4020650:	defffb04 	addi	sp,sp,-20
 4020654:	dc000015 	stw	r16,0(sp)
 4020658:	040100b4 	movhi	r16,1026
 402065c:	841f2a04 	addi	r16,r16,31912
 4020660:	dcc00315 	stw	r19,12(sp)
 4020664:	2027883a 	mov	r19,r4
 4020668:	81000017 	ldw	r4,0(r16)
 402066c:	dfc00415 	stw	ra,16(sp)
 4020670:	dc800215 	stw	r18,8(sp)
 4020674:	20800e17 	ldw	r2,56(r4)
 4020678:	dc400115 	stw	r17,4(sp)
 402067c:	1000021e 	bne	r2,zero,4020688 <__sfp+0x38>
 4020680:	40204440 	call	4020444 <__sinit.part.1>
 4020684:	81000017 	ldw	r4,0(r16)
 4020688:	2480b804 	addi	r18,r4,736
 402068c:	047fffc4 	movi	r17,-1
 4020690:	91000117 	ldw	r4,4(r18)
 4020694:	94000217 	ldw	r16,8(r18)
 4020698:	213fffc4 	addi	r4,r4,-1
 402069c:	20000a16 	blt	r4,zero,40206c8 <__sfp+0x78>
 40206a0:	8080030f 	ldh	r2,12(r16)
 40206a4:	10000c26 	beq	r2,zero,40206d8 <__sfp+0x88>
 40206a8:	80c01d04 	addi	r3,r16,116
 40206ac:	00000206 	br	40206b8 <__sfp+0x68>
 40206b0:	18bfe60f 	ldh	r2,-104(r3)
 40206b4:	10000826 	beq	r2,zero,40206d8 <__sfp+0x88>
 40206b8:	213fffc4 	addi	r4,r4,-1
 40206bc:	1c3ffd04 	addi	r16,r3,-12
 40206c0:	18c01a04 	addi	r3,r3,104
 40206c4:	247ffa1e 	bne	r4,r17,40206b0 <__alt_data_end+0xfffe06b0>
 40206c8:	90800017 	ldw	r2,0(r18)
 40206cc:	10001d26 	beq	r2,zero,4020744 <__sfp+0xf4>
 40206d0:	1025883a 	mov	r18,r2
 40206d4:	003fee06 	br	4020690 <__alt_data_end+0xfffe0690>
 40206d8:	00bfffc4 	movi	r2,-1
 40206dc:	8080038d 	sth	r2,14(r16)
 40206e0:	00800044 	movi	r2,1
 40206e4:	8080030d 	sth	r2,12(r16)
 40206e8:	80001915 	stw	zero,100(r16)
 40206ec:	80000015 	stw	zero,0(r16)
 40206f0:	80000215 	stw	zero,8(r16)
 40206f4:	80000115 	stw	zero,4(r16)
 40206f8:	80000415 	stw	zero,16(r16)
 40206fc:	80000515 	stw	zero,20(r16)
 4020700:	80000615 	stw	zero,24(r16)
 4020704:	01800204 	movi	r6,8
 4020708:	000b883a 	mov	r5,zero
 402070c:	81001704 	addi	r4,r16,92
 4020710:	40219a80 	call	40219a8 <memset>
 4020714:	8005883a 	mov	r2,r16
 4020718:	80000c15 	stw	zero,48(r16)
 402071c:	80000d15 	stw	zero,52(r16)
 4020720:	80001115 	stw	zero,68(r16)
 4020724:	80001215 	stw	zero,72(r16)
 4020728:	dfc00417 	ldw	ra,16(sp)
 402072c:	dcc00317 	ldw	r19,12(sp)
 4020730:	dc800217 	ldw	r18,8(sp)
 4020734:	dc400117 	ldw	r17,4(sp)
 4020738:	dc000017 	ldw	r16,0(sp)
 402073c:	dec00504 	addi	sp,sp,20
 4020740:	f800283a 	ret
 4020744:	01400104 	movi	r5,4
 4020748:	9809883a 	mov	r4,r19
 402074c:	40205e80 	call	40205e8 <__sfmoreglue>
 4020750:	90800015 	stw	r2,0(r18)
 4020754:	103fde1e 	bne	r2,zero,40206d0 <__alt_data_end+0xfffe06d0>
 4020758:	00800304 	movi	r2,12
 402075c:	98800015 	stw	r2,0(r19)
 4020760:	0005883a 	mov	r2,zero
 4020764:	003ff006 	br	4020728 <__alt_data_end+0xfffe0728>

04020768 <_cleanup>:
 4020768:	008100b4 	movhi	r2,1026
 402076c:	109f2a04 	addi	r2,r2,31912
 4020770:	11000017 	ldw	r4,0(r2)
 4020774:	014100b4 	movhi	r5,1026
 4020778:	2948f304 	addi	r5,r5,9164
 402077c:	4020d501 	jmpi	4020d50 <_fwalk_reent>

04020780 <__sinit>:
 4020780:	20800e17 	ldw	r2,56(r4)
 4020784:	10000126 	beq	r2,zero,402078c <__sinit+0xc>
 4020788:	f800283a 	ret
 402078c:	40204441 	jmpi	4020444 <__sinit.part.1>

04020790 <__sfp_lock_acquire>:
 4020790:	f800283a 	ret

04020794 <__sfp_lock_release>:
 4020794:	f800283a 	ret

04020798 <__sinit_lock_acquire>:
 4020798:	f800283a 	ret

0402079c <__sinit_lock_release>:
 402079c:	f800283a 	ret

040207a0 <__fp_lock_all>:
 40207a0:	008100b4 	movhi	r2,1026
 40207a4:	109f2b04 	addi	r2,r2,31916
 40207a8:	11000017 	ldw	r4,0(r2)
 40207ac:	014100b4 	movhi	r5,1026
 40207b0:	29417804 	addi	r5,r5,1504
 40207b4:	4020c8c1 	jmpi	4020c8c <_fwalk>

040207b8 <__fp_unlock_all>:
 40207b8:	008100b4 	movhi	r2,1026
 40207bc:	109f2b04 	addi	r2,r2,31916
 40207c0:	11000017 	ldw	r4,0(r2)
 40207c4:	014100b4 	movhi	r5,1026
 40207c8:	29410c04 	addi	r5,r5,1072
 40207cc:	4020c8c1 	jmpi	4020c8c <_fwalk>

040207d0 <__sfvwrite_r>:
 40207d0:	30800217 	ldw	r2,8(r6)
 40207d4:	10006726 	beq	r2,zero,4020974 <__sfvwrite_r+0x1a4>
 40207d8:	28c0030b 	ldhu	r3,12(r5)
 40207dc:	defff404 	addi	sp,sp,-48
 40207e0:	dd400715 	stw	r21,28(sp)
 40207e4:	dd000615 	stw	r20,24(sp)
 40207e8:	dc000215 	stw	r16,8(sp)
 40207ec:	dfc00b15 	stw	ra,44(sp)
 40207f0:	df000a15 	stw	fp,40(sp)
 40207f4:	ddc00915 	stw	r23,36(sp)
 40207f8:	dd800815 	stw	r22,32(sp)
 40207fc:	dcc00515 	stw	r19,20(sp)
 4020800:	dc800415 	stw	r18,16(sp)
 4020804:	dc400315 	stw	r17,12(sp)
 4020808:	1880020c 	andi	r2,r3,8
 402080c:	2821883a 	mov	r16,r5
 4020810:	202b883a 	mov	r21,r4
 4020814:	3029883a 	mov	r20,r6
 4020818:	10002726 	beq	r2,zero,40208b8 <__sfvwrite_r+0xe8>
 402081c:	28800417 	ldw	r2,16(r5)
 4020820:	10002526 	beq	r2,zero,40208b8 <__sfvwrite_r+0xe8>
 4020824:	1880008c 	andi	r2,r3,2
 4020828:	a4400017 	ldw	r17,0(r20)
 402082c:	10002a26 	beq	r2,zero,40208d8 <__sfvwrite_r+0x108>
 4020830:	05a00034 	movhi	r22,32768
 4020834:	0027883a 	mov	r19,zero
 4020838:	0025883a 	mov	r18,zero
 402083c:	b5bf0004 	addi	r22,r22,-1024
 4020840:	980d883a 	mov	r6,r19
 4020844:	a809883a 	mov	r4,r21
 4020848:	90004626 	beq	r18,zero,4020964 <__sfvwrite_r+0x194>
 402084c:	900f883a 	mov	r7,r18
 4020850:	b480022e 	bgeu	r22,r18,402085c <__sfvwrite_r+0x8c>
 4020854:	01e00034 	movhi	r7,32768
 4020858:	39ff0004 	addi	r7,r7,-1024
 402085c:	80800917 	ldw	r2,36(r16)
 4020860:	81400717 	ldw	r5,28(r16)
 4020864:	103ee83a 	callr	r2
 4020868:	0080570e 	bge	zero,r2,40209c8 <__sfvwrite_r+0x1f8>
 402086c:	a0c00217 	ldw	r3,8(r20)
 4020870:	98a7883a 	add	r19,r19,r2
 4020874:	90a5c83a 	sub	r18,r18,r2
 4020878:	1885c83a 	sub	r2,r3,r2
 402087c:	a0800215 	stw	r2,8(r20)
 4020880:	103fef1e 	bne	r2,zero,4020840 <__alt_data_end+0xfffe0840>
 4020884:	0005883a 	mov	r2,zero
 4020888:	dfc00b17 	ldw	ra,44(sp)
 402088c:	df000a17 	ldw	fp,40(sp)
 4020890:	ddc00917 	ldw	r23,36(sp)
 4020894:	dd800817 	ldw	r22,32(sp)
 4020898:	dd400717 	ldw	r21,28(sp)
 402089c:	dd000617 	ldw	r20,24(sp)
 40208a0:	dcc00517 	ldw	r19,20(sp)
 40208a4:	dc800417 	ldw	r18,16(sp)
 40208a8:	dc400317 	ldw	r17,12(sp)
 40208ac:	dc000217 	ldw	r16,8(sp)
 40208b0:	dec00c04 	addi	sp,sp,48
 40208b4:	f800283a 	ret
 40208b8:	800b883a 	mov	r5,r16
 40208bc:	a809883a 	mov	r4,r21
 40208c0:	40222240 	call	4022224 <__swsetup_r>
 40208c4:	1000eb1e 	bne	r2,zero,4020c74 <__sfvwrite_r+0x4a4>
 40208c8:	80c0030b 	ldhu	r3,12(r16)
 40208cc:	a4400017 	ldw	r17,0(r20)
 40208d0:	1880008c 	andi	r2,r3,2
 40208d4:	103fd61e 	bne	r2,zero,4020830 <__alt_data_end+0xfffe0830>
 40208d8:	1880004c 	andi	r2,r3,1
 40208dc:	10003f1e 	bne	r2,zero,40209dc <__sfvwrite_r+0x20c>
 40208e0:	0039883a 	mov	fp,zero
 40208e4:	0025883a 	mov	r18,zero
 40208e8:	90001a26 	beq	r18,zero,4020954 <__sfvwrite_r+0x184>
 40208ec:	1880800c 	andi	r2,r3,512
 40208f0:	84c00217 	ldw	r19,8(r16)
 40208f4:	10002126 	beq	r2,zero,402097c <__sfvwrite_r+0x1ac>
 40208f8:	982f883a 	mov	r23,r19
 40208fc:	94c09336 	bltu	r18,r19,4020b4c <__sfvwrite_r+0x37c>
 4020900:	1881200c 	andi	r2,r3,1152
 4020904:	10009e1e 	bne	r2,zero,4020b80 <__sfvwrite_r+0x3b0>
 4020908:	81000017 	ldw	r4,0(r16)
 402090c:	b80d883a 	mov	r6,r23
 4020910:	e00b883a 	mov	r5,fp
 4020914:	402184c0 	call	402184c <memmove>
 4020918:	80c00217 	ldw	r3,8(r16)
 402091c:	81000017 	ldw	r4,0(r16)
 4020920:	9005883a 	mov	r2,r18
 4020924:	1ce7c83a 	sub	r19,r3,r19
 4020928:	25cf883a 	add	r7,r4,r23
 402092c:	84c00215 	stw	r19,8(r16)
 4020930:	81c00015 	stw	r7,0(r16)
 4020934:	a0c00217 	ldw	r3,8(r20)
 4020938:	e0b9883a 	add	fp,fp,r2
 402093c:	90a5c83a 	sub	r18,r18,r2
 4020940:	18a7c83a 	sub	r19,r3,r2
 4020944:	a4c00215 	stw	r19,8(r20)
 4020948:	983fce26 	beq	r19,zero,4020884 <__alt_data_end+0xfffe0884>
 402094c:	80c0030b 	ldhu	r3,12(r16)
 4020950:	903fe61e 	bne	r18,zero,40208ec <__alt_data_end+0xfffe08ec>
 4020954:	8f000017 	ldw	fp,0(r17)
 4020958:	8c800117 	ldw	r18,4(r17)
 402095c:	8c400204 	addi	r17,r17,8
 4020960:	003fe106 	br	40208e8 <__alt_data_end+0xfffe08e8>
 4020964:	8cc00017 	ldw	r19,0(r17)
 4020968:	8c800117 	ldw	r18,4(r17)
 402096c:	8c400204 	addi	r17,r17,8
 4020970:	003fb306 	br	4020840 <__alt_data_end+0xfffe0840>
 4020974:	0005883a 	mov	r2,zero
 4020978:	f800283a 	ret
 402097c:	81000017 	ldw	r4,0(r16)
 4020980:	80800417 	ldw	r2,16(r16)
 4020984:	11005736 	bltu	r2,r4,4020ae4 <__sfvwrite_r+0x314>
 4020988:	85c00517 	ldw	r23,20(r16)
 402098c:	95c05536 	bltu	r18,r23,4020ae4 <__sfvwrite_r+0x314>
 4020990:	00a00034 	movhi	r2,32768
 4020994:	10bfffc4 	addi	r2,r2,-1
 4020998:	9009883a 	mov	r4,r18
 402099c:	1480012e 	bgeu	r2,r18,40209a4 <__sfvwrite_r+0x1d4>
 40209a0:	1009883a 	mov	r4,r2
 40209a4:	b80b883a 	mov	r5,r23
 40209a8:	4022ed80 	call	4022ed8 <__divsi3>
 40209ac:	15cf383a 	mul	r7,r2,r23
 40209b0:	81400717 	ldw	r5,28(r16)
 40209b4:	80800917 	ldw	r2,36(r16)
 40209b8:	e00d883a 	mov	r6,fp
 40209bc:	a809883a 	mov	r4,r21
 40209c0:	103ee83a 	callr	r2
 40209c4:	00bfdb16 	blt	zero,r2,4020934 <__alt_data_end+0xfffe0934>
 40209c8:	8080030b 	ldhu	r2,12(r16)
 40209cc:	10801014 	ori	r2,r2,64
 40209d0:	8080030d 	sth	r2,12(r16)
 40209d4:	00bfffc4 	movi	r2,-1
 40209d8:	003fab06 	br	4020888 <__alt_data_end+0xfffe0888>
 40209dc:	0027883a 	mov	r19,zero
 40209e0:	0011883a 	mov	r8,zero
 40209e4:	0039883a 	mov	fp,zero
 40209e8:	0025883a 	mov	r18,zero
 40209ec:	90001f26 	beq	r18,zero,4020a6c <__sfvwrite_r+0x29c>
 40209f0:	40005a26 	beq	r8,zero,4020b5c <__sfvwrite_r+0x38c>
 40209f4:	982d883a 	mov	r22,r19
 40209f8:	94c0012e 	bgeu	r18,r19,4020a00 <__sfvwrite_r+0x230>
 40209fc:	902d883a 	mov	r22,r18
 4020a00:	81000017 	ldw	r4,0(r16)
 4020a04:	80800417 	ldw	r2,16(r16)
 4020a08:	b02f883a 	mov	r23,r22
 4020a0c:	81c00517 	ldw	r7,20(r16)
 4020a10:	1100032e 	bgeu	r2,r4,4020a20 <__sfvwrite_r+0x250>
 4020a14:	80c00217 	ldw	r3,8(r16)
 4020a18:	38c7883a 	add	r3,r7,r3
 4020a1c:	1d801816 	blt	r3,r22,4020a80 <__sfvwrite_r+0x2b0>
 4020a20:	b1c03e16 	blt	r22,r7,4020b1c <__sfvwrite_r+0x34c>
 4020a24:	80800917 	ldw	r2,36(r16)
 4020a28:	81400717 	ldw	r5,28(r16)
 4020a2c:	e00d883a 	mov	r6,fp
 4020a30:	da000115 	stw	r8,4(sp)
 4020a34:	a809883a 	mov	r4,r21
 4020a38:	103ee83a 	callr	r2
 4020a3c:	102f883a 	mov	r23,r2
 4020a40:	da000117 	ldw	r8,4(sp)
 4020a44:	00bfe00e 	bge	zero,r2,40209c8 <__alt_data_end+0xfffe09c8>
 4020a48:	9de7c83a 	sub	r19,r19,r23
 4020a4c:	98001f26 	beq	r19,zero,4020acc <__sfvwrite_r+0x2fc>
 4020a50:	a0800217 	ldw	r2,8(r20)
 4020a54:	e5f9883a 	add	fp,fp,r23
 4020a58:	95e5c83a 	sub	r18,r18,r23
 4020a5c:	15efc83a 	sub	r23,r2,r23
 4020a60:	a5c00215 	stw	r23,8(r20)
 4020a64:	b83f8726 	beq	r23,zero,4020884 <__alt_data_end+0xfffe0884>
 4020a68:	903fe11e 	bne	r18,zero,40209f0 <__alt_data_end+0xfffe09f0>
 4020a6c:	8f000017 	ldw	fp,0(r17)
 4020a70:	8c800117 	ldw	r18,4(r17)
 4020a74:	0011883a 	mov	r8,zero
 4020a78:	8c400204 	addi	r17,r17,8
 4020a7c:	003fdb06 	br	40209ec <__alt_data_end+0xfffe09ec>
 4020a80:	180d883a 	mov	r6,r3
 4020a84:	e00b883a 	mov	r5,fp
 4020a88:	da000115 	stw	r8,4(sp)
 4020a8c:	d8c00015 	stw	r3,0(sp)
 4020a90:	402184c0 	call	402184c <memmove>
 4020a94:	d8c00017 	ldw	r3,0(sp)
 4020a98:	80800017 	ldw	r2,0(r16)
 4020a9c:	800b883a 	mov	r5,r16
 4020aa0:	a809883a 	mov	r4,r21
 4020aa4:	10c5883a 	add	r2,r2,r3
 4020aa8:	80800015 	stw	r2,0(r16)
 4020aac:	d8c00015 	stw	r3,0(sp)
 4020ab0:	40226ec0 	call	40226ec <_fflush_r>
 4020ab4:	d8c00017 	ldw	r3,0(sp)
 4020ab8:	da000117 	ldw	r8,4(sp)
 4020abc:	103fc21e 	bne	r2,zero,40209c8 <__alt_data_end+0xfffe09c8>
 4020ac0:	182f883a 	mov	r23,r3
 4020ac4:	9de7c83a 	sub	r19,r19,r23
 4020ac8:	983fe11e 	bne	r19,zero,4020a50 <__alt_data_end+0xfffe0a50>
 4020acc:	800b883a 	mov	r5,r16
 4020ad0:	a809883a 	mov	r4,r21
 4020ad4:	40226ec0 	call	40226ec <_fflush_r>
 4020ad8:	103fbb1e 	bne	r2,zero,40209c8 <__alt_data_end+0xfffe09c8>
 4020adc:	0011883a 	mov	r8,zero
 4020ae0:	003fdb06 	br	4020a50 <__alt_data_end+0xfffe0a50>
 4020ae4:	94c0012e 	bgeu	r18,r19,4020aec <__sfvwrite_r+0x31c>
 4020ae8:	9027883a 	mov	r19,r18
 4020aec:	980d883a 	mov	r6,r19
 4020af0:	e00b883a 	mov	r5,fp
 4020af4:	402184c0 	call	402184c <memmove>
 4020af8:	80800217 	ldw	r2,8(r16)
 4020afc:	80c00017 	ldw	r3,0(r16)
 4020b00:	14c5c83a 	sub	r2,r2,r19
 4020b04:	1cc7883a 	add	r3,r3,r19
 4020b08:	80800215 	stw	r2,8(r16)
 4020b0c:	80c00015 	stw	r3,0(r16)
 4020b10:	10004326 	beq	r2,zero,4020c20 <__sfvwrite_r+0x450>
 4020b14:	9805883a 	mov	r2,r19
 4020b18:	003f8606 	br	4020934 <__alt_data_end+0xfffe0934>
 4020b1c:	b00d883a 	mov	r6,r22
 4020b20:	e00b883a 	mov	r5,fp
 4020b24:	da000115 	stw	r8,4(sp)
 4020b28:	402184c0 	call	402184c <memmove>
 4020b2c:	80800217 	ldw	r2,8(r16)
 4020b30:	80c00017 	ldw	r3,0(r16)
 4020b34:	da000117 	ldw	r8,4(sp)
 4020b38:	1585c83a 	sub	r2,r2,r22
 4020b3c:	1dad883a 	add	r22,r3,r22
 4020b40:	80800215 	stw	r2,8(r16)
 4020b44:	85800015 	stw	r22,0(r16)
 4020b48:	003fbf06 	br	4020a48 <__alt_data_end+0xfffe0a48>
 4020b4c:	81000017 	ldw	r4,0(r16)
 4020b50:	9027883a 	mov	r19,r18
 4020b54:	902f883a 	mov	r23,r18
 4020b58:	003f6c06 	br	402090c <__alt_data_end+0xfffe090c>
 4020b5c:	900d883a 	mov	r6,r18
 4020b60:	01400284 	movi	r5,10
 4020b64:	e009883a 	mov	r4,fp
 4020b68:	40216200 	call	4021620 <memchr>
 4020b6c:	10003e26 	beq	r2,zero,4020c68 <__sfvwrite_r+0x498>
 4020b70:	10800044 	addi	r2,r2,1
 4020b74:	1727c83a 	sub	r19,r2,fp
 4020b78:	02000044 	movi	r8,1
 4020b7c:	003f9d06 	br	40209f4 <__alt_data_end+0xfffe09f4>
 4020b80:	80800517 	ldw	r2,20(r16)
 4020b84:	81400417 	ldw	r5,16(r16)
 4020b88:	81c00017 	ldw	r7,0(r16)
 4020b8c:	10a7883a 	add	r19,r2,r2
 4020b90:	9885883a 	add	r2,r19,r2
 4020b94:	1026d7fa 	srli	r19,r2,31
 4020b98:	396dc83a 	sub	r22,r7,r5
 4020b9c:	b1000044 	addi	r4,r22,1
 4020ba0:	9885883a 	add	r2,r19,r2
 4020ba4:	1027d07a 	srai	r19,r2,1
 4020ba8:	2485883a 	add	r2,r4,r18
 4020bac:	980d883a 	mov	r6,r19
 4020bb0:	9880022e 	bgeu	r19,r2,4020bbc <__sfvwrite_r+0x3ec>
 4020bb4:	1027883a 	mov	r19,r2
 4020bb8:	100d883a 	mov	r6,r2
 4020bbc:	18c1000c 	andi	r3,r3,1024
 4020bc0:	18001c26 	beq	r3,zero,4020c34 <__sfvwrite_r+0x464>
 4020bc4:	300b883a 	mov	r5,r6
 4020bc8:	a809883a 	mov	r4,r21
 4020bcc:	4020e140 	call	4020e14 <_malloc_r>
 4020bd0:	102f883a 	mov	r23,r2
 4020bd4:	10002926 	beq	r2,zero,4020c7c <__sfvwrite_r+0x4ac>
 4020bd8:	81400417 	ldw	r5,16(r16)
 4020bdc:	b00d883a 	mov	r6,r22
 4020be0:	1009883a 	mov	r4,r2
 4020be4:	40217040 	call	4021704 <memcpy>
 4020be8:	8080030b 	ldhu	r2,12(r16)
 4020bec:	00fedfc4 	movi	r3,-1153
 4020bf0:	10c4703a 	and	r2,r2,r3
 4020bf4:	10802014 	ori	r2,r2,128
 4020bf8:	8080030d 	sth	r2,12(r16)
 4020bfc:	bd89883a 	add	r4,r23,r22
 4020c00:	9d8fc83a 	sub	r7,r19,r22
 4020c04:	85c00415 	stw	r23,16(r16)
 4020c08:	84c00515 	stw	r19,20(r16)
 4020c0c:	81000015 	stw	r4,0(r16)
 4020c10:	9027883a 	mov	r19,r18
 4020c14:	81c00215 	stw	r7,8(r16)
 4020c18:	902f883a 	mov	r23,r18
 4020c1c:	003f3b06 	br	402090c <__alt_data_end+0xfffe090c>
 4020c20:	800b883a 	mov	r5,r16
 4020c24:	a809883a 	mov	r4,r21
 4020c28:	40226ec0 	call	40226ec <_fflush_r>
 4020c2c:	103fb926 	beq	r2,zero,4020b14 <__alt_data_end+0xfffe0b14>
 4020c30:	003f6506 	br	40209c8 <__alt_data_end+0xfffe09c8>
 4020c34:	a809883a 	mov	r4,r21
 4020c38:	4021ad00 	call	4021ad0 <_realloc_r>
 4020c3c:	102f883a 	mov	r23,r2
 4020c40:	103fee1e 	bne	r2,zero,4020bfc <__alt_data_end+0xfffe0bfc>
 4020c44:	81400417 	ldw	r5,16(r16)
 4020c48:	a809883a 	mov	r4,r21
 4020c4c:	402289c0 	call	402289c <_free_r>
 4020c50:	8080030b 	ldhu	r2,12(r16)
 4020c54:	00ffdfc4 	movi	r3,-129
 4020c58:	1884703a 	and	r2,r3,r2
 4020c5c:	00c00304 	movi	r3,12
 4020c60:	a8c00015 	stw	r3,0(r21)
 4020c64:	003f5906 	br	40209cc <__alt_data_end+0xfffe09cc>
 4020c68:	94c00044 	addi	r19,r18,1
 4020c6c:	02000044 	movi	r8,1
 4020c70:	003f6006 	br	40209f4 <__alt_data_end+0xfffe09f4>
 4020c74:	00bfffc4 	movi	r2,-1
 4020c78:	003f0306 	br	4020888 <__alt_data_end+0xfffe0888>
 4020c7c:	00800304 	movi	r2,12
 4020c80:	a8800015 	stw	r2,0(r21)
 4020c84:	8080030b 	ldhu	r2,12(r16)
 4020c88:	003f5006 	br	40209cc <__alt_data_end+0xfffe09cc>

04020c8c <_fwalk>:
 4020c8c:	defff704 	addi	sp,sp,-36
 4020c90:	dd000415 	stw	r20,16(sp)
 4020c94:	dfc00815 	stw	ra,32(sp)
 4020c98:	ddc00715 	stw	r23,28(sp)
 4020c9c:	dd800615 	stw	r22,24(sp)
 4020ca0:	dd400515 	stw	r21,20(sp)
 4020ca4:	dcc00315 	stw	r19,12(sp)
 4020ca8:	dc800215 	stw	r18,8(sp)
 4020cac:	dc400115 	stw	r17,4(sp)
 4020cb0:	dc000015 	stw	r16,0(sp)
 4020cb4:	2500b804 	addi	r20,r4,736
 4020cb8:	a0002326 	beq	r20,zero,4020d48 <_fwalk+0xbc>
 4020cbc:	282b883a 	mov	r21,r5
 4020cc0:	002f883a 	mov	r23,zero
 4020cc4:	05800044 	movi	r22,1
 4020cc8:	04ffffc4 	movi	r19,-1
 4020ccc:	a4400117 	ldw	r17,4(r20)
 4020cd0:	a4800217 	ldw	r18,8(r20)
 4020cd4:	8c7fffc4 	addi	r17,r17,-1
 4020cd8:	88000d16 	blt	r17,zero,4020d10 <_fwalk+0x84>
 4020cdc:	94000304 	addi	r16,r18,12
 4020ce0:	94800384 	addi	r18,r18,14
 4020ce4:	8080000b 	ldhu	r2,0(r16)
 4020ce8:	8c7fffc4 	addi	r17,r17,-1
 4020cec:	813ffd04 	addi	r4,r16,-12
 4020cf0:	b080042e 	bgeu	r22,r2,4020d04 <_fwalk+0x78>
 4020cf4:	9080000f 	ldh	r2,0(r18)
 4020cf8:	14c00226 	beq	r2,r19,4020d04 <_fwalk+0x78>
 4020cfc:	a83ee83a 	callr	r21
 4020d00:	b8aeb03a 	or	r23,r23,r2
 4020d04:	84001a04 	addi	r16,r16,104
 4020d08:	94801a04 	addi	r18,r18,104
 4020d0c:	8cfff51e 	bne	r17,r19,4020ce4 <__alt_data_end+0xfffe0ce4>
 4020d10:	a5000017 	ldw	r20,0(r20)
 4020d14:	a03fed1e 	bne	r20,zero,4020ccc <__alt_data_end+0xfffe0ccc>
 4020d18:	b805883a 	mov	r2,r23
 4020d1c:	dfc00817 	ldw	ra,32(sp)
 4020d20:	ddc00717 	ldw	r23,28(sp)
 4020d24:	dd800617 	ldw	r22,24(sp)
 4020d28:	dd400517 	ldw	r21,20(sp)
 4020d2c:	dd000417 	ldw	r20,16(sp)
 4020d30:	dcc00317 	ldw	r19,12(sp)
 4020d34:	dc800217 	ldw	r18,8(sp)
 4020d38:	dc400117 	ldw	r17,4(sp)
 4020d3c:	dc000017 	ldw	r16,0(sp)
 4020d40:	dec00904 	addi	sp,sp,36
 4020d44:	f800283a 	ret
 4020d48:	002f883a 	mov	r23,zero
 4020d4c:	003ff206 	br	4020d18 <__alt_data_end+0xfffe0d18>

04020d50 <_fwalk_reent>:
 4020d50:	defff704 	addi	sp,sp,-36
 4020d54:	dd000415 	stw	r20,16(sp)
 4020d58:	dfc00815 	stw	ra,32(sp)
 4020d5c:	ddc00715 	stw	r23,28(sp)
 4020d60:	dd800615 	stw	r22,24(sp)
 4020d64:	dd400515 	stw	r21,20(sp)
 4020d68:	dcc00315 	stw	r19,12(sp)
 4020d6c:	dc800215 	stw	r18,8(sp)
 4020d70:	dc400115 	stw	r17,4(sp)
 4020d74:	dc000015 	stw	r16,0(sp)
 4020d78:	2500b804 	addi	r20,r4,736
 4020d7c:	a0002326 	beq	r20,zero,4020e0c <_fwalk_reent+0xbc>
 4020d80:	282b883a 	mov	r21,r5
 4020d84:	2027883a 	mov	r19,r4
 4020d88:	002f883a 	mov	r23,zero
 4020d8c:	05800044 	movi	r22,1
 4020d90:	04bfffc4 	movi	r18,-1
 4020d94:	a4400117 	ldw	r17,4(r20)
 4020d98:	a4000217 	ldw	r16,8(r20)
 4020d9c:	8c7fffc4 	addi	r17,r17,-1
 4020da0:	88000c16 	blt	r17,zero,4020dd4 <_fwalk_reent+0x84>
 4020da4:	84000304 	addi	r16,r16,12
 4020da8:	8080000b 	ldhu	r2,0(r16)
 4020dac:	8c7fffc4 	addi	r17,r17,-1
 4020db0:	817ffd04 	addi	r5,r16,-12
 4020db4:	b080052e 	bgeu	r22,r2,4020dcc <_fwalk_reent+0x7c>
 4020db8:	8080008f 	ldh	r2,2(r16)
 4020dbc:	9809883a 	mov	r4,r19
 4020dc0:	14800226 	beq	r2,r18,4020dcc <_fwalk_reent+0x7c>
 4020dc4:	a83ee83a 	callr	r21
 4020dc8:	b8aeb03a 	or	r23,r23,r2
 4020dcc:	84001a04 	addi	r16,r16,104
 4020dd0:	8cbff51e 	bne	r17,r18,4020da8 <__alt_data_end+0xfffe0da8>
 4020dd4:	a5000017 	ldw	r20,0(r20)
 4020dd8:	a03fee1e 	bne	r20,zero,4020d94 <__alt_data_end+0xfffe0d94>
 4020ddc:	b805883a 	mov	r2,r23
 4020de0:	dfc00817 	ldw	ra,32(sp)
 4020de4:	ddc00717 	ldw	r23,28(sp)
 4020de8:	dd800617 	ldw	r22,24(sp)
 4020dec:	dd400517 	ldw	r21,20(sp)
 4020df0:	dd000417 	ldw	r20,16(sp)
 4020df4:	dcc00317 	ldw	r19,12(sp)
 4020df8:	dc800217 	ldw	r18,8(sp)
 4020dfc:	dc400117 	ldw	r17,4(sp)
 4020e00:	dc000017 	ldw	r16,0(sp)
 4020e04:	dec00904 	addi	sp,sp,36
 4020e08:	f800283a 	ret
 4020e0c:	002f883a 	mov	r23,zero
 4020e10:	003ff206 	br	4020ddc <__alt_data_end+0xfffe0ddc>

04020e14 <_malloc_r>:
 4020e14:	defff504 	addi	sp,sp,-44
 4020e18:	dc800315 	stw	r18,12(sp)
 4020e1c:	dfc00a15 	stw	ra,40(sp)
 4020e20:	df000915 	stw	fp,36(sp)
 4020e24:	ddc00815 	stw	r23,32(sp)
 4020e28:	dd800715 	stw	r22,28(sp)
 4020e2c:	dd400615 	stw	r21,24(sp)
 4020e30:	dd000515 	stw	r20,20(sp)
 4020e34:	dcc00415 	stw	r19,16(sp)
 4020e38:	dc400215 	stw	r17,8(sp)
 4020e3c:	dc000115 	stw	r16,4(sp)
 4020e40:	288002c4 	addi	r2,r5,11
 4020e44:	00c00584 	movi	r3,22
 4020e48:	2025883a 	mov	r18,r4
 4020e4c:	18807f2e 	bgeu	r3,r2,402104c <_malloc_r+0x238>
 4020e50:	047ffe04 	movi	r17,-8
 4020e54:	1462703a 	and	r17,r2,r17
 4020e58:	8800a316 	blt	r17,zero,40210e8 <_malloc_r+0x2d4>
 4020e5c:	8940a236 	bltu	r17,r5,40210e8 <_malloc_r+0x2d4>
 4020e60:	40236080 	call	4023608 <__malloc_lock>
 4020e64:	00807dc4 	movi	r2,503
 4020e68:	1441e92e 	bgeu	r2,r17,4021610 <_malloc_r+0x7fc>
 4020e6c:	8804d27a 	srli	r2,r17,9
 4020e70:	1000a126 	beq	r2,zero,40210f8 <_malloc_r+0x2e4>
 4020e74:	00c00104 	movi	r3,4
 4020e78:	18811e36 	bltu	r3,r2,40212f4 <_malloc_r+0x4e0>
 4020e7c:	8804d1ba 	srli	r2,r17,6
 4020e80:	12000e44 	addi	r8,r2,57
 4020e84:	11c00e04 	addi	r7,r2,56
 4020e88:	4209883a 	add	r4,r8,r8
 4020e8c:	04c100b4 	movhi	r19,1026
 4020e90:	2109883a 	add	r4,r4,r4
 4020e94:	9cd96c04 	addi	r19,r19,26032
 4020e98:	2109883a 	add	r4,r4,r4
 4020e9c:	9909883a 	add	r4,r19,r4
 4020ea0:	24000117 	ldw	r16,4(r4)
 4020ea4:	213ffe04 	addi	r4,r4,-8
 4020ea8:	24009726 	beq	r4,r16,4021108 <_malloc_r+0x2f4>
 4020eac:	80800117 	ldw	r2,4(r16)
 4020eb0:	01bfff04 	movi	r6,-4
 4020eb4:	014003c4 	movi	r5,15
 4020eb8:	1184703a 	and	r2,r2,r6
 4020ebc:	1447c83a 	sub	r3,r2,r17
 4020ec0:	28c00716 	blt	r5,r3,4020ee0 <_malloc_r+0xcc>
 4020ec4:	1800920e 	bge	r3,zero,4021110 <_malloc_r+0x2fc>
 4020ec8:	84000317 	ldw	r16,12(r16)
 4020ecc:	24008e26 	beq	r4,r16,4021108 <_malloc_r+0x2f4>
 4020ed0:	80800117 	ldw	r2,4(r16)
 4020ed4:	1184703a 	and	r2,r2,r6
 4020ed8:	1447c83a 	sub	r3,r2,r17
 4020edc:	28fff90e 	bge	r5,r3,4020ec4 <__alt_data_end+0xfffe0ec4>
 4020ee0:	3809883a 	mov	r4,r7
 4020ee4:	018100b4 	movhi	r6,1026
 4020ee8:	9c000417 	ldw	r16,16(r19)
 4020eec:	31996c04 	addi	r6,r6,26032
 4020ef0:	32000204 	addi	r8,r6,8
 4020ef4:	82013426 	beq	r16,r8,40213c8 <_malloc_r+0x5b4>
 4020ef8:	80c00117 	ldw	r3,4(r16)
 4020efc:	00bfff04 	movi	r2,-4
 4020f00:	188e703a 	and	r7,r3,r2
 4020f04:	3c45c83a 	sub	r2,r7,r17
 4020f08:	00c003c4 	movi	r3,15
 4020f0c:	18811f16 	blt	r3,r2,402138c <_malloc_r+0x578>
 4020f10:	32000515 	stw	r8,20(r6)
 4020f14:	32000415 	stw	r8,16(r6)
 4020f18:	10007f0e 	bge	r2,zero,4021118 <_malloc_r+0x304>
 4020f1c:	00807fc4 	movi	r2,511
 4020f20:	11c0fd36 	bltu	r2,r7,4021318 <_malloc_r+0x504>
 4020f24:	3806d0fa 	srli	r3,r7,3
 4020f28:	01c00044 	movi	r7,1
 4020f2c:	30800117 	ldw	r2,4(r6)
 4020f30:	19400044 	addi	r5,r3,1
 4020f34:	294b883a 	add	r5,r5,r5
 4020f38:	1807d0ba 	srai	r3,r3,2
 4020f3c:	294b883a 	add	r5,r5,r5
 4020f40:	294b883a 	add	r5,r5,r5
 4020f44:	298b883a 	add	r5,r5,r6
 4020f48:	38c6983a 	sll	r3,r7,r3
 4020f4c:	29c00017 	ldw	r7,0(r5)
 4020f50:	2a7ffe04 	addi	r9,r5,-8
 4020f54:	1886b03a 	or	r3,r3,r2
 4020f58:	82400315 	stw	r9,12(r16)
 4020f5c:	81c00215 	stw	r7,8(r16)
 4020f60:	30c00115 	stw	r3,4(r6)
 4020f64:	2c000015 	stw	r16,0(r5)
 4020f68:	3c000315 	stw	r16,12(r7)
 4020f6c:	2005d0ba 	srai	r2,r4,2
 4020f70:	01400044 	movi	r5,1
 4020f74:	288a983a 	sll	r5,r5,r2
 4020f78:	19406f36 	bltu	r3,r5,4021138 <_malloc_r+0x324>
 4020f7c:	28c4703a 	and	r2,r5,r3
 4020f80:	10000a1e 	bne	r2,zero,4020fac <_malloc_r+0x198>
 4020f84:	00bfff04 	movi	r2,-4
 4020f88:	294b883a 	add	r5,r5,r5
 4020f8c:	2088703a 	and	r4,r4,r2
 4020f90:	28c4703a 	and	r2,r5,r3
 4020f94:	21000104 	addi	r4,r4,4
 4020f98:	1000041e 	bne	r2,zero,4020fac <_malloc_r+0x198>
 4020f9c:	294b883a 	add	r5,r5,r5
 4020fa0:	28c4703a 	and	r2,r5,r3
 4020fa4:	21000104 	addi	r4,r4,4
 4020fa8:	103ffc26 	beq	r2,zero,4020f9c <__alt_data_end+0xfffe0f9c>
 4020fac:	02bfff04 	movi	r10,-4
 4020fb0:	024003c4 	movi	r9,15
 4020fb4:	21800044 	addi	r6,r4,1
 4020fb8:	318d883a 	add	r6,r6,r6
 4020fbc:	318d883a 	add	r6,r6,r6
 4020fc0:	318d883a 	add	r6,r6,r6
 4020fc4:	998d883a 	add	r6,r19,r6
 4020fc8:	333ffe04 	addi	r12,r6,-8
 4020fcc:	2017883a 	mov	r11,r4
 4020fd0:	31800104 	addi	r6,r6,4
 4020fd4:	34000017 	ldw	r16,0(r6)
 4020fd8:	31fffd04 	addi	r7,r6,-12
 4020fdc:	81c0041e 	bne	r16,r7,4020ff0 <_malloc_r+0x1dc>
 4020fe0:	0000fb06 	br	40213d0 <_malloc_r+0x5bc>
 4020fe4:	1801030e 	bge	r3,zero,40213f4 <_malloc_r+0x5e0>
 4020fe8:	84000317 	ldw	r16,12(r16)
 4020fec:	81c0f826 	beq	r16,r7,40213d0 <_malloc_r+0x5bc>
 4020ff0:	80800117 	ldw	r2,4(r16)
 4020ff4:	1284703a 	and	r2,r2,r10
 4020ff8:	1447c83a 	sub	r3,r2,r17
 4020ffc:	48fff90e 	bge	r9,r3,4020fe4 <__alt_data_end+0xfffe0fe4>
 4021000:	80800317 	ldw	r2,12(r16)
 4021004:	81000217 	ldw	r4,8(r16)
 4021008:	89400054 	ori	r5,r17,1
 402100c:	81400115 	stw	r5,4(r16)
 4021010:	20800315 	stw	r2,12(r4)
 4021014:	11000215 	stw	r4,8(r2)
 4021018:	8463883a 	add	r17,r16,r17
 402101c:	9c400515 	stw	r17,20(r19)
 4021020:	9c400415 	stw	r17,16(r19)
 4021024:	18800054 	ori	r2,r3,1
 4021028:	88800115 	stw	r2,4(r17)
 402102c:	8a000315 	stw	r8,12(r17)
 4021030:	8a000215 	stw	r8,8(r17)
 4021034:	88e3883a 	add	r17,r17,r3
 4021038:	88c00015 	stw	r3,0(r17)
 402103c:	9009883a 	mov	r4,r18
 4021040:	402362c0 	call	402362c <__malloc_unlock>
 4021044:	80800204 	addi	r2,r16,8
 4021048:	00001b06 	br	40210b8 <_malloc_r+0x2a4>
 402104c:	04400404 	movi	r17,16
 4021050:	89402536 	bltu	r17,r5,40210e8 <_malloc_r+0x2d4>
 4021054:	40236080 	call	4023608 <__malloc_lock>
 4021058:	00800184 	movi	r2,6
 402105c:	01000084 	movi	r4,2
 4021060:	04c100b4 	movhi	r19,1026
 4021064:	1085883a 	add	r2,r2,r2
 4021068:	9cd96c04 	addi	r19,r19,26032
 402106c:	1085883a 	add	r2,r2,r2
 4021070:	9885883a 	add	r2,r19,r2
 4021074:	14000117 	ldw	r16,4(r2)
 4021078:	10fffe04 	addi	r3,r2,-8
 402107c:	80c0d926 	beq	r16,r3,40213e4 <_malloc_r+0x5d0>
 4021080:	80c00117 	ldw	r3,4(r16)
 4021084:	81000317 	ldw	r4,12(r16)
 4021088:	00bfff04 	movi	r2,-4
 402108c:	1884703a 	and	r2,r3,r2
 4021090:	81400217 	ldw	r5,8(r16)
 4021094:	8085883a 	add	r2,r16,r2
 4021098:	10c00117 	ldw	r3,4(r2)
 402109c:	29000315 	stw	r4,12(r5)
 40210a0:	21400215 	stw	r5,8(r4)
 40210a4:	18c00054 	ori	r3,r3,1
 40210a8:	10c00115 	stw	r3,4(r2)
 40210ac:	9009883a 	mov	r4,r18
 40210b0:	402362c0 	call	402362c <__malloc_unlock>
 40210b4:	80800204 	addi	r2,r16,8
 40210b8:	dfc00a17 	ldw	ra,40(sp)
 40210bc:	df000917 	ldw	fp,36(sp)
 40210c0:	ddc00817 	ldw	r23,32(sp)
 40210c4:	dd800717 	ldw	r22,28(sp)
 40210c8:	dd400617 	ldw	r21,24(sp)
 40210cc:	dd000517 	ldw	r20,20(sp)
 40210d0:	dcc00417 	ldw	r19,16(sp)
 40210d4:	dc800317 	ldw	r18,12(sp)
 40210d8:	dc400217 	ldw	r17,8(sp)
 40210dc:	dc000117 	ldw	r16,4(sp)
 40210e0:	dec00b04 	addi	sp,sp,44
 40210e4:	f800283a 	ret
 40210e8:	00800304 	movi	r2,12
 40210ec:	90800015 	stw	r2,0(r18)
 40210f0:	0005883a 	mov	r2,zero
 40210f4:	003ff006 	br	40210b8 <__alt_data_end+0xfffe10b8>
 40210f8:	01002004 	movi	r4,128
 40210fc:	02001004 	movi	r8,64
 4021100:	01c00fc4 	movi	r7,63
 4021104:	003f6106 	br	4020e8c <__alt_data_end+0xfffe0e8c>
 4021108:	4009883a 	mov	r4,r8
 402110c:	003f7506 	br	4020ee4 <__alt_data_end+0xfffe0ee4>
 4021110:	81000317 	ldw	r4,12(r16)
 4021114:	003fde06 	br	4021090 <__alt_data_end+0xfffe1090>
 4021118:	81c5883a 	add	r2,r16,r7
 402111c:	11400117 	ldw	r5,4(r2)
 4021120:	9009883a 	mov	r4,r18
 4021124:	29400054 	ori	r5,r5,1
 4021128:	11400115 	stw	r5,4(r2)
 402112c:	402362c0 	call	402362c <__malloc_unlock>
 4021130:	80800204 	addi	r2,r16,8
 4021134:	003fe006 	br	40210b8 <__alt_data_end+0xfffe10b8>
 4021138:	9c000217 	ldw	r16,8(r19)
 402113c:	00bfff04 	movi	r2,-4
 4021140:	85800117 	ldw	r22,4(r16)
 4021144:	b0ac703a 	and	r22,r22,r2
 4021148:	b4400336 	bltu	r22,r17,4021158 <_malloc_r+0x344>
 402114c:	b445c83a 	sub	r2,r22,r17
 4021150:	00c003c4 	movi	r3,15
 4021154:	18805d16 	blt	r3,r2,40212cc <_malloc_r+0x4b8>
 4021158:	05c100b4 	movhi	r23,1026
 402115c:	008100f4 	movhi	r2,1027
 4021160:	10a61304 	addi	r2,r2,-26548
 4021164:	bddf2c04 	addi	r23,r23,31920
 4021168:	15400017 	ldw	r21,0(r2)
 402116c:	b8c00017 	ldw	r3,0(r23)
 4021170:	00bfffc4 	movi	r2,-1
 4021174:	858d883a 	add	r6,r16,r22
 4021178:	8d6b883a 	add	r21,r17,r21
 402117c:	1880ea26 	beq	r3,r2,4021528 <_malloc_r+0x714>
 4021180:	ad4403c4 	addi	r21,r21,4111
 4021184:	00bc0004 	movi	r2,-4096
 4021188:	a8aa703a 	and	r21,r21,r2
 402118c:	a80b883a 	mov	r5,r21
 4021190:	9009883a 	mov	r4,r18
 4021194:	d9800015 	stw	r6,0(sp)
 4021198:	40220340 	call	4022034 <_sbrk_r>
 402119c:	1029883a 	mov	r20,r2
 40211a0:	00bfffc4 	movi	r2,-1
 40211a4:	d9800017 	ldw	r6,0(sp)
 40211a8:	a080e826 	beq	r20,r2,402154c <_malloc_r+0x738>
 40211ac:	a180a636 	bltu	r20,r6,4021448 <_malloc_r+0x634>
 40211b0:	070100f4 	movhi	fp,1027
 40211b4:	e7261c04 	addi	fp,fp,-26512
 40211b8:	e0800017 	ldw	r2,0(fp)
 40211bc:	a887883a 	add	r3,r21,r2
 40211c0:	e0c00015 	stw	r3,0(fp)
 40211c4:	3500e626 	beq	r6,r20,4021560 <_malloc_r+0x74c>
 40211c8:	b9000017 	ldw	r4,0(r23)
 40211cc:	00bfffc4 	movi	r2,-1
 40211d0:	2080ee26 	beq	r4,r2,402158c <_malloc_r+0x778>
 40211d4:	a185c83a 	sub	r2,r20,r6
 40211d8:	10c5883a 	add	r2,r2,r3
 40211dc:	e0800015 	stw	r2,0(fp)
 40211e0:	a0c001cc 	andi	r3,r20,7
 40211e4:	1800bc26 	beq	r3,zero,40214d8 <_malloc_r+0x6c4>
 40211e8:	a0e9c83a 	sub	r20,r20,r3
 40211ec:	00840204 	movi	r2,4104
 40211f0:	a5000204 	addi	r20,r20,8
 40211f4:	10c7c83a 	sub	r3,r2,r3
 40211f8:	a545883a 	add	r2,r20,r21
 40211fc:	1083ffcc 	andi	r2,r2,4095
 4021200:	18abc83a 	sub	r21,r3,r2
 4021204:	a80b883a 	mov	r5,r21
 4021208:	9009883a 	mov	r4,r18
 402120c:	40220340 	call	4022034 <_sbrk_r>
 4021210:	00ffffc4 	movi	r3,-1
 4021214:	10c0e126 	beq	r2,r3,402159c <_malloc_r+0x788>
 4021218:	1505c83a 	sub	r2,r2,r20
 402121c:	1545883a 	add	r2,r2,r21
 4021220:	10800054 	ori	r2,r2,1
 4021224:	e0c00017 	ldw	r3,0(fp)
 4021228:	9d000215 	stw	r20,8(r19)
 402122c:	a0800115 	stw	r2,4(r20)
 4021230:	a8c7883a 	add	r3,r21,r3
 4021234:	e0c00015 	stw	r3,0(fp)
 4021238:	84c00e26 	beq	r16,r19,4021274 <_malloc_r+0x460>
 402123c:	018003c4 	movi	r6,15
 4021240:	3580a72e 	bgeu	r6,r22,40214e0 <_malloc_r+0x6cc>
 4021244:	81400117 	ldw	r5,4(r16)
 4021248:	013ffe04 	movi	r4,-8
 402124c:	b0bffd04 	addi	r2,r22,-12
 4021250:	1104703a 	and	r2,r2,r4
 4021254:	2900004c 	andi	r4,r5,1
 4021258:	2088b03a 	or	r4,r4,r2
 402125c:	81000115 	stw	r4,4(r16)
 4021260:	01400144 	movi	r5,5
 4021264:	8089883a 	add	r4,r16,r2
 4021268:	21400115 	stw	r5,4(r4)
 402126c:	21400215 	stw	r5,8(r4)
 4021270:	3080cd36 	bltu	r6,r2,40215a8 <_malloc_r+0x794>
 4021274:	008100f4 	movhi	r2,1027
 4021278:	10a61204 	addi	r2,r2,-26552
 402127c:	11000017 	ldw	r4,0(r2)
 4021280:	20c0012e 	bgeu	r4,r3,4021288 <_malloc_r+0x474>
 4021284:	10c00015 	stw	r3,0(r2)
 4021288:	008100f4 	movhi	r2,1027
 402128c:	10a61104 	addi	r2,r2,-26556
 4021290:	11000017 	ldw	r4,0(r2)
 4021294:	9c000217 	ldw	r16,8(r19)
 4021298:	20c0012e 	bgeu	r4,r3,40212a0 <_malloc_r+0x48c>
 402129c:	10c00015 	stw	r3,0(r2)
 40212a0:	80c00117 	ldw	r3,4(r16)
 40212a4:	00bfff04 	movi	r2,-4
 40212a8:	1886703a 	and	r3,r3,r2
 40212ac:	1c45c83a 	sub	r2,r3,r17
 40212b0:	1c400236 	bltu	r3,r17,40212bc <_malloc_r+0x4a8>
 40212b4:	00c003c4 	movi	r3,15
 40212b8:	18800416 	blt	r3,r2,40212cc <_malloc_r+0x4b8>
 40212bc:	9009883a 	mov	r4,r18
 40212c0:	402362c0 	call	402362c <__malloc_unlock>
 40212c4:	0005883a 	mov	r2,zero
 40212c8:	003f7b06 	br	40210b8 <__alt_data_end+0xfffe10b8>
 40212cc:	88c00054 	ori	r3,r17,1
 40212d0:	80c00115 	stw	r3,4(r16)
 40212d4:	8463883a 	add	r17,r16,r17
 40212d8:	10800054 	ori	r2,r2,1
 40212dc:	9c400215 	stw	r17,8(r19)
 40212e0:	88800115 	stw	r2,4(r17)
 40212e4:	9009883a 	mov	r4,r18
 40212e8:	402362c0 	call	402362c <__malloc_unlock>
 40212ec:	80800204 	addi	r2,r16,8
 40212f0:	003f7106 	br	40210b8 <__alt_data_end+0xfffe10b8>
 40212f4:	00c00504 	movi	r3,20
 40212f8:	18804a2e 	bgeu	r3,r2,4021424 <_malloc_r+0x610>
 40212fc:	00c01504 	movi	r3,84
 4021300:	18806e36 	bltu	r3,r2,40214bc <_malloc_r+0x6a8>
 4021304:	8804d33a 	srli	r2,r17,12
 4021308:	12001bc4 	addi	r8,r2,111
 402130c:	11c01b84 	addi	r7,r2,110
 4021310:	4209883a 	add	r4,r8,r8
 4021314:	003edd06 	br	4020e8c <__alt_data_end+0xfffe0e8c>
 4021318:	3804d27a 	srli	r2,r7,9
 402131c:	00c00104 	movi	r3,4
 4021320:	1880442e 	bgeu	r3,r2,4021434 <_malloc_r+0x620>
 4021324:	00c00504 	movi	r3,20
 4021328:	18808136 	bltu	r3,r2,4021530 <_malloc_r+0x71c>
 402132c:	11401704 	addi	r5,r2,92
 4021330:	10c016c4 	addi	r3,r2,91
 4021334:	294b883a 	add	r5,r5,r5
 4021338:	294b883a 	add	r5,r5,r5
 402133c:	294b883a 	add	r5,r5,r5
 4021340:	994b883a 	add	r5,r19,r5
 4021344:	28800017 	ldw	r2,0(r5)
 4021348:	018100b4 	movhi	r6,1026
 402134c:	297ffe04 	addi	r5,r5,-8
 4021350:	31996c04 	addi	r6,r6,26032
 4021354:	28806526 	beq	r5,r2,40214ec <_malloc_r+0x6d8>
 4021358:	01bfff04 	movi	r6,-4
 402135c:	10c00117 	ldw	r3,4(r2)
 4021360:	1986703a 	and	r3,r3,r6
 4021364:	38c0022e 	bgeu	r7,r3,4021370 <_malloc_r+0x55c>
 4021368:	10800217 	ldw	r2,8(r2)
 402136c:	28bffb1e 	bne	r5,r2,402135c <__alt_data_end+0xfffe135c>
 4021370:	11400317 	ldw	r5,12(r2)
 4021374:	98c00117 	ldw	r3,4(r19)
 4021378:	81400315 	stw	r5,12(r16)
 402137c:	80800215 	stw	r2,8(r16)
 4021380:	2c000215 	stw	r16,8(r5)
 4021384:	14000315 	stw	r16,12(r2)
 4021388:	003ef806 	br	4020f6c <__alt_data_end+0xfffe0f6c>
 402138c:	88c00054 	ori	r3,r17,1
 4021390:	80c00115 	stw	r3,4(r16)
 4021394:	8463883a 	add	r17,r16,r17
 4021398:	34400515 	stw	r17,20(r6)
 402139c:	34400415 	stw	r17,16(r6)
 40213a0:	10c00054 	ori	r3,r2,1
 40213a4:	8a000315 	stw	r8,12(r17)
 40213a8:	8a000215 	stw	r8,8(r17)
 40213ac:	88c00115 	stw	r3,4(r17)
 40213b0:	88a3883a 	add	r17,r17,r2
 40213b4:	88800015 	stw	r2,0(r17)
 40213b8:	9009883a 	mov	r4,r18
 40213bc:	402362c0 	call	402362c <__malloc_unlock>
 40213c0:	80800204 	addi	r2,r16,8
 40213c4:	003f3c06 	br	40210b8 <__alt_data_end+0xfffe10b8>
 40213c8:	30c00117 	ldw	r3,4(r6)
 40213cc:	003ee706 	br	4020f6c <__alt_data_end+0xfffe0f6c>
 40213d0:	5ac00044 	addi	r11,r11,1
 40213d4:	588000cc 	andi	r2,r11,3
 40213d8:	31800204 	addi	r6,r6,8
 40213dc:	103efd1e 	bne	r2,zero,4020fd4 <__alt_data_end+0xfffe0fd4>
 40213e0:	00002406 	br	4021474 <_malloc_r+0x660>
 40213e4:	14000317 	ldw	r16,12(r2)
 40213e8:	143f251e 	bne	r2,r16,4021080 <__alt_data_end+0xfffe1080>
 40213ec:	21000084 	addi	r4,r4,2
 40213f0:	003ebc06 	br	4020ee4 <__alt_data_end+0xfffe0ee4>
 40213f4:	8085883a 	add	r2,r16,r2
 40213f8:	10c00117 	ldw	r3,4(r2)
 40213fc:	81000317 	ldw	r4,12(r16)
 4021400:	81400217 	ldw	r5,8(r16)
 4021404:	18c00054 	ori	r3,r3,1
 4021408:	10c00115 	stw	r3,4(r2)
 402140c:	29000315 	stw	r4,12(r5)
 4021410:	21400215 	stw	r5,8(r4)
 4021414:	9009883a 	mov	r4,r18
 4021418:	402362c0 	call	402362c <__malloc_unlock>
 402141c:	80800204 	addi	r2,r16,8
 4021420:	003f2506 	br	40210b8 <__alt_data_end+0xfffe10b8>
 4021424:	12001704 	addi	r8,r2,92
 4021428:	11c016c4 	addi	r7,r2,91
 402142c:	4209883a 	add	r4,r8,r8
 4021430:	003e9606 	br	4020e8c <__alt_data_end+0xfffe0e8c>
 4021434:	3804d1ba 	srli	r2,r7,6
 4021438:	11400e44 	addi	r5,r2,57
 402143c:	10c00e04 	addi	r3,r2,56
 4021440:	294b883a 	add	r5,r5,r5
 4021444:	003fbc06 	br	4021338 <__alt_data_end+0xfffe1338>
 4021448:	84ff5926 	beq	r16,r19,40211b0 <__alt_data_end+0xfffe11b0>
 402144c:	008100b4 	movhi	r2,1026
 4021450:	10996c04 	addi	r2,r2,26032
 4021454:	14000217 	ldw	r16,8(r2)
 4021458:	00bfff04 	movi	r2,-4
 402145c:	80c00117 	ldw	r3,4(r16)
 4021460:	1886703a 	and	r3,r3,r2
 4021464:	003f9106 	br	40212ac <__alt_data_end+0xfffe12ac>
 4021468:	60800217 	ldw	r2,8(r12)
 402146c:	213fffc4 	addi	r4,r4,-1
 4021470:	1300651e 	bne	r2,r12,4021608 <_malloc_r+0x7f4>
 4021474:	208000cc 	andi	r2,r4,3
 4021478:	633ffe04 	addi	r12,r12,-8
 402147c:	103ffa1e 	bne	r2,zero,4021468 <__alt_data_end+0xfffe1468>
 4021480:	98800117 	ldw	r2,4(r19)
 4021484:	0146303a 	nor	r3,zero,r5
 4021488:	1884703a 	and	r2,r3,r2
 402148c:	98800115 	stw	r2,4(r19)
 4021490:	294b883a 	add	r5,r5,r5
 4021494:	117f2836 	bltu	r2,r5,4021138 <__alt_data_end+0xfffe1138>
 4021498:	283f2726 	beq	r5,zero,4021138 <__alt_data_end+0xfffe1138>
 402149c:	2886703a 	and	r3,r5,r2
 40214a0:	5809883a 	mov	r4,r11
 40214a4:	183ec31e 	bne	r3,zero,4020fb4 <__alt_data_end+0xfffe0fb4>
 40214a8:	294b883a 	add	r5,r5,r5
 40214ac:	2886703a 	and	r3,r5,r2
 40214b0:	21000104 	addi	r4,r4,4
 40214b4:	183ffc26 	beq	r3,zero,40214a8 <__alt_data_end+0xfffe14a8>
 40214b8:	003ebe06 	br	4020fb4 <__alt_data_end+0xfffe0fb4>
 40214bc:	00c05504 	movi	r3,340
 40214c0:	18801236 	bltu	r3,r2,402150c <_malloc_r+0x6f8>
 40214c4:	8804d3fa 	srli	r2,r17,15
 40214c8:	12001e04 	addi	r8,r2,120
 40214cc:	11c01dc4 	addi	r7,r2,119
 40214d0:	4209883a 	add	r4,r8,r8
 40214d4:	003e6d06 	br	4020e8c <__alt_data_end+0xfffe0e8c>
 40214d8:	00c40004 	movi	r3,4096
 40214dc:	003f4606 	br	40211f8 <__alt_data_end+0xfffe11f8>
 40214e0:	00800044 	movi	r2,1
 40214e4:	a0800115 	stw	r2,4(r20)
 40214e8:	003f7406 	br	40212bc <__alt_data_end+0xfffe12bc>
 40214ec:	1805d0ba 	srai	r2,r3,2
 40214f0:	01c00044 	movi	r7,1
 40214f4:	30c00117 	ldw	r3,4(r6)
 40214f8:	388e983a 	sll	r7,r7,r2
 40214fc:	2805883a 	mov	r2,r5
 4021500:	38c6b03a 	or	r3,r7,r3
 4021504:	30c00115 	stw	r3,4(r6)
 4021508:	003f9b06 	br	4021378 <__alt_data_end+0xfffe1378>
 402150c:	00c15504 	movi	r3,1364
 4021510:	18801a36 	bltu	r3,r2,402157c <_malloc_r+0x768>
 4021514:	8804d4ba 	srli	r2,r17,18
 4021518:	12001f44 	addi	r8,r2,125
 402151c:	11c01f04 	addi	r7,r2,124
 4021520:	4209883a 	add	r4,r8,r8
 4021524:	003e5906 	br	4020e8c <__alt_data_end+0xfffe0e8c>
 4021528:	ad400404 	addi	r21,r21,16
 402152c:	003f1706 	br	402118c <__alt_data_end+0xfffe118c>
 4021530:	00c01504 	movi	r3,84
 4021534:	18802336 	bltu	r3,r2,40215c4 <_malloc_r+0x7b0>
 4021538:	3804d33a 	srli	r2,r7,12
 402153c:	11401bc4 	addi	r5,r2,111
 4021540:	10c01b84 	addi	r3,r2,110
 4021544:	294b883a 	add	r5,r5,r5
 4021548:	003f7b06 	br	4021338 <__alt_data_end+0xfffe1338>
 402154c:	9c000217 	ldw	r16,8(r19)
 4021550:	00bfff04 	movi	r2,-4
 4021554:	80c00117 	ldw	r3,4(r16)
 4021558:	1886703a 	and	r3,r3,r2
 402155c:	003f5306 	br	40212ac <__alt_data_end+0xfffe12ac>
 4021560:	3083ffcc 	andi	r2,r6,4095
 4021564:	103f181e 	bne	r2,zero,40211c8 <__alt_data_end+0xfffe11c8>
 4021568:	99000217 	ldw	r4,8(r19)
 402156c:	b545883a 	add	r2,r22,r21
 4021570:	10800054 	ori	r2,r2,1
 4021574:	20800115 	stw	r2,4(r4)
 4021578:	003f3e06 	br	4021274 <__alt_data_end+0xfffe1274>
 402157c:	01003f84 	movi	r4,254
 4021580:	02001fc4 	movi	r8,127
 4021584:	01c01f84 	movi	r7,126
 4021588:	003e4006 	br	4020e8c <__alt_data_end+0xfffe0e8c>
 402158c:	008100b4 	movhi	r2,1026
 4021590:	109f2c04 	addi	r2,r2,31920
 4021594:	15000015 	stw	r20,0(r2)
 4021598:	003f1106 	br	40211e0 <__alt_data_end+0xfffe11e0>
 402159c:	00800044 	movi	r2,1
 40215a0:	002b883a 	mov	r21,zero
 40215a4:	003f1f06 	br	4021224 <__alt_data_end+0xfffe1224>
 40215a8:	81400204 	addi	r5,r16,8
 40215ac:	9009883a 	mov	r4,r18
 40215b0:	402289c0 	call	402289c <_free_r>
 40215b4:	008100f4 	movhi	r2,1027
 40215b8:	10a61c04 	addi	r2,r2,-26512
 40215bc:	10c00017 	ldw	r3,0(r2)
 40215c0:	003f2c06 	br	4021274 <__alt_data_end+0xfffe1274>
 40215c4:	00c05504 	movi	r3,340
 40215c8:	18800536 	bltu	r3,r2,40215e0 <_malloc_r+0x7cc>
 40215cc:	3804d3fa 	srli	r2,r7,15
 40215d0:	11401e04 	addi	r5,r2,120
 40215d4:	10c01dc4 	addi	r3,r2,119
 40215d8:	294b883a 	add	r5,r5,r5
 40215dc:	003f5606 	br	4021338 <__alt_data_end+0xfffe1338>
 40215e0:	00c15504 	movi	r3,1364
 40215e4:	18800536 	bltu	r3,r2,40215fc <_malloc_r+0x7e8>
 40215e8:	3804d4ba 	srli	r2,r7,18
 40215ec:	11401f44 	addi	r5,r2,125
 40215f0:	10c01f04 	addi	r3,r2,124
 40215f4:	294b883a 	add	r5,r5,r5
 40215f8:	003f4f06 	br	4021338 <__alt_data_end+0xfffe1338>
 40215fc:	01403f84 	movi	r5,254
 4021600:	00c01f84 	movi	r3,126
 4021604:	003f4c06 	br	4021338 <__alt_data_end+0xfffe1338>
 4021608:	98800117 	ldw	r2,4(r19)
 402160c:	003fa006 	br	4021490 <__alt_data_end+0xfffe1490>
 4021610:	8808d0fa 	srli	r4,r17,3
 4021614:	20800044 	addi	r2,r4,1
 4021618:	1085883a 	add	r2,r2,r2
 402161c:	003e9006 	br	4021060 <__alt_data_end+0xfffe1060>

04021620 <memchr>:
 4021620:	208000cc 	andi	r2,r4,3
 4021624:	280f883a 	mov	r7,r5
 4021628:	10003426 	beq	r2,zero,40216fc <memchr+0xdc>
 402162c:	30bfffc4 	addi	r2,r6,-1
 4021630:	30001a26 	beq	r6,zero,402169c <memchr+0x7c>
 4021634:	20c00003 	ldbu	r3,0(r4)
 4021638:	29803fcc 	andi	r6,r5,255
 402163c:	30c0051e 	bne	r6,r3,4021654 <memchr+0x34>
 4021640:	00001806 	br	40216a4 <memchr+0x84>
 4021644:	10001526 	beq	r2,zero,402169c <memchr+0x7c>
 4021648:	20c00003 	ldbu	r3,0(r4)
 402164c:	10bfffc4 	addi	r2,r2,-1
 4021650:	30c01426 	beq	r6,r3,40216a4 <memchr+0x84>
 4021654:	21000044 	addi	r4,r4,1
 4021658:	20c000cc 	andi	r3,r4,3
 402165c:	183ff91e 	bne	r3,zero,4021644 <__alt_data_end+0xfffe1644>
 4021660:	020000c4 	movi	r8,3
 4021664:	40801136 	bltu	r8,r2,40216ac <memchr+0x8c>
 4021668:	10000c26 	beq	r2,zero,402169c <memchr+0x7c>
 402166c:	20c00003 	ldbu	r3,0(r4)
 4021670:	29403fcc 	andi	r5,r5,255
 4021674:	28c00b26 	beq	r5,r3,40216a4 <memchr+0x84>
 4021678:	20c00044 	addi	r3,r4,1
 402167c:	39803fcc 	andi	r6,r7,255
 4021680:	2089883a 	add	r4,r4,r2
 4021684:	00000306 	br	4021694 <memchr+0x74>
 4021688:	18c00044 	addi	r3,r3,1
 402168c:	197fffc3 	ldbu	r5,-1(r3)
 4021690:	31400526 	beq	r6,r5,40216a8 <memchr+0x88>
 4021694:	1805883a 	mov	r2,r3
 4021698:	20fffb1e 	bne	r4,r3,4021688 <__alt_data_end+0xfffe1688>
 402169c:	0005883a 	mov	r2,zero
 40216a0:	f800283a 	ret
 40216a4:	2005883a 	mov	r2,r4
 40216a8:	f800283a 	ret
 40216ac:	28c03fcc 	andi	r3,r5,255
 40216b0:	1812923a 	slli	r9,r3,8
 40216b4:	02ffbff4 	movhi	r11,65279
 40216b8:	02a02074 	movhi	r10,32897
 40216bc:	48d2b03a 	or	r9,r9,r3
 40216c0:	4806943a 	slli	r3,r9,16
 40216c4:	5affbfc4 	addi	r11,r11,-257
 40216c8:	52a02004 	addi	r10,r10,-32640
 40216cc:	48d2b03a 	or	r9,r9,r3
 40216d0:	20c00017 	ldw	r3,0(r4)
 40216d4:	48c6f03a 	xor	r3,r9,r3
 40216d8:	1acd883a 	add	r6,r3,r11
 40216dc:	00c6303a 	nor	r3,zero,r3
 40216e0:	30c6703a 	and	r3,r6,r3
 40216e4:	1a86703a 	and	r3,r3,r10
 40216e8:	183fe01e 	bne	r3,zero,402166c <__alt_data_end+0xfffe166c>
 40216ec:	10bfff04 	addi	r2,r2,-4
 40216f0:	21000104 	addi	r4,r4,4
 40216f4:	40bff636 	bltu	r8,r2,40216d0 <__alt_data_end+0xfffe16d0>
 40216f8:	003fdb06 	br	4021668 <__alt_data_end+0xfffe1668>
 40216fc:	3005883a 	mov	r2,r6
 4021700:	003fd706 	br	4021660 <__alt_data_end+0xfffe1660>

04021704 <memcpy>:
 4021704:	defffd04 	addi	sp,sp,-12
 4021708:	dfc00215 	stw	ra,8(sp)
 402170c:	dc400115 	stw	r17,4(sp)
 4021710:	dc000015 	stw	r16,0(sp)
 4021714:	00c003c4 	movi	r3,15
 4021718:	2005883a 	mov	r2,r4
 402171c:	1980452e 	bgeu	r3,r6,4021834 <memcpy+0x130>
 4021720:	2906b03a 	or	r3,r5,r4
 4021724:	18c000cc 	andi	r3,r3,3
 4021728:	1800441e 	bne	r3,zero,402183c <memcpy+0x138>
 402172c:	347ffc04 	addi	r17,r6,-16
 4021730:	8822d13a 	srli	r17,r17,4
 4021734:	28c00104 	addi	r3,r5,4
 4021738:	23400104 	addi	r13,r4,4
 402173c:	8820913a 	slli	r16,r17,4
 4021740:	2b000204 	addi	r12,r5,8
 4021744:	22c00204 	addi	r11,r4,8
 4021748:	84000504 	addi	r16,r16,20
 402174c:	2a800304 	addi	r10,r5,12
 4021750:	22400304 	addi	r9,r4,12
 4021754:	2c21883a 	add	r16,r5,r16
 4021758:	2811883a 	mov	r8,r5
 402175c:	200f883a 	mov	r7,r4
 4021760:	41000017 	ldw	r4,0(r8)
 4021764:	1fc00017 	ldw	ra,0(r3)
 4021768:	63c00017 	ldw	r15,0(r12)
 402176c:	39000015 	stw	r4,0(r7)
 4021770:	53800017 	ldw	r14,0(r10)
 4021774:	6fc00015 	stw	ra,0(r13)
 4021778:	5bc00015 	stw	r15,0(r11)
 402177c:	4b800015 	stw	r14,0(r9)
 4021780:	18c00404 	addi	r3,r3,16
 4021784:	39c00404 	addi	r7,r7,16
 4021788:	42000404 	addi	r8,r8,16
 402178c:	6b400404 	addi	r13,r13,16
 4021790:	63000404 	addi	r12,r12,16
 4021794:	5ac00404 	addi	r11,r11,16
 4021798:	52800404 	addi	r10,r10,16
 402179c:	4a400404 	addi	r9,r9,16
 40217a0:	1c3fef1e 	bne	r3,r16,4021760 <__alt_data_end+0xfffe1760>
 40217a4:	89c00044 	addi	r7,r17,1
 40217a8:	380e913a 	slli	r7,r7,4
 40217ac:	310003cc 	andi	r4,r6,15
 40217b0:	02c000c4 	movi	r11,3
 40217b4:	11c7883a 	add	r3,r2,r7
 40217b8:	29cb883a 	add	r5,r5,r7
 40217bc:	5900212e 	bgeu	r11,r4,4021844 <memcpy+0x140>
 40217c0:	1813883a 	mov	r9,r3
 40217c4:	2811883a 	mov	r8,r5
 40217c8:	200f883a 	mov	r7,r4
 40217cc:	42800017 	ldw	r10,0(r8)
 40217d0:	4a400104 	addi	r9,r9,4
 40217d4:	39ffff04 	addi	r7,r7,-4
 40217d8:	4abfff15 	stw	r10,-4(r9)
 40217dc:	42000104 	addi	r8,r8,4
 40217e0:	59fffa36 	bltu	r11,r7,40217cc <__alt_data_end+0xfffe17cc>
 40217e4:	213fff04 	addi	r4,r4,-4
 40217e8:	2008d0ba 	srli	r4,r4,2
 40217ec:	318000cc 	andi	r6,r6,3
 40217f0:	21000044 	addi	r4,r4,1
 40217f4:	2109883a 	add	r4,r4,r4
 40217f8:	2109883a 	add	r4,r4,r4
 40217fc:	1907883a 	add	r3,r3,r4
 4021800:	290b883a 	add	r5,r5,r4
 4021804:	30000626 	beq	r6,zero,4021820 <memcpy+0x11c>
 4021808:	198d883a 	add	r6,r3,r6
 402180c:	29c00003 	ldbu	r7,0(r5)
 4021810:	18c00044 	addi	r3,r3,1
 4021814:	29400044 	addi	r5,r5,1
 4021818:	19ffffc5 	stb	r7,-1(r3)
 402181c:	19bffb1e 	bne	r3,r6,402180c <__alt_data_end+0xfffe180c>
 4021820:	dfc00217 	ldw	ra,8(sp)
 4021824:	dc400117 	ldw	r17,4(sp)
 4021828:	dc000017 	ldw	r16,0(sp)
 402182c:	dec00304 	addi	sp,sp,12
 4021830:	f800283a 	ret
 4021834:	2007883a 	mov	r3,r4
 4021838:	003ff206 	br	4021804 <__alt_data_end+0xfffe1804>
 402183c:	2007883a 	mov	r3,r4
 4021840:	003ff106 	br	4021808 <__alt_data_end+0xfffe1808>
 4021844:	200d883a 	mov	r6,r4
 4021848:	003fee06 	br	4021804 <__alt_data_end+0xfffe1804>

0402184c <memmove>:
 402184c:	2005883a 	mov	r2,r4
 4021850:	29000b2e 	bgeu	r5,r4,4021880 <memmove+0x34>
 4021854:	298f883a 	add	r7,r5,r6
 4021858:	21c0092e 	bgeu	r4,r7,4021880 <memmove+0x34>
 402185c:	2187883a 	add	r3,r4,r6
 4021860:	198bc83a 	sub	r5,r3,r6
 4021864:	30004826 	beq	r6,zero,4021988 <memmove+0x13c>
 4021868:	39ffffc4 	addi	r7,r7,-1
 402186c:	39000003 	ldbu	r4,0(r7)
 4021870:	18ffffc4 	addi	r3,r3,-1
 4021874:	19000005 	stb	r4,0(r3)
 4021878:	28fffb1e 	bne	r5,r3,4021868 <__alt_data_end+0xfffe1868>
 402187c:	f800283a 	ret
 4021880:	00c003c4 	movi	r3,15
 4021884:	1980412e 	bgeu	r3,r6,402198c <memmove+0x140>
 4021888:	2886b03a 	or	r3,r5,r2
 402188c:	18c000cc 	andi	r3,r3,3
 4021890:	1800401e 	bne	r3,zero,4021994 <memmove+0x148>
 4021894:	33fffc04 	addi	r15,r6,-16
 4021898:	781ed13a 	srli	r15,r15,4
 402189c:	28c00104 	addi	r3,r5,4
 40218a0:	13400104 	addi	r13,r2,4
 40218a4:	781c913a 	slli	r14,r15,4
 40218a8:	2b000204 	addi	r12,r5,8
 40218ac:	12c00204 	addi	r11,r2,8
 40218b0:	73800504 	addi	r14,r14,20
 40218b4:	2a800304 	addi	r10,r5,12
 40218b8:	12400304 	addi	r9,r2,12
 40218bc:	2b9d883a 	add	r14,r5,r14
 40218c0:	2811883a 	mov	r8,r5
 40218c4:	100f883a 	mov	r7,r2
 40218c8:	41000017 	ldw	r4,0(r8)
 40218cc:	39c00404 	addi	r7,r7,16
 40218d0:	18c00404 	addi	r3,r3,16
 40218d4:	393ffc15 	stw	r4,-16(r7)
 40218d8:	193ffc17 	ldw	r4,-16(r3)
 40218dc:	6b400404 	addi	r13,r13,16
 40218e0:	5ac00404 	addi	r11,r11,16
 40218e4:	693ffc15 	stw	r4,-16(r13)
 40218e8:	61000017 	ldw	r4,0(r12)
 40218ec:	4a400404 	addi	r9,r9,16
 40218f0:	42000404 	addi	r8,r8,16
 40218f4:	593ffc15 	stw	r4,-16(r11)
 40218f8:	51000017 	ldw	r4,0(r10)
 40218fc:	63000404 	addi	r12,r12,16
 4021900:	52800404 	addi	r10,r10,16
 4021904:	493ffc15 	stw	r4,-16(r9)
 4021908:	1bbfef1e 	bne	r3,r14,40218c8 <__alt_data_end+0xfffe18c8>
 402190c:	79000044 	addi	r4,r15,1
 4021910:	2008913a 	slli	r4,r4,4
 4021914:	328003cc 	andi	r10,r6,15
 4021918:	02c000c4 	movi	r11,3
 402191c:	1107883a 	add	r3,r2,r4
 4021920:	290b883a 	add	r5,r5,r4
 4021924:	5a801e2e 	bgeu	r11,r10,40219a0 <memmove+0x154>
 4021928:	1813883a 	mov	r9,r3
 402192c:	2811883a 	mov	r8,r5
 4021930:	500f883a 	mov	r7,r10
 4021934:	41000017 	ldw	r4,0(r8)
 4021938:	4a400104 	addi	r9,r9,4
 402193c:	39ffff04 	addi	r7,r7,-4
 4021940:	493fff15 	stw	r4,-4(r9)
 4021944:	42000104 	addi	r8,r8,4
 4021948:	59fffa36 	bltu	r11,r7,4021934 <__alt_data_end+0xfffe1934>
 402194c:	513fff04 	addi	r4,r10,-4
 4021950:	2008d0ba 	srli	r4,r4,2
 4021954:	318000cc 	andi	r6,r6,3
 4021958:	21000044 	addi	r4,r4,1
 402195c:	2109883a 	add	r4,r4,r4
 4021960:	2109883a 	add	r4,r4,r4
 4021964:	1907883a 	add	r3,r3,r4
 4021968:	290b883a 	add	r5,r5,r4
 402196c:	30000b26 	beq	r6,zero,402199c <memmove+0x150>
 4021970:	198d883a 	add	r6,r3,r6
 4021974:	29c00003 	ldbu	r7,0(r5)
 4021978:	18c00044 	addi	r3,r3,1
 402197c:	29400044 	addi	r5,r5,1
 4021980:	19ffffc5 	stb	r7,-1(r3)
 4021984:	19bffb1e 	bne	r3,r6,4021974 <__alt_data_end+0xfffe1974>
 4021988:	f800283a 	ret
 402198c:	1007883a 	mov	r3,r2
 4021990:	003ff606 	br	402196c <__alt_data_end+0xfffe196c>
 4021994:	1007883a 	mov	r3,r2
 4021998:	003ff506 	br	4021970 <__alt_data_end+0xfffe1970>
 402199c:	f800283a 	ret
 40219a0:	500d883a 	mov	r6,r10
 40219a4:	003ff106 	br	402196c <__alt_data_end+0xfffe196c>

040219a8 <memset>:
 40219a8:	20c000cc 	andi	r3,r4,3
 40219ac:	2005883a 	mov	r2,r4
 40219b0:	18004426 	beq	r3,zero,4021ac4 <memset+0x11c>
 40219b4:	31ffffc4 	addi	r7,r6,-1
 40219b8:	30004026 	beq	r6,zero,4021abc <memset+0x114>
 40219bc:	2813883a 	mov	r9,r5
 40219c0:	200d883a 	mov	r6,r4
 40219c4:	2007883a 	mov	r3,r4
 40219c8:	00000406 	br	40219dc <memset+0x34>
 40219cc:	3a3fffc4 	addi	r8,r7,-1
 40219d0:	31800044 	addi	r6,r6,1
 40219d4:	38003926 	beq	r7,zero,4021abc <memset+0x114>
 40219d8:	400f883a 	mov	r7,r8
 40219dc:	18c00044 	addi	r3,r3,1
 40219e0:	32400005 	stb	r9,0(r6)
 40219e4:	1a0000cc 	andi	r8,r3,3
 40219e8:	403ff81e 	bne	r8,zero,40219cc <__alt_data_end+0xfffe19cc>
 40219ec:	010000c4 	movi	r4,3
 40219f0:	21c02d2e 	bgeu	r4,r7,4021aa8 <memset+0x100>
 40219f4:	29003fcc 	andi	r4,r5,255
 40219f8:	200c923a 	slli	r6,r4,8
 40219fc:	3108b03a 	or	r4,r6,r4
 4021a00:	200c943a 	slli	r6,r4,16
 4021a04:	218cb03a 	or	r6,r4,r6
 4021a08:	010003c4 	movi	r4,15
 4021a0c:	21c0182e 	bgeu	r4,r7,4021a70 <memset+0xc8>
 4021a10:	3b3ffc04 	addi	r12,r7,-16
 4021a14:	6018d13a 	srli	r12,r12,4
 4021a18:	1a000104 	addi	r8,r3,4
 4021a1c:	1ac00204 	addi	r11,r3,8
 4021a20:	6008913a 	slli	r4,r12,4
 4021a24:	1a800304 	addi	r10,r3,12
 4021a28:	1813883a 	mov	r9,r3
 4021a2c:	21000504 	addi	r4,r4,20
 4021a30:	1909883a 	add	r4,r3,r4
 4021a34:	49800015 	stw	r6,0(r9)
 4021a38:	41800015 	stw	r6,0(r8)
 4021a3c:	59800015 	stw	r6,0(r11)
 4021a40:	51800015 	stw	r6,0(r10)
 4021a44:	42000404 	addi	r8,r8,16
 4021a48:	4a400404 	addi	r9,r9,16
 4021a4c:	5ac00404 	addi	r11,r11,16
 4021a50:	52800404 	addi	r10,r10,16
 4021a54:	413ff71e 	bne	r8,r4,4021a34 <__alt_data_end+0xfffe1a34>
 4021a58:	63000044 	addi	r12,r12,1
 4021a5c:	6018913a 	slli	r12,r12,4
 4021a60:	39c003cc 	andi	r7,r7,15
 4021a64:	010000c4 	movi	r4,3
 4021a68:	1b07883a 	add	r3,r3,r12
 4021a6c:	21c00e2e 	bgeu	r4,r7,4021aa8 <memset+0x100>
 4021a70:	1813883a 	mov	r9,r3
 4021a74:	3811883a 	mov	r8,r7
 4021a78:	010000c4 	movi	r4,3
 4021a7c:	49800015 	stw	r6,0(r9)
 4021a80:	423fff04 	addi	r8,r8,-4
 4021a84:	4a400104 	addi	r9,r9,4
 4021a88:	223ffc36 	bltu	r4,r8,4021a7c <__alt_data_end+0xfffe1a7c>
 4021a8c:	393fff04 	addi	r4,r7,-4
 4021a90:	2008d0ba 	srli	r4,r4,2
 4021a94:	39c000cc 	andi	r7,r7,3
 4021a98:	21000044 	addi	r4,r4,1
 4021a9c:	2109883a 	add	r4,r4,r4
 4021aa0:	2109883a 	add	r4,r4,r4
 4021aa4:	1907883a 	add	r3,r3,r4
 4021aa8:	38000526 	beq	r7,zero,4021ac0 <memset+0x118>
 4021aac:	19cf883a 	add	r7,r3,r7
 4021ab0:	19400005 	stb	r5,0(r3)
 4021ab4:	18c00044 	addi	r3,r3,1
 4021ab8:	38fffd1e 	bne	r7,r3,4021ab0 <__alt_data_end+0xfffe1ab0>
 4021abc:	f800283a 	ret
 4021ac0:	f800283a 	ret
 4021ac4:	2007883a 	mov	r3,r4
 4021ac8:	300f883a 	mov	r7,r6
 4021acc:	003fc706 	br	40219ec <__alt_data_end+0xfffe19ec>

04021ad0 <_realloc_r>:
 4021ad0:	defff604 	addi	sp,sp,-40
 4021ad4:	dc800215 	stw	r18,8(sp)
 4021ad8:	dfc00915 	stw	ra,36(sp)
 4021adc:	df000815 	stw	fp,32(sp)
 4021ae0:	ddc00715 	stw	r23,28(sp)
 4021ae4:	dd800615 	stw	r22,24(sp)
 4021ae8:	dd400515 	stw	r21,20(sp)
 4021aec:	dd000415 	stw	r20,16(sp)
 4021af0:	dcc00315 	stw	r19,12(sp)
 4021af4:	dc400115 	stw	r17,4(sp)
 4021af8:	dc000015 	stw	r16,0(sp)
 4021afc:	3025883a 	mov	r18,r6
 4021b00:	2800b726 	beq	r5,zero,4021de0 <_realloc_r+0x310>
 4021b04:	282b883a 	mov	r21,r5
 4021b08:	2029883a 	mov	r20,r4
 4021b0c:	40236080 	call	4023608 <__malloc_lock>
 4021b10:	a8bfff17 	ldw	r2,-4(r21)
 4021b14:	043fff04 	movi	r16,-4
 4021b18:	90c002c4 	addi	r3,r18,11
 4021b1c:	01000584 	movi	r4,22
 4021b20:	acfffe04 	addi	r19,r21,-8
 4021b24:	1420703a 	and	r16,r2,r16
 4021b28:	20c0332e 	bgeu	r4,r3,4021bf8 <_realloc_r+0x128>
 4021b2c:	047ffe04 	movi	r17,-8
 4021b30:	1c62703a 	and	r17,r3,r17
 4021b34:	8807883a 	mov	r3,r17
 4021b38:	88005816 	blt	r17,zero,4021c9c <_realloc_r+0x1cc>
 4021b3c:	8c805736 	bltu	r17,r18,4021c9c <_realloc_r+0x1cc>
 4021b40:	80c0300e 	bge	r16,r3,4021c04 <_realloc_r+0x134>
 4021b44:	070100b4 	movhi	fp,1026
 4021b48:	e7196c04 	addi	fp,fp,26032
 4021b4c:	e1c00217 	ldw	r7,8(fp)
 4021b50:	9c09883a 	add	r4,r19,r16
 4021b54:	22000117 	ldw	r8,4(r4)
 4021b58:	21c06326 	beq	r4,r7,4021ce8 <_realloc_r+0x218>
 4021b5c:	017fff84 	movi	r5,-2
 4021b60:	414a703a 	and	r5,r8,r5
 4021b64:	214b883a 	add	r5,r4,r5
 4021b68:	29800117 	ldw	r6,4(r5)
 4021b6c:	3180004c 	andi	r6,r6,1
 4021b70:	30003f26 	beq	r6,zero,4021c70 <_realloc_r+0x1a0>
 4021b74:	1080004c 	andi	r2,r2,1
 4021b78:	10008326 	beq	r2,zero,4021d88 <_realloc_r+0x2b8>
 4021b7c:	900b883a 	mov	r5,r18
 4021b80:	a009883a 	mov	r4,r20
 4021b84:	4020e140 	call	4020e14 <_malloc_r>
 4021b88:	1025883a 	mov	r18,r2
 4021b8c:	10011e26 	beq	r2,zero,4022008 <_realloc_r+0x538>
 4021b90:	a93fff17 	ldw	r4,-4(r21)
 4021b94:	10fffe04 	addi	r3,r2,-8
 4021b98:	00bfff84 	movi	r2,-2
 4021b9c:	2084703a 	and	r2,r4,r2
 4021ba0:	9885883a 	add	r2,r19,r2
 4021ba4:	1880ee26 	beq	r3,r2,4021f60 <_realloc_r+0x490>
 4021ba8:	81bfff04 	addi	r6,r16,-4
 4021bac:	00800904 	movi	r2,36
 4021bb0:	1180b836 	bltu	r2,r6,4021e94 <_realloc_r+0x3c4>
 4021bb4:	00c004c4 	movi	r3,19
 4021bb8:	19809636 	bltu	r3,r6,4021e14 <_realloc_r+0x344>
 4021bbc:	9005883a 	mov	r2,r18
 4021bc0:	a807883a 	mov	r3,r21
 4021bc4:	19000017 	ldw	r4,0(r3)
 4021bc8:	11000015 	stw	r4,0(r2)
 4021bcc:	19000117 	ldw	r4,4(r3)
 4021bd0:	11000115 	stw	r4,4(r2)
 4021bd4:	18c00217 	ldw	r3,8(r3)
 4021bd8:	10c00215 	stw	r3,8(r2)
 4021bdc:	a80b883a 	mov	r5,r21
 4021be0:	a009883a 	mov	r4,r20
 4021be4:	402289c0 	call	402289c <_free_r>
 4021be8:	a009883a 	mov	r4,r20
 4021bec:	402362c0 	call	402362c <__malloc_unlock>
 4021bf0:	9005883a 	mov	r2,r18
 4021bf4:	00001206 	br	4021c40 <_realloc_r+0x170>
 4021bf8:	00c00404 	movi	r3,16
 4021bfc:	1823883a 	mov	r17,r3
 4021c00:	003fce06 	br	4021b3c <__alt_data_end+0xfffe1b3c>
 4021c04:	a825883a 	mov	r18,r21
 4021c08:	8445c83a 	sub	r2,r16,r17
 4021c0c:	00c003c4 	movi	r3,15
 4021c10:	18802636 	bltu	r3,r2,4021cac <_realloc_r+0x1dc>
 4021c14:	99800117 	ldw	r6,4(r19)
 4021c18:	9c07883a 	add	r3,r19,r16
 4021c1c:	3180004c 	andi	r6,r6,1
 4021c20:	3420b03a 	or	r16,r6,r16
 4021c24:	9c000115 	stw	r16,4(r19)
 4021c28:	18800117 	ldw	r2,4(r3)
 4021c2c:	10800054 	ori	r2,r2,1
 4021c30:	18800115 	stw	r2,4(r3)
 4021c34:	a009883a 	mov	r4,r20
 4021c38:	402362c0 	call	402362c <__malloc_unlock>
 4021c3c:	9005883a 	mov	r2,r18
 4021c40:	dfc00917 	ldw	ra,36(sp)
 4021c44:	df000817 	ldw	fp,32(sp)
 4021c48:	ddc00717 	ldw	r23,28(sp)
 4021c4c:	dd800617 	ldw	r22,24(sp)
 4021c50:	dd400517 	ldw	r21,20(sp)
 4021c54:	dd000417 	ldw	r20,16(sp)
 4021c58:	dcc00317 	ldw	r19,12(sp)
 4021c5c:	dc800217 	ldw	r18,8(sp)
 4021c60:	dc400117 	ldw	r17,4(sp)
 4021c64:	dc000017 	ldw	r16,0(sp)
 4021c68:	dec00a04 	addi	sp,sp,40
 4021c6c:	f800283a 	ret
 4021c70:	017fff04 	movi	r5,-4
 4021c74:	414a703a 	and	r5,r8,r5
 4021c78:	814d883a 	add	r6,r16,r5
 4021c7c:	30c01f16 	blt	r6,r3,4021cfc <_realloc_r+0x22c>
 4021c80:	20800317 	ldw	r2,12(r4)
 4021c84:	20c00217 	ldw	r3,8(r4)
 4021c88:	a825883a 	mov	r18,r21
 4021c8c:	3021883a 	mov	r16,r6
 4021c90:	18800315 	stw	r2,12(r3)
 4021c94:	10c00215 	stw	r3,8(r2)
 4021c98:	003fdb06 	br	4021c08 <__alt_data_end+0xfffe1c08>
 4021c9c:	00800304 	movi	r2,12
 4021ca0:	a0800015 	stw	r2,0(r20)
 4021ca4:	0005883a 	mov	r2,zero
 4021ca8:	003fe506 	br	4021c40 <__alt_data_end+0xfffe1c40>
 4021cac:	98c00117 	ldw	r3,4(r19)
 4021cb0:	9c4b883a 	add	r5,r19,r17
 4021cb4:	11000054 	ori	r4,r2,1
 4021cb8:	18c0004c 	andi	r3,r3,1
 4021cbc:	1c62b03a 	or	r17,r3,r17
 4021cc0:	9c400115 	stw	r17,4(r19)
 4021cc4:	29000115 	stw	r4,4(r5)
 4021cc8:	2885883a 	add	r2,r5,r2
 4021ccc:	10c00117 	ldw	r3,4(r2)
 4021cd0:	29400204 	addi	r5,r5,8
 4021cd4:	a009883a 	mov	r4,r20
 4021cd8:	18c00054 	ori	r3,r3,1
 4021cdc:	10c00115 	stw	r3,4(r2)
 4021ce0:	402289c0 	call	402289c <_free_r>
 4021ce4:	003fd306 	br	4021c34 <__alt_data_end+0xfffe1c34>
 4021ce8:	017fff04 	movi	r5,-4
 4021cec:	414a703a 	and	r5,r8,r5
 4021cf0:	89800404 	addi	r6,r17,16
 4021cf4:	8151883a 	add	r8,r16,r5
 4021cf8:	4180590e 	bge	r8,r6,4021e60 <_realloc_r+0x390>
 4021cfc:	1080004c 	andi	r2,r2,1
 4021d00:	103f9e1e 	bne	r2,zero,4021b7c <__alt_data_end+0xfffe1b7c>
 4021d04:	adbffe17 	ldw	r22,-8(r21)
 4021d08:	00bfff04 	movi	r2,-4
 4021d0c:	9dadc83a 	sub	r22,r19,r22
 4021d10:	b1800117 	ldw	r6,4(r22)
 4021d14:	3084703a 	and	r2,r6,r2
 4021d18:	20002026 	beq	r4,zero,4021d9c <_realloc_r+0x2cc>
 4021d1c:	80af883a 	add	r23,r16,r2
 4021d20:	b96f883a 	add	r23,r23,r5
 4021d24:	21c05f26 	beq	r4,r7,4021ea4 <_realloc_r+0x3d4>
 4021d28:	b8c01c16 	blt	r23,r3,4021d9c <_realloc_r+0x2cc>
 4021d2c:	20800317 	ldw	r2,12(r4)
 4021d30:	20c00217 	ldw	r3,8(r4)
 4021d34:	81bfff04 	addi	r6,r16,-4
 4021d38:	01000904 	movi	r4,36
 4021d3c:	18800315 	stw	r2,12(r3)
 4021d40:	10c00215 	stw	r3,8(r2)
 4021d44:	b0c00217 	ldw	r3,8(r22)
 4021d48:	b0800317 	ldw	r2,12(r22)
 4021d4c:	b4800204 	addi	r18,r22,8
 4021d50:	18800315 	stw	r2,12(r3)
 4021d54:	10c00215 	stw	r3,8(r2)
 4021d58:	21801b36 	bltu	r4,r6,4021dc8 <_realloc_r+0x2f8>
 4021d5c:	008004c4 	movi	r2,19
 4021d60:	1180352e 	bgeu	r2,r6,4021e38 <_realloc_r+0x368>
 4021d64:	a8800017 	ldw	r2,0(r21)
 4021d68:	b0800215 	stw	r2,8(r22)
 4021d6c:	a8800117 	ldw	r2,4(r21)
 4021d70:	b0800315 	stw	r2,12(r22)
 4021d74:	008006c4 	movi	r2,27
 4021d78:	11807f36 	bltu	r2,r6,4021f78 <_realloc_r+0x4a8>
 4021d7c:	b0800404 	addi	r2,r22,16
 4021d80:	ad400204 	addi	r21,r21,8
 4021d84:	00002d06 	br	4021e3c <_realloc_r+0x36c>
 4021d88:	adbffe17 	ldw	r22,-8(r21)
 4021d8c:	00bfff04 	movi	r2,-4
 4021d90:	9dadc83a 	sub	r22,r19,r22
 4021d94:	b1000117 	ldw	r4,4(r22)
 4021d98:	2084703a 	and	r2,r4,r2
 4021d9c:	b03f7726 	beq	r22,zero,4021b7c <__alt_data_end+0xfffe1b7c>
 4021da0:	80af883a 	add	r23,r16,r2
 4021da4:	b8ff7516 	blt	r23,r3,4021b7c <__alt_data_end+0xfffe1b7c>
 4021da8:	b0800317 	ldw	r2,12(r22)
 4021dac:	b0c00217 	ldw	r3,8(r22)
 4021db0:	81bfff04 	addi	r6,r16,-4
 4021db4:	01000904 	movi	r4,36
 4021db8:	18800315 	stw	r2,12(r3)
 4021dbc:	10c00215 	stw	r3,8(r2)
 4021dc0:	b4800204 	addi	r18,r22,8
 4021dc4:	21bfe52e 	bgeu	r4,r6,4021d5c <__alt_data_end+0xfffe1d5c>
 4021dc8:	a80b883a 	mov	r5,r21
 4021dcc:	9009883a 	mov	r4,r18
 4021dd0:	402184c0 	call	402184c <memmove>
 4021dd4:	b821883a 	mov	r16,r23
 4021dd8:	b027883a 	mov	r19,r22
 4021ddc:	003f8a06 	br	4021c08 <__alt_data_end+0xfffe1c08>
 4021de0:	300b883a 	mov	r5,r6
 4021de4:	dfc00917 	ldw	ra,36(sp)
 4021de8:	df000817 	ldw	fp,32(sp)
 4021dec:	ddc00717 	ldw	r23,28(sp)
 4021df0:	dd800617 	ldw	r22,24(sp)
 4021df4:	dd400517 	ldw	r21,20(sp)
 4021df8:	dd000417 	ldw	r20,16(sp)
 4021dfc:	dcc00317 	ldw	r19,12(sp)
 4021e00:	dc800217 	ldw	r18,8(sp)
 4021e04:	dc400117 	ldw	r17,4(sp)
 4021e08:	dc000017 	ldw	r16,0(sp)
 4021e0c:	dec00a04 	addi	sp,sp,40
 4021e10:	4020e141 	jmpi	4020e14 <_malloc_r>
 4021e14:	a8c00017 	ldw	r3,0(r21)
 4021e18:	90c00015 	stw	r3,0(r18)
 4021e1c:	a8c00117 	ldw	r3,4(r21)
 4021e20:	90c00115 	stw	r3,4(r18)
 4021e24:	00c006c4 	movi	r3,27
 4021e28:	19804536 	bltu	r3,r6,4021f40 <_realloc_r+0x470>
 4021e2c:	90800204 	addi	r2,r18,8
 4021e30:	a8c00204 	addi	r3,r21,8
 4021e34:	003f6306 	br	4021bc4 <__alt_data_end+0xfffe1bc4>
 4021e38:	9005883a 	mov	r2,r18
 4021e3c:	a8c00017 	ldw	r3,0(r21)
 4021e40:	b821883a 	mov	r16,r23
 4021e44:	b027883a 	mov	r19,r22
 4021e48:	10c00015 	stw	r3,0(r2)
 4021e4c:	a8c00117 	ldw	r3,4(r21)
 4021e50:	10c00115 	stw	r3,4(r2)
 4021e54:	a8c00217 	ldw	r3,8(r21)
 4021e58:	10c00215 	stw	r3,8(r2)
 4021e5c:	003f6a06 	br	4021c08 <__alt_data_end+0xfffe1c08>
 4021e60:	9c67883a 	add	r19,r19,r17
 4021e64:	4445c83a 	sub	r2,r8,r17
 4021e68:	e4c00215 	stw	r19,8(fp)
 4021e6c:	10800054 	ori	r2,r2,1
 4021e70:	98800115 	stw	r2,4(r19)
 4021e74:	a8bfff17 	ldw	r2,-4(r21)
 4021e78:	a009883a 	mov	r4,r20
 4021e7c:	1080004c 	andi	r2,r2,1
 4021e80:	1462b03a 	or	r17,r2,r17
 4021e84:	ac7fff15 	stw	r17,-4(r21)
 4021e88:	402362c0 	call	402362c <__malloc_unlock>
 4021e8c:	a805883a 	mov	r2,r21
 4021e90:	003f6b06 	br	4021c40 <__alt_data_end+0xfffe1c40>
 4021e94:	a80b883a 	mov	r5,r21
 4021e98:	9009883a 	mov	r4,r18
 4021e9c:	402184c0 	call	402184c <memmove>
 4021ea0:	003f4e06 	br	4021bdc <__alt_data_end+0xfffe1bdc>
 4021ea4:	89000404 	addi	r4,r17,16
 4021ea8:	b93fbc16 	blt	r23,r4,4021d9c <__alt_data_end+0xfffe1d9c>
 4021eac:	b0800317 	ldw	r2,12(r22)
 4021eb0:	b0c00217 	ldw	r3,8(r22)
 4021eb4:	81bfff04 	addi	r6,r16,-4
 4021eb8:	01000904 	movi	r4,36
 4021ebc:	18800315 	stw	r2,12(r3)
 4021ec0:	10c00215 	stw	r3,8(r2)
 4021ec4:	b4800204 	addi	r18,r22,8
 4021ec8:	21804336 	bltu	r4,r6,4021fd8 <_realloc_r+0x508>
 4021ecc:	008004c4 	movi	r2,19
 4021ed0:	11803f2e 	bgeu	r2,r6,4021fd0 <_realloc_r+0x500>
 4021ed4:	a8800017 	ldw	r2,0(r21)
 4021ed8:	b0800215 	stw	r2,8(r22)
 4021edc:	a8800117 	ldw	r2,4(r21)
 4021ee0:	b0800315 	stw	r2,12(r22)
 4021ee4:	008006c4 	movi	r2,27
 4021ee8:	11803f36 	bltu	r2,r6,4021fe8 <_realloc_r+0x518>
 4021eec:	b0800404 	addi	r2,r22,16
 4021ef0:	ad400204 	addi	r21,r21,8
 4021ef4:	a8c00017 	ldw	r3,0(r21)
 4021ef8:	10c00015 	stw	r3,0(r2)
 4021efc:	a8c00117 	ldw	r3,4(r21)
 4021f00:	10c00115 	stw	r3,4(r2)
 4021f04:	a8c00217 	ldw	r3,8(r21)
 4021f08:	10c00215 	stw	r3,8(r2)
 4021f0c:	b447883a 	add	r3,r22,r17
 4021f10:	bc45c83a 	sub	r2,r23,r17
 4021f14:	e0c00215 	stw	r3,8(fp)
 4021f18:	10800054 	ori	r2,r2,1
 4021f1c:	18800115 	stw	r2,4(r3)
 4021f20:	b0800117 	ldw	r2,4(r22)
 4021f24:	a009883a 	mov	r4,r20
 4021f28:	1080004c 	andi	r2,r2,1
 4021f2c:	1462b03a 	or	r17,r2,r17
 4021f30:	b4400115 	stw	r17,4(r22)
 4021f34:	402362c0 	call	402362c <__malloc_unlock>
 4021f38:	9005883a 	mov	r2,r18
 4021f3c:	003f4006 	br	4021c40 <__alt_data_end+0xfffe1c40>
 4021f40:	a8c00217 	ldw	r3,8(r21)
 4021f44:	90c00215 	stw	r3,8(r18)
 4021f48:	a8c00317 	ldw	r3,12(r21)
 4021f4c:	90c00315 	stw	r3,12(r18)
 4021f50:	30801126 	beq	r6,r2,4021f98 <_realloc_r+0x4c8>
 4021f54:	90800404 	addi	r2,r18,16
 4021f58:	a8c00404 	addi	r3,r21,16
 4021f5c:	003f1906 	br	4021bc4 <__alt_data_end+0xfffe1bc4>
 4021f60:	90ffff17 	ldw	r3,-4(r18)
 4021f64:	00bfff04 	movi	r2,-4
 4021f68:	a825883a 	mov	r18,r21
 4021f6c:	1884703a 	and	r2,r3,r2
 4021f70:	80a1883a 	add	r16,r16,r2
 4021f74:	003f2406 	br	4021c08 <__alt_data_end+0xfffe1c08>
 4021f78:	a8800217 	ldw	r2,8(r21)
 4021f7c:	b0800415 	stw	r2,16(r22)
 4021f80:	a8800317 	ldw	r2,12(r21)
 4021f84:	b0800515 	stw	r2,20(r22)
 4021f88:	31000a26 	beq	r6,r4,4021fb4 <_realloc_r+0x4e4>
 4021f8c:	b0800604 	addi	r2,r22,24
 4021f90:	ad400404 	addi	r21,r21,16
 4021f94:	003fa906 	br	4021e3c <__alt_data_end+0xfffe1e3c>
 4021f98:	a9000417 	ldw	r4,16(r21)
 4021f9c:	90800604 	addi	r2,r18,24
 4021fa0:	a8c00604 	addi	r3,r21,24
 4021fa4:	91000415 	stw	r4,16(r18)
 4021fa8:	a9000517 	ldw	r4,20(r21)
 4021fac:	91000515 	stw	r4,20(r18)
 4021fb0:	003f0406 	br	4021bc4 <__alt_data_end+0xfffe1bc4>
 4021fb4:	a8c00417 	ldw	r3,16(r21)
 4021fb8:	ad400604 	addi	r21,r21,24
 4021fbc:	b0800804 	addi	r2,r22,32
 4021fc0:	b0c00615 	stw	r3,24(r22)
 4021fc4:	a8ffff17 	ldw	r3,-4(r21)
 4021fc8:	b0c00715 	stw	r3,28(r22)
 4021fcc:	003f9b06 	br	4021e3c <__alt_data_end+0xfffe1e3c>
 4021fd0:	9005883a 	mov	r2,r18
 4021fd4:	003fc706 	br	4021ef4 <__alt_data_end+0xfffe1ef4>
 4021fd8:	a80b883a 	mov	r5,r21
 4021fdc:	9009883a 	mov	r4,r18
 4021fe0:	402184c0 	call	402184c <memmove>
 4021fe4:	003fc906 	br	4021f0c <__alt_data_end+0xfffe1f0c>
 4021fe8:	a8800217 	ldw	r2,8(r21)
 4021fec:	b0800415 	stw	r2,16(r22)
 4021ff0:	a8800317 	ldw	r2,12(r21)
 4021ff4:	b0800515 	stw	r2,20(r22)
 4021ff8:	31000726 	beq	r6,r4,4022018 <_realloc_r+0x548>
 4021ffc:	b0800604 	addi	r2,r22,24
 4022000:	ad400404 	addi	r21,r21,16
 4022004:	003fbb06 	br	4021ef4 <__alt_data_end+0xfffe1ef4>
 4022008:	a009883a 	mov	r4,r20
 402200c:	402362c0 	call	402362c <__malloc_unlock>
 4022010:	0005883a 	mov	r2,zero
 4022014:	003f0a06 	br	4021c40 <__alt_data_end+0xfffe1c40>
 4022018:	a8c00417 	ldw	r3,16(r21)
 402201c:	ad400604 	addi	r21,r21,24
 4022020:	b0800804 	addi	r2,r22,32
 4022024:	b0c00615 	stw	r3,24(r22)
 4022028:	a8ffff17 	ldw	r3,-4(r21)
 402202c:	b0c00715 	stw	r3,28(r22)
 4022030:	003fb006 	br	4021ef4 <__alt_data_end+0xfffe1ef4>

04022034 <_sbrk_r>:
 4022034:	defffd04 	addi	sp,sp,-12
 4022038:	dc000015 	stw	r16,0(sp)
 402203c:	040100f4 	movhi	r16,1027
 4022040:	dc400115 	stw	r17,4(sp)
 4022044:	84261404 	addi	r16,r16,-26544
 4022048:	2023883a 	mov	r17,r4
 402204c:	2809883a 	mov	r4,r5
 4022050:	dfc00215 	stw	ra,8(sp)
 4022054:	80000015 	stw	zero,0(r16)
 4022058:	40237ec0 	call	40237ec <sbrk>
 402205c:	00ffffc4 	movi	r3,-1
 4022060:	10c00526 	beq	r2,r3,4022078 <_sbrk_r+0x44>
 4022064:	dfc00217 	ldw	ra,8(sp)
 4022068:	dc400117 	ldw	r17,4(sp)
 402206c:	dc000017 	ldw	r16,0(sp)
 4022070:	dec00304 	addi	sp,sp,12
 4022074:	f800283a 	ret
 4022078:	80c00017 	ldw	r3,0(r16)
 402207c:	183ff926 	beq	r3,zero,4022064 <__alt_data_end+0xfffe2064>
 4022080:	88c00015 	stw	r3,0(r17)
 4022084:	003ff706 	br	4022064 <__alt_data_end+0xfffe2064>

04022088 <__sread>:
 4022088:	defffe04 	addi	sp,sp,-8
 402208c:	dc000015 	stw	r16,0(sp)
 4022090:	2821883a 	mov	r16,r5
 4022094:	2940038f 	ldh	r5,14(r5)
 4022098:	dfc00115 	stw	ra,4(sp)
 402209c:	4022dc80 	call	4022dc8 <_read_r>
 40220a0:	10000716 	blt	r2,zero,40220c0 <__sread+0x38>
 40220a4:	80c01417 	ldw	r3,80(r16)
 40220a8:	1887883a 	add	r3,r3,r2
 40220ac:	80c01415 	stw	r3,80(r16)
 40220b0:	dfc00117 	ldw	ra,4(sp)
 40220b4:	dc000017 	ldw	r16,0(sp)
 40220b8:	dec00204 	addi	sp,sp,8
 40220bc:	f800283a 	ret
 40220c0:	80c0030b 	ldhu	r3,12(r16)
 40220c4:	18fbffcc 	andi	r3,r3,61439
 40220c8:	80c0030d 	sth	r3,12(r16)
 40220cc:	dfc00117 	ldw	ra,4(sp)
 40220d0:	dc000017 	ldw	r16,0(sp)
 40220d4:	dec00204 	addi	sp,sp,8
 40220d8:	f800283a 	ret

040220dc <__seofread>:
 40220dc:	0005883a 	mov	r2,zero
 40220e0:	f800283a 	ret

040220e4 <__swrite>:
 40220e4:	2880030b 	ldhu	r2,12(r5)
 40220e8:	defffb04 	addi	sp,sp,-20
 40220ec:	dcc00315 	stw	r19,12(sp)
 40220f0:	dc800215 	stw	r18,8(sp)
 40220f4:	dc400115 	stw	r17,4(sp)
 40220f8:	dc000015 	stw	r16,0(sp)
 40220fc:	dfc00415 	stw	ra,16(sp)
 4022100:	10c0400c 	andi	r3,r2,256
 4022104:	2821883a 	mov	r16,r5
 4022108:	2023883a 	mov	r17,r4
 402210c:	3025883a 	mov	r18,r6
 4022110:	3827883a 	mov	r19,r7
 4022114:	18000526 	beq	r3,zero,402212c <__swrite+0x48>
 4022118:	2940038f 	ldh	r5,14(r5)
 402211c:	01c00084 	movi	r7,2
 4022120:	000d883a 	mov	r6,zero
 4022124:	4022bac0 	call	4022bac <_lseek_r>
 4022128:	8080030b 	ldhu	r2,12(r16)
 402212c:	8140038f 	ldh	r5,14(r16)
 4022130:	10bbffcc 	andi	r2,r2,61439
 4022134:	980f883a 	mov	r7,r19
 4022138:	900d883a 	mov	r6,r18
 402213c:	8809883a 	mov	r4,r17
 4022140:	8080030d 	sth	r2,12(r16)
 4022144:	dfc00417 	ldw	ra,16(sp)
 4022148:	dcc00317 	ldw	r19,12(sp)
 402214c:	dc800217 	ldw	r18,8(sp)
 4022150:	dc400117 	ldw	r17,4(sp)
 4022154:	dc000017 	ldw	r16,0(sp)
 4022158:	dec00504 	addi	sp,sp,20
 402215c:	40221c41 	jmpi	40221c4 <_write_r>

04022160 <__sseek>:
 4022160:	defffe04 	addi	sp,sp,-8
 4022164:	dc000015 	stw	r16,0(sp)
 4022168:	2821883a 	mov	r16,r5
 402216c:	2940038f 	ldh	r5,14(r5)
 4022170:	dfc00115 	stw	ra,4(sp)
 4022174:	4022bac0 	call	4022bac <_lseek_r>
 4022178:	00ffffc4 	movi	r3,-1
 402217c:	10c00826 	beq	r2,r3,40221a0 <__sseek+0x40>
 4022180:	80c0030b 	ldhu	r3,12(r16)
 4022184:	80801415 	stw	r2,80(r16)
 4022188:	18c40014 	ori	r3,r3,4096
 402218c:	80c0030d 	sth	r3,12(r16)
 4022190:	dfc00117 	ldw	ra,4(sp)
 4022194:	dc000017 	ldw	r16,0(sp)
 4022198:	dec00204 	addi	sp,sp,8
 402219c:	f800283a 	ret
 40221a0:	80c0030b 	ldhu	r3,12(r16)
 40221a4:	18fbffcc 	andi	r3,r3,61439
 40221a8:	80c0030d 	sth	r3,12(r16)
 40221ac:	dfc00117 	ldw	ra,4(sp)
 40221b0:	dc000017 	ldw	r16,0(sp)
 40221b4:	dec00204 	addi	sp,sp,8
 40221b8:	f800283a 	ret

040221bc <__sclose>:
 40221bc:	2940038f 	ldh	r5,14(r5)
 40221c0:	40223781 	jmpi	4022378 <_close_r>

040221c4 <_write_r>:
 40221c4:	defffd04 	addi	sp,sp,-12
 40221c8:	2805883a 	mov	r2,r5
 40221cc:	dc000015 	stw	r16,0(sp)
 40221d0:	040100f4 	movhi	r16,1027
 40221d4:	dc400115 	stw	r17,4(sp)
 40221d8:	300b883a 	mov	r5,r6
 40221dc:	84261404 	addi	r16,r16,-26544
 40221e0:	2023883a 	mov	r17,r4
 40221e4:	380d883a 	mov	r6,r7
 40221e8:	1009883a 	mov	r4,r2
 40221ec:	dfc00215 	stw	ra,8(sp)
 40221f0:	80000015 	stw	zero,0(r16)
 40221f4:	40238d80 	call	40238d8 <write>
 40221f8:	00ffffc4 	movi	r3,-1
 40221fc:	10c00526 	beq	r2,r3,4022214 <_write_r+0x50>
 4022200:	dfc00217 	ldw	ra,8(sp)
 4022204:	dc400117 	ldw	r17,4(sp)
 4022208:	dc000017 	ldw	r16,0(sp)
 402220c:	dec00304 	addi	sp,sp,12
 4022210:	f800283a 	ret
 4022214:	80c00017 	ldw	r3,0(r16)
 4022218:	183ff926 	beq	r3,zero,4022200 <__alt_data_end+0xfffe2200>
 402221c:	88c00015 	stw	r3,0(r17)
 4022220:	003ff706 	br	4022200 <__alt_data_end+0xfffe2200>

04022224 <__swsetup_r>:
 4022224:	008100b4 	movhi	r2,1026
 4022228:	defffd04 	addi	sp,sp,-12
 402222c:	109f2b04 	addi	r2,r2,31916
 4022230:	dc400115 	stw	r17,4(sp)
 4022234:	2023883a 	mov	r17,r4
 4022238:	11000017 	ldw	r4,0(r2)
 402223c:	dc000015 	stw	r16,0(sp)
 4022240:	dfc00215 	stw	ra,8(sp)
 4022244:	2821883a 	mov	r16,r5
 4022248:	20000226 	beq	r4,zero,4022254 <__swsetup_r+0x30>
 402224c:	20800e17 	ldw	r2,56(r4)
 4022250:	10003126 	beq	r2,zero,4022318 <__swsetup_r+0xf4>
 4022254:	8080030b 	ldhu	r2,12(r16)
 4022258:	10c0020c 	andi	r3,r2,8
 402225c:	1009883a 	mov	r4,r2
 4022260:	18000f26 	beq	r3,zero,40222a0 <__swsetup_r+0x7c>
 4022264:	80c00417 	ldw	r3,16(r16)
 4022268:	18001526 	beq	r3,zero,40222c0 <__swsetup_r+0x9c>
 402226c:	1100004c 	andi	r4,r2,1
 4022270:	20001c1e 	bne	r4,zero,40222e4 <__swsetup_r+0xc0>
 4022274:	1080008c 	andi	r2,r2,2
 4022278:	1000291e 	bne	r2,zero,4022320 <__swsetup_r+0xfc>
 402227c:	80800517 	ldw	r2,20(r16)
 4022280:	80800215 	stw	r2,8(r16)
 4022284:	18001c26 	beq	r3,zero,40222f8 <__swsetup_r+0xd4>
 4022288:	0005883a 	mov	r2,zero
 402228c:	dfc00217 	ldw	ra,8(sp)
 4022290:	dc400117 	ldw	r17,4(sp)
 4022294:	dc000017 	ldw	r16,0(sp)
 4022298:	dec00304 	addi	sp,sp,12
 402229c:	f800283a 	ret
 40222a0:	2080040c 	andi	r2,r4,16
 40222a4:	10002e26 	beq	r2,zero,4022360 <__swsetup_r+0x13c>
 40222a8:	2080010c 	andi	r2,r4,4
 40222ac:	10001e1e 	bne	r2,zero,4022328 <__swsetup_r+0x104>
 40222b0:	80c00417 	ldw	r3,16(r16)
 40222b4:	20800214 	ori	r2,r4,8
 40222b8:	8080030d 	sth	r2,12(r16)
 40222bc:	183feb1e 	bne	r3,zero,402226c <__alt_data_end+0xfffe226c>
 40222c0:	1100a00c 	andi	r4,r2,640
 40222c4:	01408004 	movi	r5,512
 40222c8:	217fe826 	beq	r4,r5,402226c <__alt_data_end+0xfffe226c>
 40222cc:	800b883a 	mov	r5,r16
 40222d0:	8809883a 	mov	r4,r17
 40222d4:	4022c0c0 	call	4022c0c <__smakebuf_r>
 40222d8:	8080030b 	ldhu	r2,12(r16)
 40222dc:	80c00417 	ldw	r3,16(r16)
 40222e0:	003fe206 	br	402226c <__alt_data_end+0xfffe226c>
 40222e4:	80800517 	ldw	r2,20(r16)
 40222e8:	80000215 	stw	zero,8(r16)
 40222ec:	0085c83a 	sub	r2,zero,r2
 40222f0:	80800615 	stw	r2,24(r16)
 40222f4:	183fe41e 	bne	r3,zero,4022288 <__alt_data_end+0xfffe2288>
 40222f8:	80c0030b 	ldhu	r3,12(r16)
 40222fc:	0005883a 	mov	r2,zero
 4022300:	1900200c 	andi	r4,r3,128
 4022304:	203fe126 	beq	r4,zero,402228c <__alt_data_end+0xfffe228c>
 4022308:	18c01014 	ori	r3,r3,64
 402230c:	80c0030d 	sth	r3,12(r16)
 4022310:	00bfffc4 	movi	r2,-1
 4022314:	003fdd06 	br	402228c <__alt_data_end+0xfffe228c>
 4022318:	40207800 	call	4020780 <__sinit>
 402231c:	003fcd06 	br	4022254 <__alt_data_end+0xfffe2254>
 4022320:	0005883a 	mov	r2,zero
 4022324:	003fd606 	br	4022280 <__alt_data_end+0xfffe2280>
 4022328:	81400c17 	ldw	r5,48(r16)
 402232c:	28000626 	beq	r5,zero,4022348 <__swsetup_r+0x124>
 4022330:	80801004 	addi	r2,r16,64
 4022334:	28800326 	beq	r5,r2,4022344 <__swsetup_r+0x120>
 4022338:	8809883a 	mov	r4,r17
 402233c:	402289c0 	call	402289c <_free_r>
 4022340:	8100030b 	ldhu	r4,12(r16)
 4022344:	80000c15 	stw	zero,48(r16)
 4022348:	80c00417 	ldw	r3,16(r16)
 402234c:	00bff6c4 	movi	r2,-37
 4022350:	1108703a 	and	r4,r2,r4
 4022354:	80000115 	stw	zero,4(r16)
 4022358:	80c00015 	stw	r3,0(r16)
 402235c:	003fd506 	br	40222b4 <__alt_data_end+0xfffe22b4>
 4022360:	00800244 	movi	r2,9
 4022364:	88800015 	stw	r2,0(r17)
 4022368:	20801014 	ori	r2,r4,64
 402236c:	8080030d 	sth	r2,12(r16)
 4022370:	00bfffc4 	movi	r2,-1
 4022374:	003fc506 	br	402228c <__alt_data_end+0xfffe228c>

04022378 <_close_r>:
 4022378:	defffd04 	addi	sp,sp,-12
 402237c:	dc000015 	stw	r16,0(sp)
 4022380:	040100f4 	movhi	r16,1027
 4022384:	dc400115 	stw	r17,4(sp)
 4022388:	84261404 	addi	r16,r16,-26544
 402238c:	2023883a 	mov	r17,r4
 4022390:	2809883a 	mov	r4,r5
 4022394:	dfc00215 	stw	ra,8(sp)
 4022398:	80000015 	stw	zero,0(r16)
 402239c:	40230c80 	call	40230c8 <close>
 40223a0:	00ffffc4 	movi	r3,-1
 40223a4:	10c00526 	beq	r2,r3,40223bc <_close_r+0x44>
 40223a8:	dfc00217 	ldw	ra,8(sp)
 40223ac:	dc400117 	ldw	r17,4(sp)
 40223b0:	dc000017 	ldw	r16,0(sp)
 40223b4:	dec00304 	addi	sp,sp,12
 40223b8:	f800283a 	ret
 40223bc:	80c00017 	ldw	r3,0(r16)
 40223c0:	183ff926 	beq	r3,zero,40223a8 <__alt_data_end+0xfffe23a8>
 40223c4:	88c00015 	stw	r3,0(r17)
 40223c8:	003ff706 	br	40223a8 <__alt_data_end+0xfffe23a8>

040223cc <_fclose_r>:
 40223cc:	28003926 	beq	r5,zero,40224b4 <_fclose_r+0xe8>
 40223d0:	defffc04 	addi	sp,sp,-16
 40223d4:	dc400115 	stw	r17,4(sp)
 40223d8:	dc000015 	stw	r16,0(sp)
 40223dc:	dfc00315 	stw	ra,12(sp)
 40223e0:	dc800215 	stw	r18,8(sp)
 40223e4:	2023883a 	mov	r17,r4
 40223e8:	2821883a 	mov	r16,r5
 40223ec:	20000226 	beq	r4,zero,40223f8 <_fclose_r+0x2c>
 40223f0:	20800e17 	ldw	r2,56(r4)
 40223f4:	10002726 	beq	r2,zero,4022494 <_fclose_r+0xc8>
 40223f8:	8080030f 	ldh	r2,12(r16)
 40223fc:	1000071e 	bne	r2,zero,402241c <_fclose_r+0x50>
 4022400:	0005883a 	mov	r2,zero
 4022404:	dfc00317 	ldw	ra,12(sp)
 4022408:	dc800217 	ldw	r18,8(sp)
 402240c:	dc400117 	ldw	r17,4(sp)
 4022410:	dc000017 	ldw	r16,0(sp)
 4022414:	dec00404 	addi	sp,sp,16
 4022418:	f800283a 	ret
 402241c:	800b883a 	mov	r5,r16
 4022420:	8809883a 	mov	r4,r17
 4022424:	40224d00 	call	40224d0 <__sflush_r>
 4022428:	1025883a 	mov	r18,r2
 402242c:	80800b17 	ldw	r2,44(r16)
 4022430:	10000426 	beq	r2,zero,4022444 <_fclose_r+0x78>
 4022434:	81400717 	ldw	r5,28(r16)
 4022438:	8809883a 	mov	r4,r17
 402243c:	103ee83a 	callr	r2
 4022440:	10001616 	blt	r2,zero,402249c <_fclose_r+0xd0>
 4022444:	8080030b 	ldhu	r2,12(r16)
 4022448:	1080200c 	andi	r2,r2,128
 402244c:	1000151e 	bne	r2,zero,40224a4 <_fclose_r+0xd8>
 4022450:	81400c17 	ldw	r5,48(r16)
 4022454:	28000526 	beq	r5,zero,402246c <_fclose_r+0xa0>
 4022458:	80801004 	addi	r2,r16,64
 402245c:	28800226 	beq	r5,r2,4022468 <_fclose_r+0x9c>
 4022460:	8809883a 	mov	r4,r17
 4022464:	402289c0 	call	402289c <_free_r>
 4022468:	80000c15 	stw	zero,48(r16)
 402246c:	81401117 	ldw	r5,68(r16)
 4022470:	28000326 	beq	r5,zero,4022480 <_fclose_r+0xb4>
 4022474:	8809883a 	mov	r4,r17
 4022478:	402289c0 	call	402289c <_free_r>
 402247c:	80001115 	stw	zero,68(r16)
 4022480:	40207900 	call	4020790 <__sfp_lock_acquire>
 4022484:	8000030d 	sth	zero,12(r16)
 4022488:	40207940 	call	4020794 <__sfp_lock_release>
 402248c:	9005883a 	mov	r2,r18
 4022490:	003fdc06 	br	4022404 <__alt_data_end+0xfffe2404>
 4022494:	40207800 	call	4020780 <__sinit>
 4022498:	003fd706 	br	40223f8 <__alt_data_end+0xfffe23f8>
 402249c:	04bfffc4 	movi	r18,-1
 40224a0:	003fe806 	br	4022444 <__alt_data_end+0xfffe2444>
 40224a4:	81400417 	ldw	r5,16(r16)
 40224a8:	8809883a 	mov	r4,r17
 40224ac:	402289c0 	call	402289c <_free_r>
 40224b0:	003fe706 	br	4022450 <__alt_data_end+0xfffe2450>
 40224b4:	0005883a 	mov	r2,zero
 40224b8:	f800283a 	ret

040224bc <fclose>:
 40224bc:	008100b4 	movhi	r2,1026
 40224c0:	109f2b04 	addi	r2,r2,31916
 40224c4:	200b883a 	mov	r5,r4
 40224c8:	11000017 	ldw	r4,0(r2)
 40224cc:	40223cc1 	jmpi	40223cc <_fclose_r>

040224d0 <__sflush_r>:
 40224d0:	2880030b 	ldhu	r2,12(r5)
 40224d4:	defffb04 	addi	sp,sp,-20
 40224d8:	dcc00315 	stw	r19,12(sp)
 40224dc:	dc400115 	stw	r17,4(sp)
 40224e0:	dfc00415 	stw	ra,16(sp)
 40224e4:	dc800215 	stw	r18,8(sp)
 40224e8:	dc000015 	stw	r16,0(sp)
 40224ec:	10c0020c 	andi	r3,r2,8
 40224f0:	2823883a 	mov	r17,r5
 40224f4:	2027883a 	mov	r19,r4
 40224f8:	1800311e 	bne	r3,zero,40225c0 <__sflush_r+0xf0>
 40224fc:	28c00117 	ldw	r3,4(r5)
 4022500:	10820014 	ori	r2,r2,2048
 4022504:	2880030d 	sth	r2,12(r5)
 4022508:	00c04b0e 	bge	zero,r3,4022638 <__sflush_r+0x168>
 402250c:	8a000a17 	ldw	r8,40(r17)
 4022510:	40002326 	beq	r8,zero,40225a0 <__sflush_r+0xd0>
 4022514:	9c000017 	ldw	r16,0(r19)
 4022518:	10c4000c 	andi	r3,r2,4096
 402251c:	98000015 	stw	zero,0(r19)
 4022520:	18004826 	beq	r3,zero,4022644 <__sflush_r+0x174>
 4022524:	89801417 	ldw	r6,80(r17)
 4022528:	10c0010c 	andi	r3,r2,4
 402252c:	18000626 	beq	r3,zero,4022548 <__sflush_r+0x78>
 4022530:	88c00117 	ldw	r3,4(r17)
 4022534:	88800c17 	ldw	r2,48(r17)
 4022538:	30cdc83a 	sub	r6,r6,r3
 402253c:	10000226 	beq	r2,zero,4022548 <__sflush_r+0x78>
 4022540:	88800f17 	ldw	r2,60(r17)
 4022544:	308dc83a 	sub	r6,r6,r2
 4022548:	89400717 	ldw	r5,28(r17)
 402254c:	000f883a 	mov	r7,zero
 4022550:	9809883a 	mov	r4,r19
 4022554:	403ee83a 	callr	r8
 4022558:	00ffffc4 	movi	r3,-1
 402255c:	10c04426 	beq	r2,r3,4022670 <__sflush_r+0x1a0>
 4022560:	88c0030b 	ldhu	r3,12(r17)
 4022564:	89000417 	ldw	r4,16(r17)
 4022568:	88000115 	stw	zero,4(r17)
 402256c:	197dffcc 	andi	r5,r3,63487
 4022570:	8940030d 	sth	r5,12(r17)
 4022574:	89000015 	stw	r4,0(r17)
 4022578:	18c4000c 	andi	r3,r3,4096
 402257c:	18002c1e 	bne	r3,zero,4022630 <__sflush_r+0x160>
 4022580:	89400c17 	ldw	r5,48(r17)
 4022584:	9c000015 	stw	r16,0(r19)
 4022588:	28000526 	beq	r5,zero,40225a0 <__sflush_r+0xd0>
 402258c:	88801004 	addi	r2,r17,64
 4022590:	28800226 	beq	r5,r2,402259c <__sflush_r+0xcc>
 4022594:	9809883a 	mov	r4,r19
 4022598:	402289c0 	call	402289c <_free_r>
 402259c:	88000c15 	stw	zero,48(r17)
 40225a0:	0005883a 	mov	r2,zero
 40225a4:	dfc00417 	ldw	ra,16(sp)
 40225a8:	dcc00317 	ldw	r19,12(sp)
 40225ac:	dc800217 	ldw	r18,8(sp)
 40225b0:	dc400117 	ldw	r17,4(sp)
 40225b4:	dc000017 	ldw	r16,0(sp)
 40225b8:	dec00504 	addi	sp,sp,20
 40225bc:	f800283a 	ret
 40225c0:	2c800417 	ldw	r18,16(r5)
 40225c4:	903ff626 	beq	r18,zero,40225a0 <__alt_data_end+0xfffe25a0>
 40225c8:	2c000017 	ldw	r16,0(r5)
 40225cc:	108000cc 	andi	r2,r2,3
 40225d0:	2c800015 	stw	r18,0(r5)
 40225d4:	84a1c83a 	sub	r16,r16,r18
 40225d8:	1000131e 	bne	r2,zero,4022628 <__sflush_r+0x158>
 40225dc:	28800517 	ldw	r2,20(r5)
 40225e0:	88800215 	stw	r2,8(r17)
 40225e4:	04000316 	blt	zero,r16,40225f4 <__sflush_r+0x124>
 40225e8:	003fed06 	br	40225a0 <__alt_data_end+0xfffe25a0>
 40225ec:	90a5883a 	add	r18,r18,r2
 40225f0:	043feb0e 	bge	zero,r16,40225a0 <__alt_data_end+0xfffe25a0>
 40225f4:	88800917 	ldw	r2,36(r17)
 40225f8:	89400717 	ldw	r5,28(r17)
 40225fc:	800f883a 	mov	r7,r16
 4022600:	900d883a 	mov	r6,r18
 4022604:	9809883a 	mov	r4,r19
 4022608:	103ee83a 	callr	r2
 402260c:	80a1c83a 	sub	r16,r16,r2
 4022610:	00bff616 	blt	zero,r2,40225ec <__alt_data_end+0xfffe25ec>
 4022614:	88c0030b 	ldhu	r3,12(r17)
 4022618:	00bfffc4 	movi	r2,-1
 402261c:	18c01014 	ori	r3,r3,64
 4022620:	88c0030d 	sth	r3,12(r17)
 4022624:	003fdf06 	br	40225a4 <__alt_data_end+0xfffe25a4>
 4022628:	0005883a 	mov	r2,zero
 402262c:	003fec06 	br	40225e0 <__alt_data_end+0xfffe25e0>
 4022630:	88801415 	stw	r2,80(r17)
 4022634:	003fd206 	br	4022580 <__alt_data_end+0xfffe2580>
 4022638:	28c00f17 	ldw	r3,60(r5)
 402263c:	00ffb316 	blt	zero,r3,402250c <__alt_data_end+0xfffe250c>
 4022640:	003fd706 	br	40225a0 <__alt_data_end+0xfffe25a0>
 4022644:	89400717 	ldw	r5,28(r17)
 4022648:	000d883a 	mov	r6,zero
 402264c:	01c00044 	movi	r7,1
 4022650:	9809883a 	mov	r4,r19
 4022654:	403ee83a 	callr	r8
 4022658:	100d883a 	mov	r6,r2
 402265c:	00bfffc4 	movi	r2,-1
 4022660:	30801426 	beq	r6,r2,40226b4 <__sflush_r+0x1e4>
 4022664:	8880030b 	ldhu	r2,12(r17)
 4022668:	8a000a17 	ldw	r8,40(r17)
 402266c:	003fae06 	br	4022528 <__alt_data_end+0xfffe2528>
 4022670:	98c00017 	ldw	r3,0(r19)
 4022674:	183fba26 	beq	r3,zero,4022560 <__alt_data_end+0xfffe2560>
 4022678:	01000744 	movi	r4,29
 402267c:	19000626 	beq	r3,r4,4022698 <__sflush_r+0x1c8>
 4022680:	01000584 	movi	r4,22
 4022684:	19000426 	beq	r3,r4,4022698 <__sflush_r+0x1c8>
 4022688:	88c0030b 	ldhu	r3,12(r17)
 402268c:	18c01014 	ori	r3,r3,64
 4022690:	88c0030d 	sth	r3,12(r17)
 4022694:	003fc306 	br	40225a4 <__alt_data_end+0xfffe25a4>
 4022698:	8880030b 	ldhu	r2,12(r17)
 402269c:	88c00417 	ldw	r3,16(r17)
 40226a0:	88000115 	stw	zero,4(r17)
 40226a4:	10bdffcc 	andi	r2,r2,63487
 40226a8:	8880030d 	sth	r2,12(r17)
 40226ac:	88c00015 	stw	r3,0(r17)
 40226b0:	003fb306 	br	4022580 <__alt_data_end+0xfffe2580>
 40226b4:	98800017 	ldw	r2,0(r19)
 40226b8:	103fea26 	beq	r2,zero,4022664 <__alt_data_end+0xfffe2664>
 40226bc:	00c00744 	movi	r3,29
 40226c0:	10c00226 	beq	r2,r3,40226cc <__sflush_r+0x1fc>
 40226c4:	00c00584 	movi	r3,22
 40226c8:	10c0031e 	bne	r2,r3,40226d8 <__sflush_r+0x208>
 40226cc:	9c000015 	stw	r16,0(r19)
 40226d0:	0005883a 	mov	r2,zero
 40226d4:	003fb306 	br	40225a4 <__alt_data_end+0xfffe25a4>
 40226d8:	88c0030b 	ldhu	r3,12(r17)
 40226dc:	3005883a 	mov	r2,r6
 40226e0:	18c01014 	ori	r3,r3,64
 40226e4:	88c0030d 	sth	r3,12(r17)
 40226e8:	003fae06 	br	40225a4 <__alt_data_end+0xfffe25a4>

040226ec <_fflush_r>:
 40226ec:	defffd04 	addi	sp,sp,-12
 40226f0:	dc000115 	stw	r16,4(sp)
 40226f4:	dfc00215 	stw	ra,8(sp)
 40226f8:	2021883a 	mov	r16,r4
 40226fc:	20000226 	beq	r4,zero,4022708 <_fflush_r+0x1c>
 4022700:	20800e17 	ldw	r2,56(r4)
 4022704:	10000c26 	beq	r2,zero,4022738 <_fflush_r+0x4c>
 4022708:	2880030f 	ldh	r2,12(r5)
 402270c:	1000051e 	bne	r2,zero,4022724 <_fflush_r+0x38>
 4022710:	0005883a 	mov	r2,zero
 4022714:	dfc00217 	ldw	ra,8(sp)
 4022718:	dc000117 	ldw	r16,4(sp)
 402271c:	dec00304 	addi	sp,sp,12
 4022720:	f800283a 	ret
 4022724:	8009883a 	mov	r4,r16
 4022728:	dfc00217 	ldw	ra,8(sp)
 402272c:	dc000117 	ldw	r16,4(sp)
 4022730:	dec00304 	addi	sp,sp,12
 4022734:	40224d01 	jmpi	40224d0 <__sflush_r>
 4022738:	d9400015 	stw	r5,0(sp)
 402273c:	40207800 	call	4020780 <__sinit>
 4022740:	d9400017 	ldw	r5,0(sp)
 4022744:	003ff006 	br	4022708 <__alt_data_end+0xfffe2708>

04022748 <fflush>:
 4022748:	20000526 	beq	r4,zero,4022760 <fflush+0x18>
 402274c:	008100b4 	movhi	r2,1026
 4022750:	109f2b04 	addi	r2,r2,31916
 4022754:	200b883a 	mov	r5,r4
 4022758:	11000017 	ldw	r4,0(r2)
 402275c:	40226ec1 	jmpi	40226ec <_fflush_r>
 4022760:	008100b4 	movhi	r2,1026
 4022764:	109f2a04 	addi	r2,r2,31912
 4022768:	11000017 	ldw	r4,0(r2)
 402276c:	014100b4 	movhi	r5,1026
 4022770:	2949bb04 	addi	r5,r5,9964
 4022774:	4020d501 	jmpi	4020d50 <_fwalk_reent>

04022778 <_malloc_trim_r>:
 4022778:	defffb04 	addi	sp,sp,-20
 402277c:	dcc00315 	stw	r19,12(sp)
 4022780:	04c100b4 	movhi	r19,1026
 4022784:	dc800215 	stw	r18,8(sp)
 4022788:	dc400115 	stw	r17,4(sp)
 402278c:	dc000015 	stw	r16,0(sp)
 4022790:	dfc00415 	stw	ra,16(sp)
 4022794:	2821883a 	mov	r16,r5
 4022798:	9cd96c04 	addi	r19,r19,26032
 402279c:	2025883a 	mov	r18,r4
 40227a0:	40236080 	call	4023608 <__malloc_lock>
 40227a4:	98800217 	ldw	r2,8(r19)
 40227a8:	14400117 	ldw	r17,4(r2)
 40227ac:	00bfff04 	movi	r2,-4
 40227b0:	88a2703a 	and	r17,r17,r2
 40227b4:	8c21c83a 	sub	r16,r17,r16
 40227b8:	8403fbc4 	addi	r16,r16,4079
 40227bc:	8020d33a 	srli	r16,r16,12
 40227c0:	0083ffc4 	movi	r2,4095
 40227c4:	843fffc4 	addi	r16,r16,-1
 40227c8:	8020933a 	slli	r16,r16,12
 40227cc:	1400060e 	bge	r2,r16,40227e8 <_malloc_trim_r+0x70>
 40227d0:	000b883a 	mov	r5,zero
 40227d4:	9009883a 	mov	r4,r18
 40227d8:	40220340 	call	4022034 <_sbrk_r>
 40227dc:	98c00217 	ldw	r3,8(r19)
 40227e0:	1c47883a 	add	r3,r3,r17
 40227e4:	10c00a26 	beq	r2,r3,4022810 <_malloc_trim_r+0x98>
 40227e8:	9009883a 	mov	r4,r18
 40227ec:	402362c0 	call	402362c <__malloc_unlock>
 40227f0:	0005883a 	mov	r2,zero
 40227f4:	dfc00417 	ldw	ra,16(sp)
 40227f8:	dcc00317 	ldw	r19,12(sp)
 40227fc:	dc800217 	ldw	r18,8(sp)
 4022800:	dc400117 	ldw	r17,4(sp)
 4022804:	dc000017 	ldw	r16,0(sp)
 4022808:	dec00504 	addi	sp,sp,20
 402280c:	f800283a 	ret
 4022810:	040bc83a 	sub	r5,zero,r16
 4022814:	9009883a 	mov	r4,r18
 4022818:	40220340 	call	4022034 <_sbrk_r>
 402281c:	00ffffc4 	movi	r3,-1
 4022820:	10c00d26 	beq	r2,r3,4022858 <_malloc_trim_r+0xe0>
 4022824:	00c100f4 	movhi	r3,1027
 4022828:	18e61c04 	addi	r3,r3,-26512
 402282c:	18800017 	ldw	r2,0(r3)
 4022830:	99000217 	ldw	r4,8(r19)
 4022834:	8c23c83a 	sub	r17,r17,r16
 4022838:	8c400054 	ori	r17,r17,1
 402283c:	1421c83a 	sub	r16,r2,r16
 4022840:	24400115 	stw	r17,4(r4)
 4022844:	9009883a 	mov	r4,r18
 4022848:	1c000015 	stw	r16,0(r3)
 402284c:	402362c0 	call	402362c <__malloc_unlock>
 4022850:	00800044 	movi	r2,1
 4022854:	003fe706 	br	40227f4 <__alt_data_end+0xfffe27f4>
 4022858:	000b883a 	mov	r5,zero
 402285c:	9009883a 	mov	r4,r18
 4022860:	40220340 	call	4022034 <_sbrk_r>
 4022864:	99000217 	ldw	r4,8(r19)
 4022868:	014003c4 	movi	r5,15
 402286c:	1107c83a 	sub	r3,r2,r4
 4022870:	28ffdd0e 	bge	r5,r3,40227e8 <__alt_data_end+0xfffe27e8>
 4022874:	014100b4 	movhi	r5,1026
 4022878:	295f2c04 	addi	r5,r5,31920
 402287c:	29400017 	ldw	r5,0(r5)
 4022880:	18c00054 	ori	r3,r3,1
 4022884:	20c00115 	stw	r3,4(r4)
 4022888:	00c100f4 	movhi	r3,1027
 402288c:	1145c83a 	sub	r2,r2,r5
 4022890:	18e61c04 	addi	r3,r3,-26512
 4022894:	18800015 	stw	r2,0(r3)
 4022898:	003fd306 	br	40227e8 <__alt_data_end+0xfffe27e8>

0402289c <_free_r>:
 402289c:	28004126 	beq	r5,zero,40229a4 <_free_r+0x108>
 40228a0:	defffd04 	addi	sp,sp,-12
 40228a4:	dc400115 	stw	r17,4(sp)
 40228a8:	dc000015 	stw	r16,0(sp)
 40228ac:	2023883a 	mov	r17,r4
 40228b0:	2821883a 	mov	r16,r5
 40228b4:	dfc00215 	stw	ra,8(sp)
 40228b8:	40236080 	call	4023608 <__malloc_lock>
 40228bc:	81ffff17 	ldw	r7,-4(r16)
 40228c0:	00bfff84 	movi	r2,-2
 40228c4:	010100b4 	movhi	r4,1026
 40228c8:	81bffe04 	addi	r6,r16,-8
 40228cc:	3884703a 	and	r2,r7,r2
 40228d0:	21196c04 	addi	r4,r4,26032
 40228d4:	308b883a 	add	r5,r6,r2
 40228d8:	2a400117 	ldw	r9,4(r5)
 40228dc:	22000217 	ldw	r8,8(r4)
 40228e0:	00ffff04 	movi	r3,-4
 40228e4:	48c6703a 	and	r3,r9,r3
 40228e8:	2a005726 	beq	r5,r8,4022a48 <_free_r+0x1ac>
 40228ec:	28c00115 	stw	r3,4(r5)
 40228f0:	39c0004c 	andi	r7,r7,1
 40228f4:	3800091e 	bne	r7,zero,402291c <_free_r+0x80>
 40228f8:	823ffe17 	ldw	r8,-8(r16)
 40228fc:	22400204 	addi	r9,r4,8
 4022900:	320dc83a 	sub	r6,r6,r8
 4022904:	31c00217 	ldw	r7,8(r6)
 4022908:	1205883a 	add	r2,r2,r8
 402290c:	3a406526 	beq	r7,r9,4022aa4 <_free_r+0x208>
 4022910:	32000317 	ldw	r8,12(r6)
 4022914:	3a000315 	stw	r8,12(r7)
 4022918:	41c00215 	stw	r7,8(r8)
 402291c:	28cf883a 	add	r7,r5,r3
 4022920:	39c00117 	ldw	r7,4(r7)
 4022924:	39c0004c 	andi	r7,r7,1
 4022928:	38003a26 	beq	r7,zero,4022a14 <_free_r+0x178>
 402292c:	10c00054 	ori	r3,r2,1
 4022930:	30c00115 	stw	r3,4(r6)
 4022934:	3087883a 	add	r3,r6,r2
 4022938:	18800015 	stw	r2,0(r3)
 402293c:	00c07fc4 	movi	r3,511
 4022940:	18801936 	bltu	r3,r2,40229a8 <_free_r+0x10c>
 4022944:	1004d0fa 	srli	r2,r2,3
 4022948:	01c00044 	movi	r7,1
 402294c:	21400117 	ldw	r5,4(r4)
 4022950:	10c00044 	addi	r3,r2,1
 4022954:	18c7883a 	add	r3,r3,r3
 4022958:	1005d0ba 	srai	r2,r2,2
 402295c:	18c7883a 	add	r3,r3,r3
 4022960:	18c7883a 	add	r3,r3,r3
 4022964:	1907883a 	add	r3,r3,r4
 4022968:	3884983a 	sll	r2,r7,r2
 402296c:	19c00017 	ldw	r7,0(r3)
 4022970:	1a3ffe04 	addi	r8,r3,-8
 4022974:	1144b03a 	or	r2,r2,r5
 4022978:	32000315 	stw	r8,12(r6)
 402297c:	31c00215 	stw	r7,8(r6)
 4022980:	20800115 	stw	r2,4(r4)
 4022984:	19800015 	stw	r6,0(r3)
 4022988:	39800315 	stw	r6,12(r7)
 402298c:	8809883a 	mov	r4,r17
 4022990:	dfc00217 	ldw	ra,8(sp)
 4022994:	dc400117 	ldw	r17,4(sp)
 4022998:	dc000017 	ldw	r16,0(sp)
 402299c:	dec00304 	addi	sp,sp,12
 40229a0:	402362c1 	jmpi	402362c <__malloc_unlock>
 40229a4:	f800283a 	ret
 40229a8:	100ad27a 	srli	r5,r2,9
 40229ac:	00c00104 	movi	r3,4
 40229b0:	19404a36 	bltu	r3,r5,4022adc <_free_r+0x240>
 40229b4:	100ad1ba 	srli	r5,r2,6
 40229b8:	28c00e44 	addi	r3,r5,57
 40229bc:	18c7883a 	add	r3,r3,r3
 40229c0:	29400e04 	addi	r5,r5,56
 40229c4:	18c7883a 	add	r3,r3,r3
 40229c8:	18c7883a 	add	r3,r3,r3
 40229cc:	1909883a 	add	r4,r3,r4
 40229d0:	20c00017 	ldw	r3,0(r4)
 40229d4:	01c100b4 	movhi	r7,1026
 40229d8:	213ffe04 	addi	r4,r4,-8
 40229dc:	39d96c04 	addi	r7,r7,26032
 40229e0:	20c04426 	beq	r4,r3,4022af4 <_free_r+0x258>
 40229e4:	01ffff04 	movi	r7,-4
 40229e8:	19400117 	ldw	r5,4(r3)
 40229ec:	29ca703a 	and	r5,r5,r7
 40229f0:	1140022e 	bgeu	r2,r5,40229fc <_free_r+0x160>
 40229f4:	18c00217 	ldw	r3,8(r3)
 40229f8:	20fffb1e 	bne	r4,r3,40229e8 <__alt_data_end+0xfffe29e8>
 40229fc:	19000317 	ldw	r4,12(r3)
 4022a00:	31000315 	stw	r4,12(r6)
 4022a04:	30c00215 	stw	r3,8(r6)
 4022a08:	21800215 	stw	r6,8(r4)
 4022a0c:	19800315 	stw	r6,12(r3)
 4022a10:	003fde06 	br	402298c <__alt_data_end+0xfffe298c>
 4022a14:	29c00217 	ldw	r7,8(r5)
 4022a18:	10c5883a 	add	r2,r2,r3
 4022a1c:	00c100b4 	movhi	r3,1026
 4022a20:	18d96e04 	addi	r3,r3,26040
 4022a24:	38c03b26 	beq	r7,r3,4022b14 <_free_r+0x278>
 4022a28:	2a000317 	ldw	r8,12(r5)
 4022a2c:	11400054 	ori	r5,r2,1
 4022a30:	3087883a 	add	r3,r6,r2
 4022a34:	3a000315 	stw	r8,12(r7)
 4022a38:	41c00215 	stw	r7,8(r8)
 4022a3c:	31400115 	stw	r5,4(r6)
 4022a40:	18800015 	stw	r2,0(r3)
 4022a44:	003fbd06 	br	402293c <__alt_data_end+0xfffe293c>
 4022a48:	39c0004c 	andi	r7,r7,1
 4022a4c:	10c5883a 	add	r2,r2,r3
 4022a50:	3800071e 	bne	r7,zero,4022a70 <_free_r+0x1d4>
 4022a54:	81fffe17 	ldw	r7,-8(r16)
 4022a58:	31cdc83a 	sub	r6,r6,r7
 4022a5c:	30c00317 	ldw	r3,12(r6)
 4022a60:	31400217 	ldw	r5,8(r6)
 4022a64:	11c5883a 	add	r2,r2,r7
 4022a68:	28c00315 	stw	r3,12(r5)
 4022a6c:	19400215 	stw	r5,8(r3)
 4022a70:	10c00054 	ori	r3,r2,1
 4022a74:	30c00115 	stw	r3,4(r6)
 4022a78:	00c100b4 	movhi	r3,1026
 4022a7c:	18df2d04 	addi	r3,r3,31924
 4022a80:	18c00017 	ldw	r3,0(r3)
 4022a84:	21800215 	stw	r6,8(r4)
 4022a88:	10ffc036 	bltu	r2,r3,402298c <__alt_data_end+0xfffe298c>
 4022a8c:	008100f4 	movhi	r2,1027
 4022a90:	10a61304 	addi	r2,r2,-26548
 4022a94:	11400017 	ldw	r5,0(r2)
 4022a98:	8809883a 	mov	r4,r17
 4022a9c:	40227780 	call	4022778 <_malloc_trim_r>
 4022aa0:	003fba06 	br	402298c <__alt_data_end+0xfffe298c>
 4022aa4:	28c9883a 	add	r4,r5,r3
 4022aa8:	21000117 	ldw	r4,4(r4)
 4022aac:	2100004c 	andi	r4,r4,1
 4022ab0:	2000391e 	bne	r4,zero,4022b98 <_free_r+0x2fc>
 4022ab4:	29c00217 	ldw	r7,8(r5)
 4022ab8:	29000317 	ldw	r4,12(r5)
 4022abc:	1885883a 	add	r2,r3,r2
 4022ac0:	10c00054 	ori	r3,r2,1
 4022ac4:	39000315 	stw	r4,12(r7)
 4022ac8:	21c00215 	stw	r7,8(r4)
 4022acc:	30c00115 	stw	r3,4(r6)
 4022ad0:	308d883a 	add	r6,r6,r2
 4022ad4:	30800015 	stw	r2,0(r6)
 4022ad8:	003fac06 	br	402298c <__alt_data_end+0xfffe298c>
 4022adc:	00c00504 	movi	r3,20
 4022ae0:	19401536 	bltu	r3,r5,4022b38 <_free_r+0x29c>
 4022ae4:	28c01704 	addi	r3,r5,92
 4022ae8:	18c7883a 	add	r3,r3,r3
 4022aec:	294016c4 	addi	r5,r5,91
 4022af0:	003fb406 	br	40229c4 <__alt_data_end+0xfffe29c4>
 4022af4:	280bd0ba 	srai	r5,r5,2
 4022af8:	00c00044 	movi	r3,1
 4022afc:	38800117 	ldw	r2,4(r7)
 4022b00:	194a983a 	sll	r5,r3,r5
 4022b04:	2007883a 	mov	r3,r4
 4022b08:	2884b03a 	or	r2,r5,r2
 4022b0c:	38800115 	stw	r2,4(r7)
 4022b10:	003fbb06 	br	4022a00 <__alt_data_end+0xfffe2a00>
 4022b14:	21800515 	stw	r6,20(r4)
 4022b18:	21800415 	stw	r6,16(r4)
 4022b1c:	10c00054 	ori	r3,r2,1
 4022b20:	31c00315 	stw	r7,12(r6)
 4022b24:	31c00215 	stw	r7,8(r6)
 4022b28:	30c00115 	stw	r3,4(r6)
 4022b2c:	308d883a 	add	r6,r6,r2
 4022b30:	30800015 	stw	r2,0(r6)
 4022b34:	003f9506 	br	402298c <__alt_data_end+0xfffe298c>
 4022b38:	00c01504 	movi	r3,84
 4022b3c:	19400536 	bltu	r3,r5,4022b54 <_free_r+0x2b8>
 4022b40:	100ad33a 	srli	r5,r2,12
 4022b44:	28c01bc4 	addi	r3,r5,111
 4022b48:	18c7883a 	add	r3,r3,r3
 4022b4c:	29401b84 	addi	r5,r5,110
 4022b50:	003f9c06 	br	40229c4 <__alt_data_end+0xfffe29c4>
 4022b54:	00c05504 	movi	r3,340
 4022b58:	19400536 	bltu	r3,r5,4022b70 <_free_r+0x2d4>
 4022b5c:	100ad3fa 	srli	r5,r2,15
 4022b60:	28c01e04 	addi	r3,r5,120
 4022b64:	18c7883a 	add	r3,r3,r3
 4022b68:	29401dc4 	addi	r5,r5,119
 4022b6c:	003f9506 	br	40229c4 <__alt_data_end+0xfffe29c4>
 4022b70:	00c15504 	movi	r3,1364
 4022b74:	19400536 	bltu	r3,r5,4022b8c <_free_r+0x2f0>
 4022b78:	100ad4ba 	srli	r5,r2,18
 4022b7c:	28c01f44 	addi	r3,r5,125
 4022b80:	18c7883a 	add	r3,r3,r3
 4022b84:	29401f04 	addi	r5,r5,124
 4022b88:	003f8e06 	br	40229c4 <__alt_data_end+0xfffe29c4>
 4022b8c:	00c03f84 	movi	r3,254
 4022b90:	01401f84 	movi	r5,126
 4022b94:	003f8b06 	br	40229c4 <__alt_data_end+0xfffe29c4>
 4022b98:	10c00054 	ori	r3,r2,1
 4022b9c:	30c00115 	stw	r3,4(r6)
 4022ba0:	308d883a 	add	r6,r6,r2
 4022ba4:	30800015 	stw	r2,0(r6)
 4022ba8:	003f7806 	br	402298c <__alt_data_end+0xfffe298c>

04022bac <_lseek_r>:
 4022bac:	defffd04 	addi	sp,sp,-12
 4022bb0:	2805883a 	mov	r2,r5
 4022bb4:	dc000015 	stw	r16,0(sp)
 4022bb8:	040100f4 	movhi	r16,1027
 4022bbc:	dc400115 	stw	r17,4(sp)
 4022bc0:	300b883a 	mov	r5,r6
 4022bc4:	84261404 	addi	r16,r16,-26544
 4022bc8:	2023883a 	mov	r17,r4
 4022bcc:	380d883a 	mov	r6,r7
 4022bd0:	1009883a 	mov	r4,r2
 4022bd4:	dfc00215 	stw	ra,8(sp)
 4022bd8:	80000015 	stw	zero,0(r16)
 4022bdc:	40234b80 	call	40234b8 <lseek>
 4022be0:	00ffffc4 	movi	r3,-1
 4022be4:	10c00526 	beq	r2,r3,4022bfc <_lseek_r+0x50>
 4022be8:	dfc00217 	ldw	ra,8(sp)
 4022bec:	dc400117 	ldw	r17,4(sp)
 4022bf0:	dc000017 	ldw	r16,0(sp)
 4022bf4:	dec00304 	addi	sp,sp,12
 4022bf8:	f800283a 	ret
 4022bfc:	80c00017 	ldw	r3,0(r16)
 4022c00:	183ff926 	beq	r3,zero,4022be8 <__alt_data_end+0xfffe2be8>
 4022c04:	88c00015 	stw	r3,0(r17)
 4022c08:	003ff706 	br	4022be8 <__alt_data_end+0xfffe2be8>

04022c0c <__smakebuf_r>:
 4022c0c:	2880030b 	ldhu	r2,12(r5)
 4022c10:	10c0008c 	andi	r3,r2,2
 4022c14:	1800411e 	bne	r3,zero,4022d1c <__smakebuf_r+0x110>
 4022c18:	deffec04 	addi	sp,sp,-80
 4022c1c:	dc000f15 	stw	r16,60(sp)
 4022c20:	2821883a 	mov	r16,r5
 4022c24:	2940038f 	ldh	r5,14(r5)
 4022c28:	dc401015 	stw	r17,64(sp)
 4022c2c:	dfc01315 	stw	ra,76(sp)
 4022c30:	dcc01215 	stw	r19,72(sp)
 4022c34:	dc801115 	stw	r18,68(sp)
 4022c38:	2023883a 	mov	r17,r4
 4022c3c:	28001c16 	blt	r5,zero,4022cb0 <__smakebuf_r+0xa4>
 4022c40:	d80d883a 	mov	r6,sp
 4022c44:	4022e280 	call	4022e28 <_fstat_r>
 4022c48:	10001816 	blt	r2,zero,4022cac <__smakebuf_r+0xa0>
 4022c4c:	d8800117 	ldw	r2,4(sp)
 4022c50:	00e00014 	movui	r3,32768
 4022c54:	10bc000c 	andi	r2,r2,61440
 4022c58:	14c80020 	cmpeqi	r19,r2,8192
 4022c5c:	10c03726 	beq	r2,r3,4022d3c <__smakebuf_r+0x130>
 4022c60:	80c0030b 	ldhu	r3,12(r16)
 4022c64:	18c20014 	ori	r3,r3,2048
 4022c68:	80c0030d 	sth	r3,12(r16)
 4022c6c:	00c80004 	movi	r3,8192
 4022c70:	10c0521e 	bne	r2,r3,4022dbc <__smakebuf_r+0x1b0>
 4022c74:	8140038f 	ldh	r5,14(r16)
 4022c78:	8809883a 	mov	r4,r17
 4022c7c:	4022e840 	call	4022e84 <_isatty_r>
 4022c80:	10004c26 	beq	r2,zero,4022db4 <__smakebuf_r+0x1a8>
 4022c84:	8080030b 	ldhu	r2,12(r16)
 4022c88:	80c010c4 	addi	r3,r16,67
 4022c8c:	80c00015 	stw	r3,0(r16)
 4022c90:	10800054 	ori	r2,r2,1
 4022c94:	8080030d 	sth	r2,12(r16)
 4022c98:	00800044 	movi	r2,1
 4022c9c:	80c00415 	stw	r3,16(r16)
 4022ca0:	80800515 	stw	r2,20(r16)
 4022ca4:	04810004 	movi	r18,1024
 4022ca8:	00000706 	br	4022cc8 <__smakebuf_r+0xbc>
 4022cac:	8080030b 	ldhu	r2,12(r16)
 4022cb0:	10c0200c 	andi	r3,r2,128
 4022cb4:	18001f1e 	bne	r3,zero,4022d34 <__smakebuf_r+0x128>
 4022cb8:	04810004 	movi	r18,1024
 4022cbc:	10820014 	ori	r2,r2,2048
 4022cc0:	8080030d 	sth	r2,12(r16)
 4022cc4:	0027883a 	mov	r19,zero
 4022cc8:	900b883a 	mov	r5,r18
 4022ccc:	8809883a 	mov	r4,r17
 4022cd0:	4020e140 	call	4020e14 <_malloc_r>
 4022cd4:	10002c26 	beq	r2,zero,4022d88 <__smakebuf_r+0x17c>
 4022cd8:	80c0030b 	ldhu	r3,12(r16)
 4022cdc:	010100b4 	movhi	r4,1026
 4022ce0:	21010e04 	addi	r4,r4,1080
 4022ce4:	89000f15 	stw	r4,60(r17)
 4022ce8:	18c02014 	ori	r3,r3,128
 4022cec:	80c0030d 	sth	r3,12(r16)
 4022cf0:	80800015 	stw	r2,0(r16)
 4022cf4:	80800415 	stw	r2,16(r16)
 4022cf8:	84800515 	stw	r18,20(r16)
 4022cfc:	98001a1e 	bne	r19,zero,4022d68 <__smakebuf_r+0x15c>
 4022d00:	dfc01317 	ldw	ra,76(sp)
 4022d04:	dcc01217 	ldw	r19,72(sp)
 4022d08:	dc801117 	ldw	r18,68(sp)
 4022d0c:	dc401017 	ldw	r17,64(sp)
 4022d10:	dc000f17 	ldw	r16,60(sp)
 4022d14:	dec01404 	addi	sp,sp,80
 4022d18:	f800283a 	ret
 4022d1c:	288010c4 	addi	r2,r5,67
 4022d20:	28800015 	stw	r2,0(r5)
 4022d24:	28800415 	stw	r2,16(r5)
 4022d28:	00800044 	movi	r2,1
 4022d2c:	28800515 	stw	r2,20(r5)
 4022d30:	f800283a 	ret
 4022d34:	04801004 	movi	r18,64
 4022d38:	003fe006 	br	4022cbc <__alt_data_end+0xfffe2cbc>
 4022d3c:	81000a17 	ldw	r4,40(r16)
 4022d40:	00c100b4 	movhi	r3,1026
 4022d44:	18c85804 	addi	r3,r3,8544
 4022d48:	20ffc51e 	bne	r4,r3,4022c60 <__alt_data_end+0xfffe2c60>
 4022d4c:	8080030b 	ldhu	r2,12(r16)
 4022d50:	04810004 	movi	r18,1024
 4022d54:	84801315 	stw	r18,76(r16)
 4022d58:	1484b03a 	or	r2,r2,r18
 4022d5c:	8080030d 	sth	r2,12(r16)
 4022d60:	0027883a 	mov	r19,zero
 4022d64:	003fd806 	br	4022cc8 <__alt_data_end+0xfffe2cc8>
 4022d68:	8140038f 	ldh	r5,14(r16)
 4022d6c:	8809883a 	mov	r4,r17
 4022d70:	4022e840 	call	4022e84 <_isatty_r>
 4022d74:	103fe226 	beq	r2,zero,4022d00 <__alt_data_end+0xfffe2d00>
 4022d78:	8080030b 	ldhu	r2,12(r16)
 4022d7c:	10800054 	ori	r2,r2,1
 4022d80:	8080030d 	sth	r2,12(r16)
 4022d84:	003fde06 	br	4022d00 <__alt_data_end+0xfffe2d00>
 4022d88:	8080030b 	ldhu	r2,12(r16)
 4022d8c:	10c0800c 	andi	r3,r2,512
 4022d90:	183fdb1e 	bne	r3,zero,4022d00 <__alt_data_end+0xfffe2d00>
 4022d94:	10800094 	ori	r2,r2,2
 4022d98:	80c010c4 	addi	r3,r16,67
 4022d9c:	8080030d 	sth	r2,12(r16)
 4022da0:	00800044 	movi	r2,1
 4022da4:	80c00015 	stw	r3,0(r16)
 4022da8:	80c00415 	stw	r3,16(r16)
 4022dac:	80800515 	stw	r2,20(r16)
 4022db0:	003fd306 	br	4022d00 <__alt_data_end+0xfffe2d00>
 4022db4:	04810004 	movi	r18,1024
 4022db8:	003fc306 	br	4022cc8 <__alt_data_end+0xfffe2cc8>
 4022dbc:	0027883a 	mov	r19,zero
 4022dc0:	04810004 	movi	r18,1024
 4022dc4:	003fc006 	br	4022cc8 <__alt_data_end+0xfffe2cc8>

04022dc8 <_read_r>:
 4022dc8:	defffd04 	addi	sp,sp,-12
 4022dcc:	2805883a 	mov	r2,r5
 4022dd0:	dc000015 	stw	r16,0(sp)
 4022dd4:	040100f4 	movhi	r16,1027
 4022dd8:	dc400115 	stw	r17,4(sp)
 4022ddc:	300b883a 	mov	r5,r6
 4022de0:	84261404 	addi	r16,r16,-26544
 4022de4:	2023883a 	mov	r17,r4
 4022de8:	380d883a 	mov	r6,r7
 4022dec:	1009883a 	mov	r4,r2
 4022df0:	dfc00215 	stw	ra,8(sp)
 4022df4:	80000015 	stw	zero,0(r16)
 4022df8:	402368c0 	call	402368c <read>
 4022dfc:	00ffffc4 	movi	r3,-1
 4022e00:	10c00526 	beq	r2,r3,4022e18 <_read_r+0x50>
 4022e04:	dfc00217 	ldw	ra,8(sp)
 4022e08:	dc400117 	ldw	r17,4(sp)
 4022e0c:	dc000017 	ldw	r16,0(sp)
 4022e10:	dec00304 	addi	sp,sp,12
 4022e14:	f800283a 	ret
 4022e18:	80c00017 	ldw	r3,0(r16)
 4022e1c:	183ff926 	beq	r3,zero,4022e04 <__alt_data_end+0xfffe2e04>
 4022e20:	88c00015 	stw	r3,0(r17)
 4022e24:	003ff706 	br	4022e04 <__alt_data_end+0xfffe2e04>

04022e28 <_fstat_r>:
 4022e28:	defffd04 	addi	sp,sp,-12
 4022e2c:	2805883a 	mov	r2,r5
 4022e30:	dc000015 	stw	r16,0(sp)
 4022e34:	040100f4 	movhi	r16,1027
 4022e38:	dc400115 	stw	r17,4(sp)
 4022e3c:	84261404 	addi	r16,r16,-26544
 4022e40:	2023883a 	mov	r17,r4
 4022e44:	300b883a 	mov	r5,r6
 4022e48:	1009883a 	mov	r4,r2
 4022e4c:	dfc00215 	stw	ra,8(sp)
 4022e50:	80000015 	stw	zero,0(r16)
 4022e54:	40232000 	call	4023200 <fstat>
 4022e58:	00ffffc4 	movi	r3,-1
 4022e5c:	10c00526 	beq	r2,r3,4022e74 <_fstat_r+0x4c>
 4022e60:	dfc00217 	ldw	ra,8(sp)
 4022e64:	dc400117 	ldw	r17,4(sp)
 4022e68:	dc000017 	ldw	r16,0(sp)
 4022e6c:	dec00304 	addi	sp,sp,12
 4022e70:	f800283a 	ret
 4022e74:	80c00017 	ldw	r3,0(r16)
 4022e78:	183ff926 	beq	r3,zero,4022e60 <__alt_data_end+0xfffe2e60>
 4022e7c:	88c00015 	stw	r3,0(r17)
 4022e80:	003ff706 	br	4022e60 <__alt_data_end+0xfffe2e60>

04022e84 <_isatty_r>:
 4022e84:	defffd04 	addi	sp,sp,-12
 4022e88:	dc000015 	stw	r16,0(sp)
 4022e8c:	040100f4 	movhi	r16,1027
 4022e90:	dc400115 	stw	r17,4(sp)
 4022e94:	84261404 	addi	r16,r16,-26544
 4022e98:	2023883a 	mov	r17,r4
 4022e9c:	2809883a 	mov	r4,r5
 4022ea0:	dfc00215 	stw	ra,8(sp)
 4022ea4:	80000015 	stw	zero,0(r16)
 4022ea8:	40232ec0 	call	40232ec <isatty>
 4022eac:	00ffffc4 	movi	r3,-1
 4022eb0:	10c00526 	beq	r2,r3,4022ec8 <_isatty_r+0x44>
 4022eb4:	dfc00217 	ldw	ra,8(sp)
 4022eb8:	dc400117 	ldw	r17,4(sp)
 4022ebc:	dc000017 	ldw	r16,0(sp)
 4022ec0:	dec00304 	addi	sp,sp,12
 4022ec4:	f800283a 	ret
 4022ec8:	80c00017 	ldw	r3,0(r16)
 4022ecc:	183ff926 	beq	r3,zero,4022eb4 <__alt_data_end+0xfffe2eb4>
 4022ed0:	88c00015 	stw	r3,0(r17)
 4022ed4:	003ff706 	br	4022eb4 <__alt_data_end+0xfffe2eb4>

04022ed8 <__divsi3>:
 4022ed8:	20001b16 	blt	r4,zero,4022f48 <__divsi3+0x70>
 4022edc:	000f883a 	mov	r7,zero
 4022ee0:	28001616 	blt	r5,zero,4022f3c <__divsi3+0x64>
 4022ee4:	200d883a 	mov	r6,r4
 4022ee8:	29001a2e 	bgeu	r5,r4,4022f54 <__divsi3+0x7c>
 4022eec:	00800804 	movi	r2,32
 4022ef0:	00c00044 	movi	r3,1
 4022ef4:	00000106 	br	4022efc <__divsi3+0x24>
 4022ef8:	10000d26 	beq	r2,zero,4022f30 <__divsi3+0x58>
 4022efc:	294b883a 	add	r5,r5,r5
 4022f00:	10bfffc4 	addi	r2,r2,-1
 4022f04:	18c7883a 	add	r3,r3,r3
 4022f08:	293ffb36 	bltu	r5,r4,4022ef8 <__alt_data_end+0xfffe2ef8>
 4022f0c:	0005883a 	mov	r2,zero
 4022f10:	18000726 	beq	r3,zero,4022f30 <__divsi3+0x58>
 4022f14:	0005883a 	mov	r2,zero
 4022f18:	31400236 	bltu	r6,r5,4022f24 <__divsi3+0x4c>
 4022f1c:	314dc83a 	sub	r6,r6,r5
 4022f20:	10c4b03a 	or	r2,r2,r3
 4022f24:	1806d07a 	srli	r3,r3,1
 4022f28:	280ad07a 	srli	r5,r5,1
 4022f2c:	183ffa1e 	bne	r3,zero,4022f18 <__alt_data_end+0xfffe2f18>
 4022f30:	38000126 	beq	r7,zero,4022f38 <__divsi3+0x60>
 4022f34:	0085c83a 	sub	r2,zero,r2
 4022f38:	f800283a 	ret
 4022f3c:	014bc83a 	sub	r5,zero,r5
 4022f40:	39c0005c 	xori	r7,r7,1
 4022f44:	003fe706 	br	4022ee4 <__alt_data_end+0xfffe2ee4>
 4022f48:	0109c83a 	sub	r4,zero,r4
 4022f4c:	01c00044 	movi	r7,1
 4022f50:	003fe306 	br	4022ee0 <__alt_data_end+0xfffe2ee0>
 4022f54:	00c00044 	movi	r3,1
 4022f58:	003fee06 	br	4022f14 <__alt_data_end+0xfffe2f14>

04022f5c <__modsi3>:
 4022f5c:	20001716 	blt	r4,zero,4022fbc <__modsi3+0x60>
 4022f60:	000f883a 	mov	r7,zero
 4022f64:	2005883a 	mov	r2,r4
 4022f68:	28001216 	blt	r5,zero,4022fb4 <__modsi3+0x58>
 4022f6c:	2900162e 	bgeu	r5,r4,4022fc8 <__modsi3+0x6c>
 4022f70:	01800804 	movi	r6,32
 4022f74:	00c00044 	movi	r3,1
 4022f78:	00000106 	br	4022f80 <__modsi3+0x24>
 4022f7c:	30000a26 	beq	r6,zero,4022fa8 <__modsi3+0x4c>
 4022f80:	294b883a 	add	r5,r5,r5
 4022f84:	31bfffc4 	addi	r6,r6,-1
 4022f88:	18c7883a 	add	r3,r3,r3
 4022f8c:	293ffb36 	bltu	r5,r4,4022f7c <__alt_data_end+0xfffe2f7c>
 4022f90:	18000526 	beq	r3,zero,4022fa8 <__modsi3+0x4c>
 4022f94:	1806d07a 	srli	r3,r3,1
 4022f98:	11400136 	bltu	r2,r5,4022fa0 <__modsi3+0x44>
 4022f9c:	1145c83a 	sub	r2,r2,r5
 4022fa0:	280ad07a 	srli	r5,r5,1
 4022fa4:	183ffb1e 	bne	r3,zero,4022f94 <__alt_data_end+0xfffe2f94>
 4022fa8:	38000126 	beq	r7,zero,4022fb0 <__modsi3+0x54>
 4022fac:	0085c83a 	sub	r2,zero,r2
 4022fb0:	f800283a 	ret
 4022fb4:	014bc83a 	sub	r5,zero,r5
 4022fb8:	003fec06 	br	4022f6c <__alt_data_end+0xfffe2f6c>
 4022fbc:	0109c83a 	sub	r4,zero,r4
 4022fc0:	01c00044 	movi	r7,1
 4022fc4:	003fe706 	br	4022f64 <__alt_data_end+0xfffe2f64>
 4022fc8:	00c00044 	movi	r3,1
 4022fcc:	003ff106 	br	4022f94 <__alt_data_end+0xfffe2f94>

04022fd0 <__udivsi3>:
 4022fd0:	200d883a 	mov	r6,r4
 4022fd4:	2900152e 	bgeu	r5,r4,402302c <__udivsi3+0x5c>
 4022fd8:	28001416 	blt	r5,zero,402302c <__udivsi3+0x5c>
 4022fdc:	00800804 	movi	r2,32
 4022fe0:	00c00044 	movi	r3,1
 4022fe4:	00000206 	br	4022ff0 <__udivsi3+0x20>
 4022fe8:	10000e26 	beq	r2,zero,4023024 <__udivsi3+0x54>
 4022fec:	28000516 	blt	r5,zero,4023004 <__udivsi3+0x34>
 4022ff0:	294b883a 	add	r5,r5,r5
 4022ff4:	10bfffc4 	addi	r2,r2,-1
 4022ff8:	18c7883a 	add	r3,r3,r3
 4022ffc:	293ffa36 	bltu	r5,r4,4022fe8 <__alt_data_end+0xfffe2fe8>
 4023000:	18000826 	beq	r3,zero,4023024 <__udivsi3+0x54>
 4023004:	0005883a 	mov	r2,zero
 4023008:	31400236 	bltu	r6,r5,4023014 <__udivsi3+0x44>
 402300c:	314dc83a 	sub	r6,r6,r5
 4023010:	10c4b03a 	or	r2,r2,r3
 4023014:	1806d07a 	srli	r3,r3,1
 4023018:	280ad07a 	srli	r5,r5,1
 402301c:	183ffa1e 	bne	r3,zero,4023008 <__alt_data_end+0xfffe3008>
 4023020:	f800283a 	ret
 4023024:	0005883a 	mov	r2,zero
 4023028:	f800283a 	ret
 402302c:	00c00044 	movi	r3,1
 4023030:	003ff406 	br	4023004 <__alt_data_end+0xfffe3004>

04023034 <__umodsi3>:
 4023034:	2005883a 	mov	r2,r4
 4023038:	2900122e 	bgeu	r5,r4,4023084 <__umodsi3+0x50>
 402303c:	28001116 	blt	r5,zero,4023084 <__umodsi3+0x50>
 4023040:	01800804 	movi	r6,32
 4023044:	00c00044 	movi	r3,1
 4023048:	00000206 	br	4023054 <__umodsi3+0x20>
 402304c:	30000c26 	beq	r6,zero,4023080 <__umodsi3+0x4c>
 4023050:	28000516 	blt	r5,zero,4023068 <__umodsi3+0x34>
 4023054:	294b883a 	add	r5,r5,r5
 4023058:	31bfffc4 	addi	r6,r6,-1
 402305c:	18c7883a 	add	r3,r3,r3
 4023060:	293ffa36 	bltu	r5,r4,402304c <__alt_data_end+0xfffe304c>
 4023064:	18000626 	beq	r3,zero,4023080 <__umodsi3+0x4c>
 4023068:	1806d07a 	srli	r3,r3,1
 402306c:	11400136 	bltu	r2,r5,4023074 <__umodsi3+0x40>
 4023070:	1145c83a 	sub	r2,r2,r5
 4023074:	280ad07a 	srli	r5,r5,1
 4023078:	183ffb1e 	bne	r3,zero,4023068 <__alt_data_end+0xfffe3068>
 402307c:	f800283a 	ret
 4023080:	f800283a 	ret
 4023084:	00c00044 	movi	r3,1
 4023088:	003ff706 	br	4023068 <__alt_data_end+0xfffe3068>

0402308c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 402308c:	defffe04 	addi	sp,sp,-8
 4023090:	dfc00115 	stw	ra,4(sp)
 4023094:	df000015 	stw	fp,0(sp)
 4023098:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 402309c:	d0a00917 	ldw	r2,-32732(gp)
 40230a0:	10000326 	beq	r2,zero,40230b0 <alt_get_errno+0x24>
 40230a4:	d0a00917 	ldw	r2,-32732(gp)
 40230a8:	103ee83a 	callr	r2
 40230ac:	00000106 	br	40230b4 <alt_get_errno+0x28>
 40230b0:	d0a6ea04 	addi	r2,gp,-25688
}
 40230b4:	e037883a 	mov	sp,fp
 40230b8:	dfc00117 	ldw	ra,4(sp)
 40230bc:	df000017 	ldw	fp,0(sp)
 40230c0:	dec00204 	addi	sp,sp,8
 40230c4:	f800283a 	ret

040230c8 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 40230c8:	defffb04 	addi	sp,sp,-20
 40230cc:	dfc00415 	stw	ra,16(sp)
 40230d0:	df000315 	stw	fp,12(sp)
 40230d4:	df000304 	addi	fp,sp,12
 40230d8:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 40230dc:	e0bfff17 	ldw	r2,-4(fp)
 40230e0:	10000616 	blt	r2,zero,40230fc <close+0x34>
 40230e4:	e0bfff17 	ldw	r2,-4(fp)
 40230e8:	10c00324 	muli	r3,r2,12
 40230ec:	008100b4 	movhi	r2,1026
 40230f0:	109a7804 	addi	r2,r2,27104
 40230f4:	1885883a 	add	r2,r3,r2
 40230f8:	00000106 	br	4023100 <close+0x38>
 40230fc:	0005883a 	mov	r2,zero
 4023100:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 4023104:	e0bffd17 	ldw	r2,-12(fp)
 4023108:	10001926 	beq	r2,zero,4023170 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 402310c:	e0bffd17 	ldw	r2,-12(fp)
 4023110:	10800017 	ldw	r2,0(r2)
 4023114:	10800417 	ldw	r2,16(r2)
 4023118:	10000626 	beq	r2,zero,4023134 <close+0x6c>
 402311c:	e0bffd17 	ldw	r2,-12(fp)
 4023120:	10800017 	ldw	r2,0(r2)
 4023124:	10800417 	ldw	r2,16(r2)
 4023128:	e13ffd17 	ldw	r4,-12(fp)
 402312c:	103ee83a 	callr	r2
 4023130:	00000106 	br	4023138 <close+0x70>
 4023134:	0005883a 	mov	r2,zero
 4023138:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 402313c:	e13fff17 	ldw	r4,-4(fp)
 4023140:	40237880 	call	4023788 <alt_release_fd>
    if (rval < 0)
 4023144:	e0bffe17 	ldw	r2,-8(fp)
 4023148:	1000070e 	bge	r2,zero,4023168 <close+0xa0>
    {
      ALT_ERRNO = -rval;
 402314c:	402308c0 	call	402308c <alt_get_errno>
 4023150:	1007883a 	mov	r3,r2
 4023154:	e0bffe17 	ldw	r2,-8(fp)
 4023158:	0085c83a 	sub	r2,zero,r2
 402315c:	18800015 	stw	r2,0(r3)
      return -1;
 4023160:	00bfffc4 	movi	r2,-1
 4023164:	00000706 	br	4023184 <close+0xbc>
    }
    return 0;
 4023168:	0005883a 	mov	r2,zero
 402316c:	00000506 	br	4023184 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4023170:	402308c0 	call	402308c <alt_get_errno>
 4023174:	1007883a 	mov	r3,r2
 4023178:	00801444 	movi	r2,81
 402317c:	18800015 	stw	r2,0(r3)
    return -1;
 4023180:	00bfffc4 	movi	r2,-1
  }
}
 4023184:	e037883a 	mov	sp,fp
 4023188:	dfc00117 	ldw	ra,4(sp)
 402318c:	df000017 	ldw	fp,0(sp)
 4023190:	dec00204 	addi	sp,sp,8
 4023194:	f800283a 	ret

04023198 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 4023198:	defffc04 	addi	sp,sp,-16
 402319c:	df000315 	stw	fp,12(sp)
 40231a0:	df000304 	addi	fp,sp,12
 40231a4:	e13ffd15 	stw	r4,-12(fp)
 40231a8:	e17ffe15 	stw	r5,-8(fp)
 40231ac:	e1bfff15 	stw	r6,-4(fp)
  return len;
 40231b0:	e0bfff17 	ldw	r2,-4(fp)
}
 40231b4:	e037883a 	mov	sp,fp
 40231b8:	df000017 	ldw	fp,0(sp)
 40231bc:	dec00104 	addi	sp,sp,4
 40231c0:	f800283a 	ret

040231c4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40231c4:	defffe04 	addi	sp,sp,-8
 40231c8:	dfc00115 	stw	ra,4(sp)
 40231cc:	df000015 	stw	fp,0(sp)
 40231d0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40231d4:	d0a00917 	ldw	r2,-32732(gp)
 40231d8:	10000326 	beq	r2,zero,40231e8 <alt_get_errno+0x24>
 40231dc:	d0a00917 	ldw	r2,-32732(gp)
 40231e0:	103ee83a 	callr	r2
 40231e4:	00000106 	br	40231ec <alt_get_errno+0x28>
 40231e8:	d0a6ea04 	addi	r2,gp,-25688
}
 40231ec:	e037883a 	mov	sp,fp
 40231f0:	dfc00117 	ldw	ra,4(sp)
 40231f4:	df000017 	ldw	fp,0(sp)
 40231f8:	dec00204 	addi	sp,sp,8
 40231fc:	f800283a 	ret

04023200 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
 4023200:	defffb04 	addi	sp,sp,-20
 4023204:	dfc00415 	stw	ra,16(sp)
 4023208:	df000315 	stw	fp,12(sp)
 402320c:	df000304 	addi	fp,sp,12
 4023210:	e13ffe15 	stw	r4,-8(fp)
 4023214:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4023218:	e0bffe17 	ldw	r2,-8(fp)
 402321c:	10000616 	blt	r2,zero,4023238 <fstat+0x38>
 4023220:	e0bffe17 	ldw	r2,-8(fp)
 4023224:	10c00324 	muli	r3,r2,12
 4023228:	008100b4 	movhi	r2,1026
 402322c:	109a7804 	addi	r2,r2,27104
 4023230:	1885883a 	add	r2,r3,r2
 4023234:	00000106 	br	402323c <fstat+0x3c>
 4023238:	0005883a 	mov	r2,zero
 402323c:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
 4023240:	e0bffd17 	ldw	r2,-12(fp)
 4023244:	10001026 	beq	r2,zero,4023288 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
 4023248:	e0bffd17 	ldw	r2,-12(fp)
 402324c:	10800017 	ldw	r2,0(r2)
 4023250:	10800817 	ldw	r2,32(r2)
 4023254:	10000726 	beq	r2,zero,4023274 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
 4023258:	e0bffd17 	ldw	r2,-12(fp)
 402325c:	10800017 	ldw	r2,0(r2)
 4023260:	10800817 	ldw	r2,32(r2)
 4023264:	e17fff17 	ldw	r5,-4(fp)
 4023268:	e13ffd17 	ldw	r4,-12(fp)
 402326c:	103ee83a 	callr	r2
 4023270:	00000a06 	br	402329c <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
 4023274:	e0bfff17 	ldw	r2,-4(fp)
 4023278:	00c80004 	movi	r3,8192
 402327c:	10c00115 	stw	r3,4(r2)
      return 0;
 4023280:	0005883a 	mov	r2,zero
 4023284:	00000506 	br	402329c <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4023288:	40231c40 	call	40231c4 <alt_get_errno>
 402328c:	1007883a 	mov	r3,r2
 4023290:	00801444 	movi	r2,81
 4023294:	18800015 	stw	r2,0(r3)
    return -1;
 4023298:	00bfffc4 	movi	r2,-1
  }
}
 402329c:	e037883a 	mov	sp,fp
 40232a0:	dfc00117 	ldw	ra,4(sp)
 40232a4:	df000017 	ldw	fp,0(sp)
 40232a8:	dec00204 	addi	sp,sp,8
 40232ac:	f800283a 	ret

040232b0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 40232b0:	defffe04 	addi	sp,sp,-8
 40232b4:	dfc00115 	stw	ra,4(sp)
 40232b8:	df000015 	stw	fp,0(sp)
 40232bc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40232c0:	d0a00917 	ldw	r2,-32732(gp)
 40232c4:	10000326 	beq	r2,zero,40232d4 <alt_get_errno+0x24>
 40232c8:	d0a00917 	ldw	r2,-32732(gp)
 40232cc:	103ee83a 	callr	r2
 40232d0:	00000106 	br	40232d8 <alt_get_errno+0x28>
 40232d4:	d0a6ea04 	addi	r2,gp,-25688
}
 40232d8:	e037883a 	mov	sp,fp
 40232dc:	dfc00117 	ldw	ra,4(sp)
 40232e0:	df000017 	ldw	fp,0(sp)
 40232e4:	dec00204 	addi	sp,sp,8
 40232e8:	f800283a 	ret

040232ec <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
 40232ec:	deffed04 	addi	sp,sp,-76
 40232f0:	dfc01215 	stw	ra,72(sp)
 40232f4:	df001115 	stw	fp,68(sp)
 40232f8:	df001104 	addi	fp,sp,68
 40232fc:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 4023300:	e0bfff17 	ldw	r2,-4(fp)
 4023304:	10000616 	blt	r2,zero,4023320 <isatty+0x34>
 4023308:	e0bfff17 	ldw	r2,-4(fp)
 402330c:	10c00324 	muli	r3,r2,12
 4023310:	008100b4 	movhi	r2,1026
 4023314:	109a7804 	addi	r2,r2,27104
 4023318:	1885883a 	add	r2,r3,r2
 402331c:	00000106 	br	4023324 <isatty+0x38>
 4023320:	0005883a 	mov	r2,zero
 4023324:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
 4023328:	e0bfef17 	ldw	r2,-68(fp)
 402332c:	10000e26 	beq	r2,zero,4023368 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
 4023330:	e0bfef17 	ldw	r2,-68(fp)
 4023334:	10800017 	ldw	r2,0(r2)
 4023338:	10800817 	ldw	r2,32(r2)
 402333c:	1000021e 	bne	r2,zero,4023348 <isatty+0x5c>
    {
      return 1;
 4023340:	00800044 	movi	r2,1
 4023344:	00000d06 	br	402337c <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
 4023348:	e0bff004 	addi	r2,fp,-64
 402334c:	100b883a 	mov	r5,r2
 4023350:	e13fff17 	ldw	r4,-4(fp)
 4023354:	40232000 	call	4023200 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
 4023358:	e0bff117 	ldw	r2,-60(fp)
 402335c:	10880020 	cmpeqi	r2,r2,8192
 4023360:	10803fcc 	andi	r2,r2,255
 4023364:	00000506 	br	402337c <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
 4023368:	40232b00 	call	40232b0 <alt_get_errno>
 402336c:	1007883a 	mov	r3,r2
 4023370:	00801444 	movi	r2,81
 4023374:	18800015 	stw	r2,0(r3)
    return 0;
 4023378:	0005883a 	mov	r2,zero
  }
}
 402337c:	e037883a 	mov	sp,fp
 4023380:	dfc00117 	ldw	ra,4(sp)
 4023384:	df000017 	ldw	fp,0(sp)
 4023388:	dec00204 	addi	sp,sp,8
 402338c:	f800283a 	ret

04023390 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 4023390:	defffc04 	addi	sp,sp,-16
 4023394:	df000315 	stw	fp,12(sp)
 4023398:	df000304 	addi	fp,sp,12
 402339c:	e13ffd15 	stw	r4,-12(fp)
 40233a0:	e17ffe15 	stw	r5,-8(fp)
 40233a4:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 40233a8:	e0fffe17 	ldw	r3,-8(fp)
 40233ac:	e0bffd17 	ldw	r2,-12(fp)
 40233b0:	18800c26 	beq	r3,r2,40233e4 <alt_load_section+0x54>
  {
    while( to != end )
 40233b4:	00000806 	br	40233d8 <alt_load_section+0x48>
    {
      *to++ = *from++;
 40233b8:	e0bffe17 	ldw	r2,-8(fp)
 40233bc:	10c00104 	addi	r3,r2,4
 40233c0:	e0fffe15 	stw	r3,-8(fp)
 40233c4:	e0fffd17 	ldw	r3,-12(fp)
 40233c8:	19000104 	addi	r4,r3,4
 40233cc:	e13ffd15 	stw	r4,-12(fp)
 40233d0:	18c00017 	ldw	r3,0(r3)
 40233d4:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 40233d8:	e0fffe17 	ldw	r3,-8(fp)
 40233dc:	e0bfff17 	ldw	r2,-4(fp)
 40233e0:	18bff51e 	bne	r3,r2,40233b8 <__alt_data_end+0xfffe33b8>
    {
      *to++ = *from++;
    }
  }
}
 40233e4:	0001883a 	nop
 40233e8:	e037883a 	mov	sp,fp
 40233ec:	df000017 	ldw	fp,0(sp)
 40233f0:	dec00104 	addi	sp,sp,4
 40233f4:	f800283a 	ret

040233f8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 40233f8:	defffe04 	addi	sp,sp,-8
 40233fc:	dfc00115 	stw	ra,4(sp)
 4023400:	df000015 	stw	fp,0(sp)
 4023404:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 4023408:	018100b4 	movhi	r6,1026
 402340c:	319f3a04 	addi	r6,r6,31976
 4023410:	014100b4 	movhi	r5,1026
 4023414:	29586304 	addi	r5,r5,24972
 4023418:	010100b4 	movhi	r4,1026
 402341c:	211f3a04 	addi	r4,r4,31976
 4023420:	40233900 	call	4023390 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 4023424:	018100b4 	movhi	r6,1026
 4023428:	31809104 	addi	r6,r6,580
 402342c:	014100b4 	movhi	r5,1026
 4023430:	29400804 	addi	r5,r5,32
 4023434:	010100b4 	movhi	r4,1026
 4023438:	21000804 	addi	r4,r4,32
 402343c:	40233900 	call	4023390 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 4023440:	018100b4 	movhi	r6,1026
 4023444:	31986304 	addi	r6,r6,24972
 4023448:	014100b4 	movhi	r5,1026
 402344c:	29583704 	addi	r5,r5,24796
 4023450:	010100b4 	movhi	r4,1026
 4023454:	21183704 	addi	r4,r4,24796
 4023458:	40233900 	call	4023390 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 402345c:	4024fc80 	call	4024fc8 <alt_dcache_flush_all>
  alt_icache_flush_all();
 4023460:	40252400 	call	4025240 <alt_icache_flush_all>
}
 4023464:	0001883a 	nop
 4023468:	e037883a 	mov	sp,fp
 402346c:	dfc00117 	ldw	ra,4(sp)
 4023470:	df000017 	ldw	fp,0(sp)
 4023474:	dec00204 	addi	sp,sp,8
 4023478:	f800283a 	ret

0402347c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 402347c:	defffe04 	addi	sp,sp,-8
 4023480:	dfc00115 	stw	ra,4(sp)
 4023484:	df000015 	stw	fp,0(sp)
 4023488:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 402348c:	d0a00917 	ldw	r2,-32732(gp)
 4023490:	10000326 	beq	r2,zero,40234a0 <alt_get_errno+0x24>
 4023494:	d0a00917 	ldw	r2,-32732(gp)
 4023498:	103ee83a 	callr	r2
 402349c:	00000106 	br	40234a4 <alt_get_errno+0x28>
 40234a0:	d0a6ea04 	addi	r2,gp,-25688
}
 40234a4:	e037883a 	mov	sp,fp
 40234a8:	dfc00117 	ldw	ra,4(sp)
 40234ac:	df000017 	ldw	fp,0(sp)
 40234b0:	dec00204 	addi	sp,sp,8
 40234b4:	f800283a 	ret

040234b8 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
 40234b8:	defff904 	addi	sp,sp,-28
 40234bc:	dfc00615 	stw	ra,24(sp)
 40234c0:	df000515 	stw	fp,20(sp)
 40234c4:	df000504 	addi	fp,sp,20
 40234c8:	e13ffd15 	stw	r4,-12(fp)
 40234cc:	e17ffe15 	stw	r5,-8(fp)
 40234d0:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
 40234d4:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40234d8:	e0bffd17 	ldw	r2,-12(fp)
 40234dc:	10000616 	blt	r2,zero,40234f8 <lseek+0x40>
 40234e0:	e0bffd17 	ldw	r2,-12(fp)
 40234e4:	10c00324 	muli	r3,r2,12
 40234e8:	008100b4 	movhi	r2,1026
 40234ec:	109a7804 	addi	r2,r2,27104
 40234f0:	1885883a 	add	r2,r3,r2
 40234f4:	00000106 	br	40234fc <lseek+0x44>
 40234f8:	0005883a 	mov	r2,zero
 40234fc:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
 4023500:	e0bffc17 	ldw	r2,-16(fp)
 4023504:	10001026 	beq	r2,zero,4023548 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
 4023508:	e0bffc17 	ldw	r2,-16(fp)
 402350c:	10800017 	ldw	r2,0(r2)
 4023510:	10800717 	ldw	r2,28(r2)
 4023514:	10000926 	beq	r2,zero,402353c <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
 4023518:	e0bffc17 	ldw	r2,-16(fp)
 402351c:	10800017 	ldw	r2,0(r2)
 4023520:	10800717 	ldw	r2,28(r2)
 4023524:	e1bfff17 	ldw	r6,-4(fp)
 4023528:	e17ffe17 	ldw	r5,-8(fp)
 402352c:	e13ffc17 	ldw	r4,-16(fp)
 4023530:	103ee83a 	callr	r2
 4023534:	e0bffb15 	stw	r2,-20(fp)
 4023538:	00000506 	br	4023550 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
 402353c:	00bfde84 	movi	r2,-134
 4023540:	e0bffb15 	stw	r2,-20(fp)
 4023544:	00000206 	br	4023550 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
 4023548:	00bfebc4 	movi	r2,-81
 402354c:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
 4023550:	e0bffb17 	ldw	r2,-20(fp)
 4023554:	1000070e 	bge	r2,zero,4023574 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
 4023558:	402347c0 	call	402347c <alt_get_errno>
 402355c:	1007883a 	mov	r3,r2
 4023560:	e0bffb17 	ldw	r2,-20(fp)
 4023564:	0085c83a 	sub	r2,zero,r2
 4023568:	18800015 	stw	r2,0(r3)
    rc = -1;
 402356c:	00bfffc4 	movi	r2,-1
 4023570:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
 4023574:	e0bffb17 	ldw	r2,-20(fp)
}
 4023578:	e037883a 	mov	sp,fp
 402357c:	dfc00117 	ldw	ra,4(sp)
 4023580:	df000017 	ldw	fp,0(sp)
 4023584:	dec00204 	addi	sp,sp,8
 4023588:	f800283a 	ret

0402358c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 402358c:	defffd04 	addi	sp,sp,-12
 4023590:	dfc00215 	stw	ra,8(sp)
 4023594:	df000115 	stw	fp,4(sp)
 4023598:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 402359c:	0009883a 	mov	r4,zero
 40235a0:	4023a040 	call	4023a04 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 40235a4:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 40235a8:	4023a3c0 	call	4023a3c <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 40235ac:	018100b4 	movhi	r6,1026
 40235b0:	31984104 	addi	r6,r6,24836
 40235b4:	014100b4 	movhi	r5,1026
 40235b8:	29584104 	addi	r5,r5,24836
 40235bc:	010100b4 	movhi	r4,1026
 40235c0:	21184104 	addi	r4,r4,24836
 40235c4:	40255d80 	call	40255d8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 40235c8:	40250f00 	call	40250f0 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 40235cc:	010100b4 	movhi	r4,1026
 40235d0:	21145404 	addi	r4,r4,20816
 40235d4:	4025d480 	call	4025d48 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 40235d8:	d0a6eb17 	ldw	r2,-25684(gp)
 40235dc:	d0e6ec17 	ldw	r3,-25680(gp)
 40235e0:	d126ed17 	ldw	r4,-25676(gp)
 40235e4:	200d883a 	mov	r6,r4
 40235e8:	180b883a 	mov	r5,r3
 40235ec:	1009883a 	mov	r4,r2
 40235f0:	40202900 	call	4020290 <main>
 40235f4:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 40235f8:	01000044 	movi	r4,1
 40235fc:	40230c80 	call	40230c8 <close>
  exit (result);
 4023600:	e13fff17 	ldw	r4,-4(fp)
 4023604:	4025d5c0 	call	4025d5c <exit>

04023608 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
 4023608:	defffe04 	addi	sp,sp,-8
 402360c:	df000115 	stw	fp,4(sp)
 4023610:	df000104 	addi	fp,sp,4
 4023614:	e13fff15 	stw	r4,-4(fp)
}
 4023618:	0001883a 	nop
 402361c:	e037883a 	mov	sp,fp
 4023620:	df000017 	ldw	fp,0(sp)
 4023624:	dec00104 	addi	sp,sp,4
 4023628:	f800283a 	ret

0402362c <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
 402362c:	defffe04 	addi	sp,sp,-8
 4023630:	df000115 	stw	fp,4(sp)
 4023634:	df000104 	addi	fp,sp,4
 4023638:	e13fff15 	stw	r4,-4(fp)
}
 402363c:	0001883a 	nop
 4023640:	e037883a 	mov	sp,fp
 4023644:	df000017 	ldw	fp,0(sp)
 4023648:	dec00104 	addi	sp,sp,4
 402364c:	f800283a 	ret

04023650 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4023650:	defffe04 	addi	sp,sp,-8
 4023654:	dfc00115 	stw	ra,4(sp)
 4023658:	df000015 	stw	fp,0(sp)
 402365c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4023660:	d0a00917 	ldw	r2,-32732(gp)
 4023664:	10000326 	beq	r2,zero,4023674 <alt_get_errno+0x24>
 4023668:	d0a00917 	ldw	r2,-32732(gp)
 402366c:	103ee83a 	callr	r2
 4023670:	00000106 	br	4023678 <alt_get_errno+0x28>
 4023674:	d0a6ea04 	addi	r2,gp,-25688
}
 4023678:	e037883a 	mov	sp,fp
 402367c:	dfc00117 	ldw	ra,4(sp)
 4023680:	df000017 	ldw	fp,0(sp)
 4023684:	dec00204 	addi	sp,sp,8
 4023688:	f800283a 	ret

0402368c <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
 402368c:	defff904 	addi	sp,sp,-28
 4023690:	dfc00615 	stw	ra,24(sp)
 4023694:	df000515 	stw	fp,20(sp)
 4023698:	df000504 	addi	fp,sp,20
 402369c:	e13ffd15 	stw	r4,-12(fp)
 40236a0:	e17ffe15 	stw	r5,-8(fp)
 40236a4:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40236a8:	e0bffd17 	ldw	r2,-12(fp)
 40236ac:	10000616 	blt	r2,zero,40236c8 <read+0x3c>
 40236b0:	e0bffd17 	ldw	r2,-12(fp)
 40236b4:	10c00324 	muli	r3,r2,12
 40236b8:	008100b4 	movhi	r2,1026
 40236bc:	109a7804 	addi	r2,r2,27104
 40236c0:	1885883a 	add	r2,r3,r2
 40236c4:	00000106 	br	40236cc <read+0x40>
 40236c8:	0005883a 	mov	r2,zero
 40236cc:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 40236d0:	e0bffb17 	ldw	r2,-20(fp)
 40236d4:	10002226 	beq	r2,zero,4023760 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 40236d8:	e0bffb17 	ldw	r2,-20(fp)
 40236dc:	10800217 	ldw	r2,8(r2)
 40236e0:	108000cc 	andi	r2,r2,3
 40236e4:	10800060 	cmpeqi	r2,r2,1
 40236e8:	1000181e 	bne	r2,zero,402374c <read+0xc0>
        (fd->dev->read))
 40236ec:	e0bffb17 	ldw	r2,-20(fp)
 40236f0:	10800017 	ldw	r2,0(r2)
 40236f4:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
 40236f8:	10001426 	beq	r2,zero,402374c <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
 40236fc:	e0bffb17 	ldw	r2,-20(fp)
 4023700:	10800017 	ldw	r2,0(r2)
 4023704:	10800517 	ldw	r2,20(r2)
 4023708:	e0ffff17 	ldw	r3,-4(fp)
 402370c:	180d883a 	mov	r6,r3
 4023710:	e17ffe17 	ldw	r5,-8(fp)
 4023714:	e13ffb17 	ldw	r4,-20(fp)
 4023718:	103ee83a 	callr	r2
 402371c:	e0bffc15 	stw	r2,-16(fp)
 4023720:	e0bffc17 	ldw	r2,-16(fp)
 4023724:	1000070e 	bge	r2,zero,4023744 <read+0xb8>
        {
          ALT_ERRNO = -rval;
 4023728:	40236500 	call	4023650 <alt_get_errno>
 402372c:	1007883a 	mov	r3,r2
 4023730:	e0bffc17 	ldw	r2,-16(fp)
 4023734:	0085c83a 	sub	r2,zero,r2
 4023738:	18800015 	stw	r2,0(r3)
          return -1;
 402373c:	00bfffc4 	movi	r2,-1
 4023740:	00000c06 	br	4023774 <read+0xe8>
        }
        return rval;
 4023744:	e0bffc17 	ldw	r2,-16(fp)
 4023748:	00000a06 	br	4023774 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
 402374c:	40236500 	call	4023650 <alt_get_errno>
 4023750:	1007883a 	mov	r3,r2
 4023754:	00800344 	movi	r2,13
 4023758:	18800015 	stw	r2,0(r3)
 402375c:	00000406 	br	4023770 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
 4023760:	40236500 	call	4023650 <alt_get_errno>
 4023764:	1007883a 	mov	r3,r2
 4023768:	00801444 	movi	r2,81
 402376c:	18800015 	stw	r2,0(r3)
  }
  return -1;
 4023770:	00bfffc4 	movi	r2,-1
}
 4023774:	e037883a 	mov	sp,fp
 4023778:	dfc00117 	ldw	ra,4(sp)
 402377c:	df000017 	ldw	fp,0(sp)
 4023780:	dec00204 	addi	sp,sp,8
 4023784:	f800283a 	ret

04023788 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 4023788:	defffe04 	addi	sp,sp,-8
 402378c:	df000115 	stw	fp,4(sp)
 4023790:	df000104 	addi	fp,sp,4
 4023794:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 4023798:	e0bfff17 	ldw	r2,-4(fp)
 402379c:	108000d0 	cmplti	r2,r2,3
 40237a0:	10000d1e 	bne	r2,zero,40237d8 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 40237a4:	008100b4 	movhi	r2,1026
 40237a8:	109a7804 	addi	r2,r2,27104
 40237ac:	e0ffff17 	ldw	r3,-4(fp)
 40237b0:	18c00324 	muli	r3,r3,12
 40237b4:	10c5883a 	add	r2,r2,r3
 40237b8:	10800204 	addi	r2,r2,8
 40237bc:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 40237c0:	008100b4 	movhi	r2,1026
 40237c4:	109a7804 	addi	r2,r2,27104
 40237c8:	e0ffff17 	ldw	r3,-4(fp)
 40237cc:	18c00324 	muli	r3,r3,12
 40237d0:	10c5883a 	add	r2,r2,r3
 40237d4:	10000015 	stw	zero,0(r2)
  }
}
 40237d8:	0001883a 	nop
 40237dc:	e037883a 	mov	sp,fp
 40237e0:	df000017 	ldw	fp,0(sp)
 40237e4:	dec00104 	addi	sp,sp,4
 40237e8:	f800283a 	ret

040237ec <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
 40237ec:	defff904 	addi	sp,sp,-28
 40237f0:	df000615 	stw	fp,24(sp)
 40237f4:	df000604 	addi	fp,sp,24
 40237f8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40237fc:	0005303a 	rdctl	r2,status
 4023800:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4023804:	e0fffe17 	ldw	r3,-8(fp)
 4023808:	00bfff84 	movi	r2,-2
 402380c:	1884703a 	and	r2,r3,r2
 4023810:	1001703a 	wrctl	status,r2
  
  return context;
 4023814:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
 4023818:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
 402381c:	d0a00a17 	ldw	r2,-32728(gp)
 4023820:	10c000c4 	addi	r3,r2,3
 4023824:	00bfff04 	movi	r2,-4
 4023828:	1884703a 	and	r2,r3,r2
 402382c:	d0a00a15 	stw	r2,-32728(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
 4023830:	d0e00a17 	ldw	r3,-32728(gp)
 4023834:	e0bfff17 	ldw	r2,-4(fp)
 4023838:	1887883a 	add	r3,r3,r2
 402383c:	00810134 	movhi	r2,1028
 4023840:	10800004 	addi	r2,r2,0
 4023844:	10c0062e 	bgeu	r2,r3,4023860 <sbrk+0x74>
 4023848:	e0bffb17 	ldw	r2,-20(fp)
 402384c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4023850:	e0bffa17 	ldw	r2,-24(fp)
 4023854:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
 4023858:	00bfffc4 	movi	r2,-1
 402385c:	00000b06 	br	402388c <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
 4023860:	d0a00a17 	ldw	r2,-32728(gp)
 4023864:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
 4023868:	d0e00a17 	ldw	r3,-32728(gp)
 402386c:	e0bfff17 	ldw	r2,-4(fp)
 4023870:	1885883a 	add	r2,r3,r2
 4023874:	d0a00a15 	stw	r2,-32728(gp)
 4023878:	e0bffb17 	ldw	r2,-20(fp)
 402387c:	e0bffc15 	stw	r2,-16(fp)
 4023880:	e0bffc17 	ldw	r2,-16(fp)
 4023884:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
 4023888:	e0bffd17 	ldw	r2,-12(fp)
} 
 402388c:	e037883a 	mov	sp,fp
 4023890:	df000017 	ldw	fp,0(sp)
 4023894:	dec00104 	addi	sp,sp,4
 4023898:	f800283a 	ret

0402389c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 402389c:	defffe04 	addi	sp,sp,-8
 40238a0:	dfc00115 	stw	ra,4(sp)
 40238a4:	df000015 	stw	fp,0(sp)
 40238a8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 40238ac:	d0a00917 	ldw	r2,-32732(gp)
 40238b0:	10000326 	beq	r2,zero,40238c0 <alt_get_errno+0x24>
 40238b4:	d0a00917 	ldw	r2,-32732(gp)
 40238b8:	103ee83a 	callr	r2
 40238bc:	00000106 	br	40238c4 <alt_get_errno+0x28>
 40238c0:	d0a6ea04 	addi	r2,gp,-25688
}
 40238c4:	e037883a 	mov	sp,fp
 40238c8:	dfc00117 	ldw	ra,4(sp)
 40238cc:	df000017 	ldw	fp,0(sp)
 40238d0:	dec00204 	addi	sp,sp,8
 40238d4:	f800283a 	ret

040238d8 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 40238d8:	defff904 	addi	sp,sp,-28
 40238dc:	dfc00615 	stw	ra,24(sp)
 40238e0:	df000515 	stw	fp,20(sp)
 40238e4:	df000504 	addi	fp,sp,20
 40238e8:	e13ffd15 	stw	r4,-12(fp)
 40238ec:	e17ffe15 	stw	r5,-8(fp)
 40238f0:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 40238f4:	e0bffd17 	ldw	r2,-12(fp)
 40238f8:	10000616 	blt	r2,zero,4023914 <write+0x3c>
 40238fc:	e0bffd17 	ldw	r2,-12(fp)
 4023900:	10c00324 	muli	r3,r2,12
 4023904:	008100b4 	movhi	r2,1026
 4023908:	109a7804 	addi	r2,r2,27104
 402390c:	1885883a 	add	r2,r3,r2
 4023910:	00000106 	br	4023918 <write+0x40>
 4023914:	0005883a 	mov	r2,zero
 4023918:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 402391c:	e0bffb17 	ldw	r2,-20(fp)
 4023920:	10002126 	beq	r2,zero,40239a8 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 4023924:	e0bffb17 	ldw	r2,-20(fp)
 4023928:	10800217 	ldw	r2,8(r2)
 402392c:	108000cc 	andi	r2,r2,3
 4023930:	10001826 	beq	r2,zero,4023994 <write+0xbc>
 4023934:	e0bffb17 	ldw	r2,-20(fp)
 4023938:	10800017 	ldw	r2,0(r2)
 402393c:	10800617 	ldw	r2,24(r2)
 4023940:	10001426 	beq	r2,zero,4023994 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 4023944:	e0bffb17 	ldw	r2,-20(fp)
 4023948:	10800017 	ldw	r2,0(r2)
 402394c:	10800617 	ldw	r2,24(r2)
 4023950:	e0ffff17 	ldw	r3,-4(fp)
 4023954:	180d883a 	mov	r6,r3
 4023958:	e17ffe17 	ldw	r5,-8(fp)
 402395c:	e13ffb17 	ldw	r4,-20(fp)
 4023960:	103ee83a 	callr	r2
 4023964:	e0bffc15 	stw	r2,-16(fp)
 4023968:	e0bffc17 	ldw	r2,-16(fp)
 402396c:	1000070e 	bge	r2,zero,402398c <write+0xb4>
      {
        ALT_ERRNO = -rval;
 4023970:	402389c0 	call	402389c <alt_get_errno>
 4023974:	1007883a 	mov	r3,r2
 4023978:	e0bffc17 	ldw	r2,-16(fp)
 402397c:	0085c83a 	sub	r2,zero,r2
 4023980:	18800015 	stw	r2,0(r3)
        return -1;
 4023984:	00bfffc4 	movi	r2,-1
 4023988:	00000c06 	br	40239bc <write+0xe4>
      }
      return rval;
 402398c:	e0bffc17 	ldw	r2,-16(fp)
 4023990:	00000a06 	br	40239bc <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
 4023994:	402389c0 	call	402389c <alt_get_errno>
 4023998:	1007883a 	mov	r3,r2
 402399c:	00800344 	movi	r2,13
 40239a0:	18800015 	stw	r2,0(r3)
 40239a4:	00000406 	br	40239b8 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 40239a8:	402389c0 	call	402389c <alt_get_errno>
 40239ac:	1007883a 	mov	r3,r2
 40239b0:	00801444 	movi	r2,81
 40239b4:	18800015 	stw	r2,0(r3)
  }
  return -1;
 40239b8:	00bfffc4 	movi	r2,-1
}
 40239bc:	e037883a 	mov	sp,fp
 40239c0:	dfc00117 	ldw	ra,4(sp)
 40239c4:	df000017 	ldw	fp,0(sp)
 40239c8:	dec00204 	addi	sp,sp,8
 40239cc:	f800283a 	ret

040239d0 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 40239d0:	defffd04 	addi	sp,sp,-12
 40239d4:	dfc00215 	stw	ra,8(sp)
 40239d8:	df000115 	stw	fp,4(sp)
 40239dc:	df000104 	addi	fp,sp,4
 40239e0:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 40239e4:	d1600604 	addi	r5,gp,-32744
 40239e8:	e13fff17 	ldw	r4,-4(fp)
 40239ec:	402504c0 	call	402504c <alt_dev_llist_insert>
}
 40239f0:	e037883a 	mov	sp,fp
 40239f4:	dfc00117 	ldw	ra,4(sp)
 40239f8:	df000017 	ldw	fp,0(sp)
 40239fc:	dec00204 	addi	sp,sp,8
 4023a00:	f800283a 	ret

04023a04 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 4023a04:	defffd04 	addi	sp,sp,-12
 4023a08:	dfc00215 	stw	ra,8(sp)
 4023a0c:	df000115 	stw	fp,4(sp)
 4023a10:	df000104 	addi	fp,sp,4
 4023a14:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU_1, cpu_1);
 4023a18:	4025a4c0 	call	4025a4c <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 4023a1c:	00800044 	movi	r2,1
 4023a20:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 4023a24:	0001883a 	nop
 4023a28:	e037883a 	mov	sp,fp
 4023a2c:	dfc00117 	ldw	ra,4(sp)
 4023a30:	df000017 	ldw	fp,0(sp)
 4023a34:	dec00204 	addi	sp,sp,8
 4023a38:	f800283a 	ret

04023a3c <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 4023a3c:	defffe04 	addi	sp,sp,-8
 4023a40:	dfc00115 	stw	ra,4(sp)
 4023a44:	df000015 	stw	fp,0(sp)
 4023a48:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_1, jtag_uart_1);
 4023a4c:	01800084 	movi	r6,2
 4023a50:	000b883a 	mov	r5,zero
 4023a54:	010100b4 	movhi	r4,1026
 4023a58:	211ae204 	addi	r4,r4,27528
 4023a5c:	4023c380 	call	4023c38 <altera_avalon_jtag_uart_init>
 4023a60:	010100b4 	movhi	r4,1026
 4023a64:	211ad804 	addi	r4,r4,27488
 4023a68:	40239d00 	call	40239d0 <alt_dev_reg>
    ALTERA_AVALON_MAILBOX_SIMPLE_INIT ( MAILBOX_SIMPLE_0, mailbox_simple_0);
 4023a6c:	000d883a 	mov	r6,zero
 4023a70:	000b883a 	mov	r5,zero
 4023a74:	010100b4 	movhi	r4,1026
 4023a78:	211ef004 	addi	r4,r4,31680
 4023a7c:	40248240 	call	4024824 <altera_avalon_mailbox_simple_init>
    ALTERA_AVALON_MAILBOX_SIMPLE_INIT ( MAILBOX_SIMPLE_1, mailbox_simple_1);
 4023a80:	01bfffc4 	movi	r6,-1
 4023a84:	000b883a 	mov	r5,zero
 4023a88:	010100b4 	movhi	r4,1026
 4023a8c:	211f0204 	addi	r4,r4,31752
 4023a90:	40248240 	call	4024824 <altera_avalon_mailbox_simple_init>
    ALTERA_AVALON_PERFORMANCE_COUNTER_INIT ( PERFORMANCE_COUNTER_1, performance_counter_1);
 4023a94:	00c00044 	movi	r3,1
 4023a98:	00810134 	movhi	r2,1028
 4023a9c:	10840004 	addi	r2,r2,4096
 4023aa0:	10c00035 	stwio	r3,0(r2)
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PARALLEL_PORT_1, parallel_port_1);
 4023aa4:	010100b4 	movhi	r4,1026
 4023aa8:	211f1404 	addi	r4,r4,31824
 4023aac:	40239d00 	call	40239d0 <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PARALLEL_PORT_2, parallel_port_2);
 4023ab0:	010100b4 	movhi	r4,1026
 4023ab4:	211f1f04 	addi	r4,r4,31868
 4023ab8:	40239d00 	call	40239d0 <alt_dev_reg>
}
 4023abc:	0001883a 	nop
 4023ac0:	e037883a 	mov	sp,fp
 4023ac4:	dfc00117 	ldw	ra,4(sp)
 4023ac8:	df000017 	ldw	fp,0(sp)
 4023acc:	dec00204 	addi	sp,sp,8
 4023ad0:	f800283a 	ret

04023ad4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 4023ad4:	defffa04 	addi	sp,sp,-24
 4023ad8:	dfc00515 	stw	ra,20(sp)
 4023adc:	df000415 	stw	fp,16(sp)
 4023ae0:	df000404 	addi	fp,sp,16
 4023ae4:	e13ffd15 	stw	r4,-12(fp)
 4023ae8:	e17ffe15 	stw	r5,-8(fp)
 4023aec:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4023af0:	e0bffd17 	ldw	r2,-12(fp)
 4023af4:	10800017 	ldw	r2,0(r2)
 4023af8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 4023afc:	e0bffc17 	ldw	r2,-16(fp)
 4023b00:	10c00a04 	addi	r3,r2,40
 4023b04:	e0bffd17 	ldw	r2,-12(fp)
 4023b08:	10800217 	ldw	r2,8(r2)
 4023b0c:	100f883a 	mov	r7,r2
 4023b10:	e1bfff17 	ldw	r6,-4(fp)
 4023b14:	e17ffe17 	ldw	r5,-8(fp)
 4023b18:	1809883a 	mov	r4,r3
 4023b1c:	40240fc0 	call	40240fc <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 4023b20:	e037883a 	mov	sp,fp
 4023b24:	dfc00117 	ldw	ra,4(sp)
 4023b28:	df000017 	ldw	fp,0(sp)
 4023b2c:	dec00204 	addi	sp,sp,8
 4023b30:	f800283a 	ret

04023b34 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 4023b34:	defffa04 	addi	sp,sp,-24
 4023b38:	dfc00515 	stw	ra,20(sp)
 4023b3c:	df000415 	stw	fp,16(sp)
 4023b40:	df000404 	addi	fp,sp,16
 4023b44:	e13ffd15 	stw	r4,-12(fp)
 4023b48:	e17ffe15 	stw	r5,-8(fp)
 4023b4c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4023b50:	e0bffd17 	ldw	r2,-12(fp)
 4023b54:	10800017 	ldw	r2,0(r2)
 4023b58:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 4023b5c:	e0bffc17 	ldw	r2,-16(fp)
 4023b60:	10c00a04 	addi	r3,r2,40
 4023b64:	e0bffd17 	ldw	r2,-12(fp)
 4023b68:	10800217 	ldw	r2,8(r2)
 4023b6c:	100f883a 	mov	r7,r2
 4023b70:	e1bfff17 	ldw	r6,-4(fp)
 4023b74:	e17ffe17 	ldw	r5,-8(fp)
 4023b78:	1809883a 	mov	r4,r3
 4023b7c:	40243180 	call	4024318 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 4023b80:	e037883a 	mov	sp,fp
 4023b84:	dfc00117 	ldw	ra,4(sp)
 4023b88:	df000017 	ldw	fp,0(sp)
 4023b8c:	dec00204 	addi	sp,sp,8
 4023b90:	f800283a 	ret

04023b94 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 4023b94:	defffc04 	addi	sp,sp,-16
 4023b98:	dfc00315 	stw	ra,12(sp)
 4023b9c:	df000215 	stw	fp,8(sp)
 4023ba0:	df000204 	addi	fp,sp,8
 4023ba4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 4023ba8:	e0bfff17 	ldw	r2,-4(fp)
 4023bac:	10800017 	ldw	r2,0(r2)
 4023bb0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 4023bb4:	e0bffe17 	ldw	r2,-8(fp)
 4023bb8:	10c00a04 	addi	r3,r2,40
 4023bbc:	e0bfff17 	ldw	r2,-4(fp)
 4023bc0:	10800217 	ldw	r2,8(r2)
 4023bc4:	100b883a 	mov	r5,r2
 4023bc8:	1809883a 	mov	r4,r3
 4023bcc:	4023fa40 	call	4023fa4 <altera_avalon_jtag_uart_close>
}
 4023bd0:	e037883a 	mov	sp,fp
 4023bd4:	dfc00117 	ldw	ra,4(sp)
 4023bd8:	df000017 	ldw	fp,0(sp)
 4023bdc:	dec00204 	addi	sp,sp,8
 4023be0:	f800283a 	ret

04023be4 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 4023be4:	defffa04 	addi	sp,sp,-24
 4023be8:	dfc00515 	stw	ra,20(sp)
 4023bec:	df000415 	stw	fp,16(sp)
 4023bf0:	df000404 	addi	fp,sp,16
 4023bf4:	e13ffd15 	stw	r4,-12(fp)
 4023bf8:	e17ffe15 	stw	r5,-8(fp)
 4023bfc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 4023c00:	e0bffd17 	ldw	r2,-12(fp)
 4023c04:	10800017 	ldw	r2,0(r2)
 4023c08:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 4023c0c:	e0bffc17 	ldw	r2,-16(fp)
 4023c10:	10800a04 	addi	r2,r2,40
 4023c14:	e1bfff17 	ldw	r6,-4(fp)
 4023c18:	e17ffe17 	ldw	r5,-8(fp)
 4023c1c:	1009883a 	mov	r4,r2
 4023c20:	402400c0 	call	402400c <altera_avalon_jtag_uart_ioctl>
}
 4023c24:	e037883a 	mov	sp,fp
 4023c28:	dfc00117 	ldw	ra,4(sp)
 4023c2c:	df000017 	ldw	fp,0(sp)
 4023c30:	dec00204 	addi	sp,sp,8
 4023c34:	f800283a 	ret

04023c38 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 4023c38:	defffa04 	addi	sp,sp,-24
 4023c3c:	dfc00515 	stw	ra,20(sp)
 4023c40:	df000415 	stw	fp,16(sp)
 4023c44:	df000404 	addi	fp,sp,16
 4023c48:	e13ffd15 	stw	r4,-12(fp)
 4023c4c:	e17ffe15 	stw	r5,-8(fp)
 4023c50:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4023c54:	e0bffd17 	ldw	r2,-12(fp)
 4023c58:	00c00044 	movi	r3,1
 4023c5c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 4023c60:	e0bffd17 	ldw	r2,-12(fp)
 4023c64:	10800017 	ldw	r2,0(r2)
 4023c68:	10800104 	addi	r2,r2,4
 4023c6c:	1007883a 	mov	r3,r2
 4023c70:	e0bffd17 	ldw	r2,-12(fp)
 4023c74:	10800817 	ldw	r2,32(r2)
 4023c78:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 4023c7c:	e0bffe17 	ldw	r2,-8(fp)
 4023c80:	e0ffff17 	ldw	r3,-4(fp)
 4023c84:	d8000015 	stw	zero,0(sp)
 4023c88:	e1fffd17 	ldw	r7,-12(fp)
 4023c8c:	018100b4 	movhi	r6,1026
 4023c90:	318f3e04 	addi	r6,r6,15608
 4023c94:	180b883a 	mov	r5,r3
 4023c98:	1009883a 	mov	r4,r2
 4023c9c:	40252740 	call	4025274 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 4023ca0:	e0bffd17 	ldw	r2,-12(fp)
 4023ca4:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 4023ca8:	e0bffd17 	ldw	r2,-12(fp)
 4023cac:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 4023cb0:	d0e6ef17 	ldw	r3,-25668(gp)
 4023cb4:	e1fffd17 	ldw	r7,-12(fp)
 4023cb8:	018100b4 	movhi	r6,1026
 4023cbc:	318fc104 	addi	r6,r6,16132
 4023cc0:	180b883a 	mov	r5,r3
 4023cc4:	1009883a 	mov	r4,r2
 4023cc8:	4024e9c0 	call	4024e9c <alt_alarm_start>
 4023ccc:	1000040e 	bge	r2,zero,4023ce0 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 4023cd0:	e0fffd17 	ldw	r3,-12(fp)
 4023cd4:	00a00034 	movhi	r2,32768
 4023cd8:	10bfffc4 	addi	r2,r2,-1
 4023cdc:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 4023ce0:	0001883a 	nop
 4023ce4:	e037883a 	mov	sp,fp
 4023ce8:	dfc00117 	ldw	ra,4(sp)
 4023cec:	df000017 	ldw	fp,0(sp)
 4023cf0:	dec00204 	addi	sp,sp,8
 4023cf4:	f800283a 	ret

04023cf8 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 4023cf8:	defff804 	addi	sp,sp,-32
 4023cfc:	df000715 	stw	fp,28(sp)
 4023d00:	df000704 	addi	fp,sp,28
 4023d04:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 4023d08:	e0bfff17 	ldw	r2,-4(fp)
 4023d0c:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 4023d10:	e0bffb17 	ldw	r2,-20(fp)
 4023d14:	10800017 	ldw	r2,0(r2)
 4023d18:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4023d1c:	e0bffc17 	ldw	r2,-16(fp)
 4023d20:	10800104 	addi	r2,r2,4
 4023d24:	10800037 	ldwio	r2,0(r2)
 4023d28:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 4023d2c:	e0bffd17 	ldw	r2,-12(fp)
 4023d30:	1080c00c 	andi	r2,r2,768
 4023d34:	10006d26 	beq	r2,zero,4023eec <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 4023d38:	e0bffd17 	ldw	r2,-12(fp)
 4023d3c:	1080400c 	andi	r2,r2,256
 4023d40:	10003526 	beq	r2,zero,4023e18 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 4023d44:	00800074 	movhi	r2,1
 4023d48:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4023d4c:	e0bffb17 	ldw	r2,-20(fp)
 4023d50:	10800a17 	ldw	r2,40(r2)
 4023d54:	10800044 	addi	r2,r2,1
 4023d58:	1081ffcc 	andi	r2,r2,2047
 4023d5c:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 4023d60:	e0bffb17 	ldw	r2,-20(fp)
 4023d64:	10c00b17 	ldw	r3,44(r2)
 4023d68:	e0bffe17 	ldw	r2,-8(fp)
 4023d6c:	18801526 	beq	r3,r2,4023dc4 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 4023d70:	e0bffc17 	ldw	r2,-16(fp)
 4023d74:	10800037 	ldwio	r2,0(r2)
 4023d78:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 4023d7c:	e0bff917 	ldw	r2,-28(fp)
 4023d80:	10a0000c 	andi	r2,r2,32768
 4023d84:	10001126 	beq	r2,zero,4023dcc <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 4023d88:	e0bffb17 	ldw	r2,-20(fp)
 4023d8c:	10800a17 	ldw	r2,40(r2)
 4023d90:	e0fff917 	ldw	r3,-28(fp)
 4023d94:	1809883a 	mov	r4,r3
 4023d98:	e0fffb17 	ldw	r3,-20(fp)
 4023d9c:	1885883a 	add	r2,r3,r2
 4023da0:	10800e04 	addi	r2,r2,56
 4023da4:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4023da8:	e0bffb17 	ldw	r2,-20(fp)
 4023dac:	10800a17 	ldw	r2,40(r2)
 4023db0:	10800044 	addi	r2,r2,1
 4023db4:	10c1ffcc 	andi	r3,r2,2047
 4023db8:	e0bffb17 	ldw	r2,-20(fp)
 4023dbc:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 4023dc0:	003fe206 	br	4023d4c <__alt_data_end+0xfffe3d4c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 4023dc4:	0001883a 	nop
 4023dc8:	00000106 	br	4023dd0 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 4023dcc:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 4023dd0:	e0bff917 	ldw	r2,-28(fp)
 4023dd4:	10bfffec 	andhi	r2,r2,65535
 4023dd8:	10000f26 	beq	r2,zero,4023e18 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4023ddc:	e0bffb17 	ldw	r2,-20(fp)
 4023de0:	10c00817 	ldw	r3,32(r2)
 4023de4:	00bfff84 	movi	r2,-2
 4023de8:	1886703a 	and	r3,r3,r2
 4023dec:	e0bffb17 	ldw	r2,-20(fp)
 4023df0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 4023df4:	e0bffc17 	ldw	r2,-16(fp)
 4023df8:	10800104 	addi	r2,r2,4
 4023dfc:	1007883a 	mov	r3,r2
 4023e00:	e0bffb17 	ldw	r2,-20(fp)
 4023e04:	10800817 	ldw	r2,32(r2)
 4023e08:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4023e0c:	e0bffc17 	ldw	r2,-16(fp)
 4023e10:	10800104 	addi	r2,r2,4
 4023e14:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 4023e18:	e0bffd17 	ldw	r2,-12(fp)
 4023e1c:	1080800c 	andi	r2,r2,512
 4023e20:	103fbe26 	beq	r2,zero,4023d1c <__alt_data_end+0xfffe3d1c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 4023e24:	e0bffd17 	ldw	r2,-12(fp)
 4023e28:	1004d43a 	srli	r2,r2,16
 4023e2c:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 4023e30:	00001406 	br	4023e84 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 4023e34:	e0bffc17 	ldw	r2,-16(fp)
 4023e38:	e0fffb17 	ldw	r3,-20(fp)
 4023e3c:	18c00d17 	ldw	r3,52(r3)
 4023e40:	e13ffb17 	ldw	r4,-20(fp)
 4023e44:	20c7883a 	add	r3,r4,r3
 4023e48:	18c20e04 	addi	r3,r3,2104
 4023e4c:	18c00003 	ldbu	r3,0(r3)
 4023e50:	18c03fcc 	andi	r3,r3,255
 4023e54:	18c0201c 	xori	r3,r3,128
 4023e58:	18ffe004 	addi	r3,r3,-128
 4023e5c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 4023e60:	e0bffb17 	ldw	r2,-20(fp)
 4023e64:	10800d17 	ldw	r2,52(r2)
 4023e68:	10800044 	addi	r2,r2,1
 4023e6c:	10c1ffcc 	andi	r3,r2,2047
 4023e70:	e0bffb17 	ldw	r2,-20(fp)
 4023e74:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 4023e78:	e0bffa17 	ldw	r2,-24(fp)
 4023e7c:	10bfffc4 	addi	r2,r2,-1
 4023e80:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 4023e84:	e0bffa17 	ldw	r2,-24(fp)
 4023e88:	10000526 	beq	r2,zero,4023ea0 <altera_avalon_jtag_uart_irq+0x1a8>
 4023e8c:	e0bffb17 	ldw	r2,-20(fp)
 4023e90:	10c00d17 	ldw	r3,52(r2)
 4023e94:	e0bffb17 	ldw	r2,-20(fp)
 4023e98:	10800c17 	ldw	r2,48(r2)
 4023e9c:	18bfe51e 	bne	r3,r2,4023e34 <__alt_data_end+0xfffe3e34>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 4023ea0:	e0bffa17 	ldw	r2,-24(fp)
 4023ea4:	103f9d26 	beq	r2,zero,4023d1c <__alt_data_end+0xfffe3d1c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4023ea8:	e0bffb17 	ldw	r2,-20(fp)
 4023eac:	10c00817 	ldw	r3,32(r2)
 4023eb0:	00bfff44 	movi	r2,-3
 4023eb4:	1886703a 	and	r3,r3,r2
 4023eb8:	e0bffb17 	ldw	r2,-20(fp)
 4023ebc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4023ec0:	e0bffb17 	ldw	r2,-20(fp)
 4023ec4:	10800017 	ldw	r2,0(r2)
 4023ec8:	10800104 	addi	r2,r2,4
 4023ecc:	1007883a 	mov	r3,r2
 4023ed0:	e0bffb17 	ldw	r2,-20(fp)
 4023ed4:	10800817 	ldw	r2,32(r2)
 4023ed8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 4023edc:	e0bffc17 	ldw	r2,-16(fp)
 4023ee0:	10800104 	addi	r2,r2,4
 4023ee4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 4023ee8:	003f8c06 	br	4023d1c <__alt_data_end+0xfffe3d1c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 4023eec:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 4023ef0:	0001883a 	nop
 4023ef4:	e037883a 	mov	sp,fp
 4023ef8:	df000017 	ldw	fp,0(sp)
 4023efc:	dec00104 	addi	sp,sp,4
 4023f00:	f800283a 	ret

04023f04 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 4023f04:	defff804 	addi	sp,sp,-32
 4023f08:	df000715 	stw	fp,28(sp)
 4023f0c:	df000704 	addi	fp,sp,28
 4023f10:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 4023f14:	e0bffb17 	ldw	r2,-20(fp)
 4023f18:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 4023f1c:	e0bff917 	ldw	r2,-28(fp)
 4023f20:	10800017 	ldw	r2,0(r2)
 4023f24:	10800104 	addi	r2,r2,4
 4023f28:	10800037 	ldwio	r2,0(r2)
 4023f2c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 4023f30:	e0bffa17 	ldw	r2,-24(fp)
 4023f34:	1081000c 	andi	r2,r2,1024
 4023f38:	10000b26 	beq	r2,zero,4023f68 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 4023f3c:	e0bff917 	ldw	r2,-28(fp)
 4023f40:	10800017 	ldw	r2,0(r2)
 4023f44:	10800104 	addi	r2,r2,4
 4023f48:	1007883a 	mov	r3,r2
 4023f4c:	e0bff917 	ldw	r2,-28(fp)
 4023f50:	10800817 	ldw	r2,32(r2)
 4023f54:	10810014 	ori	r2,r2,1024
 4023f58:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 4023f5c:	e0bff917 	ldw	r2,-28(fp)
 4023f60:	10000915 	stw	zero,36(r2)
 4023f64:	00000a06 	br	4023f90 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 4023f68:	e0bff917 	ldw	r2,-28(fp)
 4023f6c:	10c00917 	ldw	r3,36(r2)
 4023f70:	00a00034 	movhi	r2,32768
 4023f74:	10bfff04 	addi	r2,r2,-4
 4023f78:	10c00536 	bltu	r2,r3,4023f90 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 4023f7c:	e0bff917 	ldw	r2,-28(fp)
 4023f80:	10800917 	ldw	r2,36(r2)
 4023f84:	10c00044 	addi	r3,r2,1
 4023f88:	e0bff917 	ldw	r2,-28(fp)
 4023f8c:	10c00915 	stw	r3,36(r2)
 4023f90:	d0a6ef17 	ldw	r2,-25668(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 4023f94:	e037883a 	mov	sp,fp
 4023f98:	df000017 	ldw	fp,0(sp)
 4023f9c:	dec00104 	addi	sp,sp,4
 4023fa0:	f800283a 	ret

04023fa4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 4023fa4:	defffd04 	addi	sp,sp,-12
 4023fa8:	df000215 	stw	fp,8(sp)
 4023fac:	df000204 	addi	fp,sp,8
 4023fb0:	e13ffe15 	stw	r4,-8(fp)
 4023fb4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4023fb8:	00000506 	br	4023fd0 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 4023fbc:	e0bfff17 	ldw	r2,-4(fp)
 4023fc0:	1090000c 	andi	r2,r2,16384
 4023fc4:	10000226 	beq	r2,zero,4023fd0 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 4023fc8:	00bffd44 	movi	r2,-11
 4023fcc:	00000b06 	br	4023ffc <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 4023fd0:	e0bffe17 	ldw	r2,-8(fp)
 4023fd4:	10c00d17 	ldw	r3,52(r2)
 4023fd8:	e0bffe17 	ldw	r2,-8(fp)
 4023fdc:	10800c17 	ldw	r2,48(r2)
 4023fe0:	18800526 	beq	r3,r2,4023ff8 <altera_avalon_jtag_uart_close+0x54>
 4023fe4:	e0bffe17 	ldw	r2,-8(fp)
 4023fe8:	10c00917 	ldw	r3,36(r2)
 4023fec:	e0bffe17 	ldw	r2,-8(fp)
 4023ff0:	10800117 	ldw	r2,4(r2)
 4023ff4:	18bff136 	bltu	r3,r2,4023fbc <__alt_data_end+0xfffe3fbc>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 4023ff8:	0005883a 	mov	r2,zero
}
 4023ffc:	e037883a 	mov	sp,fp
 4024000:	df000017 	ldw	fp,0(sp)
 4024004:	dec00104 	addi	sp,sp,4
 4024008:	f800283a 	ret

0402400c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 402400c:	defffa04 	addi	sp,sp,-24
 4024010:	df000515 	stw	fp,20(sp)
 4024014:	df000504 	addi	fp,sp,20
 4024018:	e13ffd15 	stw	r4,-12(fp)
 402401c:	e17ffe15 	stw	r5,-8(fp)
 4024020:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 4024024:	00bff9c4 	movi	r2,-25
 4024028:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 402402c:	e0bffe17 	ldw	r2,-8(fp)
 4024030:	10da8060 	cmpeqi	r3,r2,27137
 4024034:	1800031e 	bne	r3,zero,4024044 <altera_avalon_jtag_uart_ioctl+0x38>
 4024038:	109a80a0 	cmpeqi	r2,r2,27138
 402403c:	1000181e 	bne	r2,zero,40240a0 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 4024040:	00002906 	br	40240e8 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 4024044:	e0bffd17 	ldw	r2,-12(fp)
 4024048:	10c00117 	ldw	r3,4(r2)
 402404c:	00a00034 	movhi	r2,32768
 4024050:	10bfffc4 	addi	r2,r2,-1
 4024054:	18802126 	beq	r3,r2,40240dc <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 4024058:	e0bfff17 	ldw	r2,-4(fp)
 402405c:	10800017 	ldw	r2,0(r2)
 4024060:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 4024064:	e0bffc17 	ldw	r2,-16(fp)
 4024068:	10800090 	cmplti	r2,r2,2
 402406c:	1000061e 	bne	r2,zero,4024088 <altera_avalon_jtag_uart_ioctl+0x7c>
 4024070:	e0fffc17 	ldw	r3,-16(fp)
 4024074:	00a00034 	movhi	r2,32768
 4024078:	10bfffc4 	addi	r2,r2,-1
 402407c:	18800226 	beq	r3,r2,4024088 <altera_avalon_jtag_uart_ioctl+0x7c>
 4024080:	e0bffc17 	ldw	r2,-16(fp)
 4024084:	00000206 	br	4024090 <altera_avalon_jtag_uart_ioctl+0x84>
 4024088:	00a00034 	movhi	r2,32768
 402408c:	10bfff84 	addi	r2,r2,-2
 4024090:	e0fffd17 	ldw	r3,-12(fp)
 4024094:	18800115 	stw	r2,4(r3)
      rc = 0;
 4024098:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 402409c:	00000f06 	br	40240dc <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 40240a0:	e0bffd17 	ldw	r2,-12(fp)
 40240a4:	10c00117 	ldw	r3,4(r2)
 40240a8:	00a00034 	movhi	r2,32768
 40240ac:	10bfffc4 	addi	r2,r2,-1
 40240b0:	18800c26 	beq	r3,r2,40240e4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 40240b4:	e0bffd17 	ldw	r2,-12(fp)
 40240b8:	10c00917 	ldw	r3,36(r2)
 40240bc:	e0bffd17 	ldw	r2,-12(fp)
 40240c0:	10800117 	ldw	r2,4(r2)
 40240c4:	1885803a 	cmpltu	r2,r3,r2
 40240c8:	10c03fcc 	andi	r3,r2,255
 40240cc:	e0bfff17 	ldw	r2,-4(fp)
 40240d0:	10c00015 	stw	r3,0(r2)
      rc = 0;
 40240d4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 40240d8:	00000206 	br	40240e4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 40240dc:	0001883a 	nop
 40240e0:	00000106 	br	40240e8 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 40240e4:	0001883a 	nop

  default:
    break;
  }

  return rc;
 40240e8:	e0bffb17 	ldw	r2,-20(fp)
}
 40240ec:	e037883a 	mov	sp,fp
 40240f0:	df000017 	ldw	fp,0(sp)
 40240f4:	dec00104 	addi	sp,sp,4
 40240f8:	f800283a 	ret

040240fc <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 40240fc:	defff304 	addi	sp,sp,-52
 4024100:	dfc00c15 	stw	ra,48(sp)
 4024104:	df000b15 	stw	fp,44(sp)
 4024108:	df000b04 	addi	fp,sp,44
 402410c:	e13ffc15 	stw	r4,-16(fp)
 4024110:	e17ffd15 	stw	r5,-12(fp)
 4024114:	e1bffe15 	stw	r6,-8(fp)
 4024118:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 402411c:	e0bffd17 	ldw	r2,-12(fp)
 4024120:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4024124:	00004706 	br	4024244 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 4024128:	e0bffc17 	ldw	r2,-16(fp)
 402412c:	10800a17 	ldw	r2,40(r2)
 4024130:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 4024134:	e0bffc17 	ldw	r2,-16(fp)
 4024138:	10800b17 	ldw	r2,44(r2)
 402413c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 4024140:	e0fff717 	ldw	r3,-36(fp)
 4024144:	e0bff817 	ldw	r2,-32(fp)
 4024148:	18800536 	bltu	r3,r2,4024160 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 402414c:	e0fff717 	ldw	r3,-36(fp)
 4024150:	e0bff817 	ldw	r2,-32(fp)
 4024154:	1885c83a 	sub	r2,r3,r2
 4024158:	e0bff615 	stw	r2,-40(fp)
 402415c:	00000406 	br	4024170 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 4024160:	00c20004 	movi	r3,2048
 4024164:	e0bff817 	ldw	r2,-32(fp)
 4024168:	1885c83a 	sub	r2,r3,r2
 402416c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 4024170:	e0bff617 	ldw	r2,-40(fp)
 4024174:	10001e26 	beq	r2,zero,40241f0 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 4024178:	e0fffe17 	ldw	r3,-8(fp)
 402417c:	e0bff617 	ldw	r2,-40(fp)
 4024180:	1880022e 	bgeu	r3,r2,402418c <altera_avalon_jtag_uart_read+0x90>
        n = space;
 4024184:	e0bffe17 	ldw	r2,-8(fp)
 4024188:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 402418c:	e0bffc17 	ldw	r2,-16(fp)
 4024190:	10c00e04 	addi	r3,r2,56
 4024194:	e0bff817 	ldw	r2,-32(fp)
 4024198:	1885883a 	add	r2,r3,r2
 402419c:	e1bff617 	ldw	r6,-40(fp)
 40241a0:	100b883a 	mov	r5,r2
 40241a4:	e13ff517 	ldw	r4,-44(fp)
 40241a8:	40217040 	call	4021704 <memcpy>
      ptr   += n;
 40241ac:	e0fff517 	ldw	r3,-44(fp)
 40241b0:	e0bff617 	ldw	r2,-40(fp)
 40241b4:	1885883a 	add	r2,r3,r2
 40241b8:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 40241bc:	e0fffe17 	ldw	r3,-8(fp)
 40241c0:	e0bff617 	ldw	r2,-40(fp)
 40241c4:	1885c83a 	sub	r2,r3,r2
 40241c8:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 40241cc:	e0fff817 	ldw	r3,-32(fp)
 40241d0:	e0bff617 	ldw	r2,-40(fp)
 40241d4:	1885883a 	add	r2,r3,r2
 40241d8:	10c1ffcc 	andi	r3,r2,2047
 40241dc:	e0bffc17 	ldw	r2,-16(fp)
 40241e0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 40241e4:	e0bffe17 	ldw	r2,-8(fp)
 40241e8:	00bfcf16 	blt	zero,r2,4024128 <__alt_data_end+0xfffe4128>
 40241ec:	00000106 	br	40241f4 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 40241f0:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 40241f4:	e0fff517 	ldw	r3,-44(fp)
 40241f8:	e0bffd17 	ldw	r2,-12(fp)
 40241fc:	1880141e 	bne	r3,r2,4024250 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 4024200:	e0bfff17 	ldw	r2,-4(fp)
 4024204:	1090000c 	andi	r2,r2,16384
 4024208:	1000131e 	bne	r2,zero,4024258 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 402420c:	0001883a 	nop
 4024210:	e0bffc17 	ldw	r2,-16(fp)
 4024214:	10c00a17 	ldw	r3,40(r2)
 4024218:	e0bff717 	ldw	r2,-36(fp)
 402421c:	1880051e 	bne	r3,r2,4024234 <altera_avalon_jtag_uart_read+0x138>
 4024220:	e0bffc17 	ldw	r2,-16(fp)
 4024224:	10c00917 	ldw	r3,36(r2)
 4024228:	e0bffc17 	ldw	r2,-16(fp)
 402422c:	10800117 	ldw	r2,4(r2)
 4024230:	18bff736 	bltu	r3,r2,4024210 <__alt_data_end+0xfffe4210>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 4024234:	e0bffc17 	ldw	r2,-16(fp)
 4024238:	10c00a17 	ldw	r3,40(r2)
 402423c:	e0bff717 	ldw	r2,-36(fp)
 4024240:	18800726 	beq	r3,r2,4024260 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 4024244:	e0bffe17 	ldw	r2,-8(fp)
 4024248:	00bfb716 	blt	zero,r2,4024128 <__alt_data_end+0xfffe4128>
 402424c:	00000506 	br	4024264 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 4024250:	0001883a 	nop
 4024254:	00000306 	br	4024264 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 4024258:	0001883a 	nop
 402425c:	00000106 	br	4024264 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 4024260:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 4024264:	e0fff517 	ldw	r3,-44(fp)
 4024268:	e0bffd17 	ldw	r2,-12(fp)
 402426c:	18801826 	beq	r3,r2,40242d0 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4024270:	0005303a 	rdctl	r2,status
 4024274:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4024278:	e0fffb17 	ldw	r3,-20(fp)
 402427c:	00bfff84 	movi	r2,-2
 4024280:	1884703a 	and	r2,r3,r2
 4024284:	1001703a 	wrctl	status,r2
  
  return context;
 4024288:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 402428c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 4024290:	e0bffc17 	ldw	r2,-16(fp)
 4024294:	10800817 	ldw	r2,32(r2)
 4024298:	10c00054 	ori	r3,r2,1
 402429c:	e0bffc17 	ldw	r2,-16(fp)
 40242a0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 40242a4:	e0bffc17 	ldw	r2,-16(fp)
 40242a8:	10800017 	ldw	r2,0(r2)
 40242ac:	10800104 	addi	r2,r2,4
 40242b0:	1007883a 	mov	r3,r2
 40242b4:	e0bffc17 	ldw	r2,-16(fp)
 40242b8:	10800817 	ldw	r2,32(r2)
 40242bc:	18800035 	stwio	r2,0(r3)
 40242c0:	e0bffa17 	ldw	r2,-24(fp)
 40242c4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40242c8:	e0bff917 	ldw	r2,-28(fp)
 40242cc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 40242d0:	e0fff517 	ldw	r3,-44(fp)
 40242d4:	e0bffd17 	ldw	r2,-12(fp)
 40242d8:	18800426 	beq	r3,r2,40242ec <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 40242dc:	e0fff517 	ldw	r3,-44(fp)
 40242e0:	e0bffd17 	ldw	r2,-12(fp)
 40242e4:	1885c83a 	sub	r2,r3,r2
 40242e8:	00000606 	br	4024304 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 40242ec:	e0bfff17 	ldw	r2,-4(fp)
 40242f0:	1090000c 	andi	r2,r2,16384
 40242f4:	10000226 	beq	r2,zero,4024300 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 40242f8:	00bffd44 	movi	r2,-11
 40242fc:	00000106 	br	4024304 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 4024300:	00bffec4 	movi	r2,-5
}
 4024304:	e037883a 	mov	sp,fp
 4024308:	dfc00117 	ldw	ra,4(sp)
 402430c:	df000017 	ldw	fp,0(sp)
 4024310:	dec00204 	addi	sp,sp,8
 4024314:	f800283a 	ret

04024318 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 4024318:	defff304 	addi	sp,sp,-52
 402431c:	dfc00c15 	stw	ra,48(sp)
 4024320:	df000b15 	stw	fp,44(sp)
 4024324:	df000b04 	addi	fp,sp,44
 4024328:	e13ffc15 	stw	r4,-16(fp)
 402432c:	e17ffd15 	stw	r5,-12(fp)
 4024330:	e1bffe15 	stw	r6,-8(fp)
 4024334:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 4024338:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 402433c:	e0bffd17 	ldw	r2,-12(fp)
 4024340:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4024344:	00003706 	br	4024424 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 4024348:	e0bffc17 	ldw	r2,-16(fp)
 402434c:	10800c17 	ldw	r2,48(r2)
 4024350:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 4024354:	e0bffc17 	ldw	r2,-16(fp)
 4024358:	10800d17 	ldw	r2,52(r2)
 402435c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 4024360:	e0fff917 	ldw	r3,-28(fp)
 4024364:	e0bff517 	ldw	r2,-44(fp)
 4024368:	1880062e 	bgeu	r3,r2,4024384 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 402436c:	e0fff517 	ldw	r3,-44(fp)
 4024370:	e0bff917 	ldw	r2,-28(fp)
 4024374:	1885c83a 	sub	r2,r3,r2
 4024378:	10bfffc4 	addi	r2,r2,-1
 402437c:	e0bff615 	stw	r2,-40(fp)
 4024380:	00000b06 	br	40243b0 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 4024384:	e0bff517 	ldw	r2,-44(fp)
 4024388:	10000526 	beq	r2,zero,40243a0 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 402438c:	00c20004 	movi	r3,2048
 4024390:	e0bff917 	ldw	r2,-28(fp)
 4024394:	1885c83a 	sub	r2,r3,r2
 4024398:	e0bff615 	stw	r2,-40(fp)
 402439c:	00000406 	br	40243b0 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 40243a0:	00c1ffc4 	movi	r3,2047
 40243a4:	e0bff917 	ldw	r2,-28(fp)
 40243a8:	1885c83a 	sub	r2,r3,r2
 40243ac:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 40243b0:	e0bff617 	ldw	r2,-40(fp)
 40243b4:	10001e26 	beq	r2,zero,4024430 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 40243b8:	e0fffe17 	ldw	r3,-8(fp)
 40243bc:	e0bff617 	ldw	r2,-40(fp)
 40243c0:	1880022e 	bgeu	r3,r2,40243cc <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 40243c4:	e0bffe17 	ldw	r2,-8(fp)
 40243c8:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 40243cc:	e0bffc17 	ldw	r2,-16(fp)
 40243d0:	10c20e04 	addi	r3,r2,2104
 40243d4:	e0bff917 	ldw	r2,-28(fp)
 40243d8:	1885883a 	add	r2,r3,r2
 40243dc:	e1bff617 	ldw	r6,-40(fp)
 40243e0:	e17ffd17 	ldw	r5,-12(fp)
 40243e4:	1009883a 	mov	r4,r2
 40243e8:	40217040 	call	4021704 <memcpy>
      ptr   += n;
 40243ec:	e0fffd17 	ldw	r3,-12(fp)
 40243f0:	e0bff617 	ldw	r2,-40(fp)
 40243f4:	1885883a 	add	r2,r3,r2
 40243f8:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 40243fc:	e0fffe17 	ldw	r3,-8(fp)
 4024400:	e0bff617 	ldw	r2,-40(fp)
 4024404:	1885c83a 	sub	r2,r3,r2
 4024408:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 402440c:	e0fff917 	ldw	r3,-28(fp)
 4024410:	e0bff617 	ldw	r2,-40(fp)
 4024414:	1885883a 	add	r2,r3,r2
 4024418:	10c1ffcc 	andi	r3,r2,2047
 402441c:	e0bffc17 	ldw	r2,-16(fp)
 4024420:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 4024424:	e0bffe17 	ldw	r2,-8(fp)
 4024428:	00bfc716 	blt	zero,r2,4024348 <__alt_data_end+0xfffe4348>
 402442c:	00000106 	br	4024434 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 4024430:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4024434:	0005303a 	rdctl	r2,status
 4024438:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 402443c:	e0fffb17 	ldw	r3,-20(fp)
 4024440:	00bfff84 	movi	r2,-2
 4024444:	1884703a 	and	r2,r3,r2
 4024448:	1001703a 	wrctl	status,r2
  
  return context;
 402444c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 4024450:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 4024454:	e0bffc17 	ldw	r2,-16(fp)
 4024458:	10800817 	ldw	r2,32(r2)
 402445c:	10c00094 	ori	r3,r2,2
 4024460:	e0bffc17 	ldw	r2,-16(fp)
 4024464:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 4024468:	e0bffc17 	ldw	r2,-16(fp)
 402446c:	10800017 	ldw	r2,0(r2)
 4024470:	10800104 	addi	r2,r2,4
 4024474:	1007883a 	mov	r3,r2
 4024478:	e0bffc17 	ldw	r2,-16(fp)
 402447c:	10800817 	ldw	r2,32(r2)
 4024480:	18800035 	stwio	r2,0(r3)
 4024484:	e0bffa17 	ldw	r2,-24(fp)
 4024488:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 402448c:	e0bff817 	ldw	r2,-32(fp)
 4024490:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 4024494:	e0bffe17 	ldw	r2,-8(fp)
 4024498:	0080100e 	bge	zero,r2,40244dc <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 402449c:	e0bfff17 	ldw	r2,-4(fp)
 40244a0:	1090000c 	andi	r2,r2,16384
 40244a4:	1000101e 	bne	r2,zero,40244e8 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 40244a8:	0001883a 	nop
 40244ac:	e0bffc17 	ldw	r2,-16(fp)
 40244b0:	10c00d17 	ldw	r3,52(r2)
 40244b4:	e0bff517 	ldw	r2,-44(fp)
 40244b8:	1880051e 	bne	r3,r2,40244d0 <altera_avalon_jtag_uart_write+0x1b8>
 40244bc:	e0bffc17 	ldw	r2,-16(fp)
 40244c0:	10c00917 	ldw	r3,36(r2)
 40244c4:	e0bffc17 	ldw	r2,-16(fp)
 40244c8:	10800117 	ldw	r2,4(r2)
 40244cc:	18bff736 	bltu	r3,r2,40244ac <__alt_data_end+0xfffe44ac>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 40244d0:	e0bffc17 	ldw	r2,-16(fp)
 40244d4:	10800917 	ldw	r2,36(r2)
 40244d8:	1000051e 	bne	r2,zero,40244f0 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 40244dc:	e0bffe17 	ldw	r2,-8(fp)
 40244e0:	00bfd016 	blt	zero,r2,4024424 <__alt_data_end+0xfffe4424>
 40244e4:	00000306 	br	40244f4 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 40244e8:	0001883a 	nop
 40244ec:	00000106 	br	40244f4 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 40244f0:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 40244f4:	e0fffd17 	ldw	r3,-12(fp)
 40244f8:	e0bff717 	ldw	r2,-36(fp)
 40244fc:	18800426 	beq	r3,r2,4024510 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 4024500:	e0fffd17 	ldw	r3,-12(fp)
 4024504:	e0bff717 	ldw	r2,-36(fp)
 4024508:	1885c83a 	sub	r2,r3,r2
 402450c:	00000606 	br	4024528 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 4024510:	e0bfff17 	ldw	r2,-4(fp)
 4024514:	1090000c 	andi	r2,r2,16384
 4024518:	10000226 	beq	r2,zero,4024524 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 402451c:	00bffd44 	movi	r2,-11
 4024520:	00000106 	br	4024528 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 4024524:	00bffec4 	movi	r2,-5
}
 4024528:	e037883a 	mov	sp,fp
 402452c:	dfc00117 	ldw	ra,4(sp)
 4024530:	df000017 	ldw	fp,0(sp)
 4024534:	dec00204 	addi	sp,sp,8
 4024538:	f800283a 	ret

0402453c <altera_avalon_mailbox_identify>:
 * Check an instance open match
 * with the callback register
 */

static void altera_avalon_mailbox_identify (altera_avalon_mailbox_dev *dev)
{
 402453c:	defffd04 	addi	sp,sp,-12
 4024540:	df000215 	stw	fp,8(sp)
 4024544:	df000204 	addi	fp,sp,8
 4024548:	e13fff15 	stw	r4,-4(fp)
    /* Random signature to test mailbox ownership */
    alt_u32 magic_num = 0x3A11B045;
 402454c:	008e84b4 	movhi	r2,14866
 4024550:	10ac1144 	addi	r2,r2,-20411
 4024554:	e0bffe15 	stw	r2,-8(fp)

    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, magic_num);
 4024558:	e0bfff17 	ldw	r2,-4(fp)
 402455c:	10800a17 	ldw	r2,40(r2)
 4024560:	10800104 	addi	r2,r2,4
 4024564:	1007883a 	mov	r3,r2
 4024568:	e0bffe17 	ldw	r2,-8(fp)
 402456c:	18800035 	stwio	r2,0(r3)
    if((IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST)) == magic_num)
 4024570:	e0bfff17 	ldw	r2,-4(fp)
 4024574:	10800a17 	ldw	r2,40(r2)
 4024578:	10800104 	addi	r2,r2,4
 402457c:	10800037 	ldwio	r2,0(r2)
 4024580:	1007883a 	mov	r3,r2
 4024584:	e0bffe17 	ldw	r2,-8(fp)
 4024588:	1880081e 	bne	r3,r2,40245ac <altera_avalon_mailbox_identify+0x70>
    {
        dev-> mbox_type = MBOX_TX;
 402458c:	e0bfff17 	ldw	r2,-4(fp)
 4024590:	10000f15 	stw	zero,60(r2)
        /* Clear message_ptr to default */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, 0x0);
 4024594:	e0bfff17 	ldw	r2,-4(fp)
 4024598:	10800a17 	ldw	r2,40(r2)
 402459c:	10800104 	addi	r2,r2,4
 40245a0:	0007883a 	mov	r3,zero
 40245a4:	10c00035 	stwio	r3,0(r2)
    } else
    {
	    dev->mbox_type = MBOX_RX;
    }
}
 40245a8:	00000306 	br	40245b8 <altera_avalon_mailbox_identify+0x7c>
        dev-> mbox_type = MBOX_TX;
        /* Clear message_ptr to default */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, 0x0);
    } else
    {
	    dev->mbox_type = MBOX_RX;
 40245ac:	e0bfff17 	ldw	r2,-4(fp)
 40245b0:	00c00044 	movi	r3,1
 40245b4:	10c00f15 	stw	r3,60(r2)
    }
}
 40245b8:	0001883a 	nop
 40245bc:	e037883a 	mov	sp,fp
 40245c0:	df000017 	ldw	fp,0(sp)
 40245c4:	dec00104 	addi	sp,sp,4
 40245c8:	f800283a 	ret

040245cc <altera_avalon_mailbox_post>:
/*
 *   altera_avalon_mailbox_post
 *   This function post message out through sender mailbox
 */
static alt_32 altera_avalon_mailbox_post (altera_avalon_mailbox_dev *dev,  void *message)
{
 40245cc:	defffc04 	addi	sp,sp,-16
 40245d0:	df000315 	stw	fp,12(sp)
 40245d4:	df000304 	addi	fp,sp,12
 40245d8:	e13ffe15 	stw	r4,-8(fp)
 40245dc:	e17fff15 	stw	r5,-4(fp)
    alt_u32 *mbox_msg = (alt_u32*) message ;
 40245e0:	e0bfff17 	ldw	r2,-4(fp)
 40245e4:	e0bffd15 	stw	r2,-12(fp)

    if (mbox_msg != NULL) {
 40245e8:	e0bffd17 	ldw	r2,-12(fp)
 40245ec:	10001026 	beq	r2,zero,4024630 <altera_avalon_mailbox_post+0x64>
        /* When message space available, post the message out */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, mbox_msg[1]);
 40245f0:	e0bffe17 	ldw	r2,-8(fp)
 40245f4:	10800a17 	ldw	r2,40(r2)
 40245f8:	10800104 	addi	r2,r2,4
 40245fc:	1007883a 	mov	r3,r2
 4024600:	e0bffd17 	ldw	r2,-12(fp)
 4024604:	10800104 	addi	r2,r2,4
 4024608:	10800017 	ldw	r2,0(r2)
 402460c:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, mbox_msg[0]);
 4024610:	e0bffe17 	ldw	r2,-8(fp)
 4024614:	10800a17 	ldw	r2,40(r2)
 4024618:	1007883a 	mov	r3,r2
 402461c:	e0bffd17 	ldw	r2,-12(fp)
 4024620:	10800017 	ldw	r2,0(r2)
 4024624:	18800035 	stwio	r2,0(r3)
        return 0;
 4024628:	0005883a 	mov	r2,zero
 402462c:	00000106 	br	4024634 <altera_avalon_mailbox_post+0x68>
    }
    /* Invalid NULL message received */
    return -EINVAL;
 4024630:	00bffa84 	movi	r2,-22
}
 4024634:	e037883a 	mov	sp,fp
 4024638:	df000017 	ldw	fp,0(sp)
 402463c:	dec00104 	addi	sp,sp,4
 4024640:	f800283a 	ret

04024644 <altera_avalon_mailbox_simple_tx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_tx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_tx_isr(void *context, alt_u32 id)
#endif
{
 4024644:	defff604 	addi	sp,sp,-40
 4024648:	dfc00915 	stw	ra,36(sp)
 402464c:	df000815 	stw	fp,32(sp)
 4024650:	df000804 	addi	fp,sp,32
 4024654:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
 4024658:	e0bfff17 	ldw	r2,-4(fp)
 402465c:	e0bff815 	stw	r2,-32(fp)
    int status = 0;
 4024660:	e03ff915 	stw	zero,-28(fp)
    alt_u32 data;
    alt_irq_context cpu_sr;
    alt_u32 *message = dev->mbox_msg;
 4024664:	e0bff817 	ldw	r2,-32(fp)
 4024668:	10801017 	ldw	r2,64(r2)
 402466c:	e0bffa15 	stw	r2,-24(fp)

    /* Mask mailbox interrupt */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4024670:	e0bff817 	ldw	r2,-32(fp)
 4024674:	10800a17 	ldw	r2,40(r2)
 4024678:	10800304 	addi	r2,r2,12
 402467c:	10800037 	ldwio	r2,0(r2)
 4024680:	1007883a 	mov	r3,r2
 4024684:	00bfff44 	movi	r2,-3
 4024688:	1884703a 	and	r2,r3,r2
 402468c:	e0bffb15 	stw	r2,-20(fp)
               (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
    IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4024690:	e0bff817 	ldw	r2,-32(fp)
 4024694:	10800a17 	ldw	r2,40(r2)
 4024698:	10800304 	addi	r2,r2,12
 402469c:	1007883a 	mov	r3,r2
 40246a0:	e0bffb17 	ldw	r2,-20(fp)
 40246a4:	18800035 	stwio	r2,0(r3)

    if (message != NULL)
 40246a8:	e0bffa17 	ldw	r2,-24(fp)
 40246ac:	10002d26 	beq	r2,zero,4024764 <altera_avalon_mailbox_simple_tx_isr+0x120>
    {
        /* Post out message requested */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST, message[1]);
 40246b0:	e0bff817 	ldw	r2,-32(fp)
 40246b4:	10800a17 	ldw	r2,40(r2)
 40246b8:	10800104 	addi	r2,r2,4
 40246bc:	1007883a 	mov	r3,r2
 40246c0:	e0bffa17 	ldw	r2,-24(fp)
 40246c4:	10800104 	addi	r2,r2,4
 40246c8:	10800017 	ldw	r2,0(r2)
 40246cc:	18800035 	stwio	r2,0(r3)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, message[0]);
 40246d0:	e0bff817 	ldw	r2,-32(fp)
 40246d4:	10800a17 	ldw	r2,40(r2)
 40246d8:	1007883a 	mov	r3,r2
 40246dc:	e0bffa17 	ldw	r2,-24(fp)
 40246e0:	10800017 	ldw	r2,0(r2)
 40246e4:	18800035 	stwio	r2,0(r3)
    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 40246e8:	e0bff817 	ldw	r2,-32(fp)
 40246ec:	10800a17 	ldw	r2,40(r2)
 40246f0:	10800204 	addi	r2,r2,8
 40246f4:	10800037 	ldwio	r2,0(r2)
        		  & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
 40246f8:	1080008c 	andi	r2,r2,2
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST, message[0]);
    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
        status = (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 40246fc:	1005d07a 	srai	r2,r2,1
 4024700:	e0bff915 	stw	r2,-28(fp)
        		  & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
        if (dev->tx_cb)
 4024704:	e0bff817 	ldw	r2,-32(fp)
 4024708:	10800d17 	ldw	r2,52(r2)
 402470c:	10001126 	beq	r2,zero,4024754 <altera_avalon_mailbox_simple_tx_isr+0x110>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4024710:	0005303a 	rdctl	r2,status
 4024714:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4024718:	e0fffd17 	ldw	r3,-12(fp)
 402471c:	00bfff84 	movi	r2,-2
 4024720:	1884703a 	and	r2,r3,r2
 4024724:	1001703a 	wrctl	status,r2
  
  return context;
 4024728:	e0bffd17 	ldw	r2,-12(fp)
        {
            cpu_sr = alt_irq_disable_all();
 402472c:	e0bffc15 	stw	r2,-16(fp)
  	        (dev->tx_cb)(message, status);
 4024730:	e0bff817 	ldw	r2,-32(fp)
 4024734:	10800d17 	ldw	r2,52(r2)
 4024738:	e17ff917 	ldw	r5,-28(fp)
 402473c:	e13ffa17 	ldw	r4,-24(fp)
 4024740:	103ee83a 	callr	r2
 4024744:	e0bffc17 	ldw	r2,-16(fp)
 4024748:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 402474c:	e0bffe17 	ldw	r2,-8(fp)
 4024750:	1001703a 	wrctl	status,r2
            alt_irq_enable_all(cpu_sr);
        }
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
 4024754:	e0bff817 	ldw	r2,-32(fp)
 4024758:	10001015 	stw	zero,64(r2)
        dev->lock = 0;
 402475c:	e0bff817 	ldw	r2,-32(fp)
 4024760:	10001105 	stb	zero,68(r2)
    }
}
 4024764:	0001883a 	nop
 4024768:	e037883a 	mov	sp,fp
 402476c:	dfc00117 	ldw	ra,4(sp)
 4024770:	df000017 	ldw	fp,0(sp)
 4024774:	dec00204 	addi	sp,sp,8
 4024778:	f800283a 	ret

0402477c <altera_avalon_mailbox_simple_rx_isr>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_mailbox_simple_rx_isr(void *context)
#else
static void altera_avalon_mailbox_simple_rx_isr(void *context, alt_u32 id)
#endif
{
 402477c:	defff704 	addi	sp,sp,-36
 4024780:	dfc00815 	stw	ra,32(sp)
 4024784:	df000715 	stw	fp,28(sp)
 4024788:	df000704 	addi	fp,sp,28
 402478c:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_mailbox_dev *dev = (altera_avalon_mailbox_dev*) context;
 4024790:	e0bfff17 	ldw	r2,-4(fp)
 4024794:	e0bff915 	stw	r2,-28(fp)
    alt_irq_context cpu_sr;
    alt_u32 inbox[2];

    inbox[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
 4024798:	e0bff917 	ldw	r2,-28(fp)
 402479c:	10800a17 	ldw	r2,40(r2)
 40247a0:	10800104 	addi	r2,r2,4
 40247a4:	10800037 	ldwio	r2,0(r2)
 40247a8:	e0bffe15 	stw	r2,-8(fp)
    inbox[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
 40247ac:	e0bff917 	ldw	r2,-28(fp)
 40247b0:	10800a17 	ldw	r2,40(r2)
 40247b4:	10800037 	ldwio	r2,0(r2)
 40247b8:	e0bffd15 	stw	r2,-12(fp)

    /*
     * Other interrupts are explicitly disabled if callbacks are registered
     * because there is no guarantee that they are preemption-safe.
     */
    if (dev->rx_cb)
 40247bc:	e0bff917 	ldw	r2,-28(fp)
 40247c0:	10800e17 	ldw	r2,56(r2)
 40247c4:	10001126 	beq	r2,zero,402480c <altera_avalon_mailbox_simple_rx_isr+0x90>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40247c8:	0005303a 	rdctl	r2,status
 40247cc:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40247d0:	e0fffb17 	ldw	r3,-20(fp)
 40247d4:	00bfff84 	movi	r2,-2
 40247d8:	1884703a 	and	r2,r3,r2
 40247dc:	1001703a 	wrctl	status,r2
  
  return context;
 40247e0:	e0bffb17 	ldw	r2,-20(fp)
    {
        cpu_sr = alt_irq_disable_all();
 40247e4:	e0bffa15 	stw	r2,-24(fp)
        (dev->rx_cb)(inbox);
 40247e8:	e0bff917 	ldw	r2,-28(fp)
 40247ec:	10800e17 	ldw	r2,56(r2)
 40247f0:	e0fffd04 	addi	r3,fp,-12
 40247f4:	1809883a 	mov	r4,r3
 40247f8:	103ee83a 	callr	r2
 40247fc:	e0bffa17 	ldw	r2,-24(fp)
 4024800:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4024804:	e0bffc17 	ldw	r2,-16(fp)
 4024808:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }
}
 402480c:	0001883a 	nop
 4024810:	e037883a 	mov	sp,fp
 4024814:	dfc00117 	ldw	ra,4(sp)
 4024818:	df000017 	ldw	fp,0(sp)
 402481c:	dec00204 	addi	sp,sp,8
 4024820:	f800283a 	ret

04024824 <altera_avalon_mailbox_simple_init>:
 * Altera avalon mailbox init
 * Initialize mailbox device and identify sender/receiver mailbox
 */
void altera_avalon_mailbox_simple_init (altera_avalon_mailbox_dev *dev,
		                               int intr_id, int irq)
{
 4024824:	defffb04 	addi	sp,sp,-20
 4024828:	dfc00415 	stw	ra,16(sp)
 402482c:	df000315 	stw	fp,12(sp)
 4024830:	df000304 	addi	fp,sp,12
 4024834:	e13ffd15 	stw	r4,-12(fp)
 4024838:	e17ffe15 	stw	r5,-8(fp)
 402483c:	e1bfff15 	stw	r6,-4(fp)
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_mailbox_simple_list);
 4024840:	d1600b04 	addi	r5,gp,-32724
 4024844:	e13ffd17 	ldw	r4,-12(fp)
 4024848:	402504c0 	call	402504c <alt_dev_llist_insert>
    
    dev->mailbox_irq    = irq;
 402484c:	e0ffff17 	ldw	r3,-4(fp)
 4024850:	e0bffd17 	ldw	r2,-12(fp)
 4024854:	10c00b15 	stw	r3,44(r2)
    dev->mailbox_intr_ctrl_id = intr_id;
 4024858:	e0fffe17 	ldw	r3,-8(fp)
 402485c:	e0bffd17 	ldw	r2,-12(fp)
 4024860:	10c00c15 	stw	r3,48(r2)
    dev->rx_cb = NULL;
 4024864:	e0bffd17 	ldw	r2,-12(fp)
 4024868:	10000e15 	stw	zero,56(r2)
    dev->tx_cb = NULL;
 402486c:	e0bffd17 	ldw	r2,-12(fp)
 4024870:	10000d15 	stw	zero,52(r2)
    dev->mbox_msg = NULL;
 4024874:	e0bffd17 	ldw	r2,-12(fp)
 4024878:	10001015 	stw	zero,64(r2)
    
    ALT_SEM_CREATE (&dev->write_lock, 1);

    altera_avalon_mailbox_identify(dev);
 402487c:	e13ffd17 	ldw	r4,-12(fp)
 4024880:	402453c0 	call	402453c <altera_avalon_mailbox_identify>
}
 4024884:	0001883a 	nop
 4024888:	e037883a 	mov	sp,fp
 402488c:	dfc00117 	ldw	ra,4(sp)
 4024890:	df000017 	ldw	fp,0(sp)
 4024894:	dec00204 	addi	sp,sp,8
 4024898:	f800283a 	ret

0402489c <altera_avalon_mailbox_open>:
 * Search the list of registered mailboxes for one with the supplied name.
 * The return value will be NULL on failure, and non-NULL otherwise.
 */
altera_avalon_mailbox_dev* altera_avalon_mailbox_open (const char *name,
		altera_mailbox_tx_cb tx_callback, altera_mailbox_rx_cb rx_callback)
{
 402489c:	defff804 	addi	sp,sp,-32
 40248a0:	dfc00715 	stw	ra,28(sp)
 40248a4:	df000615 	stw	fp,24(sp)
 40248a8:	df000604 	addi	fp,sp,24
 40248ac:	e13ffd15 	stw	r4,-12(fp)
 40248b0:	e17ffe15 	stw	r5,-8(fp)
 40248b4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_mailbox_dev *dev;
    alt_u32 data;

    /* Find requested device */
    dev = (altera_avalon_mailbox_dev*) alt_find_dev (name, &alt_mailbox_simple_list);
 40248b8:	d1600b04 	addi	r5,gp,-32724
 40248bc:	e13ffd17 	ldw	r4,-12(fp)
 40248c0:	40251b00 	call	40251b0 <alt_find_dev>
 40248c4:	e0bffb15 	stw	r2,-20(fp)
    if (dev == NULL)
 40248c8:	e0bffb17 	ldw	r2,-20(fp)
 40248cc:	1000021e 	bne	r2,zero,40248d8 <altera_avalon_mailbox_open+0x3c>
    {
        return NULL;
 40248d0:	0005883a 	mov	r2,zero
 40248d4:	00006506 	br	4024a6c <altera_avalon_mailbox_open+0x1d0>
    }

    /* Mask mailbox interrupt before ISR is being registered. */
    data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
 40248d8:	e0bffb17 	ldw	r2,-20(fp)
 40248dc:	10800a17 	ldw	r2,40(r2)
 40248e0:	10800304 	addi	r2,r2,12
 40248e4:	10800037 	ldwio	r2,0(r2)
 40248e8:	e0bffc15 	stw	r2,-16(fp)
    if (dev->mbox_type == MBOX_TX) {
 40248ec:	e0bffb17 	ldw	r2,-20(fp)
 40248f0:	10800f17 	ldw	r2,60(r2)
 40248f4:	1000081e 	bne	r2,zero,4024918 <altera_avalon_mailbox_open+0x7c>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
 40248f8:	e0bffb17 	ldw	r2,-20(fp)
 40248fc:	10800a17 	ldw	r2,40(r2)
 4024900:	10800304 	addi	r2,r2,12
 4024904:	1009883a 	mov	r4,r2
 4024908:	e0fffc17 	ldw	r3,-16(fp)
 402490c:	00bfff44 	movi	r2,-3
 4024910:	1884703a 	and	r2,r3,r2
 4024914:	20800035 	stwio	r2,0(r4)
            (data & ~(ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK)));
    }
    if (dev->mbox_type == MBOX_RX) {
 4024918:	e0bffb17 	ldw	r2,-20(fp)
 402491c:	10800f17 	ldw	r2,60(r2)
 4024920:	10800058 	cmpnei	r2,r2,1
 4024924:	1000081e 	bne	r2,zero,4024948 <altera_avalon_mailbox_open+0xac>
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, \
 4024928:	e0bffb17 	ldw	r2,-20(fp)
 402492c:	10800a17 	ldw	r2,40(r2)
 4024930:	10800304 	addi	r2,r2,12
 4024934:	1009883a 	mov	r4,r2
 4024938:	e0fffc17 	ldw	r3,-16(fp)
 402493c:	00bfff84 	movi	r2,-2
 4024940:	1884703a 	and	r2,r3,r2
 4024944:	20800035 	stwio	r2,0(r4)
    }

    /* If IRQ not connected, return device pointer without ISR register,
     * in polling mode.
     */
    if (dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED)
 4024948:	e0bffb17 	ldw	r2,-20(fp)
 402494c:	10800b17 	ldw	r2,44(r2)
 4024950:	10bfffd8 	cmpnei	r2,r2,-1
 4024954:	1000021e 	bne	r2,zero,4024960 <altera_avalon_mailbox_open+0xc4>
        return dev;
 4024958:	e0bffb17 	ldw	r2,-20(fp)
 402495c:	00004306 	br	4024a6c <altera_avalon_mailbox_open+0x1d0>

    /* For IRQ connected case */

    if ((tx_callback == NULL) && (rx_callback == NULL))
 4024960:	e0bffe17 	ldw	r2,-8(fp)
 4024964:	1000041e 	bne	r2,zero,4024978 <altera_avalon_mailbox_open+0xdc>
 4024968:	e0bfff17 	ldw	r2,-4(fp)
 402496c:	1000021e 	bne	r2,zero,4024978 <altera_avalon_mailbox_open+0xdc>
    {
    /* No callback, polling mode */
        return dev;
 4024970:	e0bffb17 	ldw	r2,-20(fp)
 4024974:	00003d06 	br	4024a6c <altera_avalon_mailbox_open+0x1d0>
    }

    /* Ensure user correctly use the mailbox
     * Return - Null if wrong direction set
     */
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
 4024978:	e0bffb17 	ldw	r2,-20(fp)
 402497c:	10800f17 	ldw	r2,60(r2)
 4024980:	1000021e 	bne	r2,zero,402498c <altera_avalon_mailbox_open+0xf0>
 4024984:	e0bfff17 	ldw	r2,-4(fp)
 4024988:	1000061e 	bne	r2,zero,40249a4 <altera_avalon_mailbox_open+0x108>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
 402498c:	e0bffb17 	ldw	r2,-20(fp)
 4024990:	10800f17 	ldw	r2,60(r2)
    }

    /* Ensure user correctly use the mailbox
     * Return - Null if wrong direction set
     */
    if (((dev->mbox_type == MBOX_TX) && (rx_callback != NULL)) ||
 4024994:	10800058 	cmpnei	r2,r2,1
 4024998:	1000041e 	bne	r2,zero,40249ac <altera_avalon_mailbox_open+0x110>
	    ((dev->mbox_type == MBOX_RX) && (tx_callback != NULL)))
 402499c:	e0bffe17 	ldw	r2,-8(fp)
 40249a0:	10000226 	beq	r2,zero,40249ac <altera_avalon_mailbox_open+0x110>
  	  /* Invalid callback  */
        return NULL;
 40249a4:	0005883a 	mov	r2,zero
 40249a8:	00003006 	br	4024a6c <altera_avalon_mailbox_open+0x1d0>

    /* IRQ is valid register callback
     * to current mailbox device
     */
    dev->tx_cb  = tx_callback;
 40249ac:	e0bffb17 	ldw	r2,-20(fp)
 40249b0:	e0fffe17 	ldw	r3,-8(fp)
 40249b4:	10c00d15 	stw	r3,52(r2)
    dev->rx_cb  = rx_callback;
 40249b8:	e0bffb17 	ldw	r2,-20(fp)
 40249bc:	e0ffff17 	ldw	r3,-4(fp)
 40249c0:	10c00e15 	stw	r3,56(r2)

    /* Register Mailbox's ISR */
    if (dev->mbox_type == MBOX_TX)
 40249c4:	e0bffb17 	ldw	r2,-20(fp)
 40249c8:	10800f17 	ldw	r2,60(r2)
 40249cc:	10000b1e 	bne	r2,zero,40249fc <altera_avalon_mailbox_open+0x160>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_tx_isr,
 40249d0:	e0bffb17 	ldw	r2,-20(fp)
 40249d4:	10c00c17 	ldw	r3,48(r2)
 40249d8:	e0bffb17 	ldw	r2,-20(fp)
 40249dc:	10800b17 	ldw	r2,44(r2)
 40249e0:	d8000015 	stw	zero,0(sp)
 40249e4:	e1fffb17 	ldw	r7,-20(fp)
 40249e8:	018100b4 	movhi	r6,1026
 40249ec:	31919104 	addi	r6,r6,17988
 40249f0:	100b883a 	mov	r5,r2
 40249f4:	1809883a 	mov	r4,r3
 40249f8:	40252740 	call	4025274 <alt_ic_isr_register>
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_tx_isr);
    #endif
    }
  
    if (dev->mbox_type == MBOX_RX)
 40249fc:	e0bffb17 	ldw	r2,-20(fp)
 4024a00:	10800f17 	ldw	r2,60(r2)
 4024a04:	10800058 	cmpnei	r2,r2,1
 4024a08:	1000171e 	bne	r2,zero,4024a68 <altera_avalon_mailbox_open+0x1cc>
    {
    #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, altera_avalon_mailbox_simple_rx_isr,
 4024a0c:	e0bffb17 	ldw	r2,-20(fp)
 4024a10:	10c00c17 	ldw	r3,48(r2)
 4024a14:	e0bffb17 	ldw	r2,-20(fp)
 4024a18:	10800b17 	ldw	r2,44(r2)
 4024a1c:	d8000015 	stw	zero,0(sp)
 4024a20:	e1fffb17 	ldw	r7,-20(fp)
 4024a24:	018100b4 	movhi	r6,1026
 4024a28:	3191df04 	addi	r6,r6,18300
 4024a2c:	100b883a 	mov	r5,r2
 4024a30:	1809883a 	mov	r4,r3
 4024a34:	40252740 	call	4025274 <alt_ic_isr_register>
                            dev, NULL);
    #else
        alt_irq_register(dev->mailbox_irq, dev, altera_avalon_mailbox_simple_rx_isr);
    #endif
        /* Enable Receiver interrupt to listen mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
 4024a38:	e0bffb17 	ldw	r2,-20(fp)
 4024a3c:	10800a17 	ldw	r2,40(r2)
 4024a40:	10800304 	addi	r2,r2,12
 4024a44:	10800037 	ldwio	r2,0(r2)
 4024a48:	10800054 	ori	r2,r2,1
 4024a4c:	e0bffc15 	stw	r2,-16(fp)
  	             (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4024a50:	e0bffb17 	ldw	r2,-20(fp)
 4024a54:	10800a17 	ldw	r2,40(r2)
 4024a58:	10800304 	addi	r2,r2,12
 4024a5c:	1007883a 	mov	r3,r2
 4024a60:	e0bffc17 	ldw	r2,-16(fp)
 4024a64:	18800035 	stwio	r2,0(r3)
    }
    return dev;
 4024a68:	e0bffb17 	ldw	r2,-20(fp)
}
 4024a6c:	e037883a 	mov	sp,fp
 4024a70:	dfc00117 	ldw	ra,4(sp)
 4024a74:	df000017 	ldw	fp,0(sp)
 4024a78:	dec00204 	addi	sp,sp,8
 4024a7c:	f800283a 	ret

04024a80 <altera_avalon_mailbox_close>:
/*
 * altera_avalon_mailbox_close
 * Disable mailbox interrupt and irq
 */
void altera_avalon_mailbox_close (altera_avalon_mailbox_dev *dev)
{
 4024a80:	defffb04 	addi	sp,sp,-20
 4024a84:	dfc00415 	stw	ra,16(sp)
 4024a88:	df000315 	stw	fp,12(sp)
 4024a8c:	df000304 	addi	fp,sp,12
 4024a90:	e13fff15 	stw	r4,-4(fp)
    alt_u32 data;
    if ((dev != NULL) && (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED))
 4024a94:	e0bfff17 	ldw	r2,-4(fp)
 4024a98:	10003926 	beq	r2,zero,4024b80 <altera_avalon_mailbox_close+0x100>
 4024a9c:	e0bfff17 	ldw	r2,-4(fp)
 4024aa0:	10800b17 	ldw	r2,44(r2)
 4024aa4:	10bfffe0 	cmpeqi	r2,r2,-1
 4024aa8:	1000351e 	bne	r2,zero,4024b80 <altera_avalon_mailbox_close+0x100>
    {
        /* Mask interrupt */
        if (dev->mbox_type == MBOX_TX)
 4024aac:	e0bfff17 	ldw	r2,-4(fp)
 4024ab0:	10800f17 	ldw	r2,60(r2)
 4024ab4:	10000e1e 	bne	r2,zero,4024af0 <altera_avalon_mailbox_close+0x70>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4024ab8:	e0bfff17 	ldw	r2,-4(fp)
 4024abc:	10800a17 	ldw	r2,40(r2)
 4024ac0:	10800304 	addi	r2,r2,12
 4024ac4:	10800037 	ldwio	r2,0(r2)
 4024ac8:	1007883a 	mov	r3,r2
 4024acc:	00bfff44 	movi	r2,-3
 4024ad0:	1884703a 	and	r2,r3,r2
 4024ad4:	e0bffe15 	stw	r2,-8(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4024ad8:	e0bfff17 	ldw	r2,-4(fp)
 4024adc:	10800a17 	ldw	r2,40(r2)
 4024ae0:	10800304 	addi	r2,r2,12
 4024ae4:	1007883a 	mov	r3,r2
 4024ae8:	e0bffe17 	ldw	r2,-8(fp)
 4024aec:	18800035 	stwio	r2,0(r3)
        }
        if (dev->mbox_type == MBOX_RX)
 4024af0:	e0bfff17 	ldw	r2,-4(fp)
 4024af4:	10800f17 	ldw	r2,60(r2)
 4024af8:	10800058 	cmpnei	r2,r2,1
 4024afc:	10000e1e 	bne	r2,zero,4024b38 <altera_avalon_mailbox_close+0xb8>
        {
            data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) &
 4024b00:	e0bfff17 	ldw	r2,-4(fp)
 4024b04:	10800a17 	ldw	r2,40(r2)
 4024b08:	10800304 	addi	r2,r2,12
 4024b0c:	10800037 	ldwio	r2,0(r2)
 4024b10:	1007883a 	mov	r3,r2
 4024b14:	00bfff84 	movi	r2,-2
 4024b18:	1884703a 	and	r2,r3,r2
 4024b1c:	e0bffe15 	stw	r2,-8(fp)
                       (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK);
            IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4024b20:	e0bfff17 	ldw	r2,-4(fp)
 4024b24:	10800a17 	ldw	r2,40(r2)
 4024b28:	10800304 	addi	r2,r2,12
 4024b2c:	1007883a 	mov	r3,r2
 4024b30:	e0bffe17 	ldw	r2,-8(fp)
 4024b34:	18800035 	stwio	r2,0(r3)
        }
  
        /* De-register mailbox irq) */
        if (dev->mailbox_irq != ALT_IRQ_NOT_CONNECTED)
 4024b38:	e0bfff17 	ldw	r2,-4(fp)
 4024b3c:	10800b17 	ldw	r2,44(r2)
 4024b40:	10bfffe0 	cmpeqi	r2,r2,-1
 4024b44:	10000a1e 	bne	r2,zero,4024b70 <altera_avalon_mailbox_close+0xf0>
        {
        #ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
            alt_ic_isr_register(dev->mailbox_intr_ctrl_id, dev->mailbox_irq, NULL,
 4024b48:	e0bfff17 	ldw	r2,-4(fp)
 4024b4c:	10c00c17 	ldw	r3,48(r2)
 4024b50:	e0bfff17 	ldw	r2,-4(fp)
 4024b54:	10800b17 	ldw	r2,44(r2)
 4024b58:	d8000015 	stw	zero,0(sp)
 4024b5c:	e1ffff17 	ldw	r7,-4(fp)
 4024b60:	000d883a 	mov	r6,zero
 4024b64:	100b883a 	mov	r5,r2
 4024b68:	1809883a 	mov	r4,r3
 4024b6c:	40252740 	call	4025274 <alt_ic_isr_register>
        #else
            alt_irq_register(dev->mailbox_irq, dev, NULL);
        #endif
        }
        /* De-registering callback to mailbox */
        dev->tx_cb  = NULL;
 4024b70:	e0bfff17 	ldw	r2,-4(fp)
 4024b74:	10000d15 	stw	zero,52(r2)
        dev->rx_cb  = NULL;
 4024b78:	e0bfff17 	ldw	r2,-4(fp)
 4024b7c:	10000e15 	stw	zero,56(r2)
    }
}
 4024b80:	0001883a 	nop
 4024b84:	e037883a 	mov	sp,fp
 4024b88:	dfc00117 	ldw	ra,4(sp)
 4024b8c:	df000017 	ldw	fp,0(sp)
 4024b90:	dec00204 	addi	sp,sp,8
 4024b94:	f800283a 	ret

04024b98 <altera_avalon_mailbox_status>:
 *   Return 0 when mailbox is empty or no pending message
 *   Return 1 when mailbox space is full or there is a message pending
 */

alt_u32 altera_avalon_mailbox_status (altera_avalon_mailbox_dev *dev)
{
 4024b98:	defffd04 	addi	sp,sp,-12
 4024b9c:	df000215 	stw	fp,8(sp)
 4024ba0:	df000204 	addi	fp,sp,8
 4024ba4:	e13fff15 	stw	r4,-4(fp)
    alt_u32 mailbox_sts = 0;
 4024ba8:	e03ffe15 	stw	zero,-8(fp)

    mailbox_sts = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_STS_OFST) & ALTERA_AVALON_MAILBOX_SIMPLE_STS_MSK);
 4024bac:	e0bfff17 	ldw	r2,-4(fp)
 4024bb0:	10800a17 	ldw	r2,40(r2)
 4024bb4:	10800204 	addi	r2,r2,8
 4024bb8:	10800037 	ldwio	r2,0(r2)
 4024bbc:	108000cc 	andi	r2,r2,3
 4024bc0:	e0bffe15 	stw	r2,-8(fp)

    if (dev->mbox_type == MBOX_TX)
 4024bc4:	e0bfff17 	ldw	r2,-4(fp)
 4024bc8:	10800f17 	ldw	r2,60(r2)
 4024bcc:	1000041e 	bne	r2,zero,4024be0 <altera_avalon_mailbox_status+0x48>
        mailbox_sts = (mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK) >> 1;
 4024bd0:	e0bffe17 	ldw	r2,-8(fp)
 4024bd4:	1080008c 	andi	r2,r2,2
 4024bd8:	1004d07a 	srli	r2,r2,1
 4024bdc:	e0bffe15 	stw	r2,-8(fp)

    if (dev->mbox_type == MBOX_RX)
 4024be0:	e0bfff17 	ldw	r2,-4(fp)
 4024be4:	10800f17 	ldw	r2,60(r2)
 4024be8:	10800058 	cmpnei	r2,r2,1
 4024bec:	1000031e 	bne	r2,zero,4024bfc <altera_avalon_mailbox_status+0x64>
        mailbox_sts = mailbox_sts & ALTERA_AVALON_MAILBOX_SIMPLE_STS_PENDING_MSK;
 4024bf0:	e0bffe17 	ldw	r2,-8(fp)
 4024bf4:	1080004c 	andi	r2,r2,1
 4024bf8:	e0bffe15 	stw	r2,-8(fp)

    return mailbox_sts;
 4024bfc:	e0bffe17 	ldw	r2,-8(fp)
}
 4024c00:	e037883a 	mov	sp,fp
 4024c04:	df000017 	ldw	fp,0(sp)
 4024c08:	dec00104 	addi	sp,sp,4
 4024c0c:	f800283a 	ret

04024c10 <altera_avalon_mailbox_send>:
 * For polling mode, '0' timeout value for infinite polling
 * otherwise timeout when expired
 */
int altera_avalon_mailbox_send
(altera_avalon_mailbox_dev *dev, void *message, int timeout, EventType event)
{
 4024c10:	defff704 	addi	sp,sp,-36
 4024c14:	dfc00815 	stw	ra,32(sp)
 4024c18:	df000715 	stw	fp,28(sp)
 4024c1c:	df000704 	addi	fp,sp,28
 4024c20:	e13ffc15 	stw	r4,-16(fp)
 4024c24:	e17ffd15 	stw	r5,-12(fp)
 4024c28:	e1bffe15 	stw	r6,-8(fp)
 4024c2c:	e1ffff15 	stw	r7,-4(fp)
    int status = 0;
 4024c30:	e03ff915 	stw	zero,-28(fp)
     * Obtain the "write_lock"semaphore to ensures 
     * that writing to the device is thread-safe in multi-thread enviroment
     */
    ALT_SEM_PEND (dev->write_lock, 0);

    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4024c34:	e0bffc17 	ldw	r2,-16(fp)
 4024c38:	10801103 	ldbu	r2,68(r2)
 4024c3c:	10803fcc 	andi	r2,r2,255
 4024c40:	1000061e 	bne	r2,zero,4024c5c <altera_avalon_mailbox_send+0x4c>
 4024c44:	e0bffc17 	ldw	r2,-16(fp)
 4024c48:	10800a17 	ldw	r2,40(r2)
 4024c4c:	10800204 	addi	r2,r2,8
 4024c50:	10800037 	ldwio	r2,0(r2)
    		          & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK))
 4024c54:	1080008c 	andi	r2,r2,2
     * Obtain the "write_lock"semaphore to ensures 
     * that writing to the device is thread-safe in multi-thread enviroment
     */
    ALT_SEM_PEND (dev->write_lock, 0);

    if (dev->lock || (IORD_ALTERA_AVALON_MAILBOX_STS(dev->base)
 4024c58:	10000226 	beq	r2,zero,4024c64 <altera_avalon_mailbox_send+0x54>
    		          & ALTERA_AVALON_MAILBOX_SIMPLE_STS_FULL_MSK))
    {
    	/* dev is lock or no free space to send */
    	return -1;
 4024c5c:	00bfffc4 	movi	r2,-1
 4024c60:	00003a06 	br	4024d4c <altera_avalon_mailbox_send+0x13c>
    }
    else
    {
        dev->mbox_msg = message;
 4024c64:	e0bffc17 	ldw	r2,-16(fp)
 4024c68:	e0fffd17 	ldw	r3,-12(fp)
 4024c6c:	10c01015 	stw	r3,64(r2)
        dev->lock = 1;
 4024c70:	e0bffc17 	ldw	r2,-16(fp)
 4024c74:	00c00044 	movi	r3,1
 4024c78:	10c01105 	stb	r3,68(r2)
     */
    ALT_SEM_POST (dev->write_lock);



    if ((dev->mailbox_irq == ALT_IRQ_NOT_CONNECTED) || (event==POLL))
 4024c7c:	e0bffc17 	ldw	r2,-16(fp)
 4024c80:	10800b17 	ldw	r2,44(r2)
 4024c84:	10bfffe0 	cmpeqi	r2,r2,-1
 4024c88:	1000031e 	bne	r2,zero,4024c98 <altera_avalon_mailbox_send+0x88>
 4024c8c:	e0bfff17 	ldw	r2,-4(fp)
 4024c90:	10800058 	cmpnei	r2,r2,1
 4024c94:	1000201e 	bne	r2,zero,4024d18 <altera_avalon_mailbox_send+0x108>
    {
        /* Polling mode */
        if (timeout ==0)
 4024c98:	e0bffe17 	ldw	r2,-8(fp)
 4024c9c:	1000061e 	bne	r2,zero,4024cb8 <altera_avalon_mailbox_send+0xa8>
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
 4024ca0:	e13ffc17 	ldw	r4,-16(fp)
 4024ca4:	4024b980 	call	4024b98 <altera_avalon_mailbox_status>
 4024ca8:	e0bffb15 	stw	r2,-20(fp)
            } while (mbox_status);
 4024cac:	e0bffb17 	ldw	r2,-20(fp)
 4024cb0:	103ffb1e 	bne	r2,zero,4024ca0 <__alt_data_end+0xfffe4ca0>
 4024cb4:	00000e06 	br	4024cf0 <altera_avalon_mailbox_send+0xe0>
        } else
        {
            do
            {
                mbox_status = altera_avalon_mailbox_status(dev);
 4024cb8:	e13ffc17 	ldw	r4,-16(fp)
 4024cbc:	4024b980 	call	4024b98 <altera_avalon_mailbox_status>
 4024cc0:	e0bffb15 	stw	r2,-20(fp)
                timeout--;
 4024cc4:	e0bffe17 	ldw	r2,-8(fp)
 4024cc8:	10bfffc4 	addi	r2,r2,-1
 4024ccc:	e0bffe15 	stw	r2,-8(fp)
            } while (mbox_status && (timeout != 0));
 4024cd0:	e0bffb17 	ldw	r2,-20(fp)
 4024cd4:	10000226 	beq	r2,zero,4024ce0 <altera_avalon_mailbox_send+0xd0>
 4024cd8:	e0bffe17 	ldw	r2,-8(fp)
 4024cdc:	103ff61e 	bne	r2,zero,4024cb8 <__alt_data_end+0xfffe4cb8>
            if (timeout == 0)
 4024ce0:	e0bffe17 	ldw	r2,-8(fp)
 4024ce4:	1000021e 	bne	r2,zero,4024cf0 <altera_avalon_mailbox_send+0xe0>
            {    /* Timeout occur or fail sending */
                return -ETIME;
 4024ce8:	00bff084 	movi	r2,-62
 4024cec:	00001706 	br	4024d4c <altera_avalon_mailbox_send+0x13c>
            }
        }
        status = altera_avalon_mailbox_post (dev, message);
 4024cf0:	e17ffd17 	ldw	r5,-12(fp)
 4024cf4:	e13ffc17 	ldw	r4,-16(fp)
 4024cf8:	40245cc0 	call	40245cc <altera_avalon_mailbox_post>
 4024cfc:	e0bff915 	stw	r2,-28(fp)
        /* Clear mailbox message to NULL after message being posted */
        dev->mbox_msg = NULL;
 4024d00:	e0bffc17 	ldw	r2,-16(fp)
 4024d04:	10001015 	stw	zero,64(r2)
        /* Release lock when message posted */
        dev->lock =0;
 4024d08:	e0bffc17 	ldw	r2,-16(fp)
 4024d0c:	10001105 	stb	zero,68(r2)
        return status;
 4024d10:	e0bff917 	ldw	r2,-28(fp)
 4024d14:	00000d06 	br	4024d4c <altera_avalon_mailbox_send+0x13c>
    } else
    {
        /* Enable Sender interrupt */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST) |
 4024d18:	e0bffc17 	ldw	r2,-16(fp)
 4024d1c:	10800a17 	ldw	r2,40(r2)
 4024d20:	10800304 	addi	r2,r2,12
 4024d24:	10800037 	ldwio	r2,0(r2)
 4024d28:	10800094 	ori	r2,r2,2
 4024d2c:	e0bffa15 	stw	r2,-24(fp)
                   (ALTERA_AVALON_MAILBOX_SIMPLE_INTR_SPACE_MSK);
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4024d30:	e0bffc17 	ldw	r2,-16(fp)
 4024d34:	10800a17 	ldw	r2,40(r2)
 4024d38:	10800304 	addi	r2,r2,12
 4024d3c:	1007883a 	mov	r3,r2
 4024d40:	e0bffa17 	ldw	r2,-24(fp)
 4024d44:	18800035 	stwio	r2,0(r3)
    }
  return 0;
 4024d48:	0005883a 	mov	r2,zero
}
 4024d4c:	e037883a 	mov	sp,fp
 4024d50:	dfc00117 	ldw	ra,4(sp)
 4024d54:	df000017 	ldw	fp,0(sp)
 4024d58:	dec00204 	addi	sp,sp,8
 4024d5c:	f800283a 	ret

04024d60 <altera_avalon_mailbox_retrieve_poll>:
 * If a message is available in the mailbox return it otherwise return NULL
 * This function is blocking
 *
 */
int altera_avalon_mailbox_retrieve_poll (altera_avalon_mailbox_dev *dev, alt_u32 *message, alt_u32 timeout)
{
 4024d60:	defff904 	addi	sp,sp,-28
 4024d64:	dfc00615 	stw	ra,24(sp)
 4024d68:	df000515 	stw	fp,20(sp)
 4024d6c:	df000504 	addi	fp,sp,20
 4024d70:	e13ffd15 	stw	r4,-12(fp)
 4024d74:	e17ffe15 	stw	r5,-8(fp)
 4024d78:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 status = 0;
 4024d7c:	e03ffb15 	stw	zero,-20(fp)
    alt_u32 data;

    if (dev != NULL && message != NULL)
 4024d80:	e0bffd17 	ldw	r2,-12(fp)
 4024d84:	10003a26 	beq	r2,zero,4024e70 <altera_avalon_mailbox_retrieve_poll+0x110>
 4024d88:	e0bffe17 	ldw	r2,-8(fp)
 4024d8c:	10003826 	beq	r2,zero,4024e70 <altera_avalon_mailbox_retrieve_poll+0x110>
    {
        /* Mask receiver mailbox interrupt when in polling mode */
        data = IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST);
 4024d90:	e0bffd17 	ldw	r2,-12(fp)
 4024d94:	10800a17 	ldw	r2,40(r2)
 4024d98:	10800304 	addi	r2,r2,12
 4024d9c:	10800037 	ldwio	r2,0(r2)
 4024da0:	e0bffc15 	stw	r2,-16(fp)
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST,
 4024da4:	e0bffd17 	ldw	r2,-12(fp)
 4024da8:	10800a17 	ldw	r2,40(r2)
 4024dac:	10800304 	addi	r2,r2,12
 4024db0:	1009883a 	mov	r4,r2
 4024db4:	e0fffc17 	ldw	r3,-16(fp)
 4024db8:	00bfff84 	movi	r2,-2
 4024dbc:	1884703a 	and	r2,r3,r2
 4024dc0:	20800035 	stwio	r2,0(r4)
            (data & (~ALTERA_AVALON_MAILBOX_SIMPLE_INTR_PEN_MSK)));


        /* If timeout is '0', poll till message availabe in mailbox */
        if (timeout == 0)
 4024dc4:	e0bfff17 	ldw	r2,-4(fp)
 4024dc8:	1000061e 	bne	r2,zero,4024de4 <altera_avalon_mailbox_retrieve_poll+0x84>
        {
            do
            {
                status = altera_avalon_mailbox_status (dev);
 4024dcc:	e13ffd17 	ldw	r4,-12(fp)
 4024dd0:	4024b980 	call	4024b98 <altera_avalon_mailbox_status>
 4024dd4:	e0bffb15 	stw	r2,-20(fp)
            } while (status == 0);
 4024dd8:	e0bffb17 	ldw	r2,-20(fp)
 4024ddc:	103ffb26 	beq	r2,zero,4024dcc <__alt_data_end+0xfffe4dcc>
 4024de0:	00000a06 	br	4024e0c <altera_avalon_mailbox_retrieve_poll+0xac>
        } else
        {
            do
            {
                 status = altera_avalon_mailbox_status (dev);
 4024de4:	e13ffd17 	ldw	r4,-12(fp)
 4024de8:	4024b980 	call	4024b98 <altera_avalon_mailbox_status>
 4024dec:	e0bffb15 	stw	r2,-20(fp)
                 timeout-- ;
 4024df0:	e0bfff17 	ldw	r2,-4(fp)
 4024df4:	10bfffc4 	addi	r2,r2,-1
 4024df8:	e0bfff15 	stw	r2,-4(fp)
            } while ((status == 0) && timeout);
 4024dfc:	e0bffb17 	ldw	r2,-20(fp)
 4024e00:	1000021e 	bne	r2,zero,4024e0c <altera_avalon_mailbox_retrieve_poll+0xac>
 4024e04:	e0bfff17 	ldw	r2,-4(fp)
 4024e08:	103ff61e 	bne	r2,zero,4024de4 <__alt_data_end+0xfffe4de4>
        }

        /* if timeout, status remain 0 */
        if (status)
 4024e0c:	e0bffb17 	ldw	r2,-20(fp)
 4024e10:	10000d26 	beq	r2,zero,4024e48 <altera_avalon_mailbox_retrieve_poll+0xe8>
        {
            message[1] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_PTR_OFST));
 4024e14:	e0bffe17 	ldw	r2,-8(fp)
 4024e18:	10800104 	addi	r2,r2,4
 4024e1c:	e0fffd17 	ldw	r3,-12(fp)
 4024e20:	18c00a17 	ldw	r3,40(r3)
 4024e24:	18c00104 	addi	r3,r3,4
 4024e28:	18c00037 	ldwio	r3,0(r3)
 4024e2c:	10c00015 	stw	r3,0(r2)
            message[0] = (IORD(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_CMD_OFST));
 4024e30:	e0bffd17 	ldw	r2,-12(fp)
 4024e34:	10800a17 	ldw	r2,40(r2)
 4024e38:	10800037 	ldwio	r2,0(r2)
 4024e3c:	1007883a 	mov	r3,r2
 4024e40:	e0bffe17 	ldw	r2,-8(fp)
 4024e44:	10c00015 	stw	r3,0(r2)
        }
        /* Restore original state of interrupt mask */
        IOWR(dev->base, ALTERA_AVALON_MAILBOX_SIMPLE_INTR_OFST, data);
 4024e48:	e0bffd17 	ldw	r2,-12(fp)
 4024e4c:	10800a17 	ldw	r2,40(r2)
 4024e50:	10800304 	addi	r2,r2,12
 4024e54:	1007883a 	mov	r3,r2
 4024e58:	e0bffc17 	ldw	r2,-16(fp)
 4024e5c:	18800035 	stwio	r2,0(r3)

        /* Return success on complete retrieve message
         * otherwise timeout and exit with error
         */
        if (status)
 4024e60:	e0bffb17 	ldw	r2,-20(fp)
 4024e64:	10000226 	beq	r2,zero,4024e70 <altera_avalon_mailbox_retrieve_poll+0x110>
          return 0;
 4024e68:	0005883a 	mov	r2,zero
 4024e6c:	00000606 	br	4024e88 <altera_avalon_mailbox_retrieve_poll+0x128>
      }
      /* Invalid Null dev and message */
      message[1] = 0;
 4024e70:	e0bffe17 	ldw	r2,-8(fp)
 4024e74:	10800104 	addi	r2,r2,4
 4024e78:	10000015 	stw	zero,0(r2)
      message[0] = 0;
 4024e7c:	e0bffe17 	ldw	r2,-8(fp)
 4024e80:	10000015 	stw	zero,0(r2)
      return -EINVAL;
 4024e84:	00bffa84 	movi	r2,-22
}
 4024e88:	e037883a 	mov	sp,fp
 4024e8c:	dfc00117 	ldw	ra,4(sp)
 4024e90:	df000017 	ldw	fp,0(sp)
 4024e94:	dec00204 	addi	sp,sp,8
 4024e98:	f800283a 	ret

04024e9c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 4024e9c:	defff504 	addi	sp,sp,-44
 4024ea0:	df000a15 	stw	fp,40(sp)
 4024ea4:	df000a04 	addi	fp,sp,40
 4024ea8:	e13ffc15 	stw	r4,-16(fp)
 4024eac:	e17ffd15 	stw	r5,-12(fp)
 4024eb0:	e1bffe15 	stw	r6,-8(fp)
 4024eb4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 4024eb8:	e03ff615 	stw	zero,-40(fp)
 4024ebc:	d0a6ef17 	ldw	r2,-25668(gp)
  
  if (alt_ticks_per_second ())
 4024ec0:	10003c26 	beq	r2,zero,4024fb4 <alt_alarm_start+0x118>
  {
    if (alarm)
 4024ec4:	e0bffc17 	ldw	r2,-16(fp)
 4024ec8:	10003826 	beq	r2,zero,4024fac <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 4024ecc:	e0bffc17 	ldw	r2,-16(fp)
 4024ed0:	e0fffe17 	ldw	r3,-8(fp)
 4024ed4:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 4024ed8:	e0bffc17 	ldw	r2,-16(fp)
 4024edc:	e0ffff17 	ldw	r3,-4(fp)
 4024ee0:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4024ee4:	0005303a 	rdctl	r2,status
 4024ee8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4024eec:	e0fff917 	ldw	r3,-28(fp)
 4024ef0:	00bfff84 	movi	r2,-2
 4024ef4:	1884703a 	and	r2,r3,r2
 4024ef8:	1001703a 	wrctl	status,r2
  
  return context;
 4024efc:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 4024f00:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 4024f04:	d0a6f017 	ldw	r2,-25664(gp)
      
      current_nticks = alt_nticks();
 4024f08:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 4024f0c:	e0fffd17 	ldw	r3,-12(fp)
 4024f10:	e0bff617 	ldw	r2,-40(fp)
 4024f14:	1885883a 	add	r2,r3,r2
 4024f18:	10c00044 	addi	r3,r2,1
 4024f1c:	e0bffc17 	ldw	r2,-16(fp)
 4024f20:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 4024f24:	e0bffc17 	ldw	r2,-16(fp)
 4024f28:	10c00217 	ldw	r3,8(r2)
 4024f2c:	e0bff617 	ldw	r2,-40(fp)
 4024f30:	1880042e 	bgeu	r3,r2,4024f44 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 4024f34:	e0bffc17 	ldw	r2,-16(fp)
 4024f38:	00c00044 	movi	r3,1
 4024f3c:	10c00405 	stb	r3,16(r2)
 4024f40:	00000206 	br	4024f4c <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 4024f44:	e0bffc17 	ldw	r2,-16(fp)
 4024f48:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 4024f4c:	e0bffc17 	ldw	r2,-16(fp)
 4024f50:	d0e00e04 	addi	r3,gp,-32712
 4024f54:	e0fffa15 	stw	r3,-24(fp)
 4024f58:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 4024f5c:	e0bffb17 	ldw	r2,-20(fp)
 4024f60:	e0fffa17 	ldw	r3,-24(fp)
 4024f64:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 4024f68:	e0bffa17 	ldw	r2,-24(fp)
 4024f6c:	10c00017 	ldw	r3,0(r2)
 4024f70:	e0bffb17 	ldw	r2,-20(fp)
 4024f74:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 4024f78:	e0bffa17 	ldw	r2,-24(fp)
 4024f7c:	10800017 	ldw	r2,0(r2)
 4024f80:	e0fffb17 	ldw	r3,-20(fp)
 4024f84:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 4024f88:	e0bffa17 	ldw	r2,-24(fp)
 4024f8c:	e0fffb17 	ldw	r3,-20(fp)
 4024f90:	10c00015 	stw	r3,0(r2)
 4024f94:	e0bff817 	ldw	r2,-32(fp)
 4024f98:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4024f9c:	e0bff717 	ldw	r2,-36(fp)
 4024fa0:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 4024fa4:	0005883a 	mov	r2,zero
 4024fa8:	00000306 	br	4024fb8 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 4024fac:	00bffa84 	movi	r2,-22
 4024fb0:	00000106 	br	4024fb8 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 4024fb4:	00bfde84 	movi	r2,-134
  }
}
 4024fb8:	e037883a 	mov	sp,fp
 4024fbc:	df000017 	ldw	fp,0(sp)
 4024fc0:	dec00104 	addi	sp,sp,4
 4024fc4:	f800283a 	ret

04024fc8 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 4024fc8:	defffe04 	addi	sp,sp,-8
 4024fcc:	df000115 	stw	fp,4(sp)
 4024fd0:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 4024fd4:	e03fff15 	stw	zero,-4(fp)
 4024fd8:	00000506 	br	4024ff0 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
 4024fdc:	e0bfff17 	ldw	r2,-4(fp)
 4024fe0:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
 4024fe4:	e0bfff17 	ldw	r2,-4(fp)
 4024fe8:	10800804 	addi	r2,r2,32
 4024fec:	e0bfff15 	stw	r2,-4(fp)
 4024ff0:	e0bfff17 	ldw	r2,-4(fp)
 4024ff4:	10820030 	cmpltui	r2,r2,2048
 4024ff8:	103ff81e 	bne	r2,zero,4024fdc <__alt_data_end+0xfffe4fdc>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 4024ffc:	0001883a 	nop
 4025000:	e037883a 	mov	sp,fp
 4025004:	df000017 	ldw	fp,0(sp)
 4025008:	dec00104 	addi	sp,sp,4
 402500c:	f800283a 	ret

04025010 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4025010:	defffe04 	addi	sp,sp,-8
 4025014:	dfc00115 	stw	ra,4(sp)
 4025018:	df000015 	stw	fp,0(sp)
 402501c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4025020:	d0a00917 	ldw	r2,-32732(gp)
 4025024:	10000326 	beq	r2,zero,4025034 <alt_get_errno+0x24>
 4025028:	d0a00917 	ldw	r2,-32732(gp)
 402502c:	103ee83a 	callr	r2
 4025030:	00000106 	br	4025038 <alt_get_errno+0x28>
 4025034:	d0a6ea04 	addi	r2,gp,-25688
}
 4025038:	e037883a 	mov	sp,fp
 402503c:	dfc00117 	ldw	ra,4(sp)
 4025040:	df000017 	ldw	fp,0(sp)
 4025044:	dec00204 	addi	sp,sp,8
 4025048:	f800283a 	ret

0402504c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 402504c:	defffa04 	addi	sp,sp,-24
 4025050:	dfc00515 	stw	ra,20(sp)
 4025054:	df000415 	stw	fp,16(sp)
 4025058:	df000404 	addi	fp,sp,16
 402505c:	e13ffe15 	stw	r4,-8(fp)
 4025060:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 4025064:	e0bffe17 	ldw	r2,-8(fp)
 4025068:	10000326 	beq	r2,zero,4025078 <alt_dev_llist_insert+0x2c>
 402506c:	e0bffe17 	ldw	r2,-8(fp)
 4025070:	10800217 	ldw	r2,8(r2)
 4025074:	1000061e 	bne	r2,zero,4025090 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 4025078:	40250100 	call	4025010 <alt_get_errno>
 402507c:	1007883a 	mov	r3,r2
 4025080:	00800584 	movi	r2,22
 4025084:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 4025088:	00bffa84 	movi	r2,-22
 402508c:	00001306 	br	40250dc <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 4025090:	e0bffe17 	ldw	r2,-8(fp)
 4025094:	e0ffff17 	ldw	r3,-4(fp)
 4025098:	e0fffc15 	stw	r3,-16(fp)
 402509c:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 40250a0:	e0bffd17 	ldw	r2,-12(fp)
 40250a4:	e0fffc17 	ldw	r3,-16(fp)
 40250a8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 40250ac:	e0bffc17 	ldw	r2,-16(fp)
 40250b0:	10c00017 	ldw	r3,0(r2)
 40250b4:	e0bffd17 	ldw	r2,-12(fp)
 40250b8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 40250bc:	e0bffc17 	ldw	r2,-16(fp)
 40250c0:	10800017 	ldw	r2,0(r2)
 40250c4:	e0fffd17 	ldw	r3,-12(fp)
 40250c8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 40250cc:	e0bffc17 	ldw	r2,-16(fp)
 40250d0:	e0fffd17 	ldw	r3,-12(fp)
 40250d4:	10c00015 	stw	r3,0(r2)

  return 0;  
 40250d8:	0005883a 	mov	r2,zero
}
 40250dc:	e037883a 	mov	sp,fp
 40250e0:	dfc00117 	ldw	ra,4(sp)
 40250e4:	df000017 	ldw	fp,0(sp)
 40250e8:	dec00204 	addi	sp,sp,8
 40250ec:	f800283a 	ret

040250f0 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 40250f0:	defffd04 	addi	sp,sp,-12
 40250f4:	dfc00215 	stw	ra,8(sp)
 40250f8:	df000115 	stw	fp,4(sp)
 40250fc:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 4025100:	008100b4 	movhi	r2,1026
 4025104:	10983604 	addi	r2,r2,24792
 4025108:	e0bfff15 	stw	r2,-4(fp)
 402510c:	00000606 	br	4025128 <_do_ctors+0x38>
        (*ctor) (); 
 4025110:	e0bfff17 	ldw	r2,-4(fp)
 4025114:	10800017 	ldw	r2,0(r2)
 4025118:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 402511c:	e0bfff17 	ldw	r2,-4(fp)
 4025120:	10bfff04 	addi	r2,r2,-4
 4025124:	e0bfff15 	stw	r2,-4(fp)
 4025128:	e0ffff17 	ldw	r3,-4(fp)
 402512c:	008100b4 	movhi	r2,1026
 4025130:	10983704 	addi	r2,r2,24796
 4025134:	18bff62e 	bgeu	r3,r2,4025110 <__alt_data_end+0xfffe5110>
        (*ctor) (); 
}
 4025138:	0001883a 	nop
 402513c:	e037883a 	mov	sp,fp
 4025140:	dfc00117 	ldw	ra,4(sp)
 4025144:	df000017 	ldw	fp,0(sp)
 4025148:	dec00204 	addi	sp,sp,8
 402514c:	f800283a 	ret

04025150 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 4025150:	defffd04 	addi	sp,sp,-12
 4025154:	dfc00215 	stw	ra,8(sp)
 4025158:	df000115 	stw	fp,4(sp)
 402515c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 4025160:	008100b4 	movhi	r2,1026
 4025164:	10983604 	addi	r2,r2,24792
 4025168:	e0bfff15 	stw	r2,-4(fp)
 402516c:	00000606 	br	4025188 <_do_dtors+0x38>
        (*dtor) (); 
 4025170:	e0bfff17 	ldw	r2,-4(fp)
 4025174:	10800017 	ldw	r2,0(r2)
 4025178:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 402517c:	e0bfff17 	ldw	r2,-4(fp)
 4025180:	10bfff04 	addi	r2,r2,-4
 4025184:	e0bfff15 	stw	r2,-4(fp)
 4025188:	e0ffff17 	ldw	r3,-4(fp)
 402518c:	008100b4 	movhi	r2,1026
 4025190:	10983704 	addi	r2,r2,24796
 4025194:	18bff62e 	bgeu	r3,r2,4025170 <__alt_data_end+0xfffe5170>
        (*dtor) (); 
}
 4025198:	0001883a 	nop
 402519c:	e037883a 	mov	sp,fp
 40251a0:	dfc00117 	ldw	ra,4(sp)
 40251a4:	df000017 	ldw	fp,0(sp)
 40251a8:	dec00204 	addi	sp,sp,8
 40251ac:	f800283a 	ret

040251b0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 40251b0:	defffa04 	addi	sp,sp,-24
 40251b4:	dfc00515 	stw	ra,20(sp)
 40251b8:	df000415 	stw	fp,16(sp)
 40251bc:	df000404 	addi	fp,sp,16
 40251c0:	e13ffe15 	stw	r4,-8(fp)
 40251c4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 40251c8:	e0bfff17 	ldw	r2,-4(fp)
 40251cc:	10800017 	ldw	r2,0(r2)
 40251d0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 40251d4:	e13ffe17 	ldw	r4,-8(fp)
 40251d8:	40203980 	call	4020398 <strlen>
 40251dc:	10800044 	addi	r2,r2,1
 40251e0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 40251e4:	00000d06 	br	402521c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 40251e8:	e0bffc17 	ldw	r2,-16(fp)
 40251ec:	10800217 	ldw	r2,8(r2)
 40251f0:	e0fffd17 	ldw	r3,-12(fp)
 40251f4:	180d883a 	mov	r6,r3
 40251f8:	e17ffe17 	ldw	r5,-8(fp)
 40251fc:	1009883a 	mov	r4,r2
 4025200:	4025d940 	call	4025d94 <memcmp>
 4025204:	1000021e 	bne	r2,zero,4025210 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 4025208:	e0bffc17 	ldw	r2,-16(fp)
 402520c:	00000706 	br	402522c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 4025210:	e0bffc17 	ldw	r2,-16(fp)
 4025214:	10800017 	ldw	r2,0(r2)
 4025218:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 402521c:	e0fffc17 	ldw	r3,-16(fp)
 4025220:	e0bfff17 	ldw	r2,-4(fp)
 4025224:	18bff01e 	bne	r3,r2,40251e8 <__alt_data_end+0xfffe51e8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 4025228:	0005883a 	mov	r2,zero
}
 402522c:	e037883a 	mov	sp,fp
 4025230:	dfc00117 	ldw	ra,4(sp)
 4025234:	df000017 	ldw	fp,0(sp)
 4025238:	dec00204 	addi	sp,sp,8
 402523c:	f800283a 	ret

04025240 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 4025240:	defffe04 	addi	sp,sp,-8
 4025244:	dfc00115 	stw	ra,4(sp)
 4025248:	df000015 	stw	fp,0(sp)
 402524c:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 4025250:	01440004 	movi	r5,4096
 4025254:	0009883a 	mov	r4,zero
 4025258:	4025c1c0 	call	4025c1c <alt_icache_flush>
#endif
}
 402525c:	0001883a 	nop
 4025260:	e037883a 	mov	sp,fp
 4025264:	dfc00117 	ldw	ra,4(sp)
 4025268:	df000017 	ldw	fp,0(sp)
 402526c:	dec00204 	addi	sp,sp,8
 4025270:	f800283a 	ret

04025274 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4025274:	defff904 	addi	sp,sp,-28
 4025278:	dfc00615 	stw	ra,24(sp)
 402527c:	df000515 	stw	fp,20(sp)
 4025280:	df000504 	addi	fp,sp,20
 4025284:	e13ffc15 	stw	r4,-16(fp)
 4025288:	e17ffd15 	stw	r5,-12(fp)
 402528c:	e1bffe15 	stw	r6,-8(fp)
 4025290:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 4025294:	e0800217 	ldw	r2,8(fp)
 4025298:	d8800015 	stw	r2,0(sp)
 402529c:	e1ffff17 	ldw	r7,-4(fp)
 40252a0:	e1bffe17 	ldw	r6,-8(fp)
 40252a4:	e17ffd17 	ldw	r5,-12(fp)
 40252a8:	e13ffc17 	ldw	r4,-16(fp)
 40252ac:	40254240 	call	4025424 <alt_iic_isr_register>
}  
 40252b0:	e037883a 	mov	sp,fp
 40252b4:	dfc00117 	ldw	ra,4(sp)
 40252b8:	df000017 	ldw	fp,0(sp)
 40252bc:	dec00204 	addi	sp,sp,8
 40252c0:	f800283a 	ret

040252c4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 40252c4:	defff904 	addi	sp,sp,-28
 40252c8:	df000615 	stw	fp,24(sp)
 40252cc:	df000604 	addi	fp,sp,24
 40252d0:	e13ffe15 	stw	r4,-8(fp)
 40252d4:	e17fff15 	stw	r5,-4(fp)
 40252d8:	e0bfff17 	ldw	r2,-4(fp)
 40252dc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40252e0:	0005303a 	rdctl	r2,status
 40252e4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40252e8:	e0fffb17 	ldw	r3,-20(fp)
 40252ec:	00bfff84 	movi	r2,-2
 40252f0:	1884703a 	and	r2,r3,r2
 40252f4:	1001703a 	wrctl	status,r2
  
  return context;
 40252f8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 40252fc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 4025300:	00c00044 	movi	r3,1
 4025304:	e0bffa17 	ldw	r2,-24(fp)
 4025308:	1884983a 	sll	r2,r3,r2
 402530c:	1007883a 	mov	r3,r2
 4025310:	d0a6ee17 	ldw	r2,-25672(gp)
 4025314:	1884b03a 	or	r2,r3,r2
 4025318:	d0a6ee15 	stw	r2,-25672(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 402531c:	d0a6ee17 	ldw	r2,-25672(gp)
 4025320:	100170fa 	wrctl	ienable,r2
 4025324:	e0bffc17 	ldw	r2,-16(fp)
 4025328:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 402532c:	e0bffd17 	ldw	r2,-12(fp)
 4025330:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 4025334:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 4025338:	0001883a 	nop
}
 402533c:	e037883a 	mov	sp,fp
 4025340:	df000017 	ldw	fp,0(sp)
 4025344:	dec00104 	addi	sp,sp,4
 4025348:	f800283a 	ret

0402534c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 402534c:	defff904 	addi	sp,sp,-28
 4025350:	df000615 	stw	fp,24(sp)
 4025354:	df000604 	addi	fp,sp,24
 4025358:	e13ffe15 	stw	r4,-8(fp)
 402535c:	e17fff15 	stw	r5,-4(fp)
 4025360:	e0bfff17 	ldw	r2,-4(fp)
 4025364:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4025368:	0005303a 	rdctl	r2,status
 402536c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4025370:	e0fffb17 	ldw	r3,-20(fp)
 4025374:	00bfff84 	movi	r2,-2
 4025378:	1884703a 	and	r2,r3,r2
 402537c:	1001703a 	wrctl	status,r2
  
  return context;
 4025380:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 4025384:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 4025388:	00c00044 	movi	r3,1
 402538c:	e0bffa17 	ldw	r2,-24(fp)
 4025390:	1884983a 	sll	r2,r3,r2
 4025394:	0084303a 	nor	r2,zero,r2
 4025398:	1007883a 	mov	r3,r2
 402539c:	d0a6ee17 	ldw	r2,-25672(gp)
 40253a0:	1884703a 	and	r2,r3,r2
 40253a4:	d0a6ee15 	stw	r2,-25672(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 40253a8:	d0a6ee17 	ldw	r2,-25672(gp)
 40253ac:	100170fa 	wrctl	ienable,r2
 40253b0:	e0bffc17 	ldw	r2,-16(fp)
 40253b4:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40253b8:	e0bffd17 	ldw	r2,-12(fp)
 40253bc:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 40253c0:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 40253c4:	0001883a 	nop
}
 40253c8:	e037883a 	mov	sp,fp
 40253cc:	df000017 	ldw	fp,0(sp)
 40253d0:	dec00104 	addi	sp,sp,4
 40253d4:	f800283a 	ret

040253d8 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 40253d8:	defffc04 	addi	sp,sp,-16
 40253dc:	df000315 	stw	fp,12(sp)
 40253e0:	df000304 	addi	fp,sp,12
 40253e4:	e13ffe15 	stw	r4,-8(fp)
 40253e8:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 40253ec:	000530fa 	rdctl	r2,ienable
 40253f0:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 40253f4:	00c00044 	movi	r3,1
 40253f8:	e0bfff17 	ldw	r2,-4(fp)
 40253fc:	1884983a 	sll	r2,r3,r2
 4025400:	1007883a 	mov	r3,r2
 4025404:	e0bffd17 	ldw	r2,-12(fp)
 4025408:	1884703a 	and	r2,r3,r2
 402540c:	1004c03a 	cmpne	r2,r2,zero
 4025410:	10803fcc 	andi	r2,r2,255
}
 4025414:	e037883a 	mov	sp,fp
 4025418:	df000017 	ldw	fp,0(sp)
 402541c:	dec00104 	addi	sp,sp,4
 4025420:	f800283a 	ret

04025424 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 4025424:	defff504 	addi	sp,sp,-44
 4025428:	dfc00a15 	stw	ra,40(sp)
 402542c:	df000915 	stw	fp,36(sp)
 4025430:	df000904 	addi	fp,sp,36
 4025434:	e13ffc15 	stw	r4,-16(fp)
 4025438:	e17ffd15 	stw	r5,-12(fp)
 402543c:	e1bffe15 	stw	r6,-8(fp)
 4025440:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 4025444:	00bffa84 	movi	r2,-22
 4025448:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 402544c:	e0bffd17 	ldw	r2,-12(fp)
 4025450:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 4025454:	e0bff817 	ldw	r2,-32(fp)
 4025458:	10800808 	cmpgei	r2,r2,32
 402545c:	1000271e 	bne	r2,zero,40254fc <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 4025460:	0005303a 	rdctl	r2,status
 4025464:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 4025468:	e0fffb17 	ldw	r3,-20(fp)
 402546c:	00bfff84 	movi	r2,-2
 4025470:	1884703a 	and	r2,r3,r2
 4025474:	1001703a 	wrctl	status,r2
  
  return context;
 4025478:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 402547c:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 4025480:	008100f4 	movhi	r2,1027
 4025484:	10a62604 	addi	r2,r2,-26472
 4025488:	e0fff817 	ldw	r3,-32(fp)
 402548c:	180690fa 	slli	r3,r3,3
 4025490:	10c5883a 	add	r2,r2,r3
 4025494:	e0fffe17 	ldw	r3,-8(fp)
 4025498:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 402549c:	008100f4 	movhi	r2,1027
 40254a0:	10a62604 	addi	r2,r2,-26472
 40254a4:	e0fff817 	ldw	r3,-32(fp)
 40254a8:	180690fa 	slli	r3,r3,3
 40254ac:	10c5883a 	add	r2,r2,r3
 40254b0:	10800104 	addi	r2,r2,4
 40254b4:	e0ffff17 	ldw	r3,-4(fp)
 40254b8:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 40254bc:	e0bffe17 	ldw	r2,-8(fp)
 40254c0:	10000526 	beq	r2,zero,40254d8 <alt_iic_isr_register+0xb4>
 40254c4:	e0bff817 	ldw	r2,-32(fp)
 40254c8:	100b883a 	mov	r5,r2
 40254cc:	e13ffc17 	ldw	r4,-16(fp)
 40254d0:	40252c40 	call	40252c4 <alt_ic_irq_enable>
 40254d4:	00000406 	br	40254e8 <alt_iic_isr_register+0xc4>
 40254d8:	e0bff817 	ldw	r2,-32(fp)
 40254dc:	100b883a 	mov	r5,r2
 40254e0:	e13ffc17 	ldw	r4,-16(fp)
 40254e4:	402534c0 	call	402534c <alt_ic_irq_disable>
 40254e8:	e0bff715 	stw	r2,-36(fp)
 40254ec:	e0bffa17 	ldw	r2,-24(fp)
 40254f0:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 40254f4:	e0bff917 	ldw	r2,-28(fp)
 40254f8:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 40254fc:	e0bff717 	ldw	r2,-36(fp)
}
 4025500:	e037883a 	mov	sp,fp
 4025504:	dfc00117 	ldw	ra,4(sp)
 4025508:	df000017 	ldw	fp,0(sp)
 402550c:	dec00204 	addi	sp,sp,8
 4025510:	f800283a 	ret

04025514 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 4025514:	defff904 	addi	sp,sp,-28
 4025518:	dfc00615 	stw	ra,24(sp)
 402551c:	df000515 	stw	fp,20(sp)
 4025520:	df000504 	addi	fp,sp,20
 4025524:	e13ffc15 	stw	r4,-16(fp)
 4025528:	e17ffd15 	stw	r5,-12(fp)
 402552c:	e1bffe15 	stw	r6,-8(fp)
 4025530:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 4025534:	e1bfff17 	ldw	r6,-4(fp)
 4025538:	e17ffe17 	ldw	r5,-8(fp)
 402553c:	e13ffd17 	ldw	r4,-12(fp)
 4025540:	40257540 	call	4025754 <open>
 4025544:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 4025548:	e0bffb17 	ldw	r2,-20(fp)
 402554c:	10001c16 	blt	r2,zero,40255c0 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
 4025550:	008100b4 	movhi	r2,1026
 4025554:	109a7804 	addi	r2,r2,27104
 4025558:	e0fffb17 	ldw	r3,-20(fp)
 402555c:	18c00324 	muli	r3,r3,12
 4025560:	10c5883a 	add	r2,r2,r3
 4025564:	10c00017 	ldw	r3,0(r2)
 4025568:	e0bffc17 	ldw	r2,-16(fp)
 402556c:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 4025570:	008100b4 	movhi	r2,1026
 4025574:	109a7804 	addi	r2,r2,27104
 4025578:	e0fffb17 	ldw	r3,-20(fp)
 402557c:	18c00324 	muli	r3,r3,12
 4025580:	10c5883a 	add	r2,r2,r3
 4025584:	10800104 	addi	r2,r2,4
 4025588:	10c00017 	ldw	r3,0(r2)
 402558c:	e0bffc17 	ldw	r2,-16(fp)
 4025590:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 4025594:	008100b4 	movhi	r2,1026
 4025598:	109a7804 	addi	r2,r2,27104
 402559c:	e0fffb17 	ldw	r3,-20(fp)
 40255a0:	18c00324 	muli	r3,r3,12
 40255a4:	10c5883a 	add	r2,r2,r3
 40255a8:	10800204 	addi	r2,r2,8
 40255ac:	10c00017 	ldw	r3,0(r2)
 40255b0:	e0bffc17 	ldw	r2,-16(fp)
 40255b4:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 40255b8:	e13ffb17 	ldw	r4,-20(fp)
 40255bc:	40237880 	call	4023788 <alt_release_fd>
  }
} 
 40255c0:	0001883a 	nop
 40255c4:	e037883a 	mov	sp,fp
 40255c8:	dfc00117 	ldw	ra,4(sp)
 40255cc:	df000017 	ldw	fp,0(sp)
 40255d0:	dec00204 	addi	sp,sp,8
 40255d4:	f800283a 	ret

040255d8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 40255d8:	defffb04 	addi	sp,sp,-20
 40255dc:	dfc00415 	stw	ra,16(sp)
 40255e0:	df000315 	stw	fp,12(sp)
 40255e4:	df000304 	addi	fp,sp,12
 40255e8:	e13ffd15 	stw	r4,-12(fp)
 40255ec:	e17ffe15 	stw	r5,-8(fp)
 40255f0:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 40255f4:	01c07fc4 	movi	r7,511
 40255f8:	01800044 	movi	r6,1
 40255fc:	e17ffd17 	ldw	r5,-12(fp)
 4025600:	010100b4 	movhi	r4,1026
 4025604:	211a7b04 	addi	r4,r4,27116
 4025608:	40255140 	call	4025514 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 402560c:	01c07fc4 	movi	r7,511
 4025610:	000d883a 	mov	r6,zero
 4025614:	e17ffe17 	ldw	r5,-8(fp)
 4025618:	010100b4 	movhi	r4,1026
 402561c:	211a7804 	addi	r4,r4,27104
 4025620:	40255140 	call	4025514 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 4025624:	01c07fc4 	movi	r7,511
 4025628:	01800044 	movi	r6,1
 402562c:	e17fff17 	ldw	r5,-4(fp)
 4025630:	010100b4 	movhi	r4,1026
 4025634:	211a7e04 	addi	r4,r4,27128
 4025638:	40255140 	call	4025514 <alt_open_fd>
}  
 402563c:	0001883a 	nop
 4025640:	e037883a 	mov	sp,fp
 4025644:	dfc00117 	ldw	ra,4(sp)
 4025648:	df000017 	ldw	fp,0(sp)
 402564c:	dec00204 	addi	sp,sp,8
 4025650:	f800283a 	ret

04025654 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 4025654:	defffe04 	addi	sp,sp,-8
 4025658:	dfc00115 	stw	ra,4(sp)
 402565c:	df000015 	stw	fp,0(sp)
 4025660:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 4025664:	d0a00917 	ldw	r2,-32732(gp)
 4025668:	10000326 	beq	r2,zero,4025678 <alt_get_errno+0x24>
 402566c:	d0a00917 	ldw	r2,-32732(gp)
 4025670:	103ee83a 	callr	r2
 4025674:	00000106 	br	402567c <alt_get_errno+0x28>
 4025678:	d0a6ea04 	addi	r2,gp,-25688
}
 402567c:	e037883a 	mov	sp,fp
 4025680:	dfc00117 	ldw	ra,4(sp)
 4025684:	df000017 	ldw	fp,0(sp)
 4025688:	dec00204 	addi	sp,sp,8
 402568c:	f800283a 	ret

04025690 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 4025690:	defffd04 	addi	sp,sp,-12
 4025694:	df000215 	stw	fp,8(sp)
 4025698:	df000204 	addi	fp,sp,8
 402569c:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 40256a0:	e0bfff17 	ldw	r2,-4(fp)
 40256a4:	10800217 	ldw	r2,8(r2)
 40256a8:	10d00034 	orhi	r3,r2,16384
 40256ac:	e0bfff17 	ldw	r2,-4(fp)
 40256b0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 40256b4:	e03ffe15 	stw	zero,-8(fp)
 40256b8:	00001d06 	br	4025730 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40256bc:	008100b4 	movhi	r2,1026
 40256c0:	109a7804 	addi	r2,r2,27104
 40256c4:	e0fffe17 	ldw	r3,-8(fp)
 40256c8:	18c00324 	muli	r3,r3,12
 40256cc:	10c5883a 	add	r2,r2,r3
 40256d0:	10c00017 	ldw	r3,0(r2)
 40256d4:	e0bfff17 	ldw	r2,-4(fp)
 40256d8:	10800017 	ldw	r2,0(r2)
 40256dc:	1880111e 	bne	r3,r2,4025724 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 40256e0:	008100b4 	movhi	r2,1026
 40256e4:	109a7804 	addi	r2,r2,27104
 40256e8:	e0fffe17 	ldw	r3,-8(fp)
 40256ec:	18c00324 	muli	r3,r3,12
 40256f0:	10c5883a 	add	r2,r2,r3
 40256f4:	10800204 	addi	r2,r2,8
 40256f8:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 40256fc:	1000090e 	bge	r2,zero,4025724 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 4025700:	e0bffe17 	ldw	r2,-8(fp)
 4025704:	10c00324 	muli	r3,r2,12
 4025708:	008100b4 	movhi	r2,1026
 402570c:	109a7804 	addi	r2,r2,27104
 4025710:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 4025714:	e0bfff17 	ldw	r2,-4(fp)
 4025718:	18800226 	beq	r3,r2,4025724 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 402571c:	00bffcc4 	movi	r2,-13
 4025720:	00000806 	br	4025744 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 4025724:	e0bffe17 	ldw	r2,-8(fp)
 4025728:	10800044 	addi	r2,r2,1
 402572c:	e0bffe15 	stw	r2,-8(fp)
 4025730:	d0a00817 	ldw	r2,-32736(gp)
 4025734:	1007883a 	mov	r3,r2
 4025738:	e0bffe17 	ldw	r2,-8(fp)
 402573c:	18bfdf2e 	bgeu	r3,r2,40256bc <__alt_data_end+0xfffe56bc>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 4025740:	0005883a 	mov	r2,zero
}
 4025744:	e037883a 	mov	sp,fp
 4025748:	df000017 	ldw	fp,0(sp)
 402574c:	dec00104 	addi	sp,sp,4
 4025750:	f800283a 	ret

04025754 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 4025754:	defff604 	addi	sp,sp,-40
 4025758:	dfc00915 	stw	ra,36(sp)
 402575c:	df000815 	stw	fp,32(sp)
 4025760:	df000804 	addi	fp,sp,32
 4025764:	e13ffd15 	stw	r4,-12(fp)
 4025768:	e17ffe15 	stw	r5,-8(fp)
 402576c:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 4025770:	00bfffc4 	movi	r2,-1
 4025774:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 4025778:	00bffb44 	movi	r2,-19
 402577c:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 4025780:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 4025784:	d1600604 	addi	r5,gp,-32744
 4025788:	e13ffd17 	ldw	r4,-12(fp)
 402578c:	40251b00 	call	40251b0 <alt_find_dev>
 4025790:	e0bff815 	stw	r2,-32(fp)
 4025794:	e0bff817 	ldw	r2,-32(fp)
 4025798:	1000051e 	bne	r2,zero,40257b0 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 402579c:	e13ffd17 	ldw	r4,-12(fp)
 40257a0:	4025a700 	call	4025a70 <alt_find_file>
 40257a4:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 40257a8:	00800044 	movi	r2,1
 40257ac:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 40257b0:	e0bff817 	ldw	r2,-32(fp)
 40257b4:	10002926 	beq	r2,zero,402585c <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
 40257b8:	e13ff817 	ldw	r4,-32(fp)
 40257bc:	4025b780 	call	4025b78 <alt_get_fd>
 40257c0:	e0bff915 	stw	r2,-28(fp)
 40257c4:	e0bff917 	ldw	r2,-28(fp)
 40257c8:	1000030e 	bge	r2,zero,40257d8 <open+0x84>
    {
      status = index;
 40257cc:	e0bff917 	ldw	r2,-28(fp)
 40257d0:	e0bffa15 	stw	r2,-24(fp)
 40257d4:	00002306 	br	4025864 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
 40257d8:	e0bff917 	ldw	r2,-28(fp)
 40257dc:	10c00324 	muli	r3,r2,12
 40257e0:	008100b4 	movhi	r2,1026
 40257e4:	109a7804 	addi	r2,r2,27104
 40257e8:	1885883a 	add	r2,r3,r2
 40257ec:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 40257f0:	e0fffe17 	ldw	r3,-8(fp)
 40257f4:	00900034 	movhi	r2,16384
 40257f8:	10bfffc4 	addi	r2,r2,-1
 40257fc:	1886703a 	and	r3,r3,r2
 4025800:	e0bffc17 	ldw	r2,-16(fp)
 4025804:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 4025808:	e0bffb17 	ldw	r2,-20(fp)
 402580c:	1000051e 	bne	r2,zero,4025824 <open+0xd0>
 4025810:	e13ffc17 	ldw	r4,-16(fp)
 4025814:	40256900 	call	4025690 <alt_file_locked>
 4025818:	e0bffa15 	stw	r2,-24(fp)
 402581c:	e0bffa17 	ldw	r2,-24(fp)
 4025820:	10001016 	blt	r2,zero,4025864 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 4025824:	e0bff817 	ldw	r2,-32(fp)
 4025828:	10800317 	ldw	r2,12(r2)
 402582c:	10000826 	beq	r2,zero,4025850 <open+0xfc>
 4025830:	e0bff817 	ldw	r2,-32(fp)
 4025834:	10800317 	ldw	r2,12(r2)
 4025838:	e1ffff17 	ldw	r7,-4(fp)
 402583c:	e1bffe17 	ldw	r6,-8(fp)
 4025840:	e17ffd17 	ldw	r5,-12(fp)
 4025844:	e13ffc17 	ldw	r4,-16(fp)
 4025848:	103ee83a 	callr	r2
 402584c:	00000106 	br	4025854 <open+0x100>
 4025850:	0005883a 	mov	r2,zero
 4025854:	e0bffa15 	stw	r2,-24(fp)
 4025858:	00000206 	br	4025864 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
 402585c:	00bffb44 	movi	r2,-19
 4025860:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 4025864:	e0bffa17 	ldw	r2,-24(fp)
 4025868:	1000090e 	bge	r2,zero,4025890 <open+0x13c>
  {
    alt_release_fd (index);  
 402586c:	e13ff917 	ldw	r4,-28(fp)
 4025870:	40237880 	call	4023788 <alt_release_fd>
    ALT_ERRNO = -status;
 4025874:	40256540 	call	4025654 <alt_get_errno>
 4025878:	1007883a 	mov	r3,r2
 402587c:	e0bffa17 	ldw	r2,-24(fp)
 4025880:	0085c83a 	sub	r2,zero,r2
 4025884:	18800015 	stw	r2,0(r3)
    return -1;
 4025888:	00bfffc4 	movi	r2,-1
 402588c:	00000106 	br	4025894 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
 4025890:	e0bff917 	ldw	r2,-28(fp)
}
 4025894:	e037883a 	mov	sp,fp
 4025898:	dfc00117 	ldw	ra,4(sp)
 402589c:	df000017 	ldw	fp,0(sp)
 40258a0:	dec00204 	addi	sp,sp,8
 40258a4:	f800283a 	ret

040258a8 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 40258a8:	defffa04 	addi	sp,sp,-24
 40258ac:	df000515 	stw	fp,20(sp)
 40258b0:	df000504 	addi	fp,sp,20
 40258b4:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 40258b8:	0005303a 	rdctl	r2,status
 40258bc:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 40258c0:	e0fffc17 	ldw	r3,-16(fp)
 40258c4:	00bfff84 	movi	r2,-2
 40258c8:	1884703a 	and	r2,r3,r2
 40258cc:	1001703a 	wrctl	status,r2
  
  return context;
 40258d0:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 40258d4:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 40258d8:	e0bfff17 	ldw	r2,-4(fp)
 40258dc:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 40258e0:	e0bffd17 	ldw	r2,-12(fp)
 40258e4:	10800017 	ldw	r2,0(r2)
 40258e8:	e0fffd17 	ldw	r3,-12(fp)
 40258ec:	18c00117 	ldw	r3,4(r3)
 40258f0:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 40258f4:	e0bffd17 	ldw	r2,-12(fp)
 40258f8:	10800117 	ldw	r2,4(r2)
 40258fc:	e0fffd17 	ldw	r3,-12(fp)
 4025900:	18c00017 	ldw	r3,0(r3)
 4025904:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 4025908:	e0bffd17 	ldw	r2,-12(fp)
 402590c:	e0fffd17 	ldw	r3,-12(fp)
 4025910:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 4025914:	e0bffd17 	ldw	r2,-12(fp)
 4025918:	e0fffd17 	ldw	r3,-12(fp)
 402591c:	10c00015 	stw	r3,0(r2)
 4025920:	e0bffb17 	ldw	r2,-20(fp)
 4025924:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 4025928:	e0bffe17 	ldw	r2,-8(fp)
 402592c:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 4025930:	0001883a 	nop
 4025934:	e037883a 	mov	sp,fp
 4025938:	df000017 	ldw	fp,0(sp)
 402593c:	dec00104 	addi	sp,sp,4
 4025940:	f800283a 	ret

04025944 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 4025944:	defffb04 	addi	sp,sp,-20
 4025948:	dfc00415 	stw	ra,16(sp)
 402594c:	df000315 	stw	fp,12(sp)
 4025950:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 4025954:	d0a00e17 	ldw	r2,-32712(gp)
 4025958:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 402595c:	d0a6f017 	ldw	r2,-25664(gp)
 4025960:	10800044 	addi	r2,r2,1
 4025964:	d0a6f015 	stw	r2,-25664(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4025968:	00002e06 	br	4025a24 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 402596c:	e0bffd17 	ldw	r2,-12(fp)
 4025970:	10800017 	ldw	r2,0(r2)
 4025974:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 4025978:	e0bffd17 	ldw	r2,-12(fp)
 402597c:	10800403 	ldbu	r2,16(r2)
 4025980:	10803fcc 	andi	r2,r2,255
 4025984:	10000426 	beq	r2,zero,4025998 <alt_tick+0x54>
 4025988:	d0a6f017 	ldw	r2,-25664(gp)
 402598c:	1000021e 	bne	r2,zero,4025998 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 4025990:	e0bffd17 	ldw	r2,-12(fp)
 4025994:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 4025998:	e0bffd17 	ldw	r2,-12(fp)
 402599c:	10800217 	ldw	r2,8(r2)
 40259a0:	d0e6f017 	ldw	r3,-25664(gp)
 40259a4:	18801d36 	bltu	r3,r2,4025a1c <alt_tick+0xd8>
 40259a8:	e0bffd17 	ldw	r2,-12(fp)
 40259ac:	10800403 	ldbu	r2,16(r2)
 40259b0:	10803fcc 	andi	r2,r2,255
 40259b4:	1000191e 	bne	r2,zero,4025a1c <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 40259b8:	e0bffd17 	ldw	r2,-12(fp)
 40259bc:	10800317 	ldw	r2,12(r2)
 40259c0:	e0fffd17 	ldw	r3,-12(fp)
 40259c4:	18c00517 	ldw	r3,20(r3)
 40259c8:	1809883a 	mov	r4,r3
 40259cc:	103ee83a 	callr	r2
 40259d0:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 40259d4:	e0bfff17 	ldw	r2,-4(fp)
 40259d8:	1000031e 	bne	r2,zero,40259e8 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 40259dc:	e13ffd17 	ldw	r4,-12(fp)
 40259e0:	40258a80 	call	40258a8 <alt_alarm_stop>
 40259e4:	00000d06 	br	4025a1c <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 40259e8:	e0bffd17 	ldw	r2,-12(fp)
 40259ec:	10c00217 	ldw	r3,8(r2)
 40259f0:	e0bfff17 	ldw	r2,-4(fp)
 40259f4:	1887883a 	add	r3,r3,r2
 40259f8:	e0bffd17 	ldw	r2,-12(fp)
 40259fc:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 4025a00:	e0bffd17 	ldw	r2,-12(fp)
 4025a04:	10c00217 	ldw	r3,8(r2)
 4025a08:	d0a6f017 	ldw	r2,-25664(gp)
 4025a0c:	1880032e 	bgeu	r3,r2,4025a1c <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 4025a10:	e0bffd17 	ldw	r2,-12(fp)
 4025a14:	00c00044 	movi	r3,1
 4025a18:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 4025a1c:	e0bffe17 	ldw	r2,-8(fp)
 4025a20:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 4025a24:	e0fffd17 	ldw	r3,-12(fp)
 4025a28:	d0a00e04 	addi	r2,gp,-32712
 4025a2c:	18bfcf1e 	bne	r3,r2,402596c <__alt_data_end+0xfffe596c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 4025a30:	0001883a 	nop
}
 4025a34:	0001883a 	nop
 4025a38:	e037883a 	mov	sp,fp
 4025a3c:	dfc00117 	ldw	ra,4(sp)
 4025a40:	df000017 	ldw	fp,0(sp)
 4025a44:	dec00204 	addi	sp,sp,8
 4025a48:	f800283a 	ret

04025a4c <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 4025a4c:	deffff04 	addi	sp,sp,-4
 4025a50:	df000015 	stw	fp,0(sp)
 4025a54:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 4025a58:	000170fa 	wrctl	ienable,zero
}
 4025a5c:	0001883a 	nop
 4025a60:	e037883a 	mov	sp,fp
 4025a64:	df000017 	ldw	fp,0(sp)
 4025a68:	dec00104 	addi	sp,sp,4
 4025a6c:	f800283a 	ret

04025a70 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 4025a70:	defffb04 	addi	sp,sp,-20
 4025a74:	dfc00415 	stw	ra,16(sp)
 4025a78:	df000315 	stw	fp,12(sp)
 4025a7c:	df000304 	addi	fp,sp,12
 4025a80:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 4025a84:	d0a00417 	ldw	r2,-32752(gp)
 4025a88:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4025a8c:	00003106 	br	4025b54 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 4025a90:	e0bffd17 	ldw	r2,-12(fp)
 4025a94:	10800217 	ldw	r2,8(r2)
 4025a98:	1009883a 	mov	r4,r2
 4025a9c:	40203980 	call	4020398 <strlen>
 4025aa0:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 4025aa4:	e0bffd17 	ldw	r2,-12(fp)
 4025aa8:	10c00217 	ldw	r3,8(r2)
 4025aac:	e0bffe17 	ldw	r2,-8(fp)
 4025ab0:	10bfffc4 	addi	r2,r2,-1
 4025ab4:	1885883a 	add	r2,r3,r2
 4025ab8:	10800003 	ldbu	r2,0(r2)
 4025abc:	10803fcc 	andi	r2,r2,255
 4025ac0:	1080201c 	xori	r2,r2,128
 4025ac4:	10bfe004 	addi	r2,r2,-128
 4025ac8:	10800bd8 	cmpnei	r2,r2,47
 4025acc:	1000031e 	bne	r2,zero,4025adc <alt_find_file+0x6c>
    {
      len -= 1;
 4025ad0:	e0bffe17 	ldw	r2,-8(fp)
 4025ad4:	10bfffc4 	addi	r2,r2,-1
 4025ad8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4025adc:	e0bffe17 	ldw	r2,-8(fp)
 4025ae0:	e0ffff17 	ldw	r3,-4(fp)
 4025ae4:	1885883a 	add	r2,r3,r2
 4025ae8:	10800003 	ldbu	r2,0(r2)
 4025aec:	10803fcc 	andi	r2,r2,255
 4025af0:	1080201c 	xori	r2,r2,128
 4025af4:	10bfe004 	addi	r2,r2,-128
 4025af8:	10800be0 	cmpeqi	r2,r2,47
 4025afc:	1000081e 	bne	r2,zero,4025b20 <alt_find_file+0xb0>
 4025b00:	e0bffe17 	ldw	r2,-8(fp)
 4025b04:	e0ffff17 	ldw	r3,-4(fp)
 4025b08:	1885883a 	add	r2,r3,r2
 4025b0c:	10800003 	ldbu	r2,0(r2)
 4025b10:	10803fcc 	andi	r2,r2,255
 4025b14:	1080201c 	xori	r2,r2,128
 4025b18:	10bfe004 	addi	r2,r2,-128
 4025b1c:	10000a1e 	bne	r2,zero,4025b48 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 4025b20:	e0bffd17 	ldw	r2,-12(fp)
 4025b24:	10800217 	ldw	r2,8(r2)
 4025b28:	e0fffe17 	ldw	r3,-8(fp)
 4025b2c:	180d883a 	mov	r6,r3
 4025b30:	e17fff17 	ldw	r5,-4(fp)
 4025b34:	1009883a 	mov	r4,r2
 4025b38:	4025d940 	call	4025d94 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 4025b3c:	1000021e 	bne	r2,zero,4025b48 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 4025b40:	e0bffd17 	ldw	r2,-12(fp)
 4025b44:	00000706 	br	4025b64 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 4025b48:	e0bffd17 	ldw	r2,-12(fp)
 4025b4c:	10800017 	ldw	r2,0(r2)
 4025b50:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 4025b54:	e0fffd17 	ldw	r3,-12(fp)
 4025b58:	d0a00404 	addi	r2,gp,-32752
 4025b5c:	18bfcc1e 	bne	r3,r2,4025a90 <__alt_data_end+0xfffe5a90>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 4025b60:	0005883a 	mov	r2,zero
}
 4025b64:	e037883a 	mov	sp,fp
 4025b68:	dfc00117 	ldw	ra,4(sp)
 4025b6c:	df000017 	ldw	fp,0(sp)
 4025b70:	dec00204 	addi	sp,sp,8
 4025b74:	f800283a 	ret

04025b78 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 4025b78:	defffc04 	addi	sp,sp,-16
 4025b7c:	df000315 	stw	fp,12(sp)
 4025b80:	df000304 	addi	fp,sp,12
 4025b84:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 4025b88:	00bffa04 	movi	r2,-24
 4025b8c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4025b90:	e03ffd15 	stw	zero,-12(fp)
 4025b94:	00001906 	br	4025bfc <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
 4025b98:	008100b4 	movhi	r2,1026
 4025b9c:	109a7804 	addi	r2,r2,27104
 4025ba0:	e0fffd17 	ldw	r3,-12(fp)
 4025ba4:	18c00324 	muli	r3,r3,12
 4025ba8:	10c5883a 	add	r2,r2,r3
 4025bac:	10800017 	ldw	r2,0(r2)
 4025bb0:	10000f1e 	bne	r2,zero,4025bf0 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
 4025bb4:	008100b4 	movhi	r2,1026
 4025bb8:	109a7804 	addi	r2,r2,27104
 4025bbc:	e0fffd17 	ldw	r3,-12(fp)
 4025bc0:	18c00324 	muli	r3,r3,12
 4025bc4:	10c5883a 	add	r2,r2,r3
 4025bc8:	e0ffff17 	ldw	r3,-4(fp)
 4025bcc:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 4025bd0:	d0e00817 	ldw	r3,-32736(gp)
 4025bd4:	e0bffd17 	ldw	r2,-12(fp)
 4025bd8:	1880020e 	bge	r3,r2,4025be4 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
 4025bdc:	e0bffd17 	ldw	r2,-12(fp)
 4025be0:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
 4025be4:	e0bffd17 	ldw	r2,-12(fp)
 4025be8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
 4025bec:	00000606 	br	4025c08 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 4025bf0:	e0bffd17 	ldw	r2,-12(fp)
 4025bf4:	10800044 	addi	r2,r2,1
 4025bf8:	e0bffd15 	stw	r2,-12(fp)
 4025bfc:	e0bffd17 	ldw	r2,-12(fp)
 4025c00:	10800810 	cmplti	r2,r2,32
 4025c04:	103fe41e 	bne	r2,zero,4025b98 <__alt_data_end+0xfffe5b98>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 4025c08:	e0bffe17 	ldw	r2,-8(fp)
}
 4025c0c:	e037883a 	mov	sp,fp
 4025c10:	df000017 	ldw	fp,0(sp)
 4025c14:	dec00104 	addi	sp,sp,4
 4025c18:	f800283a 	ret

04025c1c <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
 4025c1c:	defffb04 	addi	sp,sp,-20
 4025c20:	df000415 	stw	fp,16(sp)
 4025c24:	df000404 	addi	fp,sp,16
 4025c28:	e13ffe15 	stw	r4,-8(fp)
 4025c2c:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
 4025c30:	e0bfff17 	ldw	r2,-4(fp)
 4025c34:	10840070 	cmpltui	r2,r2,4097
 4025c38:	1000021e 	bne	r2,zero,4025c44 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
 4025c3c:	00840004 	movi	r2,4096
 4025c40:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
 4025c44:	e0fffe17 	ldw	r3,-8(fp)
 4025c48:	e0bfff17 	ldw	r2,-4(fp)
 4025c4c:	1885883a 	add	r2,r3,r2
 4025c50:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 4025c54:	e0bffe17 	ldw	r2,-8(fp)
 4025c58:	e0bffc15 	stw	r2,-16(fp)
 4025c5c:	00000506 	br	4025c74 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 4025c60:	e0bffc17 	ldw	r2,-16(fp)
 4025c64:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 4025c68:	e0bffc17 	ldw	r2,-16(fp)
 4025c6c:	10800804 	addi	r2,r2,32
 4025c70:	e0bffc15 	stw	r2,-16(fp)
 4025c74:	e0fffc17 	ldw	r3,-16(fp)
 4025c78:	e0bffd17 	ldw	r2,-12(fp)
 4025c7c:	18bff836 	bltu	r3,r2,4025c60 <__alt_data_end+0xfffe5c60>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 4025c80:	e0bffe17 	ldw	r2,-8(fp)
 4025c84:	108007cc 	andi	r2,r2,31
 4025c88:	10000226 	beq	r2,zero,4025c94 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 4025c8c:	e0bffc17 	ldw	r2,-16(fp)
 4025c90:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 4025c94:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
 4025c98:	0001883a 	nop
 4025c9c:	e037883a 	mov	sp,fp
 4025ca0:	df000017 	ldw	fp,0(sp)
 4025ca4:	dec00104 	addi	sp,sp,4
 4025ca8:	f800283a 	ret

04025cac <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 4025cac:	defffe04 	addi	sp,sp,-8
 4025cb0:	df000115 	stw	fp,4(sp)
 4025cb4:	df000104 	addi	fp,sp,4
 4025cb8:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 4025cbc:	e0bfff17 	ldw	r2,-4(fp)
 4025cc0:	10bffe84 	addi	r2,r2,-6
 4025cc4:	10c00428 	cmpgeui	r3,r2,16
 4025cc8:	18001a1e 	bne	r3,zero,4025d34 <alt_exception_cause_generated_bad_addr+0x88>
 4025ccc:	100690ba 	slli	r3,r2,2
 4025cd0:	008100b4 	movhi	r2,1026
 4025cd4:	10973904 	addi	r2,r2,23780
 4025cd8:	1885883a 	add	r2,r3,r2
 4025cdc:	10800017 	ldw	r2,0(r2)
 4025ce0:	1000683a 	jmp	r2
 4025ce4:	04025d24 	muli	r16,zero,2420
 4025ce8:	04025d24 	muli	r16,zero,2420
 4025cec:	04025d34 	movhi	r16,2420
 4025cf0:	04025d34 	movhi	r16,2420
 4025cf4:	04025d34 	movhi	r16,2420
 4025cf8:	04025d24 	muli	r16,zero,2420
 4025cfc:	04025d2c 	andhi	r16,zero,2420
 4025d00:	04025d34 	movhi	r16,2420
 4025d04:	04025d24 	muli	r16,zero,2420
 4025d08:	04025d24 	muli	r16,zero,2420
 4025d0c:	04025d34 	movhi	r16,2420
 4025d10:	04025d24 	muli	r16,zero,2420
 4025d14:	04025d2c 	andhi	r16,zero,2420
 4025d18:	04025d34 	movhi	r16,2420
 4025d1c:	04025d34 	movhi	r16,2420
 4025d20:	04025d24 	muli	r16,zero,2420
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 4025d24:	00800044 	movi	r2,1
 4025d28:	00000306 	br	4025d38 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 4025d2c:	0005883a 	mov	r2,zero
 4025d30:	00000106 	br	4025d38 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 4025d34:	0005883a 	mov	r2,zero
  }
}
 4025d38:	e037883a 	mov	sp,fp
 4025d3c:	df000017 	ldw	fp,0(sp)
 4025d40:	dec00104 	addi	sp,sp,4
 4025d44:	f800283a 	ret

04025d48 <atexit>:
 4025d48:	200b883a 	mov	r5,r4
 4025d4c:	000f883a 	mov	r7,zero
 4025d50:	000d883a 	mov	r6,zero
 4025d54:	0009883a 	mov	r4,zero
 4025d58:	4025e101 	jmpi	4025e10 <__register_exitproc>

04025d5c <exit>:
 4025d5c:	defffe04 	addi	sp,sp,-8
 4025d60:	000b883a 	mov	r5,zero
 4025d64:	dc000015 	stw	r16,0(sp)
 4025d68:	dfc00115 	stw	ra,4(sp)
 4025d6c:	2021883a 	mov	r16,r4
 4025d70:	4025f280 	call	4025f28 <__call_exitprocs>
 4025d74:	008100b4 	movhi	r2,1026
 4025d78:	109f2a04 	addi	r2,r2,31912
 4025d7c:	11000017 	ldw	r4,0(r2)
 4025d80:	20800f17 	ldw	r2,60(r4)
 4025d84:	10000126 	beq	r2,zero,4025d8c <exit+0x30>
 4025d88:	103ee83a 	callr	r2
 4025d8c:	8009883a 	mov	r4,r16
 4025d90:	40260a80 	call	40260a8 <_exit>

04025d94 <memcmp>:
 4025d94:	01c000c4 	movi	r7,3
 4025d98:	3980192e 	bgeu	r7,r6,4025e00 <memcmp+0x6c>
 4025d9c:	2144b03a 	or	r2,r4,r5
 4025da0:	11c4703a 	and	r2,r2,r7
 4025da4:	10000f26 	beq	r2,zero,4025de4 <memcmp+0x50>
 4025da8:	20800003 	ldbu	r2,0(r4)
 4025dac:	28c00003 	ldbu	r3,0(r5)
 4025db0:	10c0151e 	bne	r2,r3,4025e08 <memcmp+0x74>
 4025db4:	31bfff84 	addi	r6,r6,-2
 4025db8:	01ffffc4 	movi	r7,-1
 4025dbc:	00000406 	br	4025dd0 <memcmp+0x3c>
 4025dc0:	20800003 	ldbu	r2,0(r4)
 4025dc4:	28c00003 	ldbu	r3,0(r5)
 4025dc8:	31bfffc4 	addi	r6,r6,-1
 4025dcc:	10c00e1e 	bne	r2,r3,4025e08 <memcmp+0x74>
 4025dd0:	21000044 	addi	r4,r4,1
 4025dd4:	29400044 	addi	r5,r5,1
 4025dd8:	31fff91e 	bne	r6,r7,4025dc0 <__alt_data_end+0xfffe5dc0>
 4025ddc:	0005883a 	mov	r2,zero
 4025de0:	f800283a 	ret
 4025de4:	20c00017 	ldw	r3,0(r4)
 4025de8:	28800017 	ldw	r2,0(r5)
 4025dec:	18bfee1e 	bne	r3,r2,4025da8 <__alt_data_end+0xfffe5da8>
 4025df0:	31bfff04 	addi	r6,r6,-4
 4025df4:	21000104 	addi	r4,r4,4
 4025df8:	29400104 	addi	r5,r5,4
 4025dfc:	39bff936 	bltu	r7,r6,4025de4 <__alt_data_end+0xfffe5de4>
 4025e00:	303fe91e 	bne	r6,zero,4025da8 <__alt_data_end+0xfffe5da8>
 4025e04:	003ff506 	br	4025ddc <__alt_data_end+0xfffe5ddc>
 4025e08:	10c5c83a 	sub	r2,r2,r3
 4025e0c:	f800283a 	ret

04025e10 <__register_exitproc>:
 4025e10:	defffa04 	addi	sp,sp,-24
 4025e14:	dc000315 	stw	r16,12(sp)
 4025e18:	040100b4 	movhi	r16,1026
 4025e1c:	841f2a04 	addi	r16,r16,31912
 4025e20:	80c00017 	ldw	r3,0(r16)
 4025e24:	dc400415 	stw	r17,16(sp)
 4025e28:	dfc00515 	stw	ra,20(sp)
 4025e2c:	18805217 	ldw	r2,328(r3)
 4025e30:	2023883a 	mov	r17,r4
 4025e34:	10003726 	beq	r2,zero,4025f14 <__register_exitproc+0x104>
 4025e38:	10c00117 	ldw	r3,4(r2)
 4025e3c:	010007c4 	movi	r4,31
 4025e40:	20c00e16 	blt	r4,r3,4025e7c <__register_exitproc+0x6c>
 4025e44:	1a000044 	addi	r8,r3,1
 4025e48:	8800221e 	bne	r17,zero,4025ed4 <__register_exitproc+0xc4>
 4025e4c:	18c00084 	addi	r3,r3,2
 4025e50:	18c7883a 	add	r3,r3,r3
 4025e54:	18c7883a 	add	r3,r3,r3
 4025e58:	12000115 	stw	r8,4(r2)
 4025e5c:	10c7883a 	add	r3,r2,r3
 4025e60:	19400015 	stw	r5,0(r3)
 4025e64:	0005883a 	mov	r2,zero
 4025e68:	dfc00517 	ldw	ra,20(sp)
 4025e6c:	dc400417 	ldw	r17,16(sp)
 4025e70:	dc000317 	ldw	r16,12(sp)
 4025e74:	dec00604 	addi	sp,sp,24
 4025e78:	f800283a 	ret
 4025e7c:	00800034 	movhi	r2,0
 4025e80:	10800004 	addi	r2,r2,0
 4025e84:	10002626 	beq	r2,zero,4025f20 <__register_exitproc+0x110>
 4025e88:	01006404 	movi	r4,400
 4025e8c:	d9400015 	stw	r5,0(sp)
 4025e90:	d9800115 	stw	r6,4(sp)
 4025e94:	d9c00215 	stw	r7,8(sp)
 4025e98:	00000000 	call	0 <__alt_mem_sdram_controller_2>
 4025e9c:	d9400017 	ldw	r5,0(sp)
 4025ea0:	d9800117 	ldw	r6,4(sp)
 4025ea4:	d9c00217 	ldw	r7,8(sp)
 4025ea8:	10001d26 	beq	r2,zero,4025f20 <__register_exitproc+0x110>
 4025eac:	81000017 	ldw	r4,0(r16)
 4025eb0:	10000115 	stw	zero,4(r2)
 4025eb4:	02000044 	movi	r8,1
 4025eb8:	22405217 	ldw	r9,328(r4)
 4025ebc:	0007883a 	mov	r3,zero
 4025ec0:	12400015 	stw	r9,0(r2)
 4025ec4:	20805215 	stw	r2,328(r4)
 4025ec8:	10006215 	stw	zero,392(r2)
 4025ecc:	10006315 	stw	zero,396(r2)
 4025ed0:	883fde26 	beq	r17,zero,4025e4c <__alt_data_end+0xfffe5e4c>
 4025ed4:	18c9883a 	add	r4,r3,r3
 4025ed8:	2109883a 	add	r4,r4,r4
 4025edc:	1109883a 	add	r4,r2,r4
 4025ee0:	21802215 	stw	r6,136(r4)
 4025ee4:	01800044 	movi	r6,1
 4025ee8:	12406217 	ldw	r9,392(r2)
 4025eec:	30cc983a 	sll	r6,r6,r3
 4025ef0:	4992b03a 	or	r9,r9,r6
 4025ef4:	12406215 	stw	r9,392(r2)
 4025ef8:	21c04215 	stw	r7,264(r4)
 4025efc:	01000084 	movi	r4,2
 4025f00:	893fd21e 	bne	r17,r4,4025e4c <__alt_data_end+0xfffe5e4c>
 4025f04:	11006317 	ldw	r4,396(r2)
 4025f08:	218cb03a 	or	r6,r4,r6
 4025f0c:	11806315 	stw	r6,396(r2)
 4025f10:	003fce06 	br	4025e4c <__alt_data_end+0xfffe5e4c>
 4025f14:	18805304 	addi	r2,r3,332
 4025f18:	18805215 	stw	r2,328(r3)
 4025f1c:	003fc606 	br	4025e38 <__alt_data_end+0xfffe5e38>
 4025f20:	00bfffc4 	movi	r2,-1
 4025f24:	003fd006 	br	4025e68 <__alt_data_end+0xfffe5e68>

04025f28 <__call_exitprocs>:
 4025f28:	defff504 	addi	sp,sp,-44
 4025f2c:	df000915 	stw	fp,36(sp)
 4025f30:	dd400615 	stw	r21,24(sp)
 4025f34:	dc800315 	stw	r18,12(sp)
 4025f38:	dfc00a15 	stw	ra,40(sp)
 4025f3c:	ddc00815 	stw	r23,32(sp)
 4025f40:	dd800715 	stw	r22,28(sp)
 4025f44:	dd000515 	stw	r20,20(sp)
 4025f48:	dcc00415 	stw	r19,16(sp)
 4025f4c:	dc400215 	stw	r17,8(sp)
 4025f50:	dc000115 	stw	r16,4(sp)
 4025f54:	d9000015 	stw	r4,0(sp)
 4025f58:	2839883a 	mov	fp,r5
 4025f5c:	04800044 	movi	r18,1
 4025f60:	057fffc4 	movi	r21,-1
 4025f64:	008100b4 	movhi	r2,1026
 4025f68:	109f2a04 	addi	r2,r2,31912
 4025f6c:	12000017 	ldw	r8,0(r2)
 4025f70:	45005217 	ldw	r20,328(r8)
 4025f74:	44c05204 	addi	r19,r8,328
 4025f78:	a0001c26 	beq	r20,zero,4025fec <__call_exitprocs+0xc4>
 4025f7c:	a0800117 	ldw	r2,4(r20)
 4025f80:	15ffffc4 	addi	r23,r2,-1
 4025f84:	b8000d16 	blt	r23,zero,4025fbc <__call_exitprocs+0x94>
 4025f88:	14000044 	addi	r16,r2,1
 4025f8c:	8421883a 	add	r16,r16,r16
 4025f90:	8421883a 	add	r16,r16,r16
 4025f94:	84402004 	addi	r17,r16,128
 4025f98:	a463883a 	add	r17,r20,r17
 4025f9c:	a421883a 	add	r16,r20,r16
 4025fa0:	e0001e26 	beq	fp,zero,402601c <__call_exitprocs+0xf4>
 4025fa4:	80804017 	ldw	r2,256(r16)
 4025fa8:	e0801c26 	beq	fp,r2,402601c <__call_exitprocs+0xf4>
 4025fac:	bdffffc4 	addi	r23,r23,-1
 4025fb0:	843fff04 	addi	r16,r16,-4
 4025fb4:	8c7fff04 	addi	r17,r17,-4
 4025fb8:	bd7ff91e 	bne	r23,r21,4025fa0 <__alt_data_end+0xfffe5fa0>
 4025fbc:	00800034 	movhi	r2,0
 4025fc0:	10800004 	addi	r2,r2,0
 4025fc4:	10000926 	beq	r2,zero,4025fec <__call_exitprocs+0xc4>
 4025fc8:	a0800117 	ldw	r2,4(r20)
 4025fcc:	1000301e 	bne	r2,zero,4026090 <__call_exitprocs+0x168>
 4025fd0:	a0800017 	ldw	r2,0(r20)
 4025fd4:	10003226 	beq	r2,zero,40260a0 <__call_exitprocs+0x178>
 4025fd8:	a009883a 	mov	r4,r20
 4025fdc:	98800015 	stw	r2,0(r19)
 4025fe0:	00000000 	call	0 <__alt_mem_sdram_controller_2>
 4025fe4:	9d000017 	ldw	r20,0(r19)
 4025fe8:	a03fe41e 	bne	r20,zero,4025f7c <__alt_data_end+0xfffe5f7c>
 4025fec:	dfc00a17 	ldw	ra,40(sp)
 4025ff0:	df000917 	ldw	fp,36(sp)
 4025ff4:	ddc00817 	ldw	r23,32(sp)
 4025ff8:	dd800717 	ldw	r22,28(sp)
 4025ffc:	dd400617 	ldw	r21,24(sp)
 4026000:	dd000517 	ldw	r20,20(sp)
 4026004:	dcc00417 	ldw	r19,16(sp)
 4026008:	dc800317 	ldw	r18,12(sp)
 402600c:	dc400217 	ldw	r17,8(sp)
 4026010:	dc000117 	ldw	r16,4(sp)
 4026014:	dec00b04 	addi	sp,sp,44
 4026018:	f800283a 	ret
 402601c:	a0800117 	ldw	r2,4(r20)
 4026020:	80c00017 	ldw	r3,0(r16)
 4026024:	10bfffc4 	addi	r2,r2,-1
 4026028:	15c01426 	beq	r2,r23,402607c <__call_exitprocs+0x154>
 402602c:	80000015 	stw	zero,0(r16)
 4026030:	183fde26 	beq	r3,zero,4025fac <__alt_data_end+0xfffe5fac>
 4026034:	95c8983a 	sll	r4,r18,r23
 4026038:	a0806217 	ldw	r2,392(r20)
 402603c:	a5800117 	ldw	r22,4(r20)
 4026040:	2084703a 	and	r2,r4,r2
 4026044:	10000b26 	beq	r2,zero,4026074 <__call_exitprocs+0x14c>
 4026048:	a0806317 	ldw	r2,396(r20)
 402604c:	2088703a 	and	r4,r4,r2
 4026050:	20000c1e 	bne	r4,zero,4026084 <__call_exitprocs+0x15c>
 4026054:	89400017 	ldw	r5,0(r17)
 4026058:	d9000017 	ldw	r4,0(sp)
 402605c:	183ee83a 	callr	r3
 4026060:	a0800117 	ldw	r2,4(r20)
 4026064:	15bfbf1e 	bne	r2,r22,4025f64 <__alt_data_end+0xfffe5f64>
 4026068:	98800017 	ldw	r2,0(r19)
 402606c:	153fcf26 	beq	r2,r20,4025fac <__alt_data_end+0xfffe5fac>
 4026070:	003fbc06 	br	4025f64 <__alt_data_end+0xfffe5f64>
 4026074:	183ee83a 	callr	r3
 4026078:	003ff906 	br	4026060 <__alt_data_end+0xfffe6060>
 402607c:	a5c00115 	stw	r23,4(r20)
 4026080:	003feb06 	br	4026030 <__alt_data_end+0xfffe6030>
 4026084:	89000017 	ldw	r4,0(r17)
 4026088:	183ee83a 	callr	r3
 402608c:	003ff406 	br	4026060 <__alt_data_end+0xfffe6060>
 4026090:	a0800017 	ldw	r2,0(r20)
 4026094:	a027883a 	mov	r19,r20
 4026098:	1029883a 	mov	r20,r2
 402609c:	003fb606 	br	4025f78 <__alt_data_end+0xfffe5f78>
 40260a0:	0005883a 	mov	r2,zero
 40260a4:	003ffb06 	br	4026094 <__alt_data_end+0xfffe6094>

040260a8 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 40260a8:	defffd04 	addi	sp,sp,-12
 40260ac:	df000215 	stw	fp,8(sp)
 40260b0:	df000204 	addi	fp,sp,8
 40260b4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 40260b8:	0001883a 	nop
 40260bc:	e0bfff17 	ldw	r2,-4(fp)
 40260c0:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 40260c4:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 40260c8:	10000226 	beq	r2,zero,40260d4 <_exit+0x2c>
    ALT_SIM_FAIL();
 40260cc:	002af070 	cmpltui	zero,zero,43969
 40260d0:	00000106 	br	40260d8 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 40260d4:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 40260d8:	003fff06 	br	40260d8 <__alt_data_end+0xfffe60d8>
