<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v</a>
defines: 
time_elapsed: 0.082s
ram usage: 11356 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v</a>
module partsel_test001 (
	idx,
	data,
	slice_up,
	slice_down
);
	input [2:0] idx;
	input [31:0] data;
	output [3:0] slice_up;
	output [3:0] slice_down;
	wire [5:0] offset = idx &lt;&lt; 2;
	assign slice_up = data[offset+:4];
	assign slice_down = data[offset + 3-:4];
endmodule
module partsel_test002 (
	clk,
	rst,
	a,
	b,
	s,
	x1,
	x2,
	x3,
	x4,
	x5,
	x6,
	y1,
	y2,
	y3,
	y4,
	y5,
	y6,
	z1,
	z2,
	z3,
	z4,
	z5,
	z6,
	w1,
	w2,
	w3,
	w4,
	w5,
	w6,
	p1,
	p2,
	p3,
	p4,
	p5,
	p6,
	q1,
	q2,
	q3,
	q4,
	q5,
	q6,
	r1,
	r2
);
	input clk;
	input rst;
	input [7:0] a;
	input [0:7] b;
	input [1:0] s;
	output [7:0] x1;
	output [7:0] x2;
	output [7:0] x3;
	output [0:7] x4;
	output [0:7] x5;
	output [0:7] x6;
	output [7:0] y1;
	output [7:0] y2;
	output [7:0] y3;
	output [0:7] y4;
	output [0:7] y5;
	output [0:7] y6;
	output [7:0] z1;
	output [7:0] z2;
	output [7:0] z3;
	output [0:7] z4;
	output [0:7] z5;
	output [0:7] z6;
	output [7:0] w1;
	output [7:0] w2;
	output [7:0] w3;
	output [0:7] w4;
	output [0:7] w5;
	output [0:7] w6;
	output [7:0] p1;
	output [7:0] p2;
	output [7:0] p3;
	output [7:0] p4;
	output [7:0] p5;
	output [7:0] p6;
	output [0:7] q1;
	output [0:7] q2;
	output [0:7] q3;
	output [0:7] q4;
	output [0:7] q5;
	output [0:7] q6;
	output reg [7:0] r1;
	output reg [0:7] r2;
	assign x1 = a;
	assign x2 = a + b;
	assign x3 = b;
	assign x4 = a;
	assign x5 = a + b;
	assign x6 = b;
	assign y1 = a[4+:3];
	assign y2 = a[4+:3] + b[4+:3];
	assign y3 = b[4+:3];
	assign y4 = a[4+:3];
	assign y5 = a[4+:3] + b[4+:3];
	assign y6 = b[4+:3];
	assign z1 = a[4-:3];
	assign z2 = a[4-:3] + b[4-:3];
	assign z3 = b[4-:3];
	assign z4 = a[4-:3];
	assign z5 = a[4-:3] + b[4-:3];
	assign z6 = b[4-:3];
	assign w1 = a[6:3];
	assign w2 = a[6:3] + b[3:6];
	assign w3 = b[3:6];
	assign w4 = a[6:3];
	assign w5 = a[6:3] + b[3:6];
	assign w6 = b[3:6];
	assign p1 = a[s];
	assign p2 = b[s];
	assign p3 = a[s + 2+:2];
	assign p4 = b[s + 2+:2];
	assign p5 = a[s + 2-:2];
	assign p6 = b[s + 2-:2];
	assign q1 = a[s];
	assign q2 = b[s];
	assign q3 = a[s + 2+:2];
	assign q4 = b[s + 2+:2];
	assign q5 = a[s + 2-:2];
	assign q6 = b[s + 2-:2];
	always @(posedge clk)
		if (rst)
			{r1, r2} = 16&#39;h1337 ^ {a, b};
		else
			case (s)
				0: begin
					r1[3:0] &lt;= r2[0:3] ^ x1;
					r2[4:7] &lt;= r1[7:4] ^ x4;
				end
				1: begin
					r1[2+:3] &lt;= r2[5-:3] + x1;
					r2[3+:3] &lt;= r1[6-:3] + x4;
				end
				2: begin
					r1[6-:3] &lt;= r2[3+:3] - x1;
					r2[7-:3] &lt;= r1[4+:3] - x4;
				end
				3: begin
					r1 &lt;= r2;
					r2 &lt;= r1;
				end
			endcase
endmodule
module partsel_test003 (
	a,
	b,
	din,
	dout
);
	input [2:0] a;
	input [2:0] b;
	input [31:0] din;
	output [3:0] dout;
	assign dout = din[a * b+:2];
endmodule
module partsel_test004 (
	din,
	n,
	dout
);
	input [31:0] din;
	input signed [4:0] n;
	output reg [31:0] dout;
	always @(*) begin
		dout = 0;
		dout[n + 1+:2] = din[n+:2];
	end
endmodule
module partsel_test005 (
	din,
	n,
	dout
);
	input [31:0] din;
	input signed [4:0] n;
	output reg [31:0] dout;
	always @(*) begin
		dout = 0;
		dout[n + 1] = din[n];
	end
endmodule
module partsel_test006 (
	din,
	n,
	dout
);
	input [31:-32] din;
	input signed [4:0] n;
	output reg [31:-32] dout;
	always @(*) begin
		dout = 0;
		dout[n + 1+:2] = din[n+:2];
	end
endmodule
module partsel_test007 (
	din,
	n,
	dout
);
	input [31:-32] din;
	input signed [4:0] n;
	output reg [31:-32] dout;
	always @(*) begin
		dout = 0;
		dout[n + 1] = din[n];
	end
endmodule

</pre>
</body>