#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 11:19:05 2020
# Process ID: 18146
# Current directory: /home/mickael/stageFGPA/TP/matvec/matvec/solution2/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/tiled_matvec/xsim_script.tcl}
# Log file: /home/mickael/stageFGPA/TP/matvec/matvec/solution2/sim/verilog/xsim.log
# Journal file: /home/mickael/stageFGPA/TP/matvec/matvec/solution2/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/tiled_matvec/xsim_script.tcl
source tiled_matvec.tcl
