==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MATRIX_MUL/MATRIX_MUL.cpp:1:
MATRIX_MUL/MATRIX_MUL.cpp:34:9: error: cannot initialize return object of type 'uint32_t' (aka 'unsigned int') with an lvalue of type 'uint32_t **' (aka 'unsigned int **')
 return C;
        ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.582 ; gain = 95.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.582 ; gain = 95.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.582 ; gain = 95.836
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] MATRIX_MUL/MATRIX_MUL.cpp:18: Argument 'A' of function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:18) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-75] MATRIX_MUL/MATRIX_MUL.cpp:18: function 'MATRIX_MUL' returns a pointer value; please inline this function or change return to an argument.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.059 ; gain = 95.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.059 ; gain = 95.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.059 ; gain = 95.836
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] MATRIX_MUL/MATRIX_MUL.cpp:18: Argument 'A' of function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:18) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] MATRIX_MUL/MATRIX_MUL.cpp:30: unsupported memory access on variable 'A' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.930 ; gain = 97.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.930 ; gain = 97.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.930 ; gain = 97.582
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] MATRIX_MUL/MATRIX_MUL.cpp:18: Argument 'A' of function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:18) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] MATRIX_MUL/MATRIX_MUL.cpp:22: unsupported memory access on variable 'A' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.145 ; gain = 94.758
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.145 ; gain = 94.758
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.145 ; gain = 94.758
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] MATRIX_MUL/MATRIX_MUL.cpp:18: Argument 'C' of function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:18) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] MATRIX_MUL/MATRIX_MUL.cpp:22: unsupported memory access on variable 'A' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.164 ; gain = 93.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.164 ; gain = 93.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.164 ; gain = 93.910
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-61] MATRIX_MUL/MATRIX_MUL.cpp:22: unsupported memory access on variable 'A' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 1 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.297 ; gain = 94.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.297 ; gain = 94.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.297 ; gain = 94.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.297 ; gain = 94.012
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.297 ; gain = 94.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.297 ; gain = 94.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.911 seconds; current allocated memory: 101.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 102.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 102.464 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.67 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.297 ; gain = 94.012
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 9.472 seconds; peak allocated memory: 102.464 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.461 ; gain = 96.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.461 ; gain = 96.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.461 ; gain = 96.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.461 ; gain = 96.102
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.461 ; gain = 96.102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.461 ; gain = 96.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.778 seconds; current allocated memory: 101.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 102.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 102.495 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.67 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.461 ; gain = 96.102
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 8.202 seconds; peak allocated memory: 102.495 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.867 ; gain = 95.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.867 ; gain = 95.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.867 ; gain = 95.324
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] MATRIX_MUL/MATRIX_MUL.cpp:18: Argument 'A' of function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:18) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] MATRIX_MUL/MATRIX_MUL.cpp:22: unsupported memory access on variable 'A' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.039 ; gain = 94.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.039 ; gain = 94.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 187.039 ; gain = 94.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 187.039 ; gain = 94.707
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 187.039 ; gain = 94.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 187.039 ; gain = 94.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.383 seconds; current allocated memory: 101.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 102.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 102.353 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 229.46 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 187.039 ; gain = 94.707
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 11.737 seconds; peak allocated memory: 102.353 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.523 ; gain = 97.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.523 ; gain = 97.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.523 ; gain = 97.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.523 ; gain = 97.250
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.523 ; gain = 97.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.523 ; gain = 97.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.387 seconds; current allocated memory: 101.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 102.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 102.437 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 182.28 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 186.523 ; gain = 97.250
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 15.44 seconds; peak allocated memory: 102.437 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.441 ; gain = 119.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.441 ; gain = 119.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.441 ; gain = 119.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.441 ; gain = 119.383
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.441 ; gain = 119.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 186.441 ; gain = 119.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.554 seconds; current allocated memory: 101.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.068 seconds; current allocated memory: 102.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 102.454 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.67 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 186.441 ; gain = 119.383
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 13.158 seconds; peak allocated memory: 102.454 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 96.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 96.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.391 ; gain = 96.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.391 ; gain = 96.816
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.391 ; gain = 96.816
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.391 ; gain = 96.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.908 seconds; current allocated memory: 101.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 102.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 102.454 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.67 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.391 ; gain = 96.816
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 8.54 seconds; peak allocated memory: 102.454 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 186.180 ; gain = 119.527
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 186.180 ; gain = 119.527
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 186.180 ; gain = 119.527
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 186.180 ; gain = 119.527
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 186.180 ; gain = 119.527
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 186.180 ; gain = 119.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.885 seconds; current allocated memory: 101.982 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 102.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 102.504 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 302.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 186.180 ; gain = 119.527
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 26.873 seconds; peak allocated memory: 102.504 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
ERROR: [HLS 214-124] use of undeclared identifier 'n': C:\Users\giann\Desktop\HardwareSoftwareCoDesignLabs\lab1\MATRIX_MUL\MATRIX_MUL.cpp:19
ERROR: [HLS 214-124] use of undeclared identifier 'm': C:\Users\giann\Desktop\HardwareSoftwareCoDesignLabs\lab1\MATRIX_MUL\MATRIX_MUL.cpp:20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
ERROR: [HLS 200-70] #pragma HLS array_partition variable=&A block factor= ( 1<< 1)
ERROR: [HLS 200-70] Option 'factor' must have an integer value.
ERROR: [HLS 200-70] '#pragma HLS array_partition variable=&A block factor= ( 1<< 1)' is not a valid pragma.
ERROR: [HLS 200-70] #pragma HLS array_partition variable=&B block factor=(1<<6)
ERROR: [HLS 200-70] Option 'factor' must have an integer value.
ERROR: [HLS 200-70] '#pragma HLS array_partition variable=&B block factor=(1<<6)' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.910 ; gain = 95.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.910 ; gain = 95.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.910 ; gain = 95.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.910 ; gain = 95.492
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:26:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:26:5) to (MATRIX_MUL/MATRIX_MUL.cpp:25:29) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 185.910 ; gain = 95.492
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.910 ; gain = 95.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.191 seconds; current allocated memory: 104.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.187 seconds; current allocated memory: 105.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 106.243 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 186.711 ; gain = 96.293
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.971 seconds; peak allocated memory: 106.243 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 95.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.391 ; gain = 95.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.391 ; gain = 95.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.391 ; gain = 95.684
ERROR: [XFORM 203-103] Cannot partition array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18): incorrect partition factor 64.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.234 ; gain = 96.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.234 ; gain = 96.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.234 ; gain = 96.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.234 ; gain = 96.133
ERROR: [XFORM 203-103] Cannot partition array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18): incorrect partition factor 5.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.184 ; gain = 96.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.184 ; gain = 96.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.184 ; gain = 96.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.184 ; gain = 96.777
ERROR: [XFORM 203-103] Cannot partition array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18): incorrect partition factor 3.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.371 ; gain = 96.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.371 ; gain = 96.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.371 ; gain = 96.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.371 ; gain = 96.773
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:26:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:26:5) to (MATRIX_MUL/MATRIX_MUL.cpp:25:29) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.371 ; gain = 96.773
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.371 ; gain = 96.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.384 seconds; current allocated memory: 104.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 105.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 106.244 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 186.371 ; gain = 96.773
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.139 seconds; peak allocated memory: 106.244 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.008 ; gain = 95.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.008 ; gain = 95.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.008 ; gain = 95.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.008 ; gain = 95.652
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:27:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:27:5) to (MATRIX_MUL/MATRIX_MUL.cpp:27:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.008 ; gain = 95.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.008 ; gain = 95.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.592 seconds; current allocated memory: 104.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 105.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 106.213 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 186.613 ; gain = 96.258
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.366 seconds; peak allocated memory: 106.213 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.102 ; gain = 93.805
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.102 ; gain = 93.805
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.102 ; gain = 93.805
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.102 ; gain = 93.805
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:32:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:32:5) to (MATRIX_MUL/MATRIX_MUL.cpp:32:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.102 ; gain = 93.805
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.102 ; gain = 93.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.072 seconds; current allocated memory: 104.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 105.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 106.200 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 186.703 ; gain = 94.406
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.747 seconds; peak allocated memory: 106.200 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.965 ; gain = 96.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.965 ; gain = 96.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.965 ; gain = 96.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.965 ; gain = 96.273
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:36:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:36:5) to (MATRIX_MUL/MATRIX_MUL.cpp:36:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.965 ; gain = 96.273
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.965 ; gain = 96.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.388 seconds; current allocated memory: 104.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 105.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 106.200 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 185.965 ; gain = 96.273
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.456 seconds; peak allocated memory: 106.200 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.582 ; gain = 96.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.582 ; gain = 96.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.582 ; gain = 96.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.582 ; gain = 96.523
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:58:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 with a block factor 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.582 ; gain = 96.523
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.582 ; gain = 96.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.634 seconds; current allocated memory: 104.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 105.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_42_8_1_1' to 'MATRIX_MUL_mux_42bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_42bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 106.572 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 187.754 ; gain = 97.695
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.755 seconds; peak allocated memory: 106.572 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.852 ; gain = 95.953
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.852 ; gain = 95.953
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.852 ; gain = 95.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.852 ; gain = 95.953
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:58:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 with a block factor 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.852 ; gain = 95.953
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.852 ; gain = 95.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.356 seconds; current allocated memory: 104.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 105.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_42_8_1_1' to 'MATRIX_MUL_mux_42bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_42bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 106.540 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 185.852 ; gain = 95.953
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.318 seconds; peak allocated memory: 106.540 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.359 ; gain = 96.887
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.359 ; gain = 96.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.359 ; gain = 96.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.359 ; gain = 96.887
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:86:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 with a block factor 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.359 ; gain = 96.887
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.359 ; gain = 96.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.058 seconds; current allocated memory: 104.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 105.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_83_8_1_1' to 'MATRIX_MUL_mux_83bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_83bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 106.766 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 186.793 ; gain = 97.320
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 15.64 seconds; peak allocated memory: 106.766 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.969 ; gain = 94.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.969 ; gain = 94.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.969 ; gain = 94.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.969 ; gain = 94.875
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:86:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 with a block factor 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.969 ; gain = 94.875
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.969 ; gain = 94.875
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.647 seconds; current allocated memory: 104.821 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 105.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_164_8_1_1' to 'MATRIX_MUL_mux_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 107.184 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 188.621 ; gain = 97.527
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 16.06 seconds; peak allocated memory: 107.184 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.820 ; gain = 97.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.820 ; gain = 97.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.820 ; gain = 97.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.820 ; gain = 97.672
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:86:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 with a block factor 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.820 ; gain = 97.672
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.820 ; gain = 97.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.877 seconds; current allocated memory: 105.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 106.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_325_8_1_1' to 'MATRIX_MUL_mux_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.998 seconds; current allocated memory: 108.206 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 189.387 ; gain = 100.238
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 18.334 seconds; peak allocated memory: 108.206 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.305 ; gain = 94.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.305 ; gain = 94.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.305 ; gain = 94.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.305 ; gain = 94.008
WARNING: [XFORM 203-104] Completely partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:86:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:86:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:18) in dimension 1 with a block factor 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.305 ; gain = 94.008
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.305 ; gain = 94.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.939 seconds; current allocated memory: 106.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 107.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 1.336 seconds; current allocated memory: 109.864 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 195.148 ; gain = 102.852
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 21.626 seconds; peak allocated memory: 111.509 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.203 ; gain = 96.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.203 ; gain = 96.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.203 ; gain = 96.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.203 ; gain = 96.695
ERROR: [XFORM 203-103] Cannot partition array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19): incorrect partition factor 4.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.891 ; gain = 96.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.891 ; gain = 96.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.891 ; gain = 96.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.891 ; gain = 96.559
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 with a block factor 2.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:90:5) to (MATRIX_MUL/MATRIX_MUL.cpp:90:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.891 ; gain = 96.559
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.891 ; gain = 96.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.576 seconds; current allocated memory: 104.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 105.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 106.590 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 277.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 187.680 ; gain = 98.348
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.741 seconds; peak allocated memory: 106.590 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.293 ; gain = 94.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.293 ; gain = 94.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.293 ; gain = 94.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.293 ; gain = 94.004
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 with a block factor 2.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:90:5) to (MATRIX_MUL/MATRIX_MUL.cpp:90:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.293 ; gain = 94.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.293 ; gain = 94.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.485 seconds; current allocated memory: 104.486 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 105.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 106.590 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 277.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 187.309 ; gain = 95.020
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.456 seconds; peak allocated memory: 106.590 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.266 ; gain = 93.992
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.266 ; gain = 93.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.266 ; gain = 93.992
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.266 ; gain = 93.992
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 with a block factor 2.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:90:5) to (MATRIX_MUL/MATRIX_MUL.cpp:90:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.266 ; gain = 93.992
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.266 ; gain = 93.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.42 seconds; current allocated memory: 104.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 105.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 106.883 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 277.39 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 186.883 ; gain = 94.609
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.906 seconds; peak allocated memory: 106.883 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.664 ; gain = 97.562
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.664 ; gain = 97.562
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.664 ; gain = 97.562
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.664 ; gain = 97.562
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.664 ; gain = 97.562
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.664 ; gain = 97.562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.651 seconds; current allocated memory: 104.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 105.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_42_8_1_1' to 'MATRIX_MUL_mux_42bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_42bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 106.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 187.363 ; gain = 98.262
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 15.413 seconds; peak allocated memory: 106.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.480 ; gain = 96.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.480 ; gain = 96.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.480 ; gain = 96.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.480 ; gain = 96.289
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.480 ; gain = 96.289
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.480 ; gain = 96.289
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.44 seconds; current allocated memory: 104.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 105.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_83_8_1_1' to 'MATRIX_MUL_mux_83bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_83bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 107.005 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 187.969 ; gain = 97.777
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 15.538 seconds; peak allocated memory: 107.005 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.938 ; gain = 94.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.938 ; gain = 94.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.938 ; gain = 94.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.938 ; gain = 94.750
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.938 ; gain = 94.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.938 ; gain = 94.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.873 seconds; current allocated memory: 105.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 106.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_164_8_1_1' to 'MATRIX_MUL_mux_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 108.147 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 190.699 ; gain = 99.512
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 18.227 seconds; peak allocated memory: 108.147 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.000 ; gain = 96.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.000 ; gain = 96.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.000 ; gain = 96.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.000 ; gain = 96.945
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 187.000 ; gain = 96.945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 187.000 ; gain = 96.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.928 seconds; current allocated memory: 106.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 108.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_325_8_1_1' to 'MATRIX_MUL_mux_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 1.215 seconds; current allocated memory: 110.510 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 197.238 ; gain = 107.184
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 21.354 seconds; peak allocated memory: 111.634 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.988 ; gain = 95.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.988 ; gain = 95.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.988 ; gain = 95.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.988 ; gain = 95.707
WARNING: [XFORM 203-104] Completely partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.988 ; gain = 95.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 185.988 ; gain = 95.707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.774 seconds; current allocated memory: 110.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 113.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 1.984 seconds; current allocated memory: 116.068 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 216.031 ; gain = 125.750
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 31.649 seconds; peak allocated memory: 119.762 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.445 ; gain = 97.102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.445 ; gain = 97.102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.445 ; gain = 97.102
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.445 ; gain = 97.102
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.445 ; gain = 97.102
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.445 ; gain = 97.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.073 seconds; current allocated memory: 104.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 105.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_83_8_1_1' to 'MATRIX_MUL_mux_83bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_83bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 1.034 seconds; current allocated memory: 107.005 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 188.492 ; gain = 99.148
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 17.591 seconds; peak allocated memory: 107.005 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.793 ; gain = 94.828
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.793 ; gain = 94.828
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.793 ; gain = 94.828
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.793 ; gain = 94.828
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:90:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:19) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.793 ; gain = 94.828
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 185.793 ; gain = 94.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.36 seconds; current allocated memory: 104.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 105.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_42_8_1_1' to 'MATRIX_MUL_mux_42bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_42bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 106.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 185.930 ; gain = 94.965
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 14.506 seconds; peak allocated memory: 106.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.148 ; gain = 95.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.148 ; gain = 95.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.148 ; gain = 95.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.148 ; gain = 95.867
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:22).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:95) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:96) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:97) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.148 ; gain = 95.867
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.148 ; gain = 95.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MATRIX_MUL'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('C_addr_2_write_ln98', MATRIX_MUL/MATRIX_MUL.cpp:98) of variable 'mul_ln98_2', MATRIX_MUL/MATRIX_MUL.cpp:98 on array 'C' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'C'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.42 seconds; current allocated memory: 101.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 101.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 101.865 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 302.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.148 ; gain = 95.867
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 9.04 seconds; peak allocated memory: 101.865 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.984 ; gain = 95.945
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.984 ; gain = 95.945
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.984 ; gain = 95.945
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.984 ; gain = 95.945
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:22).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:95) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:96) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:97) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.984 ; gain = 95.945
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.984 ; gain = 95.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MATRIX_MUL'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.068 seconds; current allocated memory: 101.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 101.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 101.827 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 302.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 185.984 ; gain = 95.945
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 8.583 seconds; peak allocated memory: 101.827 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.109 ; gain = 96.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.109 ; gain = 96.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 96.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 96.613
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:22).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:95) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:96) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:97) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 96.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.109 ; gain = 96.613
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MATRIX_MUL'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.344 seconds; current allocated memory: 101.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 101.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 101.827 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 302.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 186.109 ; gain = 96.613
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 10.001 seconds; peak allocated memory: 101.827 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 185.879 ; gain = 94.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 185.879 ; gain = 94.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 185.879 ; gain = 94.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 185.879 ; gain = 94.832
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:22).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:95) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:96) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:97) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 185.879 ; gain = 94.832
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 185.879 ; gain = 94.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MATRIX_MUL'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.718 seconds; current allocated memory: 101.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 101.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 101.827 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 302.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 185.879 ; gain = 94.832
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 25.66 seconds; peak allocated memory: 101.827 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.277 ; gain = 95.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.277 ; gain = 95.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.277 ; gain = 95.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.277 ; gain = 95.695
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:101) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:102) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.277 ; gain = 95.695
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.277 ; gain = 95.695
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.561 seconds; current allocated memory: 102.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 102.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 102.500 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 302.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.277 ; gain = 95.695
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 9.027 seconds; peak allocated memory: 102.500 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.980 ; gain = 96.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.980 ; gain = 96.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.980 ; gain = 96.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.980 ; gain = 96.398
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:101) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:102) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.980 ; gain = 96.398
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.980 ; gain = 96.398
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.479 seconds; current allocated memory: 102.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 102.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 102.532 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 302.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.980 ; gain = 96.398
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 9.041 seconds; peak allocated memory: 102.532 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.738 ; gain = 94.402
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.738 ; gain = 94.402
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.738 ; gain = 94.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 186.738 ; gain = 94.402
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:24).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:113) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:104) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:113) in function 'MATRIX_MUL' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:24) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.738 ; gain = 94.402
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 186.738 ; gain = 94.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MATRIX_MUL'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 5, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.709 seconds; current allocated memory: 102.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 102.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 25.913 seconds; current allocated memory: 104.667 MB.
INFO: [HLS 200-789] **** Estimated Fmax: 365.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:43 . Memory (MB): peak = 186.738 ; gain = 94.402
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 43.412 seconds; peak allocated memory: 106.973 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.961 ; gain = 97.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.961 ; gain = 97.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.961 ; gain = 97.195
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.961 ; gain = 97.195
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:125) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.914 ; gain = 97.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.914 ; gain = 97.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL(unsigned char (*) [64], unsigned char (*) [64], unsigned char (*) [64])': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.914 ; gain = 97.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.914 ; gain = 97.648
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.047 ; gain = 96.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.047 ; gain = 96.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.047 ; gain = 96.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.047 ; gain = 96.387
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:125) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.027 ; gain = 96.871
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.027 ; gain = 96.871
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.027 ; gain = 96.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.027 ; gain = 96.871
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:125) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.094 ; gain = 96.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.094 ; gain = 96.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.094 ; gain = 96.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.094 ; gain = 96.609
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:126) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.883 ; gain = 95.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.883 ; gain = 95.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.883 ; gain = 95.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.883 ; gain = 95.379
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:122) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from MATRIX_MUL/MATRIX_MUL.cpp:1:
MATRIX_MUL/MATRIX_MUL.cpp:126:18: error: expected '(' for function-style cast or type construction
   loop_3for(int j = 0; j < 1<<6; j++){
             ~~~ ^
MATRIX_MUL/MATRIX_MUL.cpp:126:25: error: use of undeclared identifier 'j'
   loop_3for(int j = 0; j < 1<<6; j++){
                        ^
MATRIX_MUL/MATRIX_MUL.cpp:126:35: error: use of undeclared identifier 'j'
   loop_3for(int j = 0; j < 1<<6; j++){
                                  ^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.570 ; gain = 96.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.570 ; gain = 96.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.570 ; gain = 96.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.570 ; gain = 96.188
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'loop_2' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'loop_3' (MATRIX_MUL/MATRIX_MUL.cpp:126) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'loop_1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'loop_1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.758 ; gain = 94.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.758 ; gain = 94.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.758 ; gain = 94.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.758 ; gain = 94.387
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.953 ; gain = 95.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.953 ; gain = 95.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.953 ; gain = 95.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.953 ; gain = 95.801
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.406 ; gain = 96.867
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.406 ; gain = 96.867
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.406 ; gain = 96.867
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.406 ; gain = 96.867
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:123) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.430 ; gain = 96.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.430 ; gain = 96.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.430 ; gain = 96.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.430 ; gain = 96.152
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:123) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.453 ; gain = 96.113
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.453 ; gain = 96.113
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.453 ; gain = 96.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.453 ; gain = 96.113
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.234 ; gain = 93.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.234 ; gain = 93.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.234 ; gain = 93.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.234 ; gain = 93.844
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.707 ; gain = 94.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.707 ; gain = 94.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.707 ; gain = 94.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.707 ; gain = 94.332
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.859 ; gain = 96.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.859 ; gain = 96.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.859 ; gain = 96.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.859 ; gain = 96.164
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.734 ; gain = 96.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.734 ; gain = 96.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.734 ; gain = 96.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.734 ; gain = 96.730
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.922 ; gain = 97.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.922 ; gain = 97.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.922 ; gain = 97.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.922 ; gain = 97.418
WARNING: [XFORM 203-104] Completely partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:122:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:122:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:122:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.922 ; gain = 97.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.922 ; gain = 97.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.046 seconds; current allocated memory: 110.919 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 113.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 2.045 seconds; current allocated memory: 116.018 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 286.62 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 215.570 ; gain = 126.066
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 32.82 seconds; peak allocated memory: 119.748 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.504 ; gain = 94.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.504 ; gain = 94.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.504 ; gain = 94.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.504 ; gain = 94.223
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:123) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.879 ; gain = 96.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.879 ; gain = 96.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.879 ; gain = 96.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.879 ; gain = 96.578
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:123) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.266 ; gain = 93.938
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.266 ; gain = 93.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.266 ; gain = 93.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.266 ; gain = 93.938
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:123) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL' completely with a factor of 64.
WARNING: [XFORM 203-104] Completely partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:44 ; elapsed = 00:10:55 . Memory (MB): peak = 301.004 ; gain = 208.676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:51 ; elapsed = 00:11:03 . Memory (MB): peak = 301.004 ; gain = 208.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 673.944 seconds; current allocated memory: 179.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.769 seconds; current allocated memory: 205.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 39.433 seconds; current allocated memory: 231.965 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 466.42 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:12:13 ; elapsed = 00:12:53 . Memory (MB): peak = 462.258 ; gain = 369.930
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 772.828 seconds; peak allocated memory: 231.965 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.762 ; gain = 97.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 186.762 ; gain = 97.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 186.762 ; gain = 97.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 186.762 ; gain = 97.461
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:123) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL' completely with a factor of 64.
WARNING: [XFORM 203-104] Completely partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:00 ; elapsed = 00:10:25 . Memory (MB): peak = 312.992 ; gain = 223.691
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:10:08 ; elapsed = 00:10:32 . Memory (MB): peak = 312.992 ; gain = 223.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 642.787 seconds; current allocated memory: 180.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.141 seconds; current allocated memory: 206.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_0_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_0_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_2_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_2_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_4_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_4_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_6_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_6_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_8_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_8_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_9_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_9_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_10_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_10_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_11_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_11_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_12_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_12_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_13_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_13_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_14_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_14_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_15_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_15_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_16_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_16_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_17_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_17_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_18_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_18_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_19_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_19_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_20_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_20_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_21_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_21_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_22_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_22_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_23_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_23_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_24_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_24_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_25_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_25_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_26_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_26_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_27_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_27_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_28_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_28_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_29_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_29_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_30_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_30_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_31_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_31_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_32_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_32_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_33_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_33_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_34_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_34_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_35_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_35_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_36_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_36_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_37_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_37_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_38_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_38_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_39_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_39_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_40_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_40_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_41_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_41_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_42_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_42_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_43_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_43_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_44_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_44_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_45_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_45_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_46_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_46_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_47_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_47_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_48_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_48_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_49_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_49_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_50_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_50_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_51_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_51_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_52_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_52_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_53_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_53_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_54_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_54_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_55_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_55_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_56_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_56_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_57_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_57_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_58_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_58_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_59_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_59_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_60_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_60_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_61_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_61_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_address0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_we0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_d0' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_address1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_we1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'MATRIX_MUL/B_62_d1' to 0.
WARNING: [RTGEN 206-101] Port 'MATRIX_MUL/B_62_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-104] Estimated max fanout for 'MATRIX_MUL' is 7872 from HDL expression: (1'b1 == ap_CS_fsm_state34)
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 42.245 seconds; current allocated memory: 233.383 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 369.28 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:11:33 ; elapsed = 00:12:28 . Memory (MB): peak = 464.738 ; gain = 375.438
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 748.699 seconds; peak allocated memory: 233.383 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.461 ; gain = 96.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.461 ; gain = 96.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.461 ; gain = 96.695
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.461 ; gain = 96.695
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:123) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.066 ; gain = 96.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 187.066 ; gain = 96.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.066 ; gain = 96.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 187.066 ; gain = 96.824
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:123) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.715 ; gain = 94.426
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.715 ; gain = 94.426
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.715 ; gain = 94.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.715 ; gain = 94.426
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:123) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.000 ; gain = 96.840
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.000 ; gain = 96.840
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.000 ; gain = 96.840
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.000 ; gain = 96.840
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:125:5) to (MATRIX_MUL/MATRIX_MUL.cpp:125:5) in function 'MATRIX_MUL'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.000 ; gain = 96.840
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.000 ; gain = 96.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.348 seconds; current allocated memory: 104.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 105.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 106.299 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 187.148 ; gain = 97.988
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 15.593 seconds; peak allocated memory: 106.299 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.316 ; gain = 96.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.316 ; gain = 96.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 96.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 96.547
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 96.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.316 ; gain = 96.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.896 seconds; current allocated memory: 101.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 102.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 102.442 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 206.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.316 ; gain = 96.547
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 8.617 seconds; peak allocated memory: 102.442 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.250 ; gain = 96.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.250 ; gain = 96.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.250 ; gain = 96.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.250 ; gain = 96.949
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.250 ; gain = 96.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.250 ; gain = 96.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.242 seconds; current allocated memory: 101.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 102.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 102.410 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 268.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.250 ; gain = 96.949
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 8.934 seconds; peak allocated memory: 102.410 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.152 ; gain = 96.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.152 ; gain = 96.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.152 ; gain = 96.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.152 ; gain = 96.824
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.152 ; gain = 96.824
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.152 ; gain = 96.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.988 seconds; current allocated memory: 101.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 102.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 102.410 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 268.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.152 ; gain = 96.824
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 8.705 seconds; peak allocated memory: 102.410 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.137 ; gain = 93.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.137 ; gain = 93.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.137 ; gain = 93.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.137 ; gain = 93.777
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.137 ; gain = 93.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.137 ; gain = 93.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.947 seconds; current allocated memory: 101.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 102.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 102.410 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 268.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.137 ; gain = 93.777
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 8.65 seconds; peak allocated memory: 102.410 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.500 ; gain = 97.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.500 ; gain = 97.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.500 ; gain = 97.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.500 ; gain = 97.414
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.500 ; gain = 97.414
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.500 ; gain = 97.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.935 seconds; current allocated memory: 101.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 102.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 102.410 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 268.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.500 ; gain = 97.414
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 8.66 seconds; peak allocated memory: 102.410 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.219 ; gain = 96.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.219 ; gain = 96.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.219 ; gain = 96.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.219 ; gain = 96.051
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.219 ; gain = 96.051
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.219 ; gain = 96.051
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.533 seconds; current allocated memory: 101.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 102.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mubkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mubkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 102.442 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 206.23 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.219 ; gain = 96.051
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 9.405 seconds; peak allocated memory: 102.442 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.070 ; gain = 93.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.070 ; gain = 93.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.070 ; gain = 93.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.070 ; gain = 93.746
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:125:5) to (MATRIX_MUL/MATRIX_MUL.cpp:125:5) in function 'MATRIX_MUL'... converting 7 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.070 ; gain = 93.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.070 ; gain = 93.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.889 seconds; current allocated memory: 104.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 105.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 106.299 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 186.398 ; gain = 94.074
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 15.129 seconds; peak allocated memory: 106.299 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.797 ; gain = 93.449
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.797 ; gain = 93.449
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.797 ; gain = 93.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.797 ; gain = 93.449
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:125:5) to (MATRIX_MUL/MATRIX_MUL.cpp:125:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.797 ; gain = 93.449
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 185.797 ; gain = 93.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.889 seconds; current allocated memory: 104.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 105.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_42_8_1_1' to 'MATRIX_MUL_mux_42bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_42bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 106.600 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 187.676 ; gain = 95.328
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 15.929 seconds; peak allocated memory: 106.600 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.082 ; gain = 95.172
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.082 ; gain = 95.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.082 ; gain = 95.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.082 ; gain = 95.172
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:125:5) to (MATRIX_MUL/MATRIX_MUL.cpp:125:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.082 ; gain = 95.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.082 ; gain = 95.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.845 seconds; current allocated memory: 104.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 105.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_42_8_1_1' to 'MATRIX_MUL_mux_42bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_42bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 106.600 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 186.555 ; gain = 95.645
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 15.541 seconds; peak allocated memory: 106.600 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.414 ; gain = 96.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.414 ; gain = 96.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.414 ; gain = 96.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.414 ; gain = 96.094
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:125:5) to (MATRIX_MUL/MATRIX_MUL.cpp:125:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.414 ; gain = 96.094
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.414 ; gain = 96.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.051 seconds; current allocated memory: 104.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 105.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_83_8_1_1' to 'MATRIX_MUL_mux_83bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_83bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 106.853 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 187.070 ; gain = 96.750
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 16.178 seconds; peak allocated memory: 106.853 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.039 ; gain = 95.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.039 ; gain = 95.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.039 ; gain = 95.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.039 ; gain = 95.605
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:125:5) to (MATRIX_MUL/MATRIX_MUL.cpp:125:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.039 ; gain = 95.605
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.039 ; gain = 95.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.845 seconds; current allocated memory: 104.913 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 105.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_164_8_1_1' to 'MATRIX_MUL_mux_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 107.311 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 189.020 ; gain = 98.586
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 16.799 seconds; peak allocated memory: 107.311 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.297 ; gain = 93.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.297 ; gain = 93.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.297 ; gain = 93.918
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.297 ; gain = 93.918
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:125:5) to (MATRIX_MUL/MATRIX_MUL.cpp:125:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.297 ; gain = 93.918
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.297 ; gain = 93.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.156 seconds; current allocated memory: 105.456 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 106.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_325_8_1_1' to 'MATRIX_MUL_mux_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 108.259 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 198.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 190.855 ; gain = 98.477
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 19.252 seconds; peak allocated memory: 108.259 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.020 ; gain = 93.746
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.020 ; gain = 93.746
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.020 ; gain = 93.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.020 ; gain = 93.746
WARNING: [XFORM 203-104] Completely partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 with a block factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (MATRIX_MUL/MATRIX_MUL.cpp:125:5) to (MATRIX_MUL/MATRIX_MUL.cpp:125:5) in function 'MATRIX_MUL'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.020 ; gain = 93.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.020 ; gain = 93.746
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.399 seconds; current allocated memory: 106.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 107.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mucud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mucud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 1.387 seconds; current allocated memory: 109.909 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 198.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 195.781 ; gain = 103.508
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 22.74 seconds; peak allocated memory: 111.816 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.531 ; gain = 96.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.531 ; gain = 96.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.531 ; gain = 96.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.531 ; gain = 96.391
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.531 ; gain = 96.391
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.531 ; gain = 96.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.595 seconds; current allocated memory: 104.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 105.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_42_8_1_1' to 'MATRIX_MUL_mux_42bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_42_32_1_1' to 'MATRIX_MUL_mux_42dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_42bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_42dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.848 seconds; current allocated memory: 106.623 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 187.758 ; gain = 97.617
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 15.614 seconds; peak allocated memory: 106.623 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.793 ; gain = 96.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.793 ; gain = 96.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.793 ; gain = 96.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.793 ; gain = 96.434
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.793 ; gain = 96.434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.793 ; gain = 96.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.637 seconds; current allocated memory: 104.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 105.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_83_8_1_1' to 'MATRIX_MUL_mux_83bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_83_32_1_1' to 'MATRIX_MUL_mux_83dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_83bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_83dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 107.195 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 189.129 ; gain = 98.770
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 16.881 seconds; peak allocated memory: 107.195 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.008 ; gain = 93.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.008 ; gain = 93.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.008 ; gain = 93.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.008 ; gain = 93.676
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.008 ; gain = 93.676
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.008 ; gain = 93.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.868 seconds; current allocated memory: 105.662 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 106.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_164_8_1_1' to 'MATRIX_MUL_mux_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_164_32_1_1' to 'MATRIX_MUL_mux_16dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_16bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_16dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 1.166 seconds; current allocated memory: 108.606 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 223.61 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 190.734 ; gain = 98.402
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 19.053 seconds; peak allocated memory: 108.606 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.535 ; gain = 96.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.535 ; gain = 96.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.535 ; gain = 96.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.535 ; gain = 96.152
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 186.535 ; gain = 96.152
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.535 ; gain = 96.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.359 seconds; current allocated memory: 107.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 108.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_325_8_1_1' to 'MATRIX_MUL_mux_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_325_32_1_1' to 'MATRIX_MUL_mux_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mueOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_32dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 1.532 seconds; current allocated memory: 111.219 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 198.57 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 199.559 ; gain = 109.176
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 23.533 seconds; peak allocated memory: 112.533 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.875 ; gain = 96.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.875 ; gain = 96.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.875 ; gain = 96.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.875 ; gain = 96.258
WARNING: [XFORM 203-104] Completely partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) accessed through non-constant indices on dimension 1 (MATRIX_MUL/MATRIX_MUL.cpp:125:5), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 186.875 ; gain = 96.258
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 186.875 ; gain = 96.258
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.233 seconds; current allocated memory: 111.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 114.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_8_1_1' to 'MATRIX_MUL_mux_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_646_32_1_1' to 'MATRIX_MUL_mux_64cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mudEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_64cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 2.24 seconds; current allocated memory: 117.678 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 195.85 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 221.172 ; gain = 130.555
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 35.491 seconds; peak allocated memory: 121.273 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.070 ; gain = 93.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.070 ; gain = 93.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.070 ; gain = 93.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.070 ; gain = 93.723
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 64.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.633 ; gain = 96.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.633 ; gain = 96.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.633 ; gain = 96.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.633 ; gain = 96.066
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 16.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.266 ; gain = 95.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.266 ; gain = 95.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.266 ; gain = 95.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.266 ; gain = 95.750
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 16.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.953 ; gain = 93.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.953 ; gain = 93.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.953 ; gain = 93.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.953 ; gain = 93.684
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:125) in function 'MATRIX_MUL' completely with a factor of 16.
INFO: [XFORM 203-11] Balancing expressions in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26)...1024 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 185.953 ; gain = 93.684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 216.562 ; gain = 124.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.867 seconds; current allocated memory: 175.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.577 seconds; current allocated memory: 198.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_16ns_17_1_1' to 'MATRIX_MUL_mac_mubkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mucud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_17ns_18_1_1' to 'MATRIX_MUL_mac_mudEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mubkb': 496 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mucud': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mudEe': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 12.782 seconds; current allocated memory: 243.117 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.74 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:18 . Memory (MB): peak = 442.773 ; gain = 350.504
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 78.406 seconds; peak allocated memory: 243.117 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.836 ; gain = 93.461
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.836 ; gain = 93.461
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.836 ; gain = 93.461
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.836 ; gain = 93.461
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26).
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:125) in function 'MATRIX_MUL': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' completely with a factor of 16.
ERROR: [XFORM 203-504] Stop unrolling loop 'Loop-1' (MATRIX_MUL/MATRIX_MUL.cpp:112) in function 'MATRIX_MUL' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.887 ; gain = 96.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 185.887 ; gain = 96.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.887 ; gain = 96.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 185.887 ; gain = 96.590
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:124) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:125) in function 'MATRIX_MUL' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:26) in dimension 1 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:26)...2032 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:11 . Memory (MB): peak = 197.922 ; gain = 108.625
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 235.734 ; gain = 146.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 92.863 seconds; current allocated memory: 196.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.828 seconds; current allocated memory: 222.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_164_8_1_1' to 'MATRIX_MUL_mux_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_164_32_1_1' to 'MATRIX_MUL_mux_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_16ns_17_1_1' to 'MATRIX_MUL_mac_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_17ns_18_1_1' to 'MATRIX_MUL_mac_mufYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mudEe': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mueOg': 496 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mufYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_16bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_16cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 12.344 seconds; current allocated memory: 260.823 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.47 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:26 ; elapsed = 00:02:49 . Memory (MB): peak = 501.914 ; gain = 412.617
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 168.69 seconds; peak allocated memory: 260.823 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.637 ; gain = 97.391
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.637 ; gain = 97.391
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.637 ; gain = 97.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.637 ; gain = 97.391
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:114) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:115) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:24) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:24) in dimension 1 with a block factor 16.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'MATRIX_MUL/MATRIX_MUL.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.852 ; gain = 96.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 186.852 ; gain = 96.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.852 ; gain = 96.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 186.852 ; gain = 96.570
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (MATRIX_MUL/MATRIX_MUL.cpp:114) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (MATRIX_MUL/MATRIX_MUL.cpp:115) in function 'MATRIX_MUL' completely with a factor of 64.
INFO: [XFORM 203-101] Partitioning array 'A' (MATRIX_MUL/MATRIX_MUL.cpp:24) in dimension 1 with a block factor 16.
INFO: [XFORM 203-101] Partitioning array 'B' (MATRIX_MUL/MATRIX_MUL.cpp:24) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'C' (MATRIX_MUL/MATRIX_MUL.cpp:24) in dimension 1 with a block factor 16.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[0]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[1]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[2]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[3]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[4]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[5]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[6]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[7]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[8]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[9]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[10]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[11]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[12]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[13]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[14]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'C[15]' in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:116:5).
INFO: [XFORM 203-11] Balancing expressions in function 'MATRIX_MUL' (MATRIX_MUL/MATRIX_MUL.cpp:24)...8128 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:20:25 ; elapsed = 00:20:42 . Memory (MB): peak = 315.297 ; gain = 225.016
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:22:14 ; elapsed = 00:22:31 . Memory (MB): peak = 441.688 ; gain = 351.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'MATRIX_MUL' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1456.49 seconds; current allocated memory: 425.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 196.713 seconds; current allocated memory: 509.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MATRIX_MUL' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_41' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_42' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_43' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_44' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_45' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_46' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_47' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_48' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_49' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_50' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_51' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_52' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_53' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_54' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_55' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_56' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_57' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_58' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_59' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_60' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_61' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_62' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/B_63' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'MATRIX_MUL/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'MATRIX_MUL' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_1632_8_1_1' to 'MATRIX_MUL_mux_16bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mux_1632_32_1_1' to 'MATRIX_MUL_mux_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_32ns_32_1_1' to 'MATRIX_MUL_mac_mudEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_16ns_17_1_1' to 'MATRIX_MUL_mac_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'MATRIX_MUL_mac_muladd_8ns_8ns_17ns_18_1_1' to 'MATRIX_MUL_mac_mufYi' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'MATRIX_MUL' is 11120 from HDL expression: (1'b1 == ap_CS_fsm_state35)
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mudEe': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mueOg': 1984 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mac_mufYi': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_16bkb': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'MATRIX_MUL_mux_16cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MATRIX_MUL'.
INFO: [HLS 200-111]  Elapsed time: 83.97 seconds; current allocated memory: 649.995 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.47 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:31:06 ; elapsed = 00:32:24 . Memory (MB): peak = 1734.684 ; gain = 1644.402
INFO: [VHDL 208-304] Generating VHDL RTL for MATRIX_MUL.
INFO: [VLOG 209-307] Generating Verilog RTL for MATRIX_MUL.
INFO: [HLS 200-112] Total elapsed time: 1944.1 seconds; peak allocated memory: 649.995 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcu200-fsgd2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
