-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

-- DATE "11/16/2018 18:20:34"

-- 
-- Device: Altera EP2C70F896C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	ulaMIPS IS
    PORT (
	a : IN std_logic_vector(31 DOWNTO 0);
	b : IN std_logic_vector(31 DOWNTO 0);
	opcode : IN std_logic_vector(3 DOWNTO 0);
	z : OUT std_logic_vector(31 DOWNTO 0);
	zero : OUT std_logic;
	ovfl : OUT std_logic
	);
END ulaMIPS;

-- Design Ports Information
-- z[0]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[1]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[2]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[3]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[4]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[5]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[6]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[7]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[8]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[9]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[10]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[11]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[12]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[13]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[14]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[15]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[16]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[17]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[18]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[19]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[20]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[21]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[22]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[23]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[24]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[25]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[26]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[27]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[28]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[29]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[30]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- z[31]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- zero	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ovfl	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- a[31]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[31]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[30]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[30]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[29]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[29]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[28]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[28]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[27]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[27]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[26]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[26]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[25]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[25]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[24]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[24]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[23]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[23]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[22]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[22]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[21]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[21]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[20]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[20]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[19]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[19]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[18]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[18]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[17]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[17]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[16]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[16]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[15]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[15]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[14]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[14]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[13]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[13]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[12]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[12]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[11]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[11]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[10]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[10]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[9]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[9]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[8]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[8]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[7]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[6]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[6]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[5]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[4]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[4]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[3]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[3]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[2]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[1]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- a[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- b[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- opcode[3]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- opcode[1]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- opcode[0]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- opcode[2]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF ulaMIPS IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_a : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_b : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_opcode : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_z : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_zero : std_logic;
SIGNAL ww_ovfl : std_logic;
SIGNAL Add6_a0_combout : std_logic;
SIGNAL Add8_a0_combout : std_logic;
SIGNAL Add10_a0_combout : std_logic;
SIGNAL Add11_a0_combout : std_logic;
SIGNAL Add12_a0_combout : std_logic;
SIGNAL Add13_a0_combout : std_logic;
SIGNAL Add14_a0_combout : std_logic;
SIGNAL Add17_a0_combout : std_logic;
SIGNAL Add18_a0_combout : std_logic;
SIGNAL Add26_a0_combout : std_logic;
SIGNAL Add27_a0_combout : std_logic;
SIGNAL Add28_a0_combout : std_logic;
SIGNAL Add30_a0_combout : std_logic;
SIGNAL Add37_a0_combout : std_logic;
SIGNAL Add39_a0_combout : std_logic;
SIGNAL Add40_a0_combout : std_logic;
SIGNAL Add41_a0_combout : std_logic;
SIGNAL Add42_a0_combout : std_logic;
SIGNAL Add43_a0_combout : std_logic;
SIGNAL Add45_a0_combout : std_logic;
SIGNAL Add46_a0_combout : std_logic;
SIGNAL Add47_a0_combout : std_logic;
SIGNAL Add50_a0_combout : std_logic;
SIGNAL Add53_a0_combout : std_logic;
SIGNAL Add55_a0_combout : std_logic;
SIGNAL Add57_a0_combout : std_logic;
SIGNAL Add58_a0_combout : std_logic;
SIGNAL Add61_a0_combout : std_logic;
SIGNAL Add37_a2_combout : std_logic;
SIGNAL Add38_a2_combout : std_logic;
SIGNAL Add41_a2_combout : std_logic;
SIGNAL Add44_a2_combout : std_logic;
SIGNAL Add46_a2_combout : std_logic;
SIGNAL Add49_a2_combout : std_logic;
SIGNAL Add51_a2_combout : std_logic;
SIGNAL Add58_a2_combout : std_logic;
SIGNAL Add59_a2_combout : std_logic;
SIGNAL Add61_a2_combout : std_logic;
SIGNAL Add7_a2_combout : std_logic;
SIGNAL Add8_a2_combout : std_logic;
SIGNAL Add9_a2_combout : std_logic;
SIGNAL Add10_a2_combout : std_logic;
SIGNAL Add11_a2_combout : std_logic;
SIGNAL Add12_a2_combout : std_logic;
SIGNAL Add14_a2_combout : std_logic;
SIGNAL Add17_a2_combout : std_logic;
SIGNAL Add20_a2_combout : std_logic;
SIGNAL Add27_a2_combout : std_logic;
SIGNAL Add28_a2_combout : std_logic;
SIGNAL Add29_a2_combout : std_logic;
SIGNAL Add37_a5 : std_logic;
SIGNAL Add39_a4_combout : std_logic;
SIGNAL Add40_a4_combout : std_logic;
SIGNAL Add41_a4_combout : std_logic;
SIGNAL Add43_a4_combout : std_logic;
SIGNAL Add44_a4_combout : std_logic;
SIGNAL Add49_a4_combout : std_logic;
SIGNAL Add52_a4_combout : std_logic;
SIGNAL Add53_a4_combout : std_logic;
SIGNAL Add57_a4_combout : std_logic;
SIGNAL Add58_a4_combout : std_logic;
SIGNAL Add59_a4_combout : std_logic;
SIGNAL Add61_a4_combout : std_logic;
SIGNAL Add6_a5 : std_logic;
SIGNAL Add8_a4_combout : std_logic;
SIGNAL Add10_a4_combout : std_logic;
SIGNAL Add11_a4_combout : std_logic;
SIGNAL Add13_a4_combout : std_logic;
SIGNAL Add14_a4_combout : std_logic;
SIGNAL Add15_a4_combout : std_logic;
SIGNAL Add16_a4_combout : std_logic;
SIGNAL Add21_a4_combout : std_logic;
SIGNAL Add22_a4_combout : std_logic;
SIGNAL Add23_a4_combout : std_logic;
SIGNAL Add25_a4_combout : std_logic;
SIGNAL Add27_a4_combout : std_logic;
SIGNAL Add28_a4_combout : std_logic;
SIGNAL Add29_a4_combout : std_logic;
SIGNAL Add30_a4_combout : std_logic;
SIGNAL Add37_a6_combout : std_logic;
SIGNAL Add44_a6_combout : std_logic;
SIGNAL Add45_a6_combout : std_logic;
SIGNAL Add46_a6_combout : std_logic;
SIGNAL Add47_a6_combout : std_logic;
SIGNAL Add48_a6_combout : std_logic;
SIGNAL Add49_a6_combout : std_logic;
SIGNAL Add52_a6_combout : std_logic;
SIGNAL Add54_a6_combout : std_logic;
SIGNAL Add55_a6_combout : std_logic;
SIGNAL Add56_a6_combout : std_logic;
SIGNAL Add58_a6_combout : std_logic;
SIGNAL Add59_a6_combout : std_logic;
SIGNAL Add61_a6_combout : std_logic;
SIGNAL Add6_a6_combout : std_logic;
SIGNAL Add9_a6_combout : std_logic;
SIGNAL Add10_a6_combout : std_logic;
SIGNAL Add15_a6_combout : std_logic;
SIGNAL Add16_a6_combout : std_logic;
SIGNAL Add18_a6_combout : std_logic;
SIGNAL Add19_a6_combout : std_logic;
SIGNAL Add24_a6_combout : std_logic;
SIGNAL Add25_a6_combout : std_logic;
SIGNAL Add26_a6_combout : std_logic;
SIGNAL Add27_a6_combout : std_logic;
SIGNAL Add28_a6_combout : std_logic;
SIGNAL Add29_a6_combout : std_logic;
SIGNAL Add30_a6_combout : std_logic;
SIGNAL Add39_a9 : std_logic;
SIGNAL Add40_a8_combout : std_logic;
SIGNAL Add42_a8_combout : std_logic;
SIGNAL Add44_a8_combout : std_logic;
SIGNAL Add46_a8_combout : std_logic;
SIGNAL Add47_a8_combout : std_logic;
SIGNAL Add48_a8_combout : std_logic;
SIGNAL Add51_a8_combout : std_logic;
SIGNAL Add55_a8_combout : std_logic;
SIGNAL Add57_a8_combout : std_logic;
SIGNAL Add59_a8_combout : std_logic;
SIGNAL Add8_a9 : std_logic;
SIGNAL Add12_a8_combout : std_logic;
SIGNAL Add13_a8_combout : std_logic;
SIGNAL Add16_a8_combout : std_logic;
SIGNAL Add17_a8_combout : std_logic;
SIGNAL Add21_a8_combout : std_logic;
SIGNAL Add25_a8_combout : std_logic;
SIGNAL Add28_a8_combout : std_logic;
SIGNAL Add29_a8_combout : std_logic;
SIGNAL Add39_a10_combout : std_logic;
SIGNAL Add43_a10_combout : std_logic;
SIGNAL Add47_a10_combout : std_logic;
SIGNAL Add48_a10_combout : std_logic;
SIGNAL Add50_a10_combout : std_logic;
SIGNAL Add57_a10_combout : std_logic;
SIGNAL Add8_a10_combout : std_logic;
SIGNAL Add11_a10_combout : std_logic;
SIGNAL Add12_a10_combout : std_logic;
SIGNAL Add16_a10_combout : std_logic;
SIGNAL Add17_a10_combout : std_logic;
SIGNAL Add18_a10_combout : std_logic;
SIGNAL Add26_a10_combout : std_logic;
SIGNAL Add30_a10_combout : std_logic;
SIGNAL Add41_a13 : std_logic;
SIGNAL Add43_a12_combout : std_logic;
SIGNAL Add46_a12_combout : std_logic;
SIGNAL Add47_a12_combout : std_logic;
SIGNAL Add51_a12_combout : std_logic;
SIGNAL Add54_a12_combout : std_logic;
SIGNAL Add56_a12_combout : std_logic;
SIGNAL Add57_a12_combout : std_logic;
SIGNAL Add58_a12_combout : std_logic;
SIGNAL Add10_a12_combout : std_logic;
SIGNAL Add12_a12_combout : std_logic;
SIGNAL Add14_a12_combout : std_logic;
SIGNAL Add15_a12_combout : std_logic;
SIGNAL Add17_a12_combout : std_logic;
SIGNAL Add18_a12_combout : std_logic;
SIGNAL Add19_a12_combout : std_logic;
SIGNAL Add20_a12_combout : std_logic;
SIGNAL Add26_a12_combout : std_logic;
SIGNAL Add27_a12_combout : std_logic;
SIGNAL Add30_a12_combout : std_logic;
SIGNAL Add41_a14_combout : std_logic;
SIGNAL Add43_a14_combout : std_logic;
SIGNAL Add44_a14_combout : std_logic;
SIGNAL Add53_a14_combout : std_logic;
SIGNAL Add54_a14_combout : std_logic;
SIGNAL Add59_a14_combout : std_logic;
SIGNAL Add60_a14_combout : std_logic;
SIGNAL Add12_a14_combout : std_logic;
SIGNAL Add14_a14_combout : std_logic;
SIGNAL Add15_a14_combout : std_logic;
SIGNAL Add17_a14_combout : std_logic;
SIGNAL Add22_a14_combout : std_logic;
SIGNAL Add23_a14_combout : std_logic;
SIGNAL Add25_a14_combout : std_logic;
SIGNAL Add28_a14_combout : std_logic;
SIGNAL Add29_a14_combout : std_logic;
SIGNAL Add13_a16_combout : std_logic;
SIGNAL Add16_a16_combout : std_logic;
SIGNAL Add24_a16_combout : std_logic;
SIGNAL Add26_a16_combout : std_logic;
SIGNAL Add45_a16_combout : std_logic;
SIGNAL Add50_a16_combout : std_logic;
SIGNAL Add52_a16_combout : std_logic;
SIGNAL Add55_a16_combout : std_logic;
SIGNAL Add56_a16_combout : std_logic;
SIGNAL Add14_a18_combout : std_logic;
SIGNAL Add21_a18_combout : std_logic;
SIGNAL Add30_a18_combout : std_logic;
SIGNAL Add45_a18_combout : std_logic;
SIGNAL Add46_a18_combout : std_logic;
SIGNAL Add47_a18_combout : std_logic;
SIGNAL Add49_a18_combout : std_logic;
SIGNAL Add50_a18_combout : std_logic;
SIGNAL Add52_a18_combout : std_logic;
SIGNAL Add14_a20_combout : std_logic;
SIGNAL Add17_a20_combout : std_logic;
SIGNAL Add19_a20_combout : std_logic;
SIGNAL Add20_a20_combout : std_logic;
SIGNAL Add23_a20_combout : std_logic;
SIGNAL Add25_a20_combout : std_logic;
SIGNAL Add48_a20_combout : std_logic;
SIGNAL Add50_a20_combout : std_logic;
SIGNAL Add51_a20_combout : std_logic;
SIGNAL Add52_a20_combout : std_logic;
SIGNAL Add57_a20_combout : std_logic;
SIGNAL Add15_a22_combout : std_logic;
SIGNAL Add18_a22_combout : std_logic;
SIGNAL Add19_a22_combout : std_logic;
SIGNAL Add20_a22_combout : std_logic;
SIGNAL Add22_a22_combout : std_logic;
SIGNAL Add23_a22_combout : std_logic;
SIGNAL Add25_a22_combout : std_logic;
SIGNAL Add26_a22_combout : std_logic;
SIGNAL Add27_a22_combout : std_logic;
SIGNAL Add30_a22_combout : std_logic;
SIGNAL Add46_a22_combout : std_logic;
SIGNAL Add48_a22_combout : std_logic;
SIGNAL Add49_a22_combout : std_logic;
SIGNAL Add50_a22_combout : std_logic;
SIGNAL Add51_a22_combout : std_logic;
SIGNAL Add52_a22_combout : std_logic;
SIGNAL Add53_a22_combout : std_logic;
SIGNAL Add56_a22_combout : std_logic;
SIGNAL Add58_a22_combout : std_logic;
SIGNAL Add61_a22_combout : std_logic;
SIGNAL Add16_a25 : std_logic;
SIGNAL Add19_a24_combout : std_logic;
SIGNAL Add20_a24_combout : std_logic;
SIGNAL Add22_a24_combout : std_logic;
SIGNAL Add23_a24_combout : std_logic;
SIGNAL Add24_a24_combout : std_logic;
SIGNAL Add26_a24_combout : std_logic;
SIGNAL Add28_a24_combout : std_logic;
SIGNAL Add29_a24_combout : std_logic;
SIGNAL Add30_a24_combout : std_logic;
SIGNAL Add51_a24_combout : std_logic;
SIGNAL Add52_a24_combout : std_logic;
SIGNAL Add53_a24_combout : std_logic;
SIGNAL Add55_a24_combout : std_logic;
SIGNAL Add56_a24_combout : std_logic;
SIGNAL Add57_a24_combout : std_logic;
SIGNAL Add59_a24_combout : std_logic;
SIGNAL Add61_a24_combout : std_logic;
SIGNAL Add16_a26_combout : std_logic;
SIGNAL Add18_a26_combout : std_logic;
SIGNAL Add21_a26_combout : std_logic;
SIGNAL Add22_a26_combout : std_logic;
SIGNAL Add23_a26_combout : std_logic;
SIGNAL Add24_a26_combout : std_logic;
SIGNAL Add25_a26_combout : std_logic;
SIGNAL Add27_a26_combout : std_logic;
SIGNAL Add28_a26_combout : std_logic;
SIGNAL Add30_a26_combout : std_logic;
SIGNAL Add53_a26_combout : std_logic;
SIGNAL Add54_a26_combout : std_logic;
SIGNAL Add55_a26_combout : std_logic;
SIGNAL Add56_a26_combout : std_logic;
SIGNAL Add58_a26_combout : std_logic;
SIGNAL Add59_a26_combout : std_logic;
SIGNAL Add61_a26_combout : std_logic;
SIGNAL Add18_a28_combout : std_logic;
SIGNAL Add24_a28_combout : std_logic;
SIGNAL Add26_a28_combout : std_logic;
SIGNAL Add28_a28_combout : std_logic;
SIGNAL Add29_a28_combout : std_logic;
SIGNAL Add30_a28_combout : std_logic;
SIGNAL Add52_a28_combout : std_logic;
SIGNAL Add55_a28_combout : std_logic;
SIGNAL Add56_a28_combout : std_logic;
SIGNAL Add59_a28_combout : std_logic;
SIGNAL Add60_a28_combout : std_logic;
SIGNAL Add61_a28_combout : std_logic;
SIGNAL Add50_a31 : std_logic;
SIGNAL Add57_a30_combout : std_logic;
SIGNAL Add60_a30_combout : std_logic;
SIGNAL Add61_a30_combout : std_logic;
SIGNAL Add25_a30_combout : std_logic;
SIGNAL Add30_a30_combout : std_logic;
SIGNAL Add50_a32_combout : std_logic;
SIGNAL Add51_a33 : std_logic;
SIGNAL Add57_a32_combout : std_logic;
SIGNAL Add58_a32_combout : std_logic;
SIGNAL Add61_a32_combout : std_logic;
SIGNAL Add20_a33 : std_logic;
SIGNAL Add21_a32_combout : std_logic;
SIGNAL Add26_a32_combout : std_logic;
SIGNAL Add27_a32_combout : std_logic;
SIGNAL Add20_a34_combout : std_logic;
SIGNAL Add27_a34_combout : std_logic;
SIGNAL Add28_a34_combout : std_logic;
SIGNAL Add29_a34_combout : std_logic;
SIGNAL Add51_a34_combout : std_logic;
SIGNAL Add52_a35 : std_logic;
SIGNAL Add53_a35 : std_logic;
SIGNAL Add57_a34_combout : std_logic;
SIGNAL Add58_a34_combout : std_logic;
SIGNAL Add59_a34_combout : std_logic;
SIGNAL Add22_a36_combout : std_logic;
SIGNAL Add23_a36_combout : std_logic;
SIGNAL Add27_a36_combout : std_logic;
SIGNAL Add28_a36_combout : std_logic;
SIGNAL Add29_a36_combout : std_logic;
SIGNAL Add30_a36_combout : std_logic;
SIGNAL Add52_a36_combout : std_logic;
SIGNAL Add53_a36_combout : std_logic;
SIGNAL Add53_a37 : std_logic;
SIGNAL Add54_a37 : std_logic;
SIGNAL Add58_a36_combout : std_logic;
SIGNAL Add59_a36_combout : std_logic;
SIGNAL Add61_a36_combout : std_logic;
SIGNAL Add24_a38_combout : std_logic;
SIGNAL Add27_a38_combout : std_logic;
SIGNAL Add28_a38_combout : std_logic;
SIGNAL Add29_a38_combout : std_logic;
SIGNAL Add53_a38_combout : std_logic;
SIGNAL Add54_a38_combout : std_logic;
SIGNAL Add54_a39 : std_logic;
SIGNAL Add55_a38_combout : std_logic;
SIGNAL Add56_a38_combout : std_logic;
SIGNAL Add57_a38_combout : std_logic;
SIGNAL Add58_a38_combout : std_logic;
SIGNAL Add59_a38_combout : std_logic;
SIGNAL Add61_a38_combout : std_logic;
SIGNAL Add25_a40_combout : std_logic;
SIGNAL Add28_a40_combout : std_logic;
SIGNAL Add29_a40_combout : std_logic;
SIGNAL Add54_a40_combout : std_logic;
SIGNAL Add57_a40_combout : std_logic;
SIGNAL Add59_a40_combout : std_logic;
SIGNAL Add26_a42_combout : std_logic;
SIGNAL Add30_a42_combout : std_logic;
SIGNAL Add56_a42_combout : std_logic;
SIGNAL Add57_a42_combout : std_logic;
SIGNAL Add26_a44_combout : std_logic;
SIGNAL Add27_a44_combout : std_logic;
SIGNAL Add57_a44_combout : std_logic;
SIGNAL Add58_a44_combout : std_logic;
SIGNAL Add0_a169_combout : std_logic;
SIGNAL Add28_a46_combout : std_logic;
SIGNAL Add29_a46_combout : std_logic;
SIGNAL Add30_a46_combout : std_logic;
SIGNAL Add59_a46_combout : std_logic;
SIGNAL Add0_a174_combout : std_logic;
SIGNAL Add60_a48_combout : std_logic;
SIGNAL Add60_a50_combout : std_logic;
SIGNAL Add61_a53 : std_logic;
SIGNAL Add61_a54_combout : std_logic;
SIGNAL ShiftLeft0_a3_combout : std_logic;
SIGNAL ShiftLeft0_a5_combout : std_logic;
SIGNAL ShiftRight0_a7_combout : std_logic;
SIGNAL ShiftRight0_a9_combout : std_logic;
SIGNAL ShiftRight0_a18_combout : std_logic;
SIGNAL ShiftRight1_a9_combout : std_logic;
SIGNAL ShiftRight0_a19_combout : std_logic;
SIGNAL ShiftRight0_a22_combout : std_logic;
SIGNAL ShiftRight0_a27_combout : std_logic;
SIGNAL ShiftRight0_a29_combout : std_logic;
SIGNAL ShiftRight0_a30_combout : std_logic;
SIGNAL Mux31_a1_combout : std_logic;
SIGNAL Mux31_a2_combout : std_logic;
SIGNAL Mux31_a5_combout : std_logic;
SIGNAL ShiftRight1_a11_combout : std_logic;
SIGNAL Mux31_a6_combout : std_logic;
SIGNAL n_a3_combout : std_logic;
SIGNAL Add0_a63_combout : std_logic;
SIGNAL ShiftRight0_a32_combout : std_logic;
SIGNAL ShiftRight1_a12_combout : std_logic;
SIGNAL ShiftRight0_a33_combout : std_logic;
SIGNAL ShiftRight0_a36_combout : std_logic;
SIGNAL ShiftRight0_a40_combout : std_logic;
SIGNAL ShiftRight1_a16_combout : std_logic;
SIGNAL ShiftRight0_a43_combout : std_logic;
SIGNAL ShiftRight1_a18_combout : std_logic;
SIGNAL ShiftRight0_a47_combout : std_logic;
SIGNAL ShiftRight0_a48_combout : std_logic;
SIGNAL Mux30_a4_combout : std_logic;
SIGNAL ShiftRight1_a21_combout : std_logic;
SIGNAL ShiftRight1_a22_combout : std_logic;
SIGNAL ShiftRight1_a23_combout : std_logic;
SIGNAL n_a7_combout : std_logic;
SIGNAL Add0_a66_combout : std_logic;
SIGNAL Add0_a67_combout : std_logic;
SIGNAL ShiftRight1_a25_combout : std_logic;
SIGNAL ShiftRight1_a30_combout : std_logic;
SIGNAL ShiftRight1_a31_combout : std_logic;
SIGNAL Mux29_a4_combout : std_logic;
SIGNAL Mux29_a5_combout : std_logic;
SIGNAL ShiftRight0_a51_combout : std_logic;
SIGNAL Mux29_a7_combout : std_logic;
SIGNAL Mux29_a9_combout : std_logic;
SIGNAL Mux29_a10_combout : std_logic;
SIGNAL Mux29_a12_combout : std_logic;
SIGNAL Mux29_a13_combout : std_logic;
SIGNAL ShiftRight1_a32_combout : std_logic;
SIGNAL ShiftRight1_a33_combout : std_logic;
SIGNAL ShiftRight1_a34_combout : std_logic;
SIGNAL Mux29_a18_combout : std_logic;
SIGNAL Add0_a71_combout : std_logic;
SIGNAL Add0_a72_combout : std_logic;
SIGNAL Mux28_a0_combout : std_logic;
SIGNAL Mux28_a1_combout : std_logic;
SIGNAL Mux28_a2_combout : std_logic;
SIGNAL Mux28_a3_combout : std_logic;
SIGNAL Mux28_a4_combout : std_logic;
SIGNAL Mux28_a5_combout : std_logic;
SIGNAL ShiftRight1_a45_combout : std_logic;
SIGNAL Mux28_a8_combout : std_logic;
SIGNAL ShiftRight1_a47_combout : std_logic;
SIGNAL Add0_a78_combout : std_logic;
SIGNAL ShiftRight1_a48_combout : std_logic;
SIGNAL ShiftRight1_a49_combout : std_logic;
SIGNAL Mux27_a1_combout : std_logic;
SIGNAL Mux27_a2_combout : std_logic;
SIGNAL ShiftLeft0_a20_combout : std_logic;
SIGNAL ShiftLeft0_a22_combout : std_logic;
SIGNAL ShiftLeft0_a23_combout : std_logic;
SIGNAL Mux27_a3_combout : std_logic;
SIGNAL Mux27_a4_combout : std_logic;
SIGNAL Mux27_a5_combout : std_logic;
SIGNAL Mux27_a6_combout : std_logic;
SIGNAL Add0_a83_combout : std_logic;
SIGNAL ShiftRight1_a50_combout : std_logic;
SIGNAL ShiftRight0_a60_combout : std_logic;
SIGNAL ShiftRight1_a51_combout : std_logic;
SIGNAL Mux26_a0_combout : std_logic;
SIGNAL Mux26_a1_combout : std_logic;
SIGNAL Mux26_a2_combout : std_logic;
SIGNAL Mux26_a3_combout : std_logic;
SIGNAL Mux26_a4_combout : std_logic;
SIGNAL Mux26_a5_combout : std_logic;
SIGNAL Add0_a88_combout : std_logic;
SIGNAL ShiftRight1_a53_combout : std_logic;
SIGNAL ShiftRight0_a64_combout : std_logic;
SIGNAL Mux25_a0_combout : std_logic;
SIGNAL Mux25_a1_combout : std_logic;
SIGNAL ShiftRight0_a65_combout : std_logic;
SIGNAL Mux25_a2_combout : std_logic;
SIGNAL Mux25_a3_combout : std_logic;
SIGNAL Mux25_a4_combout : std_logic;
SIGNAL Mux25_a5_combout : std_logic;
SIGNAL Mux25_a6_combout : std_logic;
SIGNAL Mux25_a7_combout : std_logic;
SIGNAL Add0_a93_combout : std_logic;
SIGNAL Mux24_a0_combout : std_logic;
SIGNAL Mux24_a1_combout : std_logic;
SIGNAL ShiftRight0_a68_combout : std_logic;
SIGNAL Mux24_a2_combout : std_logic;
SIGNAL Mux24_a3_combout : std_logic;
SIGNAL Mux24_a4_combout : std_logic;
SIGNAL Mux24_a5_combout : std_logic;
SIGNAL Mux24_a7_combout : std_logic;
SIGNAL ShiftRight1_a56_combout : std_logic;
SIGNAL ShiftLeft0_a34_combout : std_logic;
SIGNAL ShiftLeft0_a35_combout : std_logic;
SIGNAL ShiftLeft0_a36_combout : std_logic;
SIGNAL Add0_a98_combout : std_logic;
SIGNAL Mux22_a4_combout : std_logic;
SIGNAL Add0_a103_combout : std_logic;
SIGNAL ShiftLeft0_a41_combout : std_logic;
SIGNAL Add0_a106_combout : std_logic;
SIGNAL Add0_a108_combout : std_logic;
SIGNAL ShiftLeft0_a48_combout : std_logic;
SIGNAL Add0_a111_combout : std_logic;
SIGNAL Add0_a112_combout : std_logic;
SIGNAL Mux19_a0_combout : std_logic;
SIGNAL Mux19_a1_combout : std_logic;
SIGNAL ShiftLeft0_a49_combout : std_logic;
SIGNAL ShiftLeft0_a50_combout : std_logic;
SIGNAL ShiftLeft0_a51_combout : std_logic;
SIGNAL Mux19_a2_combout : std_logic;
SIGNAL Add0_a116_combout : std_logic;
SIGNAL Add0_a117_combout : std_logic;
SIGNAL ShiftRight1_a59_combout : std_logic;
SIGNAL Mux18_a0_combout : std_logic;
SIGNAL Mux18_a1_combout : std_logic;
SIGNAL ShiftLeft0_a53_combout : std_logic;
SIGNAL ShiftLeft0_a54_combout : std_logic;
SIGNAL Mux18_a2_combout : std_logic;
SIGNAL Mux18_a3_combout : std_logic;
SIGNAL Mux18_a4_combout : std_logic;
SIGNAL Mux18_a5_combout : std_logic;
SIGNAL Mux18_a6_combout : std_logic;
SIGNAL Add0_a121_combout : std_logic;
SIGNAL Add0_a122_combout : std_logic;
SIGNAL ShiftRight1_a60_combout : std_logic;
SIGNAL Mux17_a0_combout : std_logic;
SIGNAL Mux17_a1_combout : std_logic;
SIGNAL Mux17_a2_combout : std_logic;
SIGNAL Mux17_a3_combout : std_logic;
SIGNAL Mux17_a4_combout : std_logic;
SIGNAL Mux17_a5_combout : std_logic;
SIGNAL Add0_a126_combout : std_logic;
SIGNAL Add0_a127_combout : std_logic;
SIGNAL ShiftRight0_a75_combout : std_logic;
SIGNAL ShiftRight0_a76_combout : std_logic;
SIGNAL Mux16_a0_combout : std_logic;
SIGNAL Add0_a133_combout : std_logic;
SIGNAL Mux16_a3_combout : std_logic;
SIGNAL Mux16_a7_combout : std_logic;
SIGNAL ShiftRight0_a77_combout : std_logic;
SIGNAL Mux16_a8_combout : std_logic;
SIGNAL Add0_a136_combout : std_logic;
SIGNAL Add0_a137_combout : std_logic;
SIGNAL ShiftLeft0_a64_combout : std_logic;
SIGNAL ShiftLeft0_a65_combout : std_logic;
SIGNAL ShiftLeft0_a66_combout : std_logic;
SIGNAL Mux15_a1_combout : std_logic;
SIGNAL Mux15_a2_combout : std_logic;
SIGNAL Mux15_a3_combout : std_logic;
SIGNAL Mux15_a8_combout : std_logic;
SIGNAL Mux15_a9_combout : std_logic;
SIGNAL ShiftLeft0_a67_combout : std_logic;
SIGNAL ShiftLeft0_a68_combout : std_logic;
SIGNAL ShiftLeft0_a69_combout : std_logic;
SIGNAL Mux14_a0_combout : std_logic;
SIGNAL Mux14_a1_combout : std_logic;
SIGNAL Mux14_a2_combout : std_logic;
SIGNAL Add0_a141_combout : std_logic;
SIGNAL Add0_a142_combout : std_logic;
SIGNAL ShiftLeft0_a71_combout : std_logic;
SIGNAL Mux13_a2_combout : std_logic;
SIGNAL Mux13_a3_combout : std_logic;
SIGNAL Mux13_a4_combout : std_logic;
SIGNAL Mux13_a5_combout : std_logic;
SIGNAL Add0_a146_combout : std_logic;
SIGNAL Add0_a147_combout : std_logic;
SIGNAL Add0_a151_combout : std_logic;
SIGNAL Add0_a152_combout : std_logic;
SIGNAL Mux11_a0_combout : std_logic;
SIGNAL Add0_a156_combout : std_logic;
SIGNAL Add0_a157_combout : std_logic;
SIGNAL Mux10_a3_combout : std_logic;
SIGNAL Mux10_a4_combout : std_logic;
SIGNAL Add0_a163_combout : std_logic;
SIGNAL ShiftLeft0_a84_combout : std_logic;
SIGNAL Add0_a166_combout : std_logic;
SIGNAL Add0_a167_combout : std_logic;
SIGNAL ShiftLeft0_a85_combout : std_logic;
SIGNAL ShiftLeft0_a86_combout : std_logic;
SIGNAL Mux8_a0_combout : std_logic;
SIGNAL Mux8_a1_combout : std_logic;
SIGNAL Add0_a171_combout : std_logic;
SIGNAL Add0_a172_combout : std_logic;
SIGNAL Add0_a176_combout : std_logic;
SIGNAL Add0_a178_combout : std_logic;
SIGNAL Mux7_a0_combout : std_logic;
SIGNAL Mux7_a1_combout : std_logic;
SIGNAL Mux7_a2_combout : std_logic;
SIGNAL ShiftLeft0_a88_combout : std_logic;
SIGNAL ShiftLeft0_a89_combout : std_logic;
SIGNAL Mux7_a4_combout : std_logic;
SIGNAL Mux7_a5_combout : std_logic;
SIGNAL Mux7_a6_combout : std_logic;
SIGNAL Mux7_a8_combout : std_logic;
SIGNAL Mux7_a9_combout : std_logic;
SIGNAL Mux7_a10_combout : std_logic;
SIGNAL Add0_a181_combout : std_logic;
SIGNAL Add0_a182_combout : std_logic;
SIGNAL ShiftLeft0_a90_combout : std_logic;
SIGNAL ShiftLeft0_a91_combout : std_logic;
SIGNAL Mux6_a2_combout : std_logic;
SIGNAL Mux6_a5_combout : std_logic;
SIGNAL Add0_a188_combout : std_logic;
SIGNAL Mux5_a0_combout : std_logic;
SIGNAL ShiftLeft0_a92_combout : std_logic;
SIGNAL Mux5_a5_combout : std_logic;
SIGNAL Add0_a191_combout : std_logic;
SIGNAL Add0_a193_combout : std_logic;
SIGNAL Mux4_a0_combout : std_logic;
SIGNAL Mux4_a1_combout : std_logic;
SIGNAL ShiftLeft0_a95_combout : std_logic;
SIGNAL ShiftLeft0_a96_combout : std_logic;
SIGNAL ShiftLeft0_a97_combout : std_logic;
SIGNAL Mux4_a2_combout : std_logic;
SIGNAL Mux4_a3_combout : std_logic;
SIGNAL Add0_a197_combout : std_logic;
SIGNAL Mux9_a16_combout : std_logic;
SIGNAL ShiftLeft0_a98_combout : std_logic;
SIGNAL ShiftLeft0_a99_combout : std_logic;
SIGNAL Mux3_a8_combout : std_logic;
SIGNAL Mux3_a9_combout : std_logic;
SIGNAL Mux3_a10_combout : std_logic;
SIGNAL Mux3_a11_combout : std_logic;
SIGNAL Mux3_a12_combout : std_logic;
SIGNAL Mux3_a13_combout : std_logic;
SIGNAL Add0_a201_combout : std_logic;
SIGNAL Mux2_a2_combout : std_logic;
SIGNAL Mux2_a3_combout : std_logic;
SIGNAL ShiftLeft0_a100_combout : std_logic;
SIGNAL ShiftLeft0_a101_combout : std_logic;
SIGNAL Mux2_a5_combout : std_logic;
SIGNAL Mux2_a6_combout : std_logic;
SIGNAL Mux2_a7_combout : std_logic;
SIGNAL Mux2_a8_combout : std_logic;
SIGNAL ShiftLeft0_a102_combout : std_logic;
SIGNAL ShiftLeft0_a103_combout : std_logic;
SIGNAL ShiftLeft0_a104_combout : std_logic;
SIGNAL ShiftLeft0_a105_combout : std_logic;
SIGNAL ShiftLeft0_a106_combout : std_logic;
SIGNAL ShiftLeft0_a107_combout : std_logic;
SIGNAL Add0_a205_combout : std_logic;
SIGNAL Mux1_a0_combout : std_logic;
SIGNAL ShiftLeft0_a108_combout : std_logic;
SIGNAL Mux1_a3_combout : std_logic;
SIGNAL Add0_a209_combout : std_logic;
SIGNAL Add0_a210_combout : std_logic;
SIGNAL Add0_a215_combout : std_logic;
SIGNAL Add0_a216_combout : std_logic;
SIGNAL Add0_a217_combout : std_logic;
SIGNAL Add0_a218_combout : std_logic;
SIGNAL Add0_a219_combout : std_logic;
SIGNAL Add0_a220_combout : std_logic;
SIGNAL Add0_a222_combout : std_logic;
SIGNAL Add0_a223_combout : std_logic;
SIGNAL Mux0_a2_combout : std_logic;
SIGNAL Equal0_a0_combout : std_logic;
SIGNAL Equal0_a9_combout : std_logic;
SIGNAL Add0_a224_combout : std_logic;
SIGNAL Add0_a225_combout : std_logic;
SIGNAL Add0_a226_combout : std_logic;
SIGNAL Add0_a231_combout : std_logic;
SIGNAL Mux20_a10_combout : std_logic;
SIGNAL Add0_a234_combout : std_logic;
SIGNAL Add0_a235_combout : std_logic;
SIGNAL ShiftRight0_a79_combout : std_logic;
SIGNAL Add0_a236_combout : std_logic;
SIGNAL ShiftRight0_a80_combout : std_logic;
SIGNAL Add0_a237_combout : std_logic;
SIGNAL ShiftRight1_a63_combout : std_logic;
SIGNAL Add0_a239_combout : std_logic;
SIGNAL ShiftRight1_a64_combout : std_logic;
SIGNAL Add0_a240_combout : std_logic;
SIGNAL Mux13_a7_combout : std_logic;
SIGNAL Add0_a241_combout : std_logic;
SIGNAL Mux12_a7_combout : std_logic;
SIGNAL Add0_a242_combout : std_logic;
SIGNAL Add0_a243_combout : std_logic;
SIGNAL Add0_a245_combout : std_logic;
SIGNAL Add0_a246_combout : std_logic;
SIGNAL Add0_a248_combout : std_logic;
SIGNAL Mux13_a8_combout : std_logic;
SIGNAL Mux14_a6_combout : std_logic;
SIGNAL Add0_a251_combout : std_logic;
SIGNAL Add0_a252_combout : std_logic;
SIGNAL Mux31_a9_combout : std_logic;
SIGNAL ShiftLeft0_a0_combout : std_logic;
SIGNAL ShiftLeft0_a2_combout : std_logic;
SIGNAL ShiftLeft0_a1_combout : std_logic;
SIGNAL ShiftLeft0_a4_combout : std_logic;
SIGNAL ShiftLeft0_a7_combout : std_logic;
SIGNAL ShiftLeft0_a6_combout : std_logic;
SIGNAL ShiftLeft0_a8_combout : std_logic;
SIGNAL ShiftLeft0_a9_combout : std_logic;
SIGNAL ShiftLeft0_a11_combout : std_logic;
SIGNAL ShiftRight0_a13_combout : std_logic;
SIGNAL ShiftRight0_a14_combout : std_logic;
SIGNAL ShiftRight0_a15_combout : std_logic;
SIGNAL ShiftRight0_a11_combout : std_logic;
SIGNAL ShiftRight0_a10_combout : std_logic;
SIGNAL ShiftRight0_a12_combout : std_logic;
SIGNAL ShiftRight0_a16_combout : std_logic;
SIGNAL ShiftRight0_a17_combout : std_logic;
SIGNAL ShiftRight0_a31_combout : std_logic;
SIGNAL Mux31_a10_combout : std_logic;
SIGNAL Mux31_a3_combout : std_logic;
SIGNAL LessThan0_a1_cout : std_logic;
SIGNAL LessThan0_a3_cout : std_logic;
SIGNAL LessThan0_a5_cout : std_logic;
SIGNAL LessThan0_a7_cout : std_logic;
SIGNAL LessThan0_a9_cout : std_logic;
SIGNAL LessThan0_a11_cout : std_logic;
SIGNAL LessThan0_a13_cout : std_logic;
SIGNAL LessThan0_a15_cout : std_logic;
SIGNAL LessThan0_a17_cout : std_logic;
SIGNAL LessThan0_a19_cout : std_logic;
SIGNAL LessThan0_a21_cout : std_logic;
SIGNAL LessThan0_a23_cout : std_logic;
SIGNAL LessThan0_a25_cout : std_logic;
SIGNAL LessThan0_a27_cout : std_logic;
SIGNAL LessThan0_a29_cout : std_logic;
SIGNAL LessThan0_a31_cout : std_logic;
SIGNAL LessThan0_a33_cout : std_logic;
SIGNAL LessThan0_a35_cout : std_logic;
SIGNAL LessThan0_a37_cout : std_logic;
SIGNAL LessThan0_a39_cout : std_logic;
SIGNAL LessThan0_a41_cout : std_logic;
SIGNAL LessThan0_a43_cout : std_logic;
SIGNAL LessThan0_a45_cout : std_logic;
SIGNAL LessThan0_a47_cout : std_logic;
SIGNAL LessThan0_a49_cout : std_logic;
SIGNAL LessThan0_a51_cout : std_logic;
SIGNAL LessThan0_a53_cout : std_logic;
SIGNAL LessThan0_a55_cout : std_logic;
SIGNAL LessThan0_a57_cout : std_logic;
SIGNAL LessThan0_a59_cout : std_logic;
SIGNAL LessThan0_a61_cout : std_logic;
SIGNAL LessThan0_a62_combout : std_logic;
SIGNAL Add0_a54_combout : std_logic;
SIGNAL Add0_a55_combout : std_logic;
SIGNAL Add0_a57_cout : std_logic;
SIGNAL Add0_a58_combout : std_logic;
SIGNAL Mux31_a0_combout : std_logic;
SIGNAL Mux31_a4_combout : std_logic;
SIGNAL Mux31_a7_combout : std_logic;
SIGNAL Mux31_a8_combout : std_logic;
SIGNAL Add0_a61_combout : std_logic;
SIGNAL Add0_a60_combout : std_logic;
SIGNAL Add29_a0_combout : std_logic;
SIGNAL Add30_a1 : std_logic;
SIGNAL Add30_a2_combout : std_logic;
SIGNAL Add0_a62_combout : std_logic;
SIGNAL Add0_a59 : std_logic;
SIGNAL Add0_a64_combout : std_logic;
SIGNAL Mux30_a0_combout : std_logic;
SIGNAL Mux30_a1_combout : std_logic;
SIGNAL Mux30_a2_combout : std_logic;
SIGNAL Mux30_a9_combout : std_logic;
SIGNAL ShiftLeft0_a12_combout : std_logic;
SIGNAL ShiftLeft0_a13_combout : std_logic;
SIGNAL ShiftLeft0_a14_combout : std_logic;
SIGNAL Mux30_a10_combout : std_logic;
SIGNAL Mux30_a3_combout : std_logic;
SIGNAL Mux30_a5_combout : std_logic;
SIGNAL Mux30_a6_combout : std_logic;
SIGNAL Mux30_a7_combout : std_logic;
SIGNAL Mux30_a8_combout : std_logic;
SIGNAL ShiftRight1_a37_combout : std_logic;
SIGNAL ShiftRight1_a15_combout : std_logic;
SIGNAL ShiftRight1_a38_combout : std_logic;
SIGNAL ShiftRight0_a52_combout : std_logic;
SIGNAL ShiftRight1_a10_combout : std_logic;
SIGNAL Mux29_a17_combout : std_logic;
SIGNAL Mux29_a19_combout : std_logic;
SIGNAL Mux29_a0_combout : std_logic;
SIGNAL Mux29_a1_combout : std_logic;
SIGNAL Mux29_a14_combout : std_logic;
SIGNAL Mux29_a15_combout : std_logic;
SIGNAL Add0_a68_combout : std_logic;
SIGNAL Add0_a65 : std_logic;
SIGNAL Add0_a69_combout : std_logic;
SIGNAL Mux29_a16_combout : std_logic;
SIGNAL Mux29_a20_combout : std_logic;
SIGNAL Mux9_a2_combout : std_logic;
SIGNAL Mux28_a6_combout : std_logic;
SIGNAL Add0_a73_combout : std_logic;
SIGNAL Add0_a70 : std_logic;
SIGNAL Add0_a74_combout : std_logic;
SIGNAL Mux28_a7_combout : std_logic;
SIGNAL ShiftRight1_a46_combout : std_logic;
SIGNAL ShiftRight0_a56_combout : std_logic;
SIGNAL ShiftRight1_a13_combout : std_logic;
SIGNAL Mux28_a9_combout : std_logic;
SIGNAL Mux28_a10_combout : std_logic;
SIGNAL ShiftRight0_a26_combout : std_logic;
SIGNAL ShiftRight0_a28_combout : std_logic;
SIGNAL Mux27_a0_combout : std_logic;
SIGNAL Mux27_a8_combout : std_logic;
SIGNAL ShiftRight0_a20_combout : std_logic;
SIGNAL ShiftRight0_a21_combout : std_logic;
SIGNAL Mux27_a7_combout : std_logic;
SIGNAL Mux27_a9_combout : std_logic;
SIGNAL Mux27_a10_combout : std_logic;
SIGNAL Add30_a3 : std_logic;
SIGNAL Add30_a5 : std_logic;
SIGNAL Add30_a7 : std_logic;
SIGNAL Add30_a8_combout : std_logic;
SIGNAL Add59_a0_combout : std_logic;
SIGNAL Add60_a1 : std_logic;
SIGNAL Add60_a3 : std_logic;
SIGNAL Add60_a5 : std_logic;
SIGNAL Add60_a7 : std_logic;
SIGNAL Add60_a8_combout : std_logic;
SIGNAL Add60_a6_combout : std_logic;
SIGNAL Add60_a4_combout : std_logic;
SIGNAL Add60_a2_combout : std_logic;
SIGNAL Add60_a0_combout : std_logic;
SIGNAL Add61_a1 : std_logic;
SIGNAL Add61_a3 : std_logic;
SIGNAL Add61_a5 : std_logic;
SIGNAL Add61_a7 : std_logic;
SIGNAL Add61_a8_combout : std_logic;
SIGNAL Add0_a227_combout : std_logic;
SIGNAL Add0_a76_combout : std_logic;
SIGNAL Add0_a77_combout : std_logic;
SIGNAL Add0_a75 : std_logic;
SIGNAL Add0_a79_combout : std_logic;
SIGNAL Mux27_a11_combout : std_logic;
SIGNAL ShiftRight0_a23_combout : std_logic;
SIGNAL ShiftRight1_a14_combout : std_logic;
SIGNAL ShiftRight0_a37_combout : std_logic;
SIGNAL ShiftRight1_a19_combout : std_logic;
SIGNAL ShiftRight0_a45_combout : std_logic;
SIGNAL ShiftRight0_a63_combout : std_logic;
SIGNAL Mux26_a6_combout : std_logic;
SIGNAL ShiftRight0_a38_combout : std_logic;
SIGNAL ShiftRight0_a34_combout : std_logic;
SIGNAL ShiftRight0_a35_combout : std_logic;
SIGNAL Mux26_a7_combout : std_logic;
SIGNAL Mux26_a8_combout : std_logic;
SIGNAL Add51_a0_combout : std_logic;
SIGNAL Add52_a1 : std_logic;
SIGNAL Add52_a2_combout : std_logic;
SIGNAL Add52_a0_combout : std_logic;
SIGNAL Add53_a1 : std_logic;
SIGNAL Add53_a2_combout : std_logic;
SIGNAL Add54_a1 : std_logic;
SIGNAL Add54_a3 : std_logic;
SIGNAL Add54_a4_combout : std_logic;
SIGNAL Add54_a2_combout : std_logic;
SIGNAL Add54_a0_combout : std_logic;
SIGNAL Add55_a1 : std_logic;
SIGNAL Add55_a3 : std_logic;
SIGNAL Add55_a4_combout : std_logic;
SIGNAL Add55_a2_combout : std_logic;
SIGNAL Add56_a1 : std_logic;
SIGNAL Add56_a3 : std_logic;
SIGNAL Add56_a4_combout : std_logic;
SIGNAL Add56_a2_combout : std_logic;
SIGNAL Add56_a0_combout : std_logic;
SIGNAL Add57_a1 : std_logic;
SIGNAL Add57_a3 : std_logic;
SIGNAL Add57_a5 : std_logic;
SIGNAL Add57_a6_combout : std_logic;
SIGNAL Add57_a2_combout : std_logic;
SIGNAL Add58_a1 : std_logic;
SIGNAL Add58_a3 : std_logic;
SIGNAL Add58_a5 : std_logic;
SIGNAL Add58_a7 : std_logic;
SIGNAL Add58_a9 : std_logic;
SIGNAL Add58_a10_combout : std_logic;
SIGNAL Add58_a8_combout : std_logic;
SIGNAL Add59_a1 : std_logic;
SIGNAL Add59_a3 : std_logic;
SIGNAL Add59_a5 : std_logic;
SIGNAL Add59_a7 : std_logic;
SIGNAL Add59_a9 : std_logic;
SIGNAL Add59_a10_combout : std_logic;
SIGNAL Add60_a9 : std_logic;
SIGNAL Add60_a10_combout : std_logic;
SIGNAL Add61_a9 : std_logic;
SIGNAL Add61_a10_combout : std_logic;
SIGNAL Add0_a228_combout : std_logic;
SIGNAL Add0_a81_combout : std_logic;
SIGNAL Add0_a82_combout : std_logic;
SIGNAL Add0_a80 : std_logic;
SIGNAL Add0_a84_combout : std_logic;
SIGNAL Mux26_a9_combout : std_logic;
SIGNAL ShiftRight1_a26_combout : std_logic;
SIGNAL ShiftRight1_a27_combout : std_logic;
SIGNAL ShiftRight1_a35_combout : std_logic;
SIGNAL ShiftRight1_a36_combout : std_logic;
SIGNAL ShiftRight0_a66_combout : std_logic;
SIGNAL Mux25_a8_combout : std_logic;
SIGNAL Add0_a86_combout : std_logic;
SIGNAL Add59_a11 : std_logic;
SIGNAL Add59_a12_combout : std_logic;
SIGNAL Add60_a11 : std_logic;
SIGNAL Add60_a12_combout : std_logic;
SIGNAL Add61_a11 : std_logic;
SIGNAL Add61_a12_combout : std_logic;
SIGNAL Add0_a229_combout : std_logic;
SIGNAL Add0_a87_combout : std_logic;
SIGNAL Add0_a85 : std_logic;
SIGNAL Add0_a89_combout : std_logic;
SIGNAL Mux25_a9_combout : std_logic;
SIGNAL Mux24_a6_combout : std_logic;
SIGNAL ShiftRight1_a43_combout : std_logic;
SIGNAL ShiftRight0_a69_combout : std_logic;
SIGNAL Mux24_a8_combout : std_logic;
SIGNAL Add0_a91_combout : std_logic;
SIGNAL Add19_a0_combout : std_logic;
SIGNAL Add20_a0_combout : std_logic;
SIGNAL Add21_a1 : std_logic;
SIGNAL Add21_a2_combout : std_logic;
SIGNAL Add21_a0_combout : std_logic;
SIGNAL Add22_a1 : std_logic;
SIGNAL Add22_a2_combout : std_logic;
SIGNAL Add22_a0_combout : std_logic;
SIGNAL Add23_a1 : std_logic;
SIGNAL Add23_a2_combout : std_logic;
SIGNAL Add23_a0_combout : std_logic;
SIGNAL Add24_a1 : std_logic;
SIGNAL Add24_a2_combout : std_logic;
SIGNAL Add24_a0_combout : std_logic;
SIGNAL Add25_a1 : std_logic;
SIGNAL Add25_a2_combout : std_logic;
SIGNAL Add25_a0_combout : std_logic;
SIGNAL Add26_a1 : std_logic;
SIGNAL Add26_a3 : std_logic;
SIGNAL Add26_a5 : std_logic;
SIGNAL Add26_a7 : std_logic;
SIGNAL Add26_a8_combout : std_logic;
SIGNAL Add26_a4_combout : std_logic;
SIGNAL Add26_a2_combout : std_logic;
SIGNAL Add27_a1 : std_logic;
SIGNAL Add27_a3 : std_logic;
SIGNAL Add27_a5 : std_logic;
SIGNAL Add27_a7 : std_logic;
SIGNAL Add27_a9 : std_logic;
SIGNAL Add27_a10_combout : std_logic;
SIGNAL Add27_a8_combout : std_logic;
SIGNAL Add28_a1 : std_logic;
SIGNAL Add28_a3 : std_logic;
SIGNAL Add28_a5 : std_logic;
SIGNAL Add28_a7 : std_logic;
SIGNAL Add28_a9 : std_logic;
SIGNAL Add28_a11 : std_logic;
SIGNAL Add28_a12_combout : std_logic;
SIGNAL Add28_a10_combout : std_logic;
SIGNAL Add29_a1 : std_logic;
SIGNAL Add29_a3 : std_logic;
SIGNAL Add29_a5 : std_logic;
SIGNAL Add29_a7 : std_logic;
SIGNAL Add29_a9 : std_logic;
SIGNAL Add29_a11 : std_logic;
SIGNAL Add29_a12_combout : std_logic;
SIGNAL Add29_a10_combout : std_logic;
SIGNAL Add30_a9 : std_logic;
SIGNAL Add30_a11 : std_logic;
SIGNAL Add30_a13 : std_logic;
SIGNAL Add30_a14_combout : std_logic;
SIGNAL Add61_a13 : std_logic;
SIGNAL Add61_a14_combout : std_logic;
SIGNAL Add0_a230_combout : std_logic;
SIGNAL Add0_a92_combout : std_logic;
SIGNAL Add0_a90 : std_logic;
SIGNAL Add0_a94_combout : std_logic;
SIGNAL Mux24_a9_combout : std_logic;
SIGNAL Mux23_a2_combout : std_logic;
SIGNAL ShiftRight0_a6_combout : std_logic;
SIGNAL ShiftRight0_a8_combout : std_logic;
SIGNAL ShiftRight0_a70_combout : std_logic;
SIGNAL Mux23_a5_combout : std_logic;
SIGNAL Mux23_a11_combout : std_logic;
SIGNAL Mux23_a6_combout : std_logic;
SIGNAL Add15_a1 : std_logic;
SIGNAL Add15_a2_combout : std_logic;
SIGNAL Add15_a0_combout : std_logic;
SIGNAL Add16_a1 : std_logic;
SIGNAL Add16_a2_combout : std_logic;
SIGNAL Add16_a0_combout : std_logic;
SIGNAL Add17_a1 : std_logic;
SIGNAL Add17_a3 : std_logic;
SIGNAL Add17_a5 : std_logic;
SIGNAL Add17_a6_combout : std_logic;
SIGNAL Add17_a4_combout : std_logic;
SIGNAL Add18_a1 : std_logic;
SIGNAL Add18_a3 : std_logic;
SIGNAL Add18_a5 : std_logic;
SIGNAL Add18_a7 : std_logic;
SIGNAL Add18_a8_combout : std_logic;
SIGNAL Add18_a4_combout : std_logic;
SIGNAL Add18_a2_combout : std_logic;
SIGNAL Add19_a1 : std_logic;
SIGNAL Add19_a3 : std_logic;
SIGNAL Add19_a5 : std_logic;
SIGNAL Add19_a7 : std_logic;
SIGNAL Add19_a9 : std_logic;
SIGNAL Add19_a10_combout : std_logic;
SIGNAL Add19_a8_combout : std_logic;
SIGNAL Add19_a4_combout : std_logic;
SIGNAL Add19_a2_combout : std_logic;
SIGNAL Add20_a1 : std_logic;
SIGNAL Add20_a3 : std_logic;
SIGNAL Add20_a5 : std_logic;
SIGNAL Add20_a7 : std_logic;
SIGNAL Add20_a9 : std_logic;
SIGNAL Add20_a10_combout : std_logic;
SIGNAL Add20_a8_combout : std_logic;
SIGNAL Add20_a6_combout : std_logic;
SIGNAL Add20_a4_combout : std_logic;
SIGNAL Add21_a3 : std_logic;
SIGNAL Add21_a5 : std_logic;
SIGNAL Add21_a7 : std_logic;
SIGNAL Add21_a9 : std_logic;
SIGNAL Add21_a11 : std_logic;
SIGNAL Add21_a12_combout : std_logic;
SIGNAL Add21_a10_combout : std_logic;
SIGNAL Add21_a6_combout : std_logic;
SIGNAL Add22_a3 : std_logic;
SIGNAL Add22_a5 : std_logic;
SIGNAL Add22_a7 : std_logic;
SIGNAL Add22_a9 : std_logic;
SIGNAL Add22_a11 : std_logic;
SIGNAL Add22_a12_combout : std_logic;
SIGNAL Add22_a10_combout : std_logic;
SIGNAL Add22_a8_combout : std_logic;
SIGNAL Add22_a6_combout : std_logic;
SIGNAL Add23_a3 : std_logic;
SIGNAL Add23_a5 : std_logic;
SIGNAL Add23_a7 : std_logic;
SIGNAL Add23_a9 : std_logic;
SIGNAL Add23_a11 : std_logic;
SIGNAL Add23_a12_combout : std_logic;
SIGNAL Add23_a10_combout : std_logic;
SIGNAL Add23_a8_combout : std_logic;
SIGNAL Add23_a6_combout : std_logic;
SIGNAL Add24_a3 : std_logic;
SIGNAL Add24_a5 : std_logic;
SIGNAL Add24_a7 : std_logic;
SIGNAL Add24_a9 : std_logic;
SIGNAL Add24_a11 : std_logic;
SIGNAL Add24_a12_combout : std_logic;
SIGNAL Add24_a10_combout : std_logic;
SIGNAL Add24_a8_combout : std_logic;
SIGNAL Add24_a4_combout : std_logic;
SIGNAL Add25_a3 : std_logic;
SIGNAL Add25_a5 : std_logic;
SIGNAL Add25_a7 : std_logic;
SIGNAL Add25_a9 : std_logic;
SIGNAL Add25_a11 : std_logic;
SIGNAL Add25_a12_combout : std_logic;
SIGNAL Add25_a10_combout : std_logic;
SIGNAL Add26_a9 : std_logic;
SIGNAL Add26_a11 : std_logic;
SIGNAL Add26_a13 : std_logic;
SIGNAL Add26_a14_combout : std_logic;
SIGNAL Add27_a11 : std_logic;
SIGNAL Add27_a13 : std_logic;
SIGNAL Add27_a15 : std_logic;
SIGNAL Add27_a16_combout : std_logic;
SIGNAL Add27_a14_combout : std_logic;
SIGNAL Add28_a13 : std_logic;
SIGNAL Add28_a15 : std_logic;
SIGNAL Add28_a16_combout : std_logic;
SIGNAL Add29_a13 : std_logic;
SIGNAL Add29_a15 : std_logic;
SIGNAL Add29_a16_combout : std_logic;
SIGNAL Add30_a15 : std_logic;
SIGNAL Add30_a16_combout : std_logic;
SIGNAL Mux29_a3_combout : std_logic;
SIGNAL Mux29_a2_combout : std_logic;
SIGNAL Mux23_a3_combout : std_logic;
SIGNAL Add44_a0_combout : std_logic;
SIGNAL Add45_a1 : std_logic;
SIGNAL Add45_a3 : std_logic;
SIGNAL Add45_a4_combout : std_logic;
SIGNAL Add45_a2_combout : std_logic;
SIGNAL Add46_a1 : std_logic;
SIGNAL Add46_a3 : std_logic;
SIGNAL Add46_a4_combout : std_logic;
SIGNAL Add47_a1 : std_logic;
SIGNAL Add47_a3 : std_logic;
SIGNAL Add47_a4_combout : std_logic;
SIGNAL Add47_a2_combout : std_logic;
SIGNAL Add48_a1 : std_logic;
SIGNAL Add48_a3 : std_logic;
SIGNAL Add48_a4_combout : std_logic;
SIGNAL Add48_a2_combout : std_logic;
SIGNAL Add48_a0_combout : std_logic;
SIGNAL Add49_a1 : std_logic;
SIGNAL Add49_a3 : std_logic;
SIGNAL Add49_a5 : std_logic;
SIGNAL Add49_a7 : std_logic;
SIGNAL Add49_a8_combout : std_logic;
SIGNAL Add49_a0_combout : std_logic;
SIGNAL Add50_a1 : std_logic;
SIGNAL Add50_a3 : std_logic;
SIGNAL Add50_a5 : std_logic;
SIGNAL Add50_a7 : std_logic;
SIGNAL Add50_a8_combout : std_logic;
SIGNAL Add50_a6_combout : std_logic;
SIGNAL Add50_a4_combout : std_logic;
SIGNAL Add50_a2_combout : std_logic;
SIGNAL Add51_a1 : std_logic;
SIGNAL Add51_a3 : std_logic;
SIGNAL Add51_a5 : std_logic;
SIGNAL Add51_a7 : std_logic;
SIGNAL Add51_a9 : std_logic;
SIGNAL Add51_a10_combout : std_logic;
SIGNAL Add51_a6_combout : std_logic;
SIGNAL Add51_a4_combout : std_logic;
SIGNAL Add52_a3 : std_logic;
SIGNAL Add52_a5 : std_logic;
SIGNAL Add52_a7 : std_logic;
SIGNAL Add52_a9 : std_logic;
SIGNAL Add52_a10_combout : std_logic;
SIGNAL Add52_a8_combout : std_logic;
SIGNAL Add53_a3 : std_logic;
SIGNAL Add53_a5 : std_logic;
SIGNAL Add53_a7 : std_logic;
SIGNAL Add53_a9 : std_logic;
SIGNAL Add53_a10_combout : std_logic;
SIGNAL Add53_a8_combout : std_logic;
SIGNAL Add53_a6_combout : std_logic;
SIGNAL Add54_a5 : std_logic;
SIGNAL Add54_a7 : std_logic;
SIGNAL Add54_a9 : std_logic;
SIGNAL Add54_a10_combout : std_logic;
SIGNAL Add54_a8_combout : std_logic;
SIGNAL Add55_a5 : std_logic;
SIGNAL Add55_a7 : std_logic;
SIGNAL Add55_a9 : std_logic;
SIGNAL Add55_a11 : std_logic;
SIGNAL Add55_a13 : std_logic;
SIGNAL Add55_a14_combout : std_logic;
SIGNAL Add55_a12_combout : std_logic;
SIGNAL Add55_a10_combout : std_logic;
SIGNAL Add56_a5 : std_logic;
SIGNAL Add56_a7 : std_logic;
SIGNAL Add56_a9 : std_logic;
SIGNAL Add56_a11 : std_logic;
SIGNAL Add56_a13 : std_logic;
SIGNAL Add56_a14_combout : std_logic;
SIGNAL Add56_a10_combout : std_logic;
SIGNAL Add56_a8_combout : std_logic;
SIGNAL Add57_a7 : std_logic;
SIGNAL Add57_a9 : std_logic;
SIGNAL Add57_a11 : std_logic;
SIGNAL Add57_a13 : std_logic;
SIGNAL Add57_a15 : std_logic;
SIGNAL Add57_a16_combout : std_logic;
SIGNAL Add57_a14_combout : std_logic;
SIGNAL Add58_a11 : std_logic;
SIGNAL Add58_a13 : std_logic;
SIGNAL Add58_a15 : std_logic;
SIGNAL Add58_a16_combout : std_logic;
SIGNAL Add58_a14_combout : std_logic;
SIGNAL Add59_a13 : std_logic;
SIGNAL Add59_a15 : std_logic;
SIGNAL Add59_a16_combout : std_logic;
SIGNAL Add60_a13 : std_logic;
SIGNAL Add60_a15 : std_logic;
SIGNAL Add60_a16_combout : std_logic;
SIGNAL Add61_a15 : std_logic;
SIGNAL Add61_a16_combout : std_logic;
SIGNAL Mux23_a4_combout : std_logic;
SIGNAL Mux29_a11_combout : std_logic;
SIGNAL Mux23_a7_combout : std_logic;
SIGNAL Mux23_a8_combout : std_logic;
SIGNAL Mux23_a9_combout : std_logic;
SIGNAL Add0_a96_combout : std_logic;
SIGNAL Add0_a97_combout : std_logic;
SIGNAL Add0_a95 : std_logic;
SIGNAL Add0_a99_combout : std_logic;
SIGNAL Mux23_a10_combout : std_logic;
SIGNAL ShiftRight0_a44_combout : std_logic;
SIGNAL ShiftRight0_a46_combout : std_logic;
SIGNAL ShiftRight0_a39_combout : std_logic;
SIGNAL ShiftRight0_a41_combout : std_logic;
SIGNAL ShiftRight0_a71_combout : std_logic;
SIGNAL Mux29_a8_combout : std_logic;
SIGNAL Mux22_a10_combout : std_logic;
SIGNAL Mux22_a5_combout : std_logic;
SIGNAL n_a6_combout : std_logic;
SIGNAL n_a2_combout : std_logic;
SIGNAL n_a8_combout : std_logic;
SIGNAL n_a1_combout : std_logic;
SIGNAL Add37_a1 : std_logic;
SIGNAL Add37_a3 : std_logic;
SIGNAL Add37_a4_combout : std_logic;
SIGNAL Add38_a1 : std_logic;
SIGNAL Add38_a3 : std_logic;
SIGNAL Add38_a5 : std_logic;
SIGNAL Add38_a6_combout : std_logic;
SIGNAL Add38_a4_combout : std_logic;
SIGNAL Add38_a0_combout : std_logic;
SIGNAL Add39_a1 : std_logic;
SIGNAL Add39_a3 : std_logic;
SIGNAL Add39_a5 : std_logic;
SIGNAL Add39_a6_combout : std_logic;
SIGNAL Add39_a2_combout : std_logic;
SIGNAL Add40_a1 : std_logic;
SIGNAL Add40_a3 : std_logic;
SIGNAL Add40_a5 : std_logic;
SIGNAL Add40_a6_combout : std_logic;
SIGNAL Add40_a2_combout : std_logic;
SIGNAL Add41_a1 : std_logic;
SIGNAL Add41_a3 : std_logic;
SIGNAL Add41_a5 : std_logic;
SIGNAL Add41_a6_combout : std_logic;
SIGNAL Add42_a1 : std_logic;
SIGNAL Add42_a3 : std_logic;
SIGNAL Add42_a5 : std_logic;
SIGNAL Add42_a6_combout : std_logic;
SIGNAL Add42_a4_combout : std_logic;
SIGNAL Add42_a2_combout : std_logic;
SIGNAL Add43_a1 : std_logic;
SIGNAL Add43_a3 : std_logic;
SIGNAL Add43_a5 : std_logic;
SIGNAL Add43_a7 : std_logic;
SIGNAL Add43_a8_combout : std_logic;
SIGNAL Add43_a6_combout : std_logic;
SIGNAL Add43_a2_combout : std_logic;
SIGNAL Add44_a1 : std_logic;
SIGNAL Add44_a3 : std_logic;
SIGNAL Add44_a5 : std_logic;
SIGNAL Add44_a7 : std_logic;
SIGNAL Add44_a9 : std_logic;
SIGNAL Add44_a11 : std_logic;
SIGNAL Add44_a12_combout : std_logic;
SIGNAL Add44_a10_combout : std_logic;
SIGNAL Add45_a5 : std_logic;
SIGNAL Add45_a7 : std_logic;
SIGNAL Add45_a9 : std_logic;
SIGNAL Add45_a11 : std_logic;
SIGNAL Add45_a13 : std_logic;
SIGNAL Add45_a14_combout : std_logic;
SIGNAL Add45_a12_combout : std_logic;
SIGNAL Add45_a10_combout : std_logic;
SIGNAL Add45_a8_combout : std_logic;
SIGNAL Add46_a5 : std_logic;
SIGNAL Add46_a7 : std_logic;
SIGNAL Add46_a9 : std_logic;
SIGNAL Add46_a11 : std_logic;
SIGNAL Add46_a13 : std_logic;
SIGNAL Add46_a14_combout : std_logic;
SIGNAL Add46_a10_combout : std_logic;
SIGNAL Add47_a5 : std_logic;
SIGNAL Add47_a7 : std_logic;
SIGNAL Add47_a9 : std_logic;
SIGNAL Add47_a11 : std_logic;
SIGNAL Add47_a13 : std_logic;
SIGNAL Add47_a14_combout : std_logic;
SIGNAL Add48_a5 : std_logic;
SIGNAL Add48_a7 : std_logic;
SIGNAL Add48_a9 : std_logic;
SIGNAL Add48_a11 : std_logic;
SIGNAL Add48_a13 : std_logic;
SIGNAL Add48_a14_combout : std_logic;
SIGNAL Add48_a12_combout : std_logic;
SIGNAL Add49_a9 : std_logic;
SIGNAL Add49_a11 : std_logic;
SIGNAL Add49_a13 : std_logic;
SIGNAL Add49_a14_combout : std_logic;
SIGNAL Add49_a12_combout : std_logic;
SIGNAL Add49_a10_combout : std_logic;
SIGNAL Add50_a9 : std_logic;
SIGNAL Add50_a11 : std_logic;
SIGNAL Add50_a13 : std_logic;
SIGNAL Add50_a14_combout : std_logic;
SIGNAL Add50_a12_combout : std_logic;
SIGNAL Add51_a11 : std_logic;
SIGNAL Add51_a13 : std_logic;
SIGNAL Add51_a14_combout : std_logic;
SIGNAL Add52_a11 : std_logic;
SIGNAL Add52_a13 : std_logic;
SIGNAL Add52_a14_combout : std_logic;
SIGNAL Add52_a12_combout : std_logic;
SIGNAL Add53_a11 : std_logic;
SIGNAL Add53_a13 : std_logic;
SIGNAL Add53_a15 : std_logic;
SIGNAL Add53_a17 : std_logic;
SIGNAL Add53_a18_combout : std_logic;
SIGNAL Add53_a16_combout : std_logic;
SIGNAL Add53_a12_combout : std_logic;
SIGNAL Add54_a11 : std_logic;
SIGNAL Add54_a13 : std_logic;
SIGNAL Add54_a15 : std_logic;
SIGNAL Add54_a17 : std_logic;
SIGNAL Add54_a18_combout : std_logic;
SIGNAL Add54_a16_combout : std_logic;
SIGNAL Add55_a15 : std_logic;
SIGNAL Add55_a17 : std_logic;
SIGNAL Add55_a18_combout : std_logic;
SIGNAL Add56_a15 : std_logic;
SIGNAL Add56_a17 : std_logic;
SIGNAL Add56_a18_combout : std_logic;
SIGNAL Add57_a17 : std_logic;
SIGNAL Add57_a18_combout : std_logic;
SIGNAL Add58_a17 : std_logic;
SIGNAL Add58_a18_combout : std_logic;
SIGNAL Add59_a17 : std_logic;
SIGNAL Add59_a18_combout : std_logic;
SIGNAL Add60_a17 : std_logic;
SIGNAL Add60_a18_combout : std_logic;
SIGNAL Add61_a17 : std_logic;
SIGNAL Add61_a18_combout : std_logic;
SIGNAL ShiftRight1_a17_combout : std_logic;
SIGNAL ShiftRight1_a20_combout : std_logic;
SIGNAL ShiftRight1_a57_combout : std_logic;
SIGNAL Mux22_a2_combout : std_logic;
SIGNAL Mux22_a3_combout : std_logic;
SIGNAL Mux22_a6_combout : std_logic;
SIGNAL Mux22_a7_combout : std_logic;
SIGNAL Mux22_a8_combout : std_logic;
SIGNAL Add0_a101_combout : std_logic;
SIGNAL Add0_a232_combout : std_logic;
SIGNAL Add0_a102_combout : std_logic;
SIGNAL Add0_a100 : std_logic;
SIGNAL Add0_a104_combout : std_logic;
SIGNAL Mux22_a9_combout : std_logic;
SIGNAL ShiftRight1_a28_combout : std_logic;
SIGNAL ShiftRight1_a29_combout : std_logic;
SIGNAL ShiftRight0_a50_combout : std_logic;
SIGNAL ShiftRight0_a72_combout : std_logic;
SIGNAL Mux21_a4_combout : std_logic;
SIGNAL ShiftLeft0_a24_combout : std_logic;
SIGNAL ShiftLeft0_a27_combout : std_logic;
SIGNAL ShiftLeft0_a28_combout : std_logic;
SIGNAL ShiftLeft0_a37_combout : std_logic;
SIGNAL ShiftLeft0_a42_combout : std_logic;
SIGNAL ShiftLeft0_a43_combout : std_logic;
SIGNAL ShiftLeft0_a16_combout : std_logic;
SIGNAL ShiftLeft0_a17_combout : std_logic;
SIGNAL ShiftLeft0_a44_combout : std_logic;
SIGNAL Mux21_a10_combout : std_logic;
SIGNAL Mux21_a5_combout : std_logic;
SIGNAL Add58_a19 : std_logic;
SIGNAL Add58_a20_combout : std_logic;
SIGNAL Add59_a19 : std_logic;
SIGNAL Add59_a20_combout : std_logic;
SIGNAL Add60_a19 : std_logic;
SIGNAL Add60_a20_combout : std_logic;
SIGNAL Add61_a19 : std_logic;
SIGNAL Add61_a20_combout : std_logic;
SIGNAL ShiftRight1_a58_combout : std_logic;
SIGNAL Mux21_a2_combout : std_logic;
SIGNAL Mux21_a3_combout : std_logic;
SIGNAL Mux21_a6_combout : std_logic;
SIGNAL Mux21_a7_combout : std_logic;
SIGNAL Mux21_a8_combout : std_logic;
SIGNAL ShiftRight0_a49_combout : std_logic;
SIGNAL Add11_a1 : std_logic;
SIGNAL Add11_a3 : std_logic;
SIGNAL Add11_a5 : std_logic;
SIGNAL Add11_a6_combout : std_logic;
SIGNAL Add12_a1 : std_logic;
SIGNAL Add12_a3 : std_logic;
SIGNAL Add12_a5 : std_logic;
SIGNAL Add12_a6_combout : std_logic;
SIGNAL Add12_a4_combout : std_logic;
SIGNAL Add13_a1 : std_logic;
SIGNAL Add13_a3 : std_logic;
SIGNAL Add13_a5 : std_logic;
SIGNAL Add13_a7 : std_logic;
SIGNAL Add13_a9 : std_logic;
SIGNAL Add13_a10_combout : std_logic;
SIGNAL Add13_a6_combout : std_logic;
SIGNAL Add13_a2_combout : std_logic;
SIGNAL Add14_a1 : std_logic;
SIGNAL Add14_a3 : std_logic;
SIGNAL Add14_a5 : std_logic;
SIGNAL Add14_a7 : std_logic;
SIGNAL Add14_a9 : std_logic;
SIGNAL Add14_a10_combout : std_logic;
SIGNAL Add14_a8_combout : std_logic;
SIGNAL Add14_a6_combout : std_logic;
SIGNAL Add15_a3 : std_logic;
SIGNAL Add15_a5 : std_logic;
SIGNAL Add15_a7 : std_logic;
SIGNAL Add15_a9 : std_logic;
SIGNAL Add15_a10_combout : std_logic;
SIGNAL Add15_a8_combout : std_logic;
SIGNAL Add16_a3 : std_logic;
SIGNAL Add16_a5 : std_logic;
SIGNAL Add16_a7 : std_logic;
SIGNAL Add16_a9 : std_logic;
SIGNAL Add16_a11 : std_logic;
SIGNAL Add16_a13 : std_logic;
SIGNAL Add16_a14_combout : std_logic;
SIGNAL Add16_a12_combout : std_logic;
SIGNAL Add17_a7 : std_logic;
SIGNAL Add17_a9 : std_logic;
SIGNAL Add17_a11 : std_logic;
SIGNAL Add17_a13 : std_logic;
SIGNAL Add17_a15 : std_logic;
SIGNAL Add17_a16_combout : std_logic;
SIGNAL Add18_a9 : std_logic;
SIGNAL Add18_a11 : std_logic;
SIGNAL Add18_a13 : std_logic;
SIGNAL Add18_a15 : std_logic;
SIGNAL Add18_a16_combout : std_logic;
SIGNAL Add18_a14_combout : std_logic;
SIGNAL Add19_a11 : std_logic;
SIGNAL Add19_a13 : std_logic;
SIGNAL Add19_a15 : std_logic;
SIGNAL Add19_a16_combout : std_logic;
SIGNAL Add19_a14_combout : std_logic;
SIGNAL Add20_a11 : std_logic;
SIGNAL Add20_a13 : std_logic;
SIGNAL Add20_a15 : std_logic;
SIGNAL Add20_a16_combout : std_logic;
SIGNAL Add20_a14_combout : std_logic;
SIGNAL Add21_a13 : std_logic;
SIGNAL Add21_a15 : std_logic;
SIGNAL Add21_a16_combout : std_logic;
SIGNAL Add21_a14_combout : std_logic;
SIGNAL Add22_a13 : std_logic;
SIGNAL Add22_a15 : std_logic;
SIGNAL Add22_a17 : std_logic;
SIGNAL Add22_a18_combout : std_logic;
SIGNAL Add22_a16_combout : std_logic;
SIGNAL Add23_a13 : std_logic;
SIGNAL Add23_a15 : std_logic;
SIGNAL Add23_a17 : std_logic;
SIGNAL Add23_a18_combout : std_logic;
SIGNAL Add23_a16_combout : std_logic;
SIGNAL Add24_a13 : std_logic;
SIGNAL Add24_a15 : std_logic;
SIGNAL Add24_a17 : std_logic;
SIGNAL Add24_a18_combout : std_logic;
SIGNAL Add24_a14_combout : std_logic;
SIGNAL Add25_a13 : std_logic;
SIGNAL Add25_a15 : std_logic;
SIGNAL Add25_a17 : std_logic;
SIGNAL Add25_a18_combout : std_logic;
SIGNAL Add25_a16_combout : std_logic;
SIGNAL Add26_a15 : std_logic;
SIGNAL Add26_a17 : std_logic;
SIGNAL Add26_a19 : std_logic;
SIGNAL Add26_a20_combout : std_logic;
SIGNAL Add26_a18_combout : std_logic;
SIGNAL Add27_a17 : std_logic;
SIGNAL Add27_a19 : std_logic;
SIGNAL Add27_a20_combout : std_logic;
SIGNAL Add27_a18_combout : std_logic;
SIGNAL Add28_a17 : std_logic;
SIGNAL Add28_a19 : std_logic;
SIGNAL Add28_a20_combout : std_logic;
SIGNAL Add28_a18_combout : std_logic;
SIGNAL Add29_a17 : std_logic;
SIGNAL Add29_a19 : std_logic;
SIGNAL Add29_a20_combout : std_logic;
SIGNAL Add29_a18_combout : std_logic;
SIGNAL Add30_a17 : std_logic;
SIGNAL Add30_a19 : std_logic;
SIGNAL Add30_a20_combout : std_logic;
SIGNAL Add0_a233_combout : std_logic;
SIGNAL Add0_a107_combout : std_logic;
SIGNAL Add0_a105 : std_logic;
SIGNAL Add0_a109_combout : std_logic;
SIGNAL Mux21_a9_combout : std_logic;
SIGNAL ShiftRight0_a53_combout : std_logic;
SIGNAL ShiftRight1_a39_combout : std_logic;
SIGNAL ShiftRight1_a40_combout : std_logic;
SIGNAL ShiftRight1_a61_combout : std_logic;
SIGNAL Mux20_a2_combout : std_logic;
SIGNAL Mux20_a3_combout : std_logic;
SIGNAL Mux20_a4_combout : std_logic;
SIGNAL ShiftLeft0_a15_combout : std_logic;
SIGNAL ShiftRight0_a54_combout : std_logic;
SIGNAL ShiftRight0_a73_combout : std_logic;
SIGNAL Mux20_a5_combout : std_logic;
SIGNAL Mux20_a6_combout : std_logic;
SIGNAL Mux20_a7_combout : std_logic;
SIGNAL Mux20_a8_combout : std_logic;
SIGNAL Add0_a113_combout : std_logic;
SIGNAL Add0_a110 : std_logic;
SIGNAL Add0_a114_combout : std_logic;
SIGNAL Mux20_a9_combout : std_logic;
SIGNAL ShiftRight0_a57_combout : std_logic;
SIGNAL ShiftRight0_a24_combout : std_logic;
SIGNAL ShiftRight0_a25_combout : std_logic;
SIGNAL ShiftRight0_a59_combout : std_logic;
SIGNAL Mux19_a3_combout : std_logic;
SIGNAL ShiftRight1_a8_combout : std_logic;
SIGNAL ShiftRight0_a4_combout : std_logic;
SIGNAL Mux29_a6_combout : std_logic;
SIGNAL ShiftRight0_a74_combout : std_logic;
SIGNAL Mux19_a4_combout : std_logic;
SIGNAL Mux19_a5_combout : std_logic;
SIGNAL Mux19_a6_combout : std_logic;
SIGNAL Mux19_a7_combout : std_logic;
SIGNAL Add0_a118_combout : std_logic;
SIGNAL Add0_a115 : std_logic;
SIGNAL Add0_a119_combout : std_logic;
SIGNAL Mux19_a8_combout : std_logic;
SIGNAL Mux18_a7_combout : std_logic;
SIGNAL ShiftRight0_a61_combout : std_logic;
SIGNAL Add0_a123_combout : std_logic;
SIGNAL Add0_a120 : std_logic;
SIGNAL Add0_a124_combout : std_logic;
SIGNAL Mux18_a8_combout : std_logic;
SIGNAL Mux17_a6_combout : std_logic;
SIGNAL Mux17_a7_combout : std_logic;
SIGNAL Add0_a128_combout : std_logic;
SIGNAL Add0_a125 : std_logic;
SIGNAL Add0_a129_combout : std_logic;
SIGNAL Mux17_a8_combout : std_logic;
SIGNAL ShiftLeft0_a18_combout : std_logic;
SIGNAL ShiftLeft0_a19_combout : std_logic;
SIGNAL ShiftLeft0_a30_combout : std_logic;
SIGNAL ShiftLeft0_a31_combout : std_logic;
SIGNAL ShiftLeft0_a32_combout : std_logic;
SIGNAL ShiftLeft0_a45_combout : std_logic;
SIGNAL ShiftLeft0_a46_combout : std_logic;
SIGNAL ShiftLeft0_a58_combout : std_logic;
SIGNAL ShiftLeft0_a55_combout : std_logic;
SIGNAL ShiftLeft0_a59_combout : std_logic;
SIGNAL ShiftLeft0_a60_combout : std_logic;
SIGNAL ShiftLeft0_a61_combout : std_logic;
SIGNAL Mux16_a1_combout : std_logic;
SIGNAL Mux16_a2_combout : std_logic;
SIGNAL Add0_a238_combout : std_logic;
SIGNAL Add0_a131_combout : std_logic;
SIGNAL Add0_a132_combout : std_logic;
SIGNAL Add0_a130 : std_logic;
SIGNAL Add0_a134_combout : std_logic;
SIGNAL Mux16_a6_combout : std_logic;
SIGNAL Mux16_a9_combout : std_logic;
SIGNAL Mux16_a4_combout : std_logic;
SIGNAL Mux16_a5_combout : std_logic;
SIGNAL Mux16_a10_combout : std_logic;
SIGNAL Add0_a138_combout : std_logic;
SIGNAL Add0_a135 : std_logic;
SIGNAL Add0_a139_combout : std_logic;
SIGNAL Mux15_a4_combout : std_logic;
SIGNAL Mux15_a5_combout : std_logic;
SIGNAL Mux15_a6_combout : std_logic;
SIGNAL Mux15_a0_combout : std_logic;
SIGNAL Add24_a19 : std_logic;
SIGNAL Add24_a21 : std_logic;
SIGNAL Add24_a22_combout : std_logic;
SIGNAL Add24_a20_combout : std_logic;
SIGNAL Add25_a19 : std_logic;
SIGNAL Add25_a21 : std_logic;
SIGNAL Add25_a23 : std_logic;
SIGNAL Add25_a25 : std_logic;
SIGNAL Add25_a27 : std_logic;
SIGNAL Add25_a28_combout : std_logic;
SIGNAL Add25_a24_combout : std_logic;
SIGNAL Add26_a21 : std_logic;
SIGNAL Add26_a23 : std_logic;
SIGNAL Add26_a25 : std_logic;
SIGNAL Add26_a27 : std_logic;
SIGNAL Add26_a29 : std_logic;
SIGNAL Add26_a30_combout : std_logic;
SIGNAL Add26_a26_combout : std_logic;
SIGNAL Add27_a21 : std_logic;
SIGNAL Add27_a23 : std_logic;
SIGNAL Add27_a25 : std_logic;
SIGNAL Add27_a27 : std_logic;
SIGNAL Add27_a29 : std_logic;
SIGNAL Add27_a30_combout : std_logic;
SIGNAL Add27_a28_combout : std_logic;
SIGNAL Add27_a24_combout : std_logic;
SIGNAL Add28_a21 : std_logic;
SIGNAL Add28_a23 : std_logic;
SIGNAL Add28_a25 : std_logic;
SIGNAL Add28_a27 : std_logic;
SIGNAL Add28_a29 : std_logic;
SIGNAL Add28_a31 : std_logic;
SIGNAL Add28_a32_combout : std_logic;
SIGNAL Add28_a30_combout : std_logic;
SIGNAL Add28_a22_combout : std_logic;
SIGNAL Add29_a21 : std_logic;
SIGNAL Add29_a23 : std_logic;
SIGNAL Add29_a25 : std_logic;
SIGNAL Add29_a27 : std_logic;
SIGNAL Add29_a29 : std_logic;
SIGNAL Add29_a31 : std_logic;
SIGNAL Add29_a32_combout : std_logic;
SIGNAL Add29_a30_combout : std_logic;
SIGNAL Add29_a26_combout : std_logic;
SIGNAL Add29_a22_combout : std_logic;
SIGNAL Add30_a21 : std_logic;
SIGNAL Add30_a23 : std_logic;
SIGNAL Add30_a25 : std_logic;
SIGNAL Add30_a27 : std_logic;
SIGNAL Add30_a29 : std_logic;
SIGNAL Add30_a31 : std_logic;
SIGNAL Add30_a32_combout : std_logic;
SIGNAL Mux15_a7_combout : std_logic;
SIGNAL Mux15_a10_combout : std_logic;
SIGNAL Mux15_a11_combout : std_logic;
SIGNAL Mux9_a3_combout : std_logic;
SIGNAL Mux14_a7_combout : std_logic;
SIGNAL Mux9_a7_combout : std_logic;
SIGNAL result_a0_combout : std_logic;
SIGNAL Mux9_a9_combout : std_logic;
SIGNAL Add30_a33 : std_logic;
SIGNAL Add30_a34_combout : std_logic;
SIGNAL Mux9_a8_combout : std_logic;
SIGNAL Mux14_a3_combout : std_logic;
SIGNAL Add53_a19 : std_logic;
SIGNAL Add53_a20_combout : std_logic;
SIGNAL Add54_a19 : std_logic;
SIGNAL Add54_a20_combout : std_logic;
SIGNAL Add55_a19 : std_logic;
SIGNAL Add55_a20_combout : std_logic;
SIGNAL Add56_a19 : std_logic;
SIGNAL Add56_a20_combout : std_logic;
SIGNAL Add57_a19 : std_logic;
SIGNAL Add57_a21 : std_logic;
SIGNAL Add57_a23 : std_logic;
SIGNAL Add57_a25 : std_logic;
SIGNAL Add57_a27 : std_logic;
SIGNAL Add57_a28_combout : std_logic;
SIGNAL Add57_a26_combout : std_logic;
SIGNAL Add57_a22_combout : std_logic;
SIGNAL Add58_a21 : std_logic;
SIGNAL Add58_a23 : std_logic;
SIGNAL Add58_a25 : std_logic;
SIGNAL Add58_a27 : std_logic;
SIGNAL Add58_a29 : std_logic;
SIGNAL Add58_a30_combout : std_logic;
SIGNAL Add58_a28_combout : std_logic;
SIGNAL Add58_a24_combout : std_logic;
SIGNAL Add59_a21 : std_logic;
SIGNAL Add59_a23 : std_logic;
SIGNAL Add59_a25 : std_logic;
SIGNAL Add59_a27 : std_logic;
SIGNAL Add59_a29 : std_logic;
SIGNAL Add59_a31 : std_logic;
SIGNAL Add59_a32_combout : std_logic;
SIGNAL Add59_a30_combout : std_logic;
SIGNAL Add59_a22_combout : std_logic;
SIGNAL Add60_a21 : std_logic;
SIGNAL Add60_a23 : std_logic;
SIGNAL Add60_a25 : std_logic;
SIGNAL Add60_a27 : std_logic;
SIGNAL Add60_a29 : std_logic;
SIGNAL Add60_a31 : std_logic;
SIGNAL Add60_a33 : std_logic;
SIGNAL Add60_a34_combout : std_logic;
SIGNAL Add60_a32_combout : std_logic;
SIGNAL Add60_a26_combout : std_logic;
SIGNAL Add60_a24_combout : std_logic;
SIGNAL Add60_a22_combout : std_logic;
SIGNAL Add61_a21 : std_logic;
SIGNAL Add61_a23 : std_logic;
SIGNAL Add61_a25 : std_logic;
SIGNAL Add61_a27 : std_logic;
SIGNAL Add61_a29 : std_logic;
SIGNAL Add61_a31 : std_logic;
SIGNAL Add61_a33 : std_logic;
SIGNAL Add61_a34_combout : std_logic;
SIGNAL Mux14_a4_combout : std_logic;
SIGNAL Add0_a143_combout : std_logic;
SIGNAL Add0_a140 : std_logic;
SIGNAL Add0_a144_combout : std_logic;
SIGNAL Mux14_a5_combout : std_logic;
SIGNAL Mux14_acombout : std_logic;
SIGNAL Mux13_a9_combout : std_logic;
SIGNAL Mux9_a17_combout : std_logic;
SIGNAL Add0_a148_combout : std_logic;
SIGNAL Add0_a145 : std_logic;
SIGNAL Add0_a149_combout : std_logic;
SIGNAL Mux13_a6_combout : std_logic;
SIGNAL result_a1_combout : std_logic;
SIGNAL Mux13_acombout : std_logic;
SIGNAL result_a2_combout : std_logic;
SIGNAL ShiftRight1_a41_combout : std_logic;
SIGNAL ShiftRight1_a44_combout : std_logic;
SIGNAL Add30_a35 : std_logic;
SIGNAL Add30_a37 : std_logic;
SIGNAL Add30_a38_combout : std_logic;
SIGNAL Mux12_a4_combout : std_logic;
SIGNAL Mux12_a5_combout : std_logic;
SIGNAL Add0_a153_combout : std_logic;
SIGNAL Add0_a150 : std_logic;
SIGNAL Add0_a154_combout : std_logic;
SIGNAL Mux12_a6_combout : std_logic;
SIGNAL ShiftLeft0_a73_combout : std_logic;
SIGNAL ShiftLeft0_a70_combout : std_logic;
SIGNAL ShiftLeft0_a74_combout : std_logic;
SIGNAL ShiftLeft0_a75_combout : std_logic;
SIGNAL Mux9_a6_combout : std_logic;
SIGNAL ShiftRight0_a55_combout : std_logic;
SIGNAL Mux9_a5_combout : std_logic;
SIGNAL Mux12_a2_combout : std_logic;
SIGNAL ShiftLeft0_a47_combout : std_logic;
SIGNAL Mux12_a3_combout : std_logic;
SIGNAL Mux12_a8_combout : std_logic;
SIGNAL Mux12_a9_combout : std_logic;
SIGNAL Mux12_acombout : std_logic;
SIGNAL Add0_a158_combout : std_logic;
SIGNAL Add0_a155 : std_logic;
SIGNAL Add0_a159_combout : std_logic;
SIGNAL Add30_a39 : std_logic;
SIGNAL Add30_a40_combout : std_logic;
SIGNAL Mux11_a3_combout : std_logic;
SIGNAL Add60_a35 : std_logic;
SIGNAL Add60_a37 : std_logic;
SIGNAL Add60_a39 : std_logic;
SIGNAL Add60_a40_combout : std_logic;
SIGNAL Add60_a38_combout : std_logic;
SIGNAL Add60_a36_combout : std_logic;
SIGNAL Add61_a35 : std_logic;
SIGNAL Add61_a37 : std_logic;
SIGNAL Add61_a39 : std_logic;
SIGNAL Add61_a40_combout : std_logic;
SIGNAL Mux11_a4_combout : std_logic;
SIGNAL Mux11_a5_combout : std_logic;
SIGNAL result_a3_combout : std_logic;
SIGNAL ShiftLeft0_a76_combout : std_logic;
SIGNAL ShiftLeft0_a77_combout : std_logic;
SIGNAL ShiftLeft0_a62_combout : std_logic;
SIGNAL ShiftLeft0_a63_combout : std_logic;
SIGNAL ShiftLeft0_a78_combout : std_logic;
SIGNAL ShiftRight0_a58_combout : std_logic;
SIGNAL Mux11_a1_combout : std_logic;
SIGNAL Mux9_a4_combout : std_logic;
SIGNAL Mux11_a2_combout : std_logic;
SIGNAL Mux11_a6_combout : std_logic;
SIGNAL Mux11_a7_combout : std_logic;
SIGNAL Mux11_acombout : std_logic;
SIGNAL ShiftLeft0_a80_combout : std_logic;
SIGNAL ShiftLeft0_a81_combout : std_logic;
SIGNAL ShiftLeft0_a21_combout : std_logic;
SIGNAL ShiftLeft0_a25_combout : std_logic;
SIGNAL ShiftLeft0_a26_combout : std_logic;
SIGNAL Mux10_a0_combout : std_logic;
SIGNAL ShiftRight0_a42_combout : std_logic;
SIGNAL ShiftRight0_a62_combout : std_logic;
SIGNAL Mux10_a1_combout : std_logic;
SIGNAL Mux10_a2_combout : std_logic;
SIGNAL Mux10_a6_combout : std_logic;
SIGNAL Mux10_a7_combout : std_logic;
SIGNAL result_a4_combout : std_logic;
SIGNAL Add0_a161_combout : std_logic;
SIGNAL Add38_a7 : std_logic;
SIGNAL Add38_a8_combout : std_logic;
SIGNAL Add39_a7 : std_logic;
SIGNAL Add39_a8_combout : std_logic;
SIGNAL Add40_a7 : std_logic;
SIGNAL Add40_a9 : std_logic;
SIGNAL Add40_a11 : std_logic;
SIGNAL Add40_a12_combout : std_logic;
SIGNAL Add40_a10_combout : std_logic;
SIGNAL Add41_a7 : std_logic;
SIGNAL Add41_a9 : std_logic;
SIGNAL Add41_a11 : std_logic;
SIGNAL Add41_a12_combout : std_logic;
SIGNAL Add41_a10_combout : std_logic;
SIGNAL Add41_a8_combout : std_logic;
SIGNAL Add42_a7 : std_logic;
SIGNAL Add42_a9 : std_logic;
SIGNAL Add42_a11 : std_logic;
SIGNAL Add42_a13 : std_logic;
SIGNAL Add42_a15 : std_logic;
SIGNAL Add42_a16_combout : std_logic;
SIGNAL Add42_a14_combout : std_logic;
SIGNAL Add42_a12_combout : std_logic;
SIGNAL Add42_a10_combout : std_logic;
SIGNAL Add43_a9 : std_logic;
SIGNAL Add43_a11 : std_logic;
SIGNAL Add43_a13 : std_logic;
SIGNAL Add43_a15 : std_logic;
SIGNAL Add43_a17 : std_logic;
SIGNAL Add43_a18_combout : std_logic;
SIGNAL Add43_a16_combout : std_logic;
SIGNAL Add44_a13 : std_logic;
SIGNAL Add44_a15 : std_logic;
SIGNAL Add44_a17 : std_logic;
SIGNAL Add44_a19 : std_logic;
SIGNAL Add44_a20_combout : std_logic;
SIGNAL Add44_a18_combout : std_logic;
SIGNAL Add44_a16_combout : std_logic;
SIGNAL Add45_a15 : std_logic;
SIGNAL Add45_a17 : std_logic;
SIGNAL Add45_a19 : std_logic;
SIGNAL Add45_a21 : std_logic;
SIGNAL Add45_a22_combout : std_logic;
SIGNAL Add45_a20_combout : std_logic;
SIGNAL Add46_a15 : std_logic;
SIGNAL Add46_a17 : std_logic;
SIGNAL Add46_a19 : std_logic;
SIGNAL Add46_a21 : std_logic;
SIGNAL Add46_a23 : std_logic;
SIGNAL Add46_a24_combout : std_logic;
SIGNAL Add46_a20_combout : std_logic;
SIGNAL Add46_a16_combout : std_logic;
SIGNAL Add47_a15 : std_logic;
SIGNAL Add47_a17 : std_logic;
SIGNAL Add47_a19 : std_logic;
SIGNAL Add47_a21 : std_logic;
SIGNAL Add47_a23 : std_logic;
SIGNAL Add47_a25 : std_logic;
SIGNAL Add47_a26_combout : std_logic;
SIGNAL Add47_a24_combout : std_logic;
SIGNAL Add47_a22_combout : std_logic;
SIGNAL Add47_a20_combout : std_logic;
SIGNAL Add47_a16_combout : std_logic;
SIGNAL Add48_a15 : std_logic;
SIGNAL Add48_a17 : std_logic;
SIGNAL Add48_a19 : std_logic;
SIGNAL Add48_a21 : std_logic;
SIGNAL Add48_a23 : std_logic;
SIGNAL Add48_a25 : std_logic;
SIGNAL Add48_a27 : std_logic;
SIGNAL Add48_a28_combout : std_logic;
SIGNAL Add48_a26_combout : std_logic;
SIGNAL Add48_a24_combout : std_logic;
SIGNAL Add48_a18_combout : std_logic;
SIGNAL Add48_a16_combout : std_logic;
SIGNAL Add49_a15 : std_logic;
SIGNAL Add49_a17 : std_logic;
SIGNAL Add49_a19 : std_logic;
SIGNAL Add49_a21 : std_logic;
SIGNAL Add49_a23 : std_logic;
SIGNAL Add49_a25 : std_logic;
SIGNAL Add49_a27 : std_logic;
SIGNAL Add49_a29 : std_logic;
SIGNAL Add49_a30_combout : std_logic;
SIGNAL Add49_a28_combout : std_logic;
SIGNAL Add49_a26_combout : std_logic;
SIGNAL Add49_a24_combout : std_logic;
SIGNAL Add49_a20_combout : std_logic;
SIGNAL Add49_a16_combout : std_logic;
SIGNAL Add50_a15 : std_logic;
SIGNAL Add50_a17 : std_logic;
SIGNAL Add50_a19 : std_logic;
SIGNAL Add50_a21 : std_logic;
SIGNAL Add50_a23 : std_logic;
SIGNAL Add50_a25 : std_logic;
SIGNAL Add50_a27 : std_logic;
SIGNAL Add50_a29 : std_logic;
SIGNAL Add50_a30_combout : std_logic;
SIGNAL Add50_a28_combout : std_logic;
SIGNAL Add50_a26_combout : std_logic;
SIGNAL Add50_a24_combout : std_logic;
SIGNAL Add51_a15 : std_logic;
SIGNAL Add51_a17 : std_logic;
SIGNAL Add51_a19 : std_logic;
SIGNAL Add51_a21 : std_logic;
SIGNAL Add51_a23 : std_logic;
SIGNAL Add51_a25 : std_logic;
SIGNAL Add51_a27 : std_logic;
SIGNAL Add51_a29 : std_logic;
SIGNAL Add51_a31 : std_logic;
SIGNAL Add51_a32_combout : std_logic;
SIGNAL Add51_a30_combout : std_logic;
SIGNAL Add51_a28_combout : std_logic;
SIGNAL Add51_a26_combout : std_logic;
SIGNAL Add51_a18_combout : std_logic;
SIGNAL Add51_a16_combout : std_logic;
SIGNAL Add52_a15 : std_logic;
SIGNAL Add52_a17 : std_logic;
SIGNAL Add52_a19 : std_logic;
SIGNAL Add52_a21 : std_logic;
SIGNAL Add52_a23 : std_logic;
SIGNAL Add52_a25 : std_logic;
SIGNAL Add52_a27 : std_logic;
SIGNAL Add52_a29 : std_logic;
SIGNAL Add52_a31 : std_logic;
SIGNAL Add52_a33 : std_logic;
SIGNAL Add52_a34_combout : std_logic;
SIGNAL Add52_a32_combout : std_logic;
SIGNAL Add52_a30_combout : std_logic;
SIGNAL Add52_a26_combout : std_logic;
SIGNAL Add53_a21 : std_logic;
SIGNAL Add53_a23 : std_logic;
SIGNAL Add53_a25 : std_logic;
SIGNAL Add53_a27 : std_logic;
SIGNAL Add53_a29 : std_logic;
SIGNAL Add53_a31 : std_logic;
SIGNAL Add53_a33 : std_logic;
SIGNAL Add53_a34_combout : std_logic;
SIGNAL Add53_a32_combout : std_logic;
SIGNAL Add53_a30_combout : std_logic;
SIGNAL Add53_a28_combout : std_logic;
SIGNAL Add54_a21 : std_logic;
SIGNAL Add54_a23 : std_logic;
SIGNAL Add54_a25 : std_logic;
SIGNAL Add54_a27 : std_logic;
SIGNAL Add54_a29 : std_logic;
SIGNAL Add54_a31 : std_logic;
SIGNAL Add54_a33 : std_logic;
SIGNAL Add54_a35 : std_logic;
SIGNAL Add54_a36_combout : std_logic;
SIGNAL Add54_a34_combout : std_logic;
SIGNAL Add54_a32_combout : std_logic;
SIGNAL Add54_a30_combout : std_logic;
SIGNAL Add54_a28_combout : std_logic;
SIGNAL Add54_a24_combout : std_logic;
SIGNAL Add54_a22_combout : std_logic;
SIGNAL Add55_a21 : std_logic;
SIGNAL Add55_a23 : std_logic;
SIGNAL Add55_a25 : std_logic;
SIGNAL Add55_a27 : std_logic;
SIGNAL Add55_a29 : std_logic;
SIGNAL Add55_a31 : std_logic;
SIGNAL Add55_a33 : std_logic;
SIGNAL Add55_a35 : std_logic;
SIGNAL Add55_a36_combout : std_logic;
SIGNAL Add55_a34_combout : std_logic;
SIGNAL Add55_a32_combout : std_logic;
SIGNAL Add55_a30_combout : std_logic;
SIGNAL Add55_a22_combout : std_logic;
SIGNAL Add56_a21 : std_logic;
SIGNAL Add56_a23 : std_logic;
SIGNAL Add56_a25 : std_logic;
SIGNAL Add56_a27 : std_logic;
SIGNAL Add56_a29 : std_logic;
SIGNAL Add56_a31 : std_logic;
SIGNAL Add56_a33 : std_logic;
SIGNAL Add56_a35 : std_logic;
SIGNAL Add56_a36_combout : std_logic;
SIGNAL Add56_a34_combout : std_logic;
SIGNAL Add56_a32_combout : std_logic;
SIGNAL Add56_a30_combout : std_logic;
SIGNAL Add57_a29 : std_logic;
SIGNAL Add57_a31 : std_logic;
SIGNAL Add57_a33 : std_logic;
SIGNAL Add57_a35 : std_logic;
SIGNAL Add57_a36_combout : std_logic;
SIGNAL Add58_a31 : std_logic;
SIGNAL Add58_a33 : std_logic;
SIGNAL Add58_a35 : std_logic;
SIGNAL Add58_a37 : std_logic;
SIGNAL Add58_a39 : std_logic;
SIGNAL Add58_a41 : std_logic;
SIGNAL Add58_a42_combout : std_logic;
SIGNAL Add58_a40_combout : std_logic;
SIGNAL Add59_a33 : std_logic;
SIGNAL Add59_a35 : std_logic;
SIGNAL Add59_a37 : std_logic;
SIGNAL Add59_a39 : std_logic;
SIGNAL Add59_a41 : std_logic;
SIGNAL Add59_a42_combout : std_logic;
SIGNAL Add60_a41 : std_logic;
SIGNAL Add60_a42_combout : std_logic;
SIGNAL Add61_a41 : std_logic;
SIGNAL Add61_a42_combout : std_logic;
SIGNAL Add0_a244_combout : std_logic;
SIGNAL Add0_a162_combout : std_logic;
SIGNAL Add0_a160 : std_logic;
SIGNAL Add0_a164_combout : std_logic;
SIGNAL Mux10_a5_combout : std_logic;
SIGNAL Mux10_acombout : std_logic;
SIGNAL ShiftLeft0_a57_combout : std_logic;
SIGNAL ShiftLeft0_a29_combout : std_logic;
SIGNAL Mux9_a10_combout : std_logic;
SIGNAL Mux9_a11_combout : std_logic;
SIGNAL Mux9_a12_combout : std_logic;
SIGNAL Mux9_a18_combout : std_logic;
SIGNAL Mux9_a19_combout : std_logic;
SIGNAL result_a5_combout : std_logic;
SIGNAL Add59_a43 : std_logic;
SIGNAL Add59_a44_combout : std_logic;
SIGNAL Add60_a43 : std_logic;
SIGNAL Add60_a44_combout : std_logic;
SIGNAL Add61_a43 : std_logic;
SIGNAL Add61_a44_combout : std_logic;
SIGNAL ShiftLeft0_a10_combout : std_logic;
SIGNAL ShiftRight1_a52_combout : std_logic;
SIGNAL ShiftRight1_a54_combout : std_logic;
SIGNAL n_a9_combout : std_logic;
SIGNAL n_a10_combout : std_logic;
SIGNAL n_a4_combout : std_logic;
SIGNAL n_a11_combout : std_logic;
SIGNAL n_a0_combout : std_logic;
SIGNAL n_a5_combout : std_logic;
SIGNAL Add6_a1 : std_logic;
SIGNAL Add6_a3 : std_logic;
SIGNAL Add6_a4_combout : std_logic;
SIGNAL Add6_a2_combout : std_logic;
SIGNAL Add7_a1 : std_logic;
SIGNAL Add7_a3 : std_logic;
SIGNAL Add7_a5 : std_logic;
SIGNAL Add7_a7 : std_logic;
SIGNAL Add7_a8_combout : std_logic;
SIGNAL Add7_a6_combout : std_logic;
SIGNAL Add7_a4_combout : std_logic;
SIGNAL Add7_a0_combout : std_logic;
SIGNAL Add8_a1 : std_logic;
SIGNAL Add8_a3 : std_logic;
SIGNAL Add8_a5 : std_logic;
SIGNAL Add8_a7 : std_logic;
SIGNAL Add8_a8_combout : std_logic;
SIGNAL Add8_a6_combout : std_logic;
SIGNAL Add9_a1 : std_logic;
SIGNAL Add9_a3 : std_logic;
SIGNAL Add9_a5 : std_logic;
SIGNAL Add9_a7 : std_logic;
SIGNAL Add9_a9 : std_logic;
SIGNAL Add9_a11 : std_logic;
SIGNAL Add9_a12_combout : std_logic;
SIGNAL Add9_a10_combout : std_logic;
SIGNAL Add9_a8_combout : std_logic;
SIGNAL Add9_a4_combout : std_logic;
SIGNAL Add9_a0_combout : std_logic;
SIGNAL Add10_a1 : std_logic;
SIGNAL Add10_a3 : std_logic;
SIGNAL Add10_a5 : std_logic;
SIGNAL Add10_a7 : std_logic;
SIGNAL Add10_a9 : std_logic;
SIGNAL Add10_a11 : std_logic;
SIGNAL Add10_a13 : std_logic;
SIGNAL Add10_a14_combout : std_logic;
SIGNAL Add10_a10_combout : std_logic;
SIGNAL Add10_a8_combout : std_logic;
SIGNAL Add11_a7 : std_logic;
SIGNAL Add11_a9 : std_logic;
SIGNAL Add11_a11 : std_logic;
SIGNAL Add11_a13 : std_logic;
SIGNAL Add11_a15 : std_logic;
SIGNAL Add11_a16_combout : std_logic;
SIGNAL Add11_a14_combout : std_logic;
SIGNAL Add11_a12_combout : std_logic;
SIGNAL Add11_a8_combout : std_logic;
SIGNAL Add12_a7 : std_logic;
SIGNAL Add12_a9 : std_logic;
SIGNAL Add12_a11 : std_logic;
SIGNAL Add12_a13 : std_logic;
SIGNAL Add12_a15 : std_logic;
SIGNAL Add12_a17 : std_logic;
SIGNAL Add12_a18_combout : std_logic;
SIGNAL Add12_a16_combout : std_logic;
SIGNAL Add13_a11 : std_logic;
SIGNAL Add13_a13 : std_logic;
SIGNAL Add13_a15 : std_logic;
SIGNAL Add13_a17 : std_logic;
SIGNAL Add13_a19 : std_logic;
SIGNAL Add13_a20_combout : std_logic;
SIGNAL Add13_a18_combout : std_logic;
SIGNAL Add13_a14_combout : std_logic;
SIGNAL Add13_a12_combout : std_logic;
SIGNAL Add14_a11 : std_logic;
SIGNAL Add14_a13 : std_logic;
SIGNAL Add14_a15 : std_logic;
SIGNAL Add14_a17 : std_logic;
SIGNAL Add14_a19 : std_logic;
SIGNAL Add14_a21 : std_logic;
SIGNAL Add14_a22_combout : std_logic;
SIGNAL Add14_a16_combout : std_logic;
SIGNAL Add15_a11 : std_logic;
SIGNAL Add15_a13 : std_logic;
SIGNAL Add15_a15 : std_logic;
SIGNAL Add15_a17 : std_logic;
SIGNAL Add15_a19 : std_logic;
SIGNAL Add15_a21 : std_logic;
SIGNAL Add15_a23 : std_logic;
SIGNAL Add15_a24_combout : std_logic;
SIGNAL Add15_a20_combout : std_logic;
SIGNAL Add15_a18_combout : std_logic;
SIGNAL Add15_a16_combout : std_logic;
SIGNAL Add16_a15 : std_logic;
SIGNAL Add16_a17 : std_logic;
SIGNAL Add16_a19 : std_logic;
SIGNAL Add16_a21 : std_logic;
SIGNAL Add16_a23 : std_logic;
SIGNAL Add16_a24_combout : std_logic;
SIGNAL Add16_a22_combout : std_logic;
SIGNAL Add16_a20_combout : std_logic;
SIGNAL Add16_a18_combout : std_logic;
SIGNAL Add17_a17 : std_logic;
SIGNAL Add17_a19 : std_logic;
SIGNAL Add17_a21 : std_logic;
SIGNAL Add17_a23 : std_logic;
SIGNAL Add17_a25 : std_logic;
SIGNAL Add17_a27 : std_logic;
SIGNAL Add17_a28_combout : std_logic;
SIGNAL Add17_a26_combout : std_logic;
SIGNAL Add17_a24_combout : std_logic;
SIGNAL Add17_a22_combout : std_logic;
SIGNAL Add17_a18_combout : std_logic;
SIGNAL Add18_a17 : std_logic;
SIGNAL Add18_a19 : std_logic;
SIGNAL Add18_a21 : std_logic;
SIGNAL Add18_a23 : std_logic;
SIGNAL Add18_a25 : std_logic;
SIGNAL Add18_a27 : std_logic;
SIGNAL Add18_a29 : std_logic;
SIGNAL Add18_a30_combout : std_logic;
SIGNAL Add18_a24_combout : std_logic;
SIGNAL Add18_a20_combout : std_logic;
SIGNAL Add18_a18_combout : std_logic;
SIGNAL Add19_a17 : std_logic;
SIGNAL Add19_a19 : std_logic;
SIGNAL Add19_a21 : std_logic;
SIGNAL Add19_a23 : std_logic;
SIGNAL Add19_a25 : std_logic;
SIGNAL Add19_a27 : std_logic;
SIGNAL Add19_a29 : std_logic;
SIGNAL Add19_a31 : std_logic;
SIGNAL Add19_a32_combout : std_logic;
SIGNAL Add19_a30_combout : std_logic;
SIGNAL Add19_a28_combout : std_logic;
SIGNAL Add19_a26_combout : std_logic;
SIGNAL Add19_a18_combout : std_logic;
SIGNAL Add20_a17 : std_logic;
SIGNAL Add20_a19 : std_logic;
SIGNAL Add20_a21 : std_logic;
SIGNAL Add20_a23 : std_logic;
SIGNAL Add20_a25 : std_logic;
SIGNAL Add20_a27 : std_logic;
SIGNAL Add20_a29 : std_logic;
SIGNAL Add20_a31 : std_logic;
SIGNAL Add20_a32_combout : std_logic;
SIGNAL Add20_a30_combout : std_logic;
SIGNAL Add20_a28_combout : std_logic;
SIGNAL Add20_a26_combout : std_logic;
SIGNAL Add20_a18_combout : std_logic;
SIGNAL Add21_a17 : std_logic;
SIGNAL Add21_a19 : std_logic;
SIGNAL Add21_a21 : std_logic;
SIGNAL Add21_a23 : std_logic;
SIGNAL Add21_a25 : std_logic;
SIGNAL Add21_a27 : std_logic;
SIGNAL Add21_a29 : std_logic;
SIGNAL Add21_a31 : std_logic;
SIGNAL Add21_a33 : std_logic;
SIGNAL Add21_a34_combout : std_logic;
SIGNAL Add21_a30_combout : std_logic;
SIGNAL Add21_a28_combout : std_logic;
SIGNAL Add21_a24_combout : std_logic;
SIGNAL Add21_a22_combout : std_logic;
SIGNAL Add21_a20_combout : std_logic;
SIGNAL Add22_a19 : std_logic;
SIGNAL Add22_a21 : std_logic;
SIGNAL Add22_a23 : std_logic;
SIGNAL Add22_a25 : std_logic;
SIGNAL Add22_a27 : std_logic;
SIGNAL Add22_a29 : std_logic;
SIGNAL Add22_a31 : std_logic;
SIGNAL Add22_a33 : std_logic;
SIGNAL Add22_a34_combout : std_logic;
SIGNAL Add22_a32_combout : std_logic;
SIGNAL Add22_a30_combout : std_logic;
SIGNAL Add22_a28_combout : std_logic;
SIGNAL Add22_a20_combout : std_logic;
SIGNAL Add23_a19 : std_logic;
SIGNAL Add23_a21 : std_logic;
SIGNAL Add23_a23 : std_logic;
SIGNAL Add23_a25 : std_logic;
SIGNAL Add23_a27 : std_logic;
SIGNAL Add23_a29 : std_logic;
SIGNAL Add23_a31 : std_logic;
SIGNAL Add23_a33 : std_logic;
SIGNAL Add23_a34_combout : std_logic;
SIGNAL Add23_a32_combout : std_logic;
SIGNAL Add23_a30_combout : std_logic;
SIGNAL Add23_a28_combout : std_logic;
SIGNAL Add24_a23 : std_logic;
SIGNAL Add24_a25 : std_logic;
SIGNAL Add24_a27 : std_logic;
SIGNAL Add24_a29 : std_logic;
SIGNAL Add24_a31 : std_logic;
SIGNAL Add24_a33 : std_logic;
SIGNAL Add24_a35 : std_logic;
SIGNAL Add24_a36_combout : std_logic;
SIGNAL Add24_a34_combout : std_logic;
SIGNAL Add24_a32_combout : std_logic;
SIGNAL Add24_a30_combout : std_logic;
SIGNAL Add25_a29 : std_logic;
SIGNAL Add25_a31 : std_logic;
SIGNAL Add25_a33 : std_logic;
SIGNAL Add25_a35 : std_logic;
SIGNAL Add25_a37 : std_logic;
SIGNAL Add25_a38_combout : std_logic;
SIGNAL Add25_a36_combout : std_logic;
SIGNAL Add25_a34_combout : std_logic;
SIGNAL Add25_a32_combout : std_logic;
SIGNAL Add26_a31 : std_logic;
SIGNAL Add26_a33 : std_logic;
SIGNAL Add26_a35 : std_logic;
SIGNAL Add26_a37 : std_logic;
SIGNAL Add26_a39 : std_logic;
SIGNAL Add26_a40_combout : std_logic;
SIGNAL Add26_a38_combout : std_logic;
SIGNAL Add26_a36_combout : std_logic;
SIGNAL Add26_a34_combout : std_logic;
SIGNAL Add27_a31 : std_logic;
SIGNAL Add27_a33 : std_logic;
SIGNAL Add27_a35 : std_logic;
SIGNAL Add27_a37 : std_logic;
SIGNAL Add27_a39 : std_logic;
SIGNAL Add27_a41 : std_logic;
SIGNAL Add27_a42_combout : std_logic;
SIGNAL Add27_a40_combout : std_logic;
SIGNAL Add28_a33 : std_logic;
SIGNAL Add28_a35 : std_logic;
SIGNAL Add28_a37 : std_logic;
SIGNAL Add28_a39 : std_logic;
SIGNAL Add28_a41 : std_logic;
SIGNAL Add28_a43 : std_logic;
SIGNAL Add28_a44_combout : std_logic;
SIGNAL Add28_a42_combout : std_logic;
SIGNAL Add29_a33 : std_logic;
SIGNAL Add29_a35 : std_logic;
SIGNAL Add29_a37 : std_logic;
SIGNAL Add29_a39 : std_logic;
SIGNAL Add29_a41 : std_logic;
SIGNAL Add29_a43 : std_logic;
SIGNAL Add29_a44_combout : std_logic;
SIGNAL Add29_a42_combout : std_logic;
SIGNAL Add30_a41 : std_logic;
SIGNAL Add30_a43 : std_logic;
SIGNAL Add30_a44_combout : std_logic;
SIGNAL Mux9_a13_combout : std_logic;
SIGNAL Mux9_a14_combout : std_logic;
SIGNAL Mux9_a15_combout : std_logic;
SIGNAL Mux9_acombout : std_logic;
SIGNAL result_a6_combout : std_logic;
SIGNAL ShiftLeft0_a87_combout : std_logic;
SIGNAL Mux8_a2_combout : std_logic;
SIGNAL Mux8_a6_combout : std_logic;
SIGNAL Mux8_a7_combout : std_logic;
SIGNAL Add60_a45 : std_logic;
SIGNAL Add60_a46_combout : std_logic;
SIGNAL Add61_a45 : std_logic;
SIGNAL Add61_a46_combout : std_logic;
SIGNAL ShiftRight1_a24_combout : std_logic;
SIGNAL ShiftRight1_a42_combout : std_logic;
SIGNAL ShiftRight0_a67_combout : std_logic;
SIGNAL ShiftRight1_a55_combout : std_logic;
SIGNAL Mux8_a3_combout : std_logic;
SIGNAL Mux8_a4_combout : std_logic;
SIGNAL Mux8_a5_combout : std_logic;
SIGNAL Mux8_acombout : std_logic;
SIGNAL Add61_a47 : std_logic;
SIGNAL Add61_a48_combout : std_logic;
SIGNAL Add0_a247_combout : std_logic;
SIGNAL Add21_a35 : std_logic;
SIGNAL Add21_a36_combout : std_logic;
SIGNAL Add22_a35 : std_logic;
SIGNAL Add22_a37 : std_logic;
SIGNAL Add22_a38_combout : std_logic;
SIGNAL Add23_a35 : std_logic;
SIGNAL Add23_a37 : std_logic;
SIGNAL Add23_a39 : std_logic;
SIGNAL Add23_a40_combout : std_logic;
SIGNAL Add23_a38_combout : std_logic;
SIGNAL Add24_a37 : std_logic;
SIGNAL Add24_a39 : std_logic;
SIGNAL Add24_a41 : std_logic;
SIGNAL Add24_a42_combout : std_logic;
SIGNAL Add24_a40_combout : std_logic;
SIGNAL Add25_a39 : std_logic;
SIGNAL Add25_a41 : std_logic;
SIGNAL Add25_a43 : std_logic;
SIGNAL Add25_a44_combout : std_logic;
SIGNAL Add25_a42_combout : std_logic;
SIGNAL Add26_a41 : std_logic;
SIGNAL Add26_a43 : std_logic;
SIGNAL Add26_a45 : std_logic;
SIGNAL Add26_a46_combout : std_logic;
SIGNAL Add27_a43 : std_logic;
SIGNAL Add27_a45 : std_logic;
SIGNAL Add27_a47 : std_logic;
SIGNAL Add27_a48_combout : std_logic;
SIGNAL Add27_a46_combout : std_logic;
SIGNAL Add28_a45 : std_logic;
SIGNAL Add28_a47 : std_logic;
SIGNAL Add28_a48_combout : std_logic;
SIGNAL Add29_a45 : std_logic;
SIGNAL Add29_a47 : std_logic;
SIGNAL Add29_a48_combout : std_logic;
SIGNAL Add30_a45 : std_logic;
SIGNAL Add30_a47 : std_logic;
SIGNAL Add30_a48_combout : std_logic;
SIGNAL Add0_a177_combout : std_logic;
SIGNAL Add0_a173_combout : std_logic;
SIGNAL Add0_a168_combout : std_logic;
SIGNAL Add0_a165 : std_logic;
SIGNAL Add0_a170 : std_logic;
SIGNAL Add0_a175 : std_logic;
SIGNAL Add0_a179_combout : std_logic;
SIGNAL Mux7_a11_combout : std_logic;
SIGNAL Mux7_a12_combout : std_logic;
SIGNAL Add0_a183_combout : std_logic;
SIGNAL Add0_a180 : std_logic;
SIGNAL Add0_a184_combout : std_logic;
SIGNAL Mux7_a7_combout : std_logic;
SIGNAL Mux7_a3_combout : std_logic;
SIGNAL ShiftLeft0_a33_combout : std_logic;
SIGNAL ShiftLeft0_a38_combout : std_logic;
SIGNAL ShiftLeft0_a39_combout : std_logic;
SIGNAL ShiftLeft0_a40_combout : std_logic;
SIGNAL Mux6_a3_combout : std_logic;
SIGNAL Mux6_a4_combout : std_logic;
SIGNAL Mux6_a6_combout : std_logic;
SIGNAL Add61_a49 : std_logic;
SIGNAL Add61_a50_combout : std_logic;
SIGNAL Add28_a49 : std_logic;
SIGNAL Add28_a50_combout : std_logic;
SIGNAL Add29_a49 : std_logic;
SIGNAL Add29_a50_combout : std_logic;
SIGNAL Add30_a49 : std_logic;
SIGNAL Add30_a50_combout : std_logic;
SIGNAL Mux6_a0_combout : std_logic;
SIGNAL Mux6_a1_combout : std_logic;
SIGNAL Mux6_a7_combout : std_logic;
SIGNAL Mux6_a8_combout : std_logic;
SIGNAL Mux6_a9_combout : std_logic;
SIGNAL Add55_a37 : std_logic;
SIGNAL Add55_a39 : std_logic;
SIGNAL Add55_a41 : std_logic;
SIGNAL Add55_a42_combout : std_logic;
SIGNAL Add55_a40_combout : std_logic;
SIGNAL Add56_a37 : std_logic;
SIGNAL Add56_a39 : std_logic;
SIGNAL Add56_a41 : std_logic;
SIGNAL Add56_a43 : std_logic;
SIGNAL Add56_a44_combout : std_logic;
SIGNAL Add56_a40_combout : std_logic;
SIGNAL Add57_a37 : std_logic;
SIGNAL Add57_a39 : std_logic;
SIGNAL Add57_a41 : std_logic;
SIGNAL Add57_a43 : std_logic;
SIGNAL Add57_a45 : std_logic;
SIGNAL Add57_a46_combout : std_logic;
SIGNAL Add58_a43 : std_logic;
SIGNAL Add58_a45 : std_logic;
SIGNAL Add58_a47 : std_logic;
SIGNAL Add58_a48_combout : std_logic;
SIGNAL Add58_a46_combout : std_logic;
SIGNAL Add59_a45 : std_logic;
SIGNAL Add59_a47 : std_logic;
SIGNAL Add59_a49 : std_logic;
SIGNAL Add59_a50_combout : std_logic;
SIGNAL Add59_a48_combout : std_logic;
SIGNAL Add60_a47 : std_logic;
SIGNAL Add60_a49 : std_logic;
SIGNAL Add60_a51 : std_logic;
SIGNAL Add60_a52_combout : std_logic;
SIGNAL Add61_a51 : std_logic;
SIGNAL Add61_a52_combout : std_logic;
SIGNAL Add0_a249_combout : std_logic;
SIGNAL Add29_a51 : std_logic;
SIGNAL Add29_a52_combout : std_logic;
SIGNAL Add30_a51 : std_logic;
SIGNAL Add30_a52_combout : std_logic;
SIGNAL Add0_a186_combout : std_logic;
SIGNAL Add0_a187_combout : std_logic;
SIGNAL Add0_a185 : std_logic;
SIGNAL Add0_a189_combout : std_logic;
SIGNAL Mux5_a1_combout : std_logic;
SIGNAL ShiftLeft0_a93_combout : std_logic;
SIGNAL ShiftLeft0_a94_combout : std_logic;
SIGNAL ShiftLeft0_a82_combout : std_logic;
SIGNAL ShiftLeft0_a79_combout : std_logic;
SIGNAL ShiftLeft0_a83_combout : std_logic;
SIGNAL Mux5_a2_combout : std_logic;
SIGNAL ShiftLeft0_a52_combout : std_logic;
SIGNAL ShiftLeft0_a56_combout : std_logic;
SIGNAL ShiftLeft0_a72_combout : std_logic;
SIGNAL Mux5_a3_combout : std_logic;
SIGNAL Mux5_a4_combout : std_logic;
SIGNAL Mux5_a6_combout : std_logic;
SIGNAL Mux5_a7_combout : std_logic;
SIGNAL Mux5_a8_combout : std_logic;
SIGNAL Mux5_a9_combout : std_logic;
SIGNAL Mux4_a5_combout : std_logic;
SIGNAL Mux4_a4_combout : std_logic;
SIGNAL Mux4_a6_combout : std_logic;
SIGNAL Mux4_a7_combout : std_logic;
SIGNAL Mux4_a8_combout : std_logic;
SIGNAL Add0_a250_combout : std_logic;
SIGNAL Add30_a53 : std_logic;
SIGNAL Add30_a54_combout : std_logic;
SIGNAL Add0_a192_combout : std_logic;
SIGNAL Add0_a190 : std_logic;
SIGNAL Add0_a194_combout : std_logic;
SIGNAL Mux4_a9_combout : std_logic;
SIGNAL Mux3_a5_combout : std_logic;
SIGNAL Mux3_a7_combout : std_logic;
SIGNAL Mux3_a4_combout : std_logic;
SIGNAL Mux3_a6_combout : std_logic;
SIGNAL Mux3_a17_combout : std_logic;
SIGNAL Mux3_a14_combout : std_logic;
SIGNAL ShiftRight0_a5_combout : std_logic;
SIGNAL ShiftRight1_a62_combout : std_logic;
SIGNAL Mux3_a2_combout : std_logic;
SIGNAL Mux3_a3_combout : std_logic;
SIGNAL Mux3_a15_combout : std_logic;
SIGNAL Add0_a196_combout : std_logic;
SIGNAL Add0_a195 : std_logic;
SIGNAL Add0_a198_combout : std_logic;
SIGNAL Mux3_a16_combout : std_logic;
SIGNAL Mux2_a12_combout : std_logic;
SIGNAL Mux2_a4_combout : std_logic;
SIGNAL Mux2_a9_combout : std_logic;
SIGNAL Mux2_a10_combout : std_logic;
SIGNAL Add0_a200_combout : std_logic;
SIGNAL Add0_a199 : std_logic;
SIGNAL Add0_a202_combout : std_logic;
SIGNAL Mux2_a11_combout : std_logic;
SIGNAL Add0_a204_combout : std_logic;
SIGNAL Add0_a203 : std_logic;
SIGNAL Add0_a206_combout : std_logic;
SIGNAL Mux1_a5_combout : std_logic;
SIGNAL Mux1_a6_combout : std_logic;
SIGNAL Mux1_a7_combout : std_logic;
SIGNAL ShiftRight0_a78_combout : std_logic;
SIGNAL Mux1_a8_combout : std_logic;
SIGNAL Mux1_a1_combout : std_logic;
SIGNAL Mux1_a2_combout : std_logic;
SIGNAL Mux1_a4_combout : std_logic;
SIGNAL Add0_a211_combout : std_logic;
SIGNAL Add0_a207 : std_logic;
SIGNAL Add0_a212_combout : std_logic;
SIGNAL Mux0_a3_combout : std_logic;
SIGNAL Add0_a221_combout : std_logic;
SIGNAL Mux0_a0_combout : std_logic;
SIGNAL Add0_a208_combout : std_logic;
SIGNAL Add0_a214_combout : std_logic;
SIGNAL Mux0_a1_combout : std_logic;
SIGNAL Mux0_a4_combout : std_logic;
SIGNAL Equal0_a4_combout : std_logic;
SIGNAL Equal0_a5_combout : std_logic;
SIGNAL Equal0_a6_combout : std_logic;
SIGNAL Equal0_a7_combout : std_logic;
SIGNAL Equal0_a8_combout : std_logic;
SIGNAL Equal0_a1_combout : std_logic;
SIGNAL Equal0_a2_combout : std_logic;
SIGNAL Equal0_a3_combout : std_logic;
SIGNAL Equal0_a10_combout : std_logic;
SIGNAL Equal0_a11_combout : std_logic;
SIGNAL Mux32_a0_combout : std_logic;
SIGNAL Mux32_a1_combout : std_logic;
SIGNAL opcode_acombout : std_logic_vector(3 DOWNTO 0);
SIGNAL b_acombout : std_logic_vector(31 DOWNTO 0);
SIGNAL a_acombout : std_logic_vector(31 DOWNTO 0);
SIGNAL ALT_INV_Mux32_a1_combout : std_logic;
SIGNAL Add6_a0_DATAA_driver : std_logic;
SIGNAL Add6_a0_DATAB_driver : std_logic;
SIGNAL Add8_a0_DATAA_driver : std_logic;
SIGNAL Add8_a0_DATAB_driver : std_logic;
SIGNAL Add10_a0_DATAA_driver : std_logic;
SIGNAL Add10_a0_DATAB_driver : std_logic;
SIGNAL Add11_a0_DATAA_driver : std_logic;
SIGNAL Add11_a0_DATAB_driver : std_logic;
SIGNAL Add12_a0_DATAA_driver : std_logic;
SIGNAL Add12_a0_DATAB_driver : std_logic;
SIGNAL Add13_a0_DATAA_driver : std_logic;
SIGNAL Add13_a0_DATAB_driver : std_logic;
SIGNAL Add14_a0_DATAA_driver : std_logic;
SIGNAL Add14_a0_DATAB_driver : std_logic;
SIGNAL Add17_a0_DATAA_driver : std_logic;
SIGNAL Add17_a0_DATAB_driver : std_logic;
SIGNAL Add18_a0_DATAA_driver : std_logic;
SIGNAL Add18_a0_DATAB_driver : std_logic;
SIGNAL Add26_a0_DATAA_driver : std_logic;
SIGNAL Add26_a0_DATAB_driver : std_logic;
SIGNAL Add27_a0_DATAA_driver : std_logic;
SIGNAL Add27_a0_DATAB_driver : std_logic;
SIGNAL Add28_a0_DATAA_driver : std_logic;
SIGNAL Add28_a0_DATAB_driver : std_logic;
SIGNAL Add30_a0_DATAA_driver : std_logic;
SIGNAL Add30_a0_DATAB_driver : std_logic;
SIGNAL Add37_a0_DATAA_driver : std_logic;
SIGNAL Add37_a0_DATAB_driver : std_logic;
SIGNAL Add39_a0_DATAA_driver : std_logic;
SIGNAL Add39_a0_DATAB_driver : std_logic;
SIGNAL Add40_a0_DATAA_driver : std_logic;
SIGNAL Add40_a0_DATAB_driver : std_logic;
SIGNAL Add41_a0_DATAA_driver : std_logic;
SIGNAL Add41_a0_DATAB_driver : std_logic;
SIGNAL Add42_a0_DATAA_driver : std_logic;
SIGNAL Add42_a0_DATAB_driver : std_logic;
SIGNAL Add43_a0_DATAA_driver : std_logic;
SIGNAL Add43_a0_DATAB_driver : std_logic;
SIGNAL Add45_a0_DATAA_driver : std_logic;
SIGNAL Add45_a0_DATAB_driver : std_logic;
SIGNAL Add46_a0_DATAA_driver : std_logic;
SIGNAL Add46_a0_DATAB_driver : std_logic;
SIGNAL Add47_a0_DATAA_driver : std_logic;
SIGNAL Add47_a0_DATAB_driver : std_logic;
SIGNAL Add50_a0_DATAA_driver : std_logic;
SIGNAL Add50_a0_DATAB_driver : std_logic;
SIGNAL Add53_a0_DATAA_driver : std_logic;
SIGNAL Add53_a0_DATAB_driver : std_logic;
SIGNAL Add55_a0_DATAA_driver : std_logic;
SIGNAL Add55_a0_DATAB_driver : std_logic;
SIGNAL Add57_a0_DATAA_driver : std_logic;
SIGNAL Add57_a0_DATAB_driver : std_logic;
SIGNAL Add58_a0_DATAA_driver : std_logic;
SIGNAL Add58_a0_DATAB_driver : std_logic;
SIGNAL Add61_a0_DATAA_driver : std_logic;
SIGNAL Add61_a0_DATAB_driver : std_logic;
SIGNAL Add37_a2_DATAA_driver : std_logic;
SIGNAL Add37_a2_CIN_driver : std_logic;
SIGNAL Add38_a2_DATAA_driver : std_logic;
SIGNAL Add38_a2_CIN_driver : std_logic;
SIGNAL Add41_a2_DATAB_driver : std_logic;
SIGNAL Add41_a2_CIN_driver : std_logic;
SIGNAL Add44_a2_DATAB_driver : std_logic;
SIGNAL Add44_a2_CIN_driver : std_logic;
SIGNAL Add46_a2_DATAB_driver : std_logic;
SIGNAL Add46_a2_CIN_driver : std_logic;
SIGNAL Add49_a2_DATAB_driver : std_logic;
SIGNAL Add49_a2_CIN_driver : std_logic;
SIGNAL Add51_a2_DATAB_driver : std_logic;
SIGNAL Add51_a2_CIN_driver : std_logic;
SIGNAL Add58_a2_DATAB_driver : std_logic;
SIGNAL Add58_a2_CIN_driver : std_logic;
SIGNAL Add59_a2_DATAA_driver : std_logic;
SIGNAL Add59_a2_CIN_driver : std_logic;
SIGNAL Add61_a2_DATAB_driver : std_logic;
SIGNAL Add61_a2_CIN_driver : std_logic;
SIGNAL Add7_a2_DATAB_driver : std_logic;
SIGNAL Add7_a2_CIN_driver : std_logic;
SIGNAL Add8_a2_DATAA_driver : std_logic;
SIGNAL Add8_a2_CIN_driver : std_logic;
SIGNAL Add9_a2_DATAA_driver : std_logic;
SIGNAL Add9_a2_CIN_driver : std_logic;
SIGNAL Add10_a2_DATAA_driver : std_logic;
SIGNAL Add10_a2_CIN_driver : std_logic;
SIGNAL Add11_a2_DATAA_driver : std_logic;
SIGNAL Add11_a2_CIN_driver : std_logic;
SIGNAL Add12_a2_DATAA_driver : std_logic;
SIGNAL Add12_a2_CIN_driver : std_logic;
SIGNAL Add14_a2_DATAB_driver : std_logic;
SIGNAL Add14_a2_CIN_driver : std_logic;
SIGNAL Add17_a2_DATAB_driver : std_logic;
SIGNAL Add17_a2_CIN_driver : std_logic;
SIGNAL Add20_a2_DATAB_driver : std_logic;
SIGNAL Add20_a2_CIN_driver : std_logic;
SIGNAL Add27_a2_DATAB_driver : std_logic;
SIGNAL Add27_a2_CIN_driver : std_logic;
SIGNAL Add28_a2_DATAA_driver : std_logic;
SIGNAL Add28_a2_CIN_driver : std_logic;
SIGNAL Add29_a2_DATAA_driver : std_logic;
SIGNAL Add29_a2_CIN_driver : std_logic;
SIGNAL Add37_a4_DATAB_driver : std_logic;
SIGNAL Add37_a4_CIN_driver : std_logic;
SIGNAL Add39_a4_DATAB_driver : std_logic;
SIGNAL Add39_a4_CIN_driver : std_logic;
SIGNAL Add40_a4_DATAA_driver : std_logic;
SIGNAL Add40_a4_CIN_driver : std_logic;
SIGNAL Add41_a4_DATAA_driver : std_logic;
SIGNAL Add41_a4_CIN_driver : std_logic;
SIGNAL Add43_a4_DATAB_driver : std_logic;
SIGNAL Add43_a4_CIN_driver : std_logic;
SIGNAL Add44_a4_DATAA_driver : std_logic;
SIGNAL Add44_a4_CIN_driver : std_logic;
SIGNAL Add49_a4_DATAB_driver : std_logic;
SIGNAL Add49_a4_CIN_driver : std_logic;
SIGNAL Add52_a4_DATAB_driver : std_logic;
SIGNAL Add52_a4_CIN_driver : std_logic;
SIGNAL Add53_a4_DATAA_driver : std_logic;
SIGNAL Add53_a4_CIN_driver : std_logic;
SIGNAL Add57_a4_DATAB_driver : std_logic;
SIGNAL Add57_a4_CIN_driver : std_logic;
SIGNAL Add58_a4_DATAA_driver : std_logic;
SIGNAL Add58_a4_CIN_driver : std_logic;
SIGNAL Add59_a4_DATAA_driver : std_logic;
SIGNAL Add59_a4_CIN_driver : std_logic;
SIGNAL Add61_a4_DATAB_driver : std_logic;
SIGNAL Add61_a4_CIN_driver : std_logic;
SIGNAL Add6_a4_DATAB_driver : std_logic;
SIGNAL Add6_a4_CIN_driver : std_logic;
SIGNAL Add8_a4_DATAB_driver : std_logic;
SIGNAL Add8_a4_CIN_driver : std_logic;
SIGNAL Add10_a4_DATAB_driver : std_logic;
SIGNAL Add10_a4_CIN_driver : std_logic;
SIGNAL Add11_a4_DATAA_driver : std_logic;
SIGNAL Add11_a4_CIN_driver : std_logic;
SIGNAL Add13_a4_DATAB_driver : std_logic;
SIGNAL Add13_a4_CIN_driver : std_logic;
SIGNAL Add14_a4_DATAA_driver : std_logic;
SIGNAL Add14_a4_CIN_driver : std_logic;
SIGNAL Add15_a4_DATAA_driver : std_logic;
SIGNAL Add15_a4_CIN_driver : std_logic;
SIGNAL Add16_a4_DATAA_driver : std_logic;
SIGNAL Add16_a4_CIN_driver : std_logic;
SIGNAL Add21_a4_DATAB_driver : std_logic;
SIGNAL Add21_a4_CIN_driver : std_logic;
SIGNAL Add22_a4_DATAA_driver : std_logic;
SIGNAL Add22_a4_CIN_driver : std_logic;
SIGNAL Add23_a4_DATAA_driver : std_logic;
SIGNAL Add23_a4_CIN_driver : std_logic;
SIGNAL Add25_a4_DATAB_driver : std_logic;
SIGNAL Add25_a4_CIN_driver : std_logic;
SIGNAL Add27_a4_DATAB_driver : std_logic;
SIGNAL Add27_a4_CIN_driver : std_logic;
SIGNAL Add28_a4_DATAA_driver : std_logic;
SIGNAL Add28_a4_CIN_driver : std_logic;
SIGNAL Add29_a4_DATAA_driver : std_logic;
SIGNAL Add29_a4_CIN_driver : std_logic;
SIGNAL Add30_a4_DATAA_driver : std_logic;
SIGNAL Add30_a4_CIN_driver : std_logic;
SIGNAL Add37_a6_CIN_driver : std_logic;
SIGNAL Add44_a6_DATAB_driver : std_logic;
SIGNAL Add44_a6_CIN_driver : std_logic;
SIGNAL Add45_a6_DATAA_driver : std_logic;
SIGNAL Add45_a6_CIN_driver : std_logic;
SIGNAL Add46_a6_DATAA_driver : std_logic;
SIGNAL Add46_a6_CIN_driver : std_logic;
SIGNAL Add47_a6_DATAA_driver : std_logic;
SIGNAL Add47_a6_CIN_driver : std_logic;
SIGNAL Add48_a6_DATAA_driver : std_logic;
SIGNAL Add48_a6_CIN_driver : std_logic;
SIGNAL Add49_a6_DATAA_driver : std_logic;
SIGNAL Add49_a6_CIN_driver : std_logic;
SIGNAL Add52_a6_DATAB_driver : std_logic;
SIGNAL Add52_a6_CIN_driver : std_logic;
SIGNAL Add54_a6_DATAB_driver : std_logic;
SIGNAL Add54_a6_CIN_driver : std_logic;
SIGNAL Add55_a6_DATAA_driver : std_logic;
SIGNAL Add55_a6_CIN_driver : std_logic;
SIGNAL Add56_a6_DATAA_driver : std_logic;
SIGNAL Add56_a6_CIN_driver : std_logic;
SIGNAL Add58_a6_DATAB_driver : std_logic;
SIGNAL Add58_a6_CIN_driver : std_logic;
SIGNAL Add59_a6_DATAA_driver : std_logic;
SIGNAL Add59_a6_CIN_driver : std_logic;
SIGNAL Add61_a6_DATAB_driver : std_logic;
SIGNAL Add61_a6_CIN_driver : std_logic;
SIGNAL Add6_a6_CIN_driver : std_logic;
SIGNAL Add9_a6_DATAB_driver : std_logic;
SIGNAL Add9_a6_CIN_driver : std_logic;
SIGNAL Add10_a6_DATAA_driver : std_logic;
SIGNAL Add10_a6_CIN_driver : std_logic;
SIGNAL Add15_a6_DATAB_driver : std_logic;
SIGNAL Add15_a6_CIN_driver : std_logic;
SIGNAL Add16_a6_DATAA_driver : std_logic;
SIGNAL Add16_a6_CIN_driver : std_logic;
SIGNAL Add18_a6_DATAB_driver : std_logic;
SIGNAL Add18_a6_CIN_driver : std_logic;
SIGNAL Add19_a6_DATAA_driver : std_logic;
SIGNAL Add19_a6_CIN_driver : std_logic;
SIGNAL Add24_a6_DATAB_driver : std_logic;
SIGNAL Add24_a6_CIN_driver : std_logic;
SIGNAL Add25_a6_DATAA_driver : std_logic;
SIGNAL Add25_a6_CIN_driver : std_logic;
SIGNAL Add26_a6_DATAA_driver : std_logic;
SIGNAL Add26_a6_CIN_driver : std_logic;
SIGNAL Add27_a6_DATAA_driver : std_logic;
SIGNAL Add27_a6_CIN_driver : std_logic;
SIGNAL Add28_a6_DATAA_driver : std_logic;
SIGNAL Add28_a6_CIN_driver : std_logic;
SIGNAL Add29_a6_DATAA_driver : std_logic;
SIGNAL Add29_a6_CIN_driver : std_logic;
SIGNAL Add30_a6_DATAA_driver : std_logic;
SIGNAL Add30_a6_CIN_driver : std_logic;
SIGNAL Add39_a8_DATAB_driver : std_logic;
SIGNAL Add39_a8_CIN_driver : std_logic;
SIGNAL Add40_a8_DATAB_driver : std_logic;
SIGNAL Add40_a8_CIN_driver : std_logic;
SIGNAL Add42_a8_DATAB_driver : std_logic;
SIGNAL Add42_a8_CIN_driver : std_logic;
SIGNAL Add44_a8_DATAB_driver : std_logic;
SIGNAL Add44_a8_CIN_driver : std_logic;
SIGNAL Add46_a8_DATAB_driver : std_logic;
SIGNAL Add46_a8_CIN_driver : std_logic;
SIGNAL Add47_a8_DATAA_driver : std_logic;
SIGNAL Add47_a8_CIN_driver : std_logic;
SIGNAL Add48_a8_DATAA_driver : std_logic;
SIGNAL Add48_a8_CIN_driver : std_logic;
SIGNAL Add51_a8_DATAB_driver : std_logic;
SIGNAL Add51_a8_CIN_driver : std_logic;
SIGNAL Add55_a8_DATAB_driver : std_logic;
SIGNAL Add55_a8_CIN_driver : std_logic;
SIGNAL Add57_a8_DATAB_driver : std_logic;
SIGNAL Add57_a8_CIN_driver : std_logic;
SIGNAL Add59_a8_DATAB_driver : std_logic;
SIGNAL Add59_a8_CIN_driver : std_logic;
SIGNAL Add8_a8_DATAB_driver : std_logic;
SIGNAL Add8_a8_CIN_driver : std_logic;
SIGNAL Add12_a8_DATAB_driver : std_logic;
SIGNAL Add12_a8_CIN_driver : std_logic;
SIGNAL Add13_a8_DATAA_driver : std_logic;
SIGNAL Add13_a8_CIN_driver : std_logic;
SIGNAL Add16_a8_DATAB_driver : std_logic;
SIGNAL Add16_a8_CIN_driver : std_logic;
SIGNAL Add17_a8_DATAA_driver : std_logic;
SIGNAL Add17_a8_CIN_driver : std_logic;
SIGNAL Add21_a8_DATAB_driver : std_logic;
SIGNAL Add21_a8_CIN_driver : std_logic;
SIGNAL Add25_a8_DATAB_driver : std_logic;
SIGNAL Add25_a8_CIN_driver : std_logic;
SIGNAL Add28_a8_DATAB_driver : std_logic;
SIGNAL Add28_a8_CIN_driver : std_logic;
SIGNAL Add29_a8_DATAA_driver : std_logic;
SIGNAL Add29_a8_CIN_driver : std_logic;
SIGNAL Add39_a10_CIN_driver : std_logic;
SIGNAL Add43_a10_DATAB_driver : std_logic;
SIGNAL Add43_a10_CIN_driver : std_logic;
SIGNAL Add47_a10_DATAB_driver : std_logic;
SIGNAL Add47_a10_CIN_driver : std_logic;
SIGNAL Add48_a10_DATAA_driver : std_logic;
SIGNAL Add48_a10_CIN_driver : std_logic;
SIGNAL Add50_a10_DATAB_driver : std_logic;
SIGNAL Add50_a10_CIN_driver : std_logic;
SIGNAL Add57_a10_DATAB_driver : std_logic;
SIGNAL Add57_a10_CIN_driver : std_logic;
SIGNAL Add8_a10_CIN_driver : std_logic;
SIGNAL Add11_a10_DATAB_driver : std_logic;
SIGNAL Add11_a10_CIN_driver : std_logic;
SIGNAL Add12_a10_DATAA_driver : std_logic;
SIGNAL Add12_a10_CIN_driver : std_logic;
SIGNAL Add16_a10_DATAB_driver : std_logic;
SIGNAL Add16_a10_CIN_driver : std_logic;
SIGNAL Add17_a10_DATAA_driver : std_logic;
SIGNAL Add17_a10_CIN_driver : std_logic;
SIGNAL Add18_a10_DATAA_driver : std_logic;
SIGNAL Add18_a10_CIN_driver : std_logic;
SIGNAL Add26_a10_DATAB_driver : std_logic;
SIGNAL Add26_a10_CIN_driver : std_logic;
SIGNAL Add30_a10_DATAB_driver : std_logic;
SIGNAL Add30_a10_CIN_driver : std_logic;
SIGNAL Add41_a12_DATAB_driver : std_logic;
SIGNAL Add41_a12_CIN_driver : std_logic;
SIGNAL Add43_a12_DATAB_driver : std_logic;
SIGNAL Add43_a12_CIN_driver : std_logic;
SIGNAL Add46_a12_DATAB_driver : std_logic;
SIGNAL Add46_a12_CIN_driver : std_logic;
SIGNAL Add47_a12_DATAA_driver : std_logic;
SIGNAL Add47_a12_CIN_driver : std_logic;
SIGNAL Add51_a12_DATAB_driver : std_logic;
SIGNAL Add51_a12_CIN_driver : std_logic;
SIGNAL Add54_a12_DATAB_driver : std_logic;
SIGNAL Add54_a12_CIN_driver : std_logic;
SIGNAL Add56_a12_DATAB_driver : std_logic;
SIGNAL Add56_a12_CIN_driver : std_logic;
SIGNAL Add57_a12_DATAA_driver : std_logic;
SIGNAL Add57_a12_CIN_driver : std_logic;
SIGNAL Add58_a12_DATAA_driver : std_logic;
SIGNAL Add58_a12_CIN_driver : std_logic;
SIGNAL Add10_a12_DATAB_driver : std_logic;
SIGNAL Add10_a12_CIN_driver : std_logic;
SIGNAL Add12_a12_DATAB_driver : std_logic;
SIGNAL Add12_a12_CIN_driver : std_logic;
SIGNAL Add14_a12_DATAB_driver : std_logic;
SIGNAL Add14_a12_CIN_driver : std_logic;
SIGNAL Add15_a12_DATAA_driver : std_logic;
SIGNAL Add15_a12_CIN_driver : std_logic;
SIGNAL Add17_a12_DATAB_driver : std_logic;
SIGNAL Add17_a12_CIN_driver : std_logic;
SIGNAL Add18_a12_DATAA_driver : std_logic;
SIGNAL Add18_a12_CIN_driver : std_logic;
SIGNAL Add19_a12_DATAA_driver : std_logic;
SIGNAL Add19_a12_CIN_driver : std_logic;
SIGNAL Add20_a12_DATAA_driver : std_logic;
SIGNAL Add20_a12_CIN_driver : std_logic;
SIGNAL Add26_a12_DATAB_driver : std_logic;
SIGNAL Add26_a12_CIN_driver : std_logic;
SIGNAL Add27_a12_DATAA_driver : std_logic;
SIGNAL Add27_a12_CIN_driver : std_logic;
SIGNAL Add30_a12_DATAB_driver : std_logic;
SIGNAL Add30_a12_CIN_driver : std_logic;
SIGNAL Add41_a14_CIN_driver : std_logic;
SIGNAL Add43_a14_DATAB_driver : std_logic;
SIGNAL Add43_a14_CIN_driver : std_logic;
SIGNAL Add44_a14_DATAA_driver : std_logic;
SIGNAL Add44_a14_CIN_driver : std_logic;
SIGNAL Add53_a14_DATAB_driver : std_logic;
SIGNAL Add53_a14_CIN_driver : std_logic;
SIGNAL Add54_a14_DATAA_driver : std_logic;
SIGNAL Add54_a14_CIN_driver : std_logic;
SIGNAL Add59_a14_DATAB_driver : std_logic;
SIGNAL Add59_a14_CIN_driver : std_logic;
SIGNAL Add60_a14_DATAA_driver : std_logic;
SIGNAL Add60_a14_CIN_driver : std_logic;
SIGNAL Add12_a14_DATAB_driver : std_logic;
SIGNAL Add12_a14_CIN_driver : std_logic;
SIGNAL Add14_a14_DATAB_driver : std_logic;
SIGNAL Add14_a14_CIN_driver : std_logic;
SIGNAL Add15_a14_DATAA_driver : std_logic;
SIGNAL Add15_a14_CIN_driver : std_logic;
SIGNAL Add17_a14_DATAB_driver : std_logic;
SIGNAL Add17_a14_CIN_driver : std_logic;
SIGNAL Add22_a14_DATAB_driver : std_logic;
SIGNAL Add22_a14_CIN_driver : std_logic;
SIGNAL Add23_a14_DATAA_driver : std_logic;
SIGNAL Add23_a14_CIN_driver : std_logic;
SIGNAL Add25_a14_DATAB_driver : std_logic;
SIGNAL Add25_a14_CIN_driver : std_logic;
SIGNAL Add28_a14_DATAB_driver : std_logic;
SIGNAL Add28_a14_CIN_driver : std_logic;
SIGNAL Add29_a14_DATAA_driver : std_logic;
SIGNAL Add29_a14_CIN_driver : std_logic;
SIGNAL Add13_a16_DATAB_driver : std_logic;
SIGNAL Add13_a16_CIN_driver : std_logic;
SIGNAL Add16_a16_DATAB_driver : std_logic;
SIGNAL Add16_a16_CIN_driver : std_logic;
SIGNAL Add24_a16_DATAB_driver : std_logic;
SIGNAL Add24_a16_CIN_driver : std_logic;
SIGNAL Add26_a16_DATAB_driver : std_logic;
SIGNAL Add26_a16_CIN_driver : std_logic;
SIGNAL Add45_a16_DATAB_driver : std_logic;
SIGNAL Add45_a16_CIN_driver : std_logic;
SIGNAL Add50_a16_DATAB_driver : std_logic;
SIGNAL Add50_a16_CIN_driver : std_logic;
SIGNAL Add52_a16_DATAB_driver : std_logic;
SIGNAL Add52_a16_CIN_driver : std_logic;
SIGNAL Add55_a16_DATAB_driver : std_logic;
SIGNAL Add55_a16_CIN_driver : std_logic;
SIGNAL Add56_a16_DATAA_driver : std_logic;
SIGNAL Add56_a16_CIN_driver : std_logic;
SIGNAL Add14_a18_DATAB_driver : std_logic;
SIGNAL Add14_a18_CIN_driver : std_logic;
SIGNAL Add21_a18_DATAB_driver : std_logic;
SIGNAL Add21_a18_CIN_driver : std_logic;
SIGNAL Add30_a18_DATAB_driver : std_logic;
SIGNAL Add30_a18_CIN_driver : std_logic;
SIGNAL Add45_a18_DATAB_driver : std_logic;
SIGNAL Add45_a18_CIN_driver : std_logic;
SIGNAL Add46_a18_DATAA_driver : std_logic;
SIGNAL Add46_a18_CIN_driver : std_logic;
SIGNAL Add47_a18_DATAA_driver : std_logic;
SIGNAL Add47_a18_CIN_driver : std_logic;
SIGNAL Add49_a18_DATAB_driver : std_logic;
SIGNAL Add49_a18_CIN_driver : std_logic;
SIGNAL Add50_a18_DATAA_driver : std_logic;
SIGNAL Add50_a18_CIN_driver : std_logic;
SIGNAL Add52_a18_DATAB_driver : std_logic;
SIGNAL Add52_a18_CIN_driver : std_logic;
SIGNAL Add14_a20_DATAB_driver : std_logic;
SIGNAL Add14_a20_CIN_driver : std_logic;
SIGNAL Add17_a20_DATAB_driver : std_logic;
SIGNAL Add17_a20_CIN_driver : std_logic;
SIGNAL Add19_a20_DATAB_driver : std_logic;
SIGNAL Add19_a20_CIN_driver : std_logic;
SIGNAL Add20_a20_DATAA_driver : std_logic;
SIGNAL Add20_a20_CIN_driver : std_logic;
SIGNAL Add23_a20_DATAB_driver : std_logic;
SIGNAL Add23_a20_CIN_driver : std_logic;
SIGNAL Add25_a20_DATAB_driver : std_logic;
SIGNAL Add25_a20_CIN_driver : std_logic;
SIGNAL Add48_a20_DATAB_driver : std_logic;
SIGNAL Add48_a20_CIN_driver : std_logic;
SIGNAL Add50_a20_DATAB_driver : std_logic;
SIGNAL Add50_a20_CIN_driver : std_logic;
SIGNAL Add51_a20_DATAA_driver : std_logic;
SIGNAL Add51_a20_CIN_driver : std_logic;
SIGNAL Add52_a20_DATAA_driver : std_logic;
SIGNAL Add52_a20_CIN_driver : std_logic;
SIGNAL Add57_a20_DATAB_driver : std_logic;
SIGNAL Add57_a20_CIN_driver : std_logic;
SIGNAL Add15_a22_DATAB_driver : std_logic;
SIGNAL Add15_a22_CIN_driver : std_logic;
SIGNAL Add18_a22_DATAB_driver : std_logic;
SIGNAL Add18_a22_CIN_driver : std_logic;
SIGNAL Add19_a22_DATAA_driver : std_logic;
SIGNAL Add19_a22_CIN_driver : std_logic;
SIGNAL Add20_a22_DATAA_driver : std_logic;
SIGNAL Add20_a22_CIN_driver : std_logic;
SIGNAL Add22_a22_DATAB_driver : std_logic;
SIGNAL Add22_a22_CIN_driver : std_logic;
SIGNAL Add23_a22_DATAA_driver : std_logic;
SIGNAL Add23_a22_CIN_driver : std_logic;
SIGNAL Add25_a22_DATAB_driver : std_logic;
SIGNAL Add25_a22_CIN_driver : std_logic;
SIGNAL Add26_a22_DATAA_driver : std_logic;
SIGNAL Add26_a22_CIN_driver : std_logic;
SIGNAL Add27_a22_DATAA_driver : std_logic;
SIGNAL Add27_a22_CIN_driver : std_logic;
SIGNAL Add30_a22_DATAB_driver : std_logic;
SIGNAL Add30_a22_CIN_driver : std_logic;
SIGNAL Add46_a22_DATAB_driver : std_logic;
SIGNAL Add46_a22_CIN_driver : std_logic;
SIGNAL Add48_a22_DATAB_driver : std_logic;
SIGNAL Add48_a22_CIN_driver : std_logic;
SIGNAL Add49_a22_DATAA_driver : std_logic;
SIGNAL Add49_a22_CIN_driver : std_logic;
SIGNAL Add50_a22_DATAA_driver : std_logic;
SIGNAL Add50_a22_CIN_driver : std_logic;
SIGNAL Add51_a22_DATAA_driver : std_logic;
SIGNAL Add51_a22_CIN_driver : std_logic;
SIGNAL Add52_a22_DATAA_driver : std_logic;
SIGNAL Add52_a22_CIN_driver : std_logic;
SIGNAL Add53_a22_DATAA_driver : std_logic;
SIGNAL Add53_a22_CIN_driver : std_logic;
SIGNAL Add56_a22_DATAB_driver : std_logic;
SIGNAL Add56_a22_CIN_driver : std_logic;
SIGNAL Add58_a22_DATAB_driver : std_logic;
SIGNAL Add58_a22_CIN_driver : std_logic;
SIGNAL Add61_a22_DATAB_driver : std_logic;
SIGNAL Add61_a22_CIN_driver : std_logic;
SIGNAL Add16_a24_DATAB_driver : std_logic;
SIGNAL Add16_a24_CIN_driver : std_logic;
SIGNAL Add19_a24_DATAB_driver : std_logic;
SIGNAL Add19_a24_CIN_driver : std_logic;
SIGNAL Add20_a24_DATAA_driver : std_logic;
SIGNAL Add20_a24_CIN_driver : std_logic;
SIGNAL Add22_a24_DATAB_driver : std_logic;
SIGNAL Add22_a24_CIN_driver : std_logic;
SIGNAL Add23_a24_DATAA_driver : std_logic;
SIGNAL Add23_a24_CIN_driver : std_logic;
SIGNAL Add24_a24_DATAA_driver : std_logic;
SIGNAL Add24_a24_CIN_driver : std_logic;
SIGNAL Add26_a24_DATAB_driver : std_logic;
SIGNAL Add26_a24_CIN_driver : std_logic;
SIGNAL Add28_a24_DATAB_driver : std_logic;
SIGNAL Add28_a24_CIN_driver : std_logic;
SIGNAL Add29_a24_DATAA_driver : std_logic;
SIGNAL Add29_a24_CIN_driver : std_logic;
SIGNAL Add30_a24_DATAA_driver : std_logic;
SIGNAL Add30_a24_CIN_driver : std_logic;
SIGNAL Add51_a24_DATAB_driver : std_logic;
SIGNAL Add51_a24_CIN_driver : std_logic;
SIGNAL Add52_a24_DATAA_driver : std_logic;
SIGNAL Add52_a24_CIN_driver : std_logic;
SIGNAL Add53_a24_DATAA_driver : std_logic;
SIGNAL Add53_a24_CIN_driver : std_logic;
SIGNAL Add55_a24_DATAB_driver : std_logic;
SIGNAL Add55_a24_CIN_driver : std_logic;
SIGNAL Add56_a24_DATAA_driver : std_logic;
SIGNAL Add56_a24_CIN_driver : std_logic;
SIGNAL Add57_a24_DATAA_driver : std_logic;
SIGNAL Add57_a24_CIN_driver : std_logic;
SIGNAL Add59_a24_DATAB_driver : std_logic;
SIGNAL Add59_a24_CIN_driver : std_logic;
SIGNAL Add61_a24_DATAB_driver : std_logic;
SIGNAL Add61_a24_CIN_driver : std_logic;
SIGNAL Add16_a26_CIN_driver : std_logic;
SIGNAL Add18_a26_DATAB_driver : std_logic;
SIGNAL Add18_a26_CIN_driver : std_logic;
SIGNAL Add21_a26_DATAB_driver : std_logic;
SIGNAL Add21_a26_CIN_driver : std_logic;
SIGNAL Add22_a26_DATAA_driver : std_logic;
SIGNAL Add22_a26_CIN_driver : std_logic;
SIGNAL Add23_a26_DATAA_driver : std_logic;
SIGNAL Add23_a26_CIN_driver : std_logic;
SIGNAL Add24_a26_DATAA_driver : std_logic;
SIGNAL Add24_a26_CIN_driver : std_logic;
SIGNAL Add25_a26_DATAA_driver : std_logic;
SIGNAL Add25_a26_CIN_driver : std_logic;
SIGNAL Add27_a26_DATAB_driver : std_logic;
SIGNAL Add27_a26_CIN_driver : std_logic;
SIGNAL Add28_a26_DATAA_driver : std_logic;
SIGNAL Add28_a26_CIN_driver : std_logic;
SIGNAL Add30_a26_DATAB_driver : std_logic;
SIGNAL Add30_a26_CIN_driver : std_logic;
SIGNAL Add53_a26_DATAB_driver : std_logic;
SIGNAL Add53_a26_CIN_driver : std_logic;
SIGNAL Add54_a26_DATAA_driver : std_logic;
SIGNAL Add54_a26_CIN_driver : std_logic;
SIGNAL Add55_a26_DATAA_driver : std_logic;
SIGNAL Add55_a26_CIN_driver : std_logic;
SIGNAL Add56_a26_DATAA_driver : std_logic;
SIGNAL Add56_a26_CIN_driver : std_logic;
SIGNAL Add58_a26_DATAB_driver : std_logic;
SIGNAL Add58_a26_CIN_driver : std_logic;
SIGNAL Add59_a26_DATAA_driver : std_logic;
SIGNAL Add59_a26_CIN_driver : std_logic;
SIGNAL Add61_a26_DATAB_driver : std_logic;
SIGNAL Add61_a26_CIN_driver : std_logic;
SIGNAL Add18_a28_DATAB_driver : std_logic;
SIGNAL Add18_a28_CIN_driver : std_logic;
SIGNAL Add24_a28_DATAB_driver : std_logic;
SIGNAL Add24_a28_CIN_driver : std_logic;
SIGNAL Add26_a28_DATAB_driver : std_logic;
SIGNAL Add26_a28_CIN_driver : std_logic;
SIGNAL Add28_a28_DATAB_driver : std_logic;
SIGNAL Add28_a28_CIN_driver : std_logic;
SIGNAL Add29_a28_DATAA_driver : std_logic;
SIGNAL Add29_a28_CIN_driver : std_logic;
SIGNAL Add30_a28_DATAA_driver : std_logic;
SIGNAL Add30_a28_CIN_driver : std_logic;
SIGNAL Add52_a28_DATAB_driver : std_logic;
SIGNAL Add52_a28_CIN_driver : std_logic;
SIGNAL Add55_a28_DATAB_driver : std_logic;
SIGNAL Add55_a28_CIN_driver : std_logic;
SIGNAL Add56_a28_DATAA_driver : std_logic;
SIGNAL Add56_a28_CIN_driver : std_logic;
SIGNAL Add59_a28_DATAB_driver : std_logic;
SIGNAL Add59_a28_CIN_driver : std_logic;
SIGNAL Add60_a28_DATAA_driver : std_logic;
SIGNAL Add60_a28_CIN_driver : std_logic;
SIGNAL Add61_a28_DATAA_driver : std_logic;
SIGNAL Add61_a28_CIN_driver : std_logic;
SIGNAL Add50_a30_DATAB_driver : std_logic;
SIGNAL Add50_a30_CIN_driver : std_logic;
SIGNAL Add57_a30_DATAB_driver : std_logic;
SIGNAL Add57_a30_CIN_driver : std_logic;
SIGNAL Add60_a30_DATAB_driver : std_logic;
SIGNAL Add60_a30_CIN_driver : std_logic;
SIGNAL Add61_a30_DATAA_driver : std_logic;
SIGNAL Add61_a30_CIN_driver : std_logic;
SIGNAL Add25_a30_DATAB_driver : std_logic;
SIGNAL Add25_a30_CIN_driver : std_logic;
SIGNAL Add30_a30_DATAB_driver : std_logic;
SIGNAL Add30_a30_CIN_driver : std_logic;
SIGNAL Add50_a32_CIN_driver : std_logic;
SIGNAL Add51_a32_DATAA_driver : std_logic;
SIGNAL Add51_a32_CIN_driver : std_logic;
SIGNAL Add57_a32_DATAB_driver : std_logic;
SIGNAL Add57_a32_CIN_driver : std_logic;
SIGNAL Add58_a32_DATAA_driver : std_logic;
SIGNAL Add58_a32_CIN_driver : std_logic;
SIGNAL Add61_a32_DATAB_driver : std_logic;
SIGNAL Add61_a32_CIN_driver : std_logic;
SIGNAL Add20_a32_DATAB_driver : std_logic;
SIGNAL Add20_a32_CIN_driver : std_logic;
SIGNAL Add21_a32_DATAB_driver : std_logic;
SIGNAL Add21_a32_CIN_driver : std_logic;
SIGNAL Add26_a32_DATAB_driver : std_logic;
SIGNAL Add26_a32_CIN_driver : std_logic;
SIGNAL Add27_a32_DATAA_driver : std_logic;
SIGNAL Add27_a32_CIN_driver : std_logic;
SIGNAL Add20_a34_CIN_driver : std_logic;
SIGNAL Add27_a34_DATAB_driver : std_logic;
SIGNAL Add27_a34_CIN_driver : std_logic;
SIGNAL Add28_a34_DATAA_driver : std_logic;
SIGNAL Add28_a34_CIN_driver : std_logic;
SIGNAL Add29_a34_DATAA_driver : std_logic;
SIGNAL Add29_a34_CIN_driver : std_logic;
SIGNAL Add51_a34_CIN_driver : std_logic;
SIGNAL Add52_a34_DATAA_driver : std_logic;
SIGNAL Add52_a34_CIN_driver : std_logic;
SIGNAL Add53_a34_DATAB_driver : std_logic;
SIGNAL Add53_a34_CIN_driver : std_logic;
SIGNAL Add57_a34_DATAB_driver : std_logic;
SIGNAL Add57_a34_CIN_driver : std_logic;
SIGNAL Add58_a34_DATAA_driver : std_logic;
SIGNAL Add58_a34_CIN_driver : std_logic;
SIGNAL Add59_a34_DATAA_driver : std_logic;
SIGNAL Add59_a34_CIN_driver : std_logic;
SIGNAL Add22_a36_DATAB_driver : std_logic;
SIGNAL Add22_a36_CIN_driver : std_logic;
SIGNAL Add23_a36_DATAA_driver : std_logic;
SIGNAL Add23_a36_CIN_driver : std_logic;
SIGNAL Add27_a36_DATAB_driver : std_logic;
SIGNAL Add27_a36_CIN_driver : std_logic;
SIGNAL Add28_a36_DATAA_driver : std_logic;
SIGNAL Add28_a36_CIN_driver : std_logic;
SIGNAL Add29_a36_DATAA_driver : std_logic;
SIGNAL Add29_a36_CIN_driver : std_logic;
SIGNAL Add30_a36_DATAA_driver : std_logic;
SIGNAL Add30_a36_CIN_driver : std_logic;
SIGNAL Add52_a36_CIN_driver : std_logic;
SIGNAL Add53_a36_DATAB_driver : std_logic;
SIGNAL Add53_a36_CIN_driver : std_logic;
SIGNAL Add54_a36_DATAA_driver : std_logic;
SIGNAL Add54_a36_CIN_driver : std_logic;
SIGNAL Add58_a36_DATAB_driver : std_logic;
SIGNAL Add58_a36_CIN_driver : std_logic;
SIGNAL Add59_a36_DATAA_driver : std_logic;
SIGNAL Add59_a36_CIN_driver : std_logic;
SIGNAL Add61_a36_DATAB_driver : std_logic;
SIGNAL Add61_a36_CIN_driver : std_logic;
SIGNAL Add24_a38_DATAB_driver : std_logic;
SIGNAL Add24_a38_CIN_driver : std_logic;
SIGNAL Add27_a38_DATAB_driver : std_logic;
SIGNAL Add27_a38_CIN_driver : std_logic;
SIGNAL Add28_a38_DATAA_driver : std_logic;
SIGNAL Add28_a38_CIN_driver : std_logic;
SIGNAL Add29_a38_DATAA_driver : std_logic;
SIGNAL Add29_a38_CIN_driver : std_logic;
SIGNAL Add53_a38_CIN_driver : std_logic;
SIGNAL Add54_a38_DATAB_driver : std_logic;
SIGNAL Add54_a38_CIN_driver : std_logic;
SIGNAL Add55_a38_DATAA_driver : std_logic;
SIGNAL Add55_a38_CIN_driver : std_logic;
SIGNAL Add56_a38_DATAA_driver : std_logic;
SIGNAL Add56_a38_CIN_driver : std_logic;
SIGNAL Add57_a38_DATAA_driver : std_logic;
SIGNAL Add57_a38_CIN_driver : std_logic;
SIGNAL Add58_a38_DATAA_driver : std_logic;
SIGNAL Add58_a38_CIN_driver : std_logic;
SIGNAL Add59_a38_DATAA_driver : std_logic;
SIGNAL Add59_a38_CIN_driver : std_logic;
SIGNAL Add61_a38_DATAB_driver : std_logic;
SIGNAL Add61_a38_CIN_driver : std_logic;
SIGNAL Add25_a40_DATAB_driver : std_logic;
SIGNAL Add25_a40_CIN_driver : std_logic;
SIGNAL Add28_a40_DATAB_driver : std_logic;
SIGNAL Add28_a40_CIN_driver : std_logic;
SIGNAL Add29_a40_DATAA_driver : std_logic;
SIGNAL Add29_a40_CIN_driver : std_logic;
SIGNAL Add54_a40_CIN_driver : std_logic;
SIGNAL Add57_a40_DATAB_driver : std_logic;
SIGNAL Add57_a40_CIN_driver : std_logic;
SIGNAL Add59_a40_DATAB_driver : std_logic;
SIGNAL Add59_a40_CIN_driver : std_logic;
SIGNAL Add26_a42_DATAB_driver : std_logic;
SIGNAL Add26_a42_CIN_driver : std_logic;
SIGNAL Add30_a42_DATAB_driver : std_logic;
SIGNAL Add30_a42_CIN_driver : std_logic;
SIGNAL Add56_a42_DATAB_driver : std_logic;
SIGNAL Add56_a42_CIN_driver : std_logic;
SIGNAL Add57_a42_DATAA_driver : std_logic;
SIGNAL Add57_a42_CIN_driver : std_logic;
SIGNAL Add26_a44_DATAB_driver : std_logic;
SIGNAL Add26_a44_CIN_driver : std_logic;
SIGNAL Add27_a44_DATAA_driver : std_logic;
SIGNAL Add27_a44_CIN_driver : std_logic;
SIGNAL Add57_a44_DATAB_driver : std_logic;
SIGNAL Add57_a44_CIN_driver : std_logic;
SIGNAL Add58_a44_DATAA_driver : std_logic;
SIGNAL Add58_a44_CIN_driver : std_logic;
SIGNAL Add0_a169_DATAA_driver : std_logic;
SIGNAL Add0_a169_DATAB_driver : std_logic;
SIGNAL Add0_a169_CIN_driver : std_logic;
SIGNAL Add28_a46_DATAB_driver : std_logic;
SIGNAL Add28_a46_CIN_driver : std_logic;
SIGNAL Add29_a46_DATAA_driver : std_logic;
SIGNAL Add29_a46_CIN_driver : std_logic;
SIGNAL Add30_a46_DATAA_driver : std_logic;
SIGNAL Add30_a46_CIN_driver : std_logic;
SIGNAL Add59_a46_DATAB_driver : std_logic;
SIGNAL Add59_a46_CIN_driver : std_logic;
SIGNAL Add0_a174_DATAA_driver : std_logic;
SIGNAL Add0_a174_DATAB_driver : std_logic;
SIGNAL Add0_a174_CIN_driver : std_logic;
SIGNAL Add60_a48_DATAB_driver : std_logic;
SIGNAL Add60_a48_CIN_driver : std_logic;
SIGNAL Add60_a50_DATAB_driver : std_logic;
SIGNAL Add60_a50_CIN_driver : std_logic;
SIGNAL Add61_a52_DATAB_driver : std_logic;
SIGNAL Add61_a52_CIN_driver : std_logic;
SIGNAL Add61_a54_CIN_driver : std_logic;
SIGNAL ShiftLeft0_a3_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a3_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a3_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a3_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a5_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a5_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a5_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a5_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a7_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a7_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a7_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a9_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a9_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a9_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a18_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a18_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a18_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a18_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a9_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a9_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a9_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a19_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a19_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a19_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a19_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a22_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a22_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a22_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a22_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a27_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a27_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a27_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a29_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a29_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a29_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a30_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a30_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a30_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a30_DATAD_driver : std_logic;
SIGNAL Mux31_a1_DATAA_driver : std_logic;
SIGNAL Mux31_a1_DATAB_driver : std_logic;
SIGNAL Mux31_a1_DATAC_driver : std_logic;
SIGNAL Mux31_a1_DATAD_driver : std_logic;
SIGNAL Mux31_a2_DATAA_driver : std_logic;
SIGNAL Mux31_a2_DATAB_driver : std_logic;
SIGNAL Mux31_a2_DATAC_driver : std_logic;
SIGNAL Mux31_a5_DATAB_driver : std_logic;
SIGNAL Mux31_a5_DATAC_driver : std_logic;
SIGNAL Mux31_a5_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a11_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a11_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a11_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a11_DATAD_driver : std_logic;
SIGNAL Mux31_a6_DATAA_driver : std_logic;
SIGNAL Mux31_a6_DATAB_driver : std_logic;
SIGNAL Mux31_a6_DATAC_driver : std_logic;
SIGNAL Mux31_a6_DATAD_driver : std_logic;
SIGNAL n_a3_DATAA_driver : std_logic;
SIGNAL n_a3_DATAB_driver : std_logic;
SIGNAL n_a3_DATAC_driver : std_logic;
SIGNAL n_a3_DATAD_driver : std_logic;
SIGNAL Add0_a63_DATAB_driver : std_logic;
SIGNAL Add0_a63_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a32_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a32_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a32_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a32_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a12_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a12_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a12_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a33_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a33_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a33_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a33_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a36_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a36_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a36_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a36_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a40_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a40_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a40_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a40_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a16_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a16_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a16_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a43_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a43_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a43_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a43_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a18_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a18_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a18_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a47_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a47_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a47_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a48_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a48_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a48_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a48_DATAD_driver : std_logic;
SIGNAL Mux30_a4_DATAB_driver : std_logic;
SIGNAL Mux30_a4_DATAC_driver : std_logic;
SIGNAL Mux30_a4_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a21_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a21_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a21_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a21_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a22_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a22_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a22_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a22_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a23_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a23_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a23_DATAD_driver : std_logic;
SIGNAL n_a7_DATAA_driver : std_logic;
SIGNAL n_a7_DATAB_driver : std_logic;
SIGNAL n_a7_DATAC_driver : std_logic;
SIGNAL Add0_a66_DATAA_driver : std_logic;
SIGNAL Add0_a66_DATAB_driver : std_logic;
SIGNAL Add0_a66_DATAC_driver : std_logic;
SIGNAL Add0_a66_DATAD_driver : std_logic;
SIGNAL Add0_a67_DATAA_driver : std_logic;
SIGNAL Add0_a67_DATAB_driver : std_logic;
SIGNAL Add0_a67_DATAC_driver : std_logic;
SIGNAL Add0_a67_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a25_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a25_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a25_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a30_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a30_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a30_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a30_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a31_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a31_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a31_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a31_DATAD_driver : std_logic;
SIGNAL Mux29_a4_DATAA_driver : std_logic;
SIGNAL Mux29_a4_DATAB_driver : std_logic;
SIGNAL Mux29_a4_DATAC_driver : std_logic;
SIGNAL Mux29_a4_DATAD_driver : std_logic;
SIGNAL Mux29_a5_DATAA_driver : std_logic;
SIGNAL Mux29_a5_DATAB_driver : std_logic;
SIGNAL Mux29_a5_DATAC_driver : std_logic;
SIGNAL Mux29_a5_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a51_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a51_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a51_DATAD_driver : std_logic;
SIGNAL Mux29_a7_DATAA_driver : std_logic;
SIGNAL Mux29_a7_DATAB_driver : std_logic;
SIGNAL Mux29_a7_DATAC_driver : std_logic;
SIGNAL Mux29_a7_DATAD_driver : std_logic;
SIGNAL Mux29_a9_DATAA_driver : std_logic;
SIGNAL Mux29_a9_DATAB_driver : std_logic;
SIGNAL Mux29_a9_DATAC_driver : std_logic;
SIGNAL Mux29_a9_DATAD_driver : std_logic;
SIGNAL Mux29_a10_DATAA_driver : std_logic;
SIGNAL Mux29_a10_DATAB_driver : std_logic;
SIGNAL Mux29_a10_DATAC_driver : std_logic;
SIGNAL Mux29_a10_DATAD_driver : std_logic;
SIGNAL Mux29_a12_DATAA_driver : std_logic;
SIGNAL Mux29_a12_DATAB_driver : std_logic;
SIGNAL Mux29_a12_DATAC_driver : std_logic;
SIGNAL Mux29_a12_DATAD_driver : std_logic;
SIGNAL Mux29_a13_DATAA_driver : std_logic;
SIGNAL Mux29_a13_DATAB_driver : std_logic;
SIGNAL Mux29_a13_DATAC_driver : std_logic;
SIGNAL Mux29_a13_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a32_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a32_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a32_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a32_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a33_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a33_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a33_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a34_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a34_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a34_DATAD_driver : std_logic;
SIGNAL Mux29_a18_DATAA_driver : std_logic;
SIGNAL Mux29_a18_DATAB_driver : std_logic;
SIGNAL Mux29_a18_DATAC_driver : std_logic;
SIGNAL Mux29_a18_DATAD_driver : std_logic;
SIGNAL Add0_a71_DATAA_driver : std_logic;
SIGNAL Add0_a71_DATAB_driver : std_logic;
SIGNAL Add0_a71_DATAC_driver : std_logic;
SIGNAL Add0_a71_DATAD_driver : std_logic;
SIGNAL Add0_a72_DATAA_driver : std_logic;
SIGNAL Add0_a72_DATAB_driver : std_logic;
SIGNAL Add0_a72_DATAC_driver : std_logic;
SIGNAL Add0_a72_DATAD_driver : std_logic;
SIGNAL Mux28_a0_DATAA_driver : std_logic;
SIGNAL Mux28_a0_DATAB_driver : std_logic;
SIGNAL Mux28_a0_DATAC_driver : std_logic;
SIGNAL Mux28_a0_DATAD_driver : std_logic;
SIGNAL Mux28_a1_DATAA_driver : std_logic;
SIGNAL Mux28_a1_DATAB_driver : std_logic;
SIGNAL Mux28_a1_DATAC_driver : std_logic;
SIGNAL Mux28_a1_DATAD_driver : std_logic;
SIGNAL Mux28_a2_DATAA_driver : std_logic;
SIGNAL Mux28_a2_DATAB_driver : std_logic;
SIGNAL Mux28_a2_DATAC_driver : std_logic;
SIGNAL Mux28_a2_DATAD_driver : std_logic;
SIGNAL Mux28_a3_DATAA_driver : std_logic;
SIGNAL Mux28_a3_DATAB_driver : std_logic;
SIGNAL Mux28_a3_DATAC_driver : std_logic;
SIGNAL Mux28_a3_DATAD_driver : std_logic;
SIGNAL Mux28_a4_DATAA_driver : std_logic;
SIGNAL Mux28_a4_DATAB_driver : std_logic;
SIGNAL Mux28_a4_DATAC_driver : std_logic;
SIGNAL Mux28_a4_DATAD_driver : std_logic;
SIGNAL Mux28_a5_DATAA_driver : std_logic;
SIGNAL Mux28_a5_DATAB_driver : std_logic;
SIGNAL Mux28_a5_DATAC_driver : std_logic;
SIGNAL Mux28_a5_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a45_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a45_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a45_DATAC_driver : std_logic;
SIGNAL Mux28_a8_DATAA_driver : std_logic;
SIGNAL Mux28_a8_DATAB_driver : std_logic;
SIGNAL Mux28_a8_DATAC_driver : std_logic;
SIGNAL Mux28_a8_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a47_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a47_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a47_DATAC_driver : std_logic;
SIGNAL Add0_a78_DATAA_driver : std_logic;
SIGNAL Add0_a78_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a48_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a48_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a48_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a48_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a49_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a49_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a49_DATAD_driver : std_logic;
SIGNAL Mux27_a1_DATAA_driver : std_logic;
SIGNAL Mux27_a1_DATAB_driver : std_logic;
SIGNAL Mux27_a1_DATAC_driver : std_logic;
SIGNAL Mux27_a1_DATAD_driver : std_logic;
SIGNAL Mux27_a2_DATAA_driver : std_logic;
SIGNAL Mux27_a2_DATAB_driver : std_logic;
SIGNAL Mux27_a2_DATAC_driver : std_logic;
SIGNAL Mux27_a2_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a20_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a20_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a20_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a20_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a22_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a22_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a22_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a23_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a23_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a23_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a23_DATAD_driver : std_logic;
SIGNAL Mux27_a3_DATAA_driver : std_logic;
SIGNAL Mux27_a3_DATAB_driver : std_logic;
SIGNAL Mux27_a3_DATAC_driver : std_logic;
SIGNAL Mux27_a3_DATAD_driver : std_logic;
SIGNAL Mux27_a4_DATAA_driver : std_logic;
SIGNAL Mux27_a4_DATAB_driver : std_logic;
SIGNAL Mux27_a4_DATAC_driver : std_logic;
SIGNAL Mux27_a4_DATAD_driver : std_logic;
SIGNAL Mux27_a5_DATAA_driver : std_logic;
SIGNAL Mux27_a5_DATAB_driver : std_logic;
SIGNAL Mux27_a5_DATAC_driver : std_logic;
SIGNAL Mux27_a5_DATAD_driver : std_logic;
SIGNAL Mux27_a6_DATAA_driver : std_logic;
SIGNAL Mux27_a6_DATAB_driver : std_logic;
SIGNAL Mux27_a6_DATAC_driver : std_logic;
SIGNAL Mux27_a6_DATAD_driver : std_logic;
SIGNAL Add0_a83_DATAA_driver : std_logic;
SIGNAL Add0_a83_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a50_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a50_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a50_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a50_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a60_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a60_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a60_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a60_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a51_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a51_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a51_DATAD_driver : std_logic;
SIGNAL Mux26_a0_DATAA_driver : std_logic;
SIGNAL Mux26_a0_DATAB_driver : std_logic;
SIGNAL Mux26_a0_DATAC_driver : std_logic;
SIGNAL Mux26_a0_DATAD_driver : std_logic;
SIGNAL Mux26_a1_DATAA_driver : std_logic;
SIGNAL Mux26_a1_DATAB_driver : std_logic;
SIGNAL Mux26_a1_DATAC_driver : std_logic;
SIGNAL Mux26_a1_DATAD_driver : std_logic;
SIGNAL Mux26_a2_DATAA_driver : std_logic;
SIGNAL Mux26_a2_DATAB_driver : std_logic;
SIGNAL Mux26_a2_DATAC_driver : std_logic;
SIGNAL Mux26_a2_DATAD_driver : std_logic;
SIGNAL Mux26_a3_DATAA_driver : std_logic;
SIGNAL Mux26_a3_DATAB_driver : std_logic;
SIGNAL Mux26_a3_DATAC_driver : std_logic;
SIGNAL Mux26_a3_DATAD_driver : std_logic;
SIGNAL Mux26_a4_DATAA_driver : std_logic;
SIGNAL Mux26_a4_DATAB_driver : std_logic;
SIGNAL Mux26_a4_DATAC_driver : std_logic;
SIGNAL Mux26_a4_DATAD_driver : std_logic;
SIGNAL Mux26_a5_DATAA_driver : std_logic;
SIGNAL Mux26_a5_DATAB_driver : std_logic;
SIGNAL Mux26_a5_DATAC_driver : std_logic;
SIGNAL Mux26_a5_DATAD_driver : std_logic;
SIGNAL Add0_a88_DATAC_driver : std_logic;
SIGNAL Add0_a88_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a53_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a53_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a53_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a53_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a64_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a64_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a64_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a64_DATAD_driver : std_logic;
SIGNAL Mux25_a0_DATAA_driver : std_logic;
SIGNAL Mux25_a0_DATAB_driver : std_logic;
SIGNAL Mux25_a0_DATAC_driver : std_logic;
SIGNAL Mux25_a0_DATAD_driver : std_logic;
SIGNAL Mux25_a1_DATAA_driver : std_logic;
SIGNAL Mux25_a1_DATAB_driver : std_logic;
SIGNAL Mux25_a1_DATAC_driver : std_logic;
SIGNAL Mux25_a1_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a65_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a65_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a65_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a65_DATAD_driver : std_logic;
SIGNAL Mux25_a2_DATAA_driver : std_logic;
SIGNAL Mux25_a2_DATAB_driver : std_logic;
SIGNAL Mux25_a2_DATAC_driver : std_logic;
SIGNAL Mux25_a2_DATAD_driver : std_logic;
SIGNAL Mux25_a3_DATAA_driver : std_logic;
SIGNAL Mux25_a3_DATAB_driver : std_logic;
SIGNAL Mux25_a3_DATAC_driver : std_logic;
SIGNAL Mux25_a3_DATAD_driver : std_logic;
SIGNAL Mux25_a4_DATAA_driver : std_logic;
SIGNAL Mux25_a4_DATAB_driver : std_logic;
SIGNAL Mux25_a4_DATAC_driver : std_logic;
SIGNAL Mux25_a4_DATAD_driver : std_logic;
SIGNAL Mux25_a5_DATAA_driver : std_logic;
SIGNAL Mux25_a5_DATAB_driver : std_logic;
SIGNAL Mux25_a5_DATAC_driver : std_logic;
SIGNAL Mux25_a5_DATAD_driver : std_logic;
SIGNAL Mux25_a6_DATAA_driver : std_logic;
SIGNAL Mux25_a6_DATAB_driver : std_logic;
SIGNAL Mux25_a6_DATAC_driver : std_logic;
SIGNAL Mux25_a6_DATAD_driver : std_logic;
SIGNAL Mux25_a7_DATAA_driver : std_logic;
SIGNAL Mux25_a7_DATAB_driver : std_logic;
SIGNAL Mux25_a7_DATAC_driver : std_logic;
SIGNAL Mux25_a7_DATAD_driver : std_logic;
SIGNAL Add0_a93_DATAA_driver : std_logic;
SIGNAL Add0_a93_DATAD_driver : std_logic;
SIGNAL Mux24_a0_DATAA_driver : std_logic;
SIGNAL Mux24_a0_DATAB_driver : std_logic;
SIGNAL Mux24_a0_DATAC_driver : std_logic;
SIGNAL Mux24_a0_DATAD_driver : std_logic;
SIGNAL Mux24_a1_DATAA_driver : std_logic;
SIGNAL Mux24_a1_DATAB_driver : std_logic;
SIGNAL Mux24_a1_DATAC_driver : std_logic;
SIGNAL Mux24_a1_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a68_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a68_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a68_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a68_DATAD_driver : std_logic;
SIGNAL Mux24_a2_DATAA_driver : std_logic;
SIGNAL Mux24_a2_DATAB_driver : std_logic;
SIGNAL Mux24_a2_DATAC_driver : std_logic;
SIGNAL Mux24_a2_DATAD_driver : std_logic;
SIGNAL Mux24_a3_DATAA_driver : std_logic;
SIGNAL Mux24_a3_DATAB_driver : std_logic;
SIGNAL Mux24_a3_DATAC_driver : std_logic;
SIGNAL Mux24_a3_DATAD_driver : std_logic;
SIGNAL Mux24_a4_DATAA_driver : std_logic;
SIGNAL Mux24_a4_DATAB_driver : std_logic;
SIGNAL Mux24_a4_DATAC_driver : std_logic;
SIGNAL Mux24_a4_DATAD_driver : std_logic;
SIGNAL Mux24_a5_DATAA_driver : std_logic;
SIGNAL Mux24_a5_DATAB_driver : std_logic;
SIGNAL Mux24_a5_DATAC_driver : std_logic;
SIGNAL Mux24_a5_DATAD_driver : std_logic;
SIGNAL Mux24_a7_DATAA_driver : std_logic;
SIGNAL Mux24_a7_DATAB_driver : std_logic;
SIGNAL Mux24_a7_DATAC_driver : std_logic;
SIGNAL Mux24_a7_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a56_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a56_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a56_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a34_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a34_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a34_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a35_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a35_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a35_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a36_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a36_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a36_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a36_DATAD_driver : std_logic;
SIGNAL Add0_a98_DATAC_driver : std_logic;
SIGNAL Add0_a98_DATAD_driver : std_logic;
SIGNAL Mux22_a4_DATAA_driver : std_logic;
SIGNAL Mux22_a4_DATAB_driver : std_logic;
SIGNAL Mux22_a4_DATAC_driver : std_logic;
SIGNAL Mux22_a4_DATAD_driver : std_logic;
SIGNAL Add0_a103_DATAC_driver : std_logic;
SIGNAL Add0_a103_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a41_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a41_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a41_DATAD_driver : std_logic;
SIGNAL Add0_a106_DATAA_driver : std_logic;
SIGNAL Add0_a106_DATAB_driver : std_logic;
SIGNAL Add0_a106_DATAC_driver : std_logic;
SIGNAL Add0_a106_DATAD_driver : std_logic;
SIGNAL Add0_a108_DATAC_driver : std_logic;
SIGNAL Add0_a108_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a48_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a48_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a48_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a48_DATAD_driver : std_logic;
SIGNAL Add0_a111_DATAA_driver : std_logic;
SIGNAL Add0_a111_DATAB_driver : std_logic;
SIGNAL Add0_a111_DATAC_driver : std_logic;
SIGNAL Add0_a111_DATAD_driver : std_logic;
SIGNAL Add0_a112_DATAA_driver : std_logic;
SIGNAL Add0_a112_DATAB_driver : std_logic;
SIGNAL Add0_a112_DATAC_driver : std_logic;
SIGNAL Add0_a112_DATAD_driver : std_logic;
SIGNAL Mux19_a0_DATAA_driver : std_logic;
SIGNAL Mux19_a0_DATAB_driver : std_logic;
SIGNAL Mux19_a0_DATAC_driver : std_logic;
SIGNAL Mux19_a0_DATAD_driver : std_logic;
SIGNAL Mux19_a1_DATAA_driver : std_logic;
SIGNAL Mux19_a1_DATAB_driver : std_logic;
SIGNAL Mux19_a1_DATAC_driver : std_logic;
SIGNAL Mux19_a1_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a49_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a49_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a49_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a50_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a50_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a50_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a51_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a51_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a51_DATAD_driver : std_logic;
SIGNAL Mux19_a2_DATAA_driver : std_logic;
SIGNAL Mux19_a2_DATAB_driver : std_logic;
SIGNAL Mux19_a2_DATAC_driver : std_logic;
SIGNAL Mux19_a2_DATAD_driver : std_logic;
SIGNAL Add0_a116_DATAA_driver : std_logic;
SIGNAL Add0_a116_DATAB_driver : std_logic;
SIGNAL Add0_a116_DATAC_driver : std_logic;
SIGNAL Add0_a116_DATAD_driver : std_logic;
SIGNAL Add0_a117_DATAA_driver : std_logic;
SIGNAL Add0_a117_DATAB_driver : std_logic;
SIGNAL Add0_a117_DATAC_driver : std_logic;
SIGNAL Add0_a117_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a59_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a59_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a59_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a59_DATAD_driver : std_logic;
SIGNAL Mux18_a0_DATAA_driver : std_logic;
SIGNAL Mux18_a0_DATAB_driver : std_logic;
SIGNAL Mux18_a0_DATAC_driver : std_logic;
SIGNAL Mux18_a0_DATAD_driver : std_logic;
SIGNAL Mux18_a1_DATAA_driver : std_logic;
SIGNAL Mux18_a1_DATAB_driver : std_logic;
SIGNAL Mux18_a1_DATAC_driver : std_logic;
SIGNAL Mux18_a1_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a53_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a53_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a53_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a54_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a54_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a54_DATAC_driver : std_logic;
SIGNAL Mux18_a2_DATAA_driver : std_logic;
SIGNAL Mux18_a2_DATAB_driver : std_logic;
SIGNAL Mux18_a2_DATAC_driver : std_logic;
SIGNAL Mux18_a2_DATAD_driver : std_logic;
SIGNAL Mux18_a3_DATAA_driver : std_logic;
SIGNAL Mux18_a3_DATAB_driver : std_logic;
SIGNAL Mux18_a3_DATAC_driver : std_logic;
SIGNAL Mux18_a3_DATAD_driver : std_logic;
SIGNAL Mux18_a4_DATAA_driver : std_logic;
SIGNAL Mux18_a4_DATAB_driver : std_logic;
SIGNAL Mux18_a4_DATAC_driver : std_logic;
SIGNAL Mux18_a4_DATAD_driver : std_logic;
SIGNAL Mux18_a5_DATAA_driver : std_logic;
SIGNAL Mux18_a5_DATAB_driver : std_logic;
SIGNAL Mux18_a5_DATAC_driver : std_logic;
SIGNAL Mux18_a5_DATAD_driver : std_logic;
SIGNAL Mux18_a6_DATAA_driver : std_logic;
SIGNAL Mux18_a6_DATAB_driver : std_logic;
SIGNAL Mux18_a6_DATAC_driver : std_logic;
SIGNAL Mux18_a6_DATAD_driver : std_logic;
SIGNAL Add0_a121_DATAA_driver : std_logic;
SIGNAL Add0_a121_DATAB_driver : std_logic;
SIGNAL Add0_a121_DATAC_driver : std_logic;
SIGNAL Add0_a121_DATAD_driver : std_logic;
SIGNAL Add0_a122_DATAA_driver : std_logic;
SIGNAL Add0_a122_DATAB_driver : std_logic;
SIGNAL Add0_a122_DATAC_driver : std_logic;
SIGNAL Add0_a122_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a60_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a60_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a60_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a60_DATAD_driver : std_logic;
SIGNAL Mux17_a0_DATAA_driver : std_logic;
SIGNAL Mux17_a0_DATAB_driver : std_logic;
SIGNAL Mux17_a0_DATAC_driver : std_logic;
SIGNAL Mux17_a0_DATAD_driver : std_logic;
SIGNAL Mux17_a1_DATAA_driver : std_logic;
SIGNAL Mux17_a1_DATAB_driver : std_logic;
SIGNAL Mux17_a1_DATAC_driver : std_logic;
SIGNAL Mux17_a1_DATAD_driver : std_logic;
SIGNAL Mux17_a2_DATAA_driver : std_logic;
SIGNAL Mux17_a2_DATAB_driver : std_logic;
SIGNAL Mux17_a2_DATAC_driver : std_logic;
SIGNAL Mux17_a2_DATAD_driver : std_logic;
SIGNAL Mux17_a3_DATAA_driver : std_logic;
SIGNAL Mux17_a3_DATAB_driver : std_logic;
SIGNAL Mux17_a3_DATAC_driver : std_logic;
SIGNAL Mux17_a3_DATAD_driver : std_logic;
SIGNAL Mux17_a4_DATAA_driver : std_logic;
SIGNAL Mux17_a4_DATAB_driver : std_logic;
SIGNAL Mux17_a4_DATAC_driver : std_logic;
SIGNAL Mux17_a4_DATAD_driver : std_logic;
SIGNAL Mux17_a5_DATAA_driver : std_logic;
SIGNAL Mux17_a5_DATAB_driver : std_logic;
SIGNAL Mux17_a5_DATAC_driver : std_logic;
SIGNAL Mux17_a5_DATAD_driver : std_logic;
SIGNAL Add0_a126_DATAA_driver : std_logic;
SIGNAL Add0_a126_DATAB_driver : std_logic;
SIGNAL Add0_a126_DATAC_driver : std_logic;
SIGNAL Add0_a126_DATAD_driver : std_logic;
SIGNAL Add0_a127_DATAA_driver : std_logic;
SIGNAL Add0_a127_DATAB_driver : std_logic;
SIGNAL Add0_a127_DATAC_driver : std_logic;
SIGNAL Add0_a127_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a75_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a75_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a75_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a75_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a76_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a76_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a76_DATAD_driver : std_logic;
SIGNAL Mux16_a0_DATAA_driver : std_logic;
SIGNAL Mux16_a0_DATAB_driver : std_logic;
SIGNAL Mux16_a0_DATAC_driver : std_logic;
SIGNAL Mux16_a0_DATAD_driver : std_logic;
SIGNAL Add0_a133_DATAA_driver : std_logic;
SIGNAL Add0_a133_DATAC_driver : std_logic;
SIGNAL Mux16_a3_DATAB_driver : std_logic;
SIGNAL Mux16_a3_DATAC_driver : std_logic;
SIGNAL Mux16_a3_DATAD_driver : std_logic;
SIGNAL Mux16_a7_DATAB_driver : std_logic;
SIGNAL Mux16_a7_DATAC_driver : std_logic;
SIGNAL Mux16_a7_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a77_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a77_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a77_DATAD_driver : std_logic;
SIGNAL Mux16_a8_DATAA_driver : std_logic;
SIGNAL Mux16_a8_DATAB_driver : std_logic;
SIGNAL Mux16_a8_DATAC_driver : std_logic;
SIGNAL Mux16_a8_DATAD_driver : std_logic;
SIGNAL Add0_a136_DATAA_driver : std_logic;
SIGNAL Add0_a136_DATAB_driver : std_logic;
SIGNAL Add0_a136_DATAC_driver : std_logic;
SIGNAL Add0_a136_DATAD_driver : std_logic;
SIGNAL Add0_a137_DATAA_driver : std_logic;
SIGNAL Add0_a137_DATAB_driver : std_logic;
SIGNAL Add0_a137_DATAC_driver : std_logic;
SIGNAL Add0_a137_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a64_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a64_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a64_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a65_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a65_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a65_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a65_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a66_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a66_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a66_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a66_DATAD_driver : std_logic;
SIGNAL Mux15_a1_DATAA_driver : std_logic;
SIGNAL Mux15_a1_DATAB_driver : std_logic;
SIGNAL Mux15_a1_DATAC_driver : std_logic;
SIGNAL Mux15_a1_DATAD_driver : std_logic;
SIGNAL Mux15_a2_DATAA_driver : std_logic;
SIGNAL Mux15_a2_DATAB_driver : std_logic;
SIGNAL Mux15_a2_DATAC_driver : std_logic;
SIGNAL Mux15_a2_DATAD_driver : std_logic;
SIGNAL Mux15_a3_DATAA_driver : std_logic;
SIGNAL Mux15_a3_DATAB_driver : std_logic;
SIGNAL Mux15_a3_DATAC_driver : std_logic;
SIGNAL Mux15_a3_DATAD_driver : std_logic;
SIGNAL Mux15_a8_DATAA_driver : std_logic;
SIGNAL Mux15_a8_DATAB_driver : std_logic;
SIGNAL Mux15_a8_DATAC_driver : std_logic;
SIGNAL Mux15_a9_DATAA_driver : std_logic;
SIGNAL Mux15_a9_DATAB_driver : std_logic;
SIGNAL Mux15_a9_DATAC_driver : std_logic;
SIGNAL Mux15_a9_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a67_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a67_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a67_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a68_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a68_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a68_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a69_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a69_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a69_DATAD_driver : std_logic;
SIGNAL Mux14_a0_DATAA_driver : std_logic;
SIGNAL Mux14_a0_DATAB_driver : std_logic;
SIGNAL Mux14_a0_DATAC_driver : std_logic;
SIGNAL Mux14_a0_DATAD_driver : std_logic;
SIGNAL Mux14_a1_DATAA_driver : std_logic;
SIGNAL Mux14_a1_DATAB_driver : std_logic;
SIGNAL Mux14_a1_DATAC_driver : std_logic;
SIGNAL Mux14_a1_DATAD_driver : std_logic;
SIGNAL Mux14_a2_DATAA_driver : std_logic;
SIGNAL Mux14_a2_DATAB_driver : std_logic;
SIGNAL Mux14_a2_DATAC_driver : std_logic;
SIGNAL Mux14_a2_DATAD_driver : std_logic;
SIGNAL Add0_a141_DATAA_driver : std_logic;
SIGNAL Add0_a141_DATAB_driver : std_logic;
SIGNAL Add0_a141_DATAC_driver : std_logic;
SIGNAL Add0_a141_DATAD_driver : std_logic;
SIGNAL Add0_a142_DATAA_driver : std_logic;
SIGNAL Add0_a142_DATAB_driver : std_logic;
SIGNAL Add0_a142_DATAC_driver : std_logic;
SIGNAL Add0_a142_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a71_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a71_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a71_DATAD_driver : std_logic;
SIGNAL Mux13_a2_DATAA_driver : std_logic;
SIGNAL Mux13_a2_DATAB_driver : std_logic;
SIGNAL Mux13_a2_DATAC_driver : std_logic;
SIGNAL Mux13_a2_DATAD_driver : std_logic;
SIGNAL Mux13_a3_DATAA_driver : std_logic;
SIGNAL Mux13_a3_DATAB_driver : std_logic;
SIGNAL Mux13_a3_DATAC_driver : std_logic;
SIGNAL Mux13_a3_DATAD_driver : std_logic;
SIGNAL Mux13_a4_DATAA_driver : std_logic;
SIGNAL Mux13_a4_DATAB_driver : std_logic;
SIGNAL Mux13_a4_DATAC_driver : std_logic;
SIGNAL Mux13_a4_DATAD_driver : std_logic;
SIGNAL Mux13_a5_DATAA_driver : std_logic;
SIGNAL Mux13_a5_DATAB_driver : std_logic;
SIGNAL Mux13_a5_DATAC_driver : std_logic;
SIGNAL Mux13_a5_DATAD_driver : std_logic;
SIGNAL Add0_a146_DATAA_driver : std_logic;
SIGNAL Add0_a146_DATAB_driver : std_logic;
SIGNAL Add0_a146_DATAC_driver : std_logic;
SIGNAL Add0_a146_DATAD_driver : std_logic;
SIGNAL Add0_a147_DATAA_driver : std_logic;
SIGNAL Add0_a147_DATAB_driver : std_logic;
SIGNAL Add0_a147_DATAC_driver : std_logic;
SIGNAL Add0_a147_DATAD_driver : std_logic;
SIGNAL Add0_a151_DATAA_driver : std_logic;
SIGNAL Add0_a151_DATAB_driver : std_logic;
SIGNAL Add0_a151_DATAC_driver : std_logic;
SIGNAL Add0_a151_DATAD_driver : std_logic;
SIGNAL Add0_a152_DATAA_driver : std_logic;
SIGNAL Add0_a152_DATAB_driver : std_logic;
SIGNAL Add0_a152_DATAC_driver : std_logic;
SIGNAL Add0_a152_DATAD_driver : std_logic;
SIGNAL Mux11_a0_DATAA_driver : std_logic;
SIGNAL Mux11_a0_DATAB_driver : std_logic;
SIGNAL Mux11_a0_DATAD_driver : std_logic;
SIGNAL Add0_a156_DATAA_driver : std_logic;
SIGNAL Add0_a156_DATAB_driver : std_logic;
SIGNAL Add0_a156_DATAC_driver : std_logic;
SIGNAL Add0_a156_DATAD_driver : std_logic;
SIGNAL Add0_a157_DATAA_driver : std_logic;
SIGNAL Add0_a157_DATAB_driver : std_logic;
SIGNAL Add0_a157_DATAC_driver : std_logic;
SIGNAL Add0_a157_DATAD_driver : std_logic;
SIGNAL Mux10_a3_DATAA_driver : std_logic;
SIGNAL Mux10_a3_DATAB_driver : std_logic;
SIGNAL Mux10_a3_DATAC_driver : std_logic;
SIGNAL Mux10_a3_DATAD_driver : std_logic;
SIGNAL Mux10_a4_DATAA_driver : std_logic;
SIGNAL Mux10_a4_DATAB_driver : std_logic;
SIGNAL Mux10_a4_DATAC_driver : std_logic;
SIGNAL Mux10_a4_DATAD_driver : std_logic;
SIGNAL Add0_a163_DATAB_driver : std_logic;
SIGNAL Add0_a163_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a84_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a84_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a84_DATAD_driver : std_logic;
SIGNAL Add0_a166_DATAA_driver : std_logic;
SIGNAL Add0_a166_DATAB_driver : std_logic;
SIGNAL Add0_a166_DATAC_driver : std_logic;
SIGNAL Add0_a166_DATAD_driver : std_logic;
SIGNAL Add0_a167_DATAA_driver : std_logic;
SIGNAL Add0_a167_DATAB_driver : std_logic;
SIGNAL Add0_a167_DATAC_driver : std_logic;
SIGNAL Add0_a167_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a85_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a85_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a85_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a86_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a86_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a86_DATAD_driver : std_logic;
SIGNAL Mux8_a0_DATAB_driver : std_logic;
SIGNAL Mux8_a0_DATAC_driver : std_logic;
SIGNAL Mux8_a0_DATAD_driver : std_logic;
SIGNAL Mux8_a1_DATAA_driver : std_logic;
SIGNAL Mux8_a1_DATAB_driver : std_logic;
SIGNAL Mux8_a1_DATAC_driver : std_logic;
SIGNAL Mux8_a1_DATAD_driver : std_logic;
SIGNAL Add0_a171_DATAA_driver : std_logic;
SIGNAL Add0_a171_DATAB_driver : std_logic;
SIGNAL Add0_a171_DATAC_driver : std_logic;
SIGNAL Add0_a171_DATAD_driver : std_logic;
SIGNAL Add0_a172_DATAA_driver : std_logic;
SIGNAL Add0_a172_DATAB_driver : std_logic;
SIGNAL Add0_a172_DATAC_driver : std_logic;
SIGNAL Add0_a172_DATAD_driver : std_logic;
SIGNAL Add0_a176_DATAA_driver : std_logic;
SIGNAL Add0_a176_DATAB_driver : std_logic;
SIGNAL Add0_a176_DATAC_driver : std_logic;
SIGNAL Add0_a176_DATAD_driver : std_logic;
SIGNAL Add0_a178_DATAC_driver : std_logic;
SIGNAL Add0_a178_DATAD_driver : std_logic;
SIGNAL Mux7_a0_DATAA_driver : std_logic;
SIGNAL Mux7_a0_DATAB_driver : std_logic;
SIGNAL Mux7_a0_DATAC_driver : std_logic;
SIGNAL Mux7_a0_DATAD_driver : std_logic;
SIGNAL Mux7_a1_DATAA_driver : std_logic;
SIGNAL Mux7_a1_DATAB_driver : std_logic;
SIGNAL Mux7_a1_DATAC_driver : std_logic;
SIGNAL Mux7_a1_DATAD_driver : std_logic;
SIGNAL Mux7_a2_DATAB_driver : std_logic;
SIGNAL Mux7_a2_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a88_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a88_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a88_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a89_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a89_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a89_DATAC_driver : std_logic;
SIGNAL Mux7_a4_DATAA_driver : std_logic;
SIGNAL Mux7_a4_DATAB_driver : std_logic;
SIGNAL Mux7_a4_DATAC_driver : std_logic;
SIGNAL Mux7_a4_DATAD_driver : std_logic;
SIGNAL Mux7_a5_DATAA_driver : std_logic;
SIGNAL Mux7_a5_DATAB_driver : std_logic;
SIGNAL Mux7_a5_DATAC_driver : std_logic;
SIGNAL Mux7_a5_DATAD_driver : std_logic;
SIGNAL Mux7_a6_DATAB_driver : std_logic;
SIGNAL Mux7_a6_DATAD_driver : std_logic;
SIGNAL Mux7_a8_DATAA_driver : std_logic;
SIGNAL Mux7_a8_DATAB_driver : std_logic;
SIGNAL Mux7_a8_DATAC_driver : std_logic;
SIGNAL Mux7_a8_DATAD_driver : std_logic;
SIGNAL Mux7_a9_DATAA_driver : std_logic;
SIGNAL Mux7_a9_DATAB_driver : std_logic;
SIGNAL Mux7_a9_DATAC_driver : std_logic;
SIGNAL Mux7_a9_DATAD_driver : std_logic;
SIGNAL Mux7_a10_DATAA_driver : std_logic;
SIGNAL Mux7_a10_DATAB_driver : std_logic;
SIGNAL Mux7_a10_DATAC_driver : std_logic;
SIGNAL Mux7_a10_DATAD_driver : std_logic;
SIGNAL Add0_a181_DATAA_driver : std_logic;
SIGNAL Add0_a181_DATAB_driver : std_logic;
SIGNAL Add0_a181_DATAC_driver : std_logic;
SIGNAL Add0_a181_DATAD_driver : std_logic;
SIGNAL Add0_a182_DATAA_driver : std_logic;
SIGNAL Add0_a182_DATAB_driver : std_logic;
SIGNAL Add0_a182_DATAC_driver : std_logic;
SIGNAL Add0_a182_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a90_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a90_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a90_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a90_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a91_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a91_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a91_DATAD_driver : std_logic;
SIGNAL Mux6_a2_DATAA_driver : std_logic;
SIGNAL Mux6_a2_DATAB_driver : std_logic;
SIGNAL Mux6_a2_DATAC_driver : std_logic;
SIGNAL Mux6_a2_DATAD_driver : std_logic;
SIGNAL Mux6_a5_DATAA_driver : std_logic;
SIGNAL Mux6_a5_DATAB_driver : std_logic;
SIGNAL Mux6_a5_DATAC_driver : std_logic;
SIGNAL Mux6_a5_DATAD_driver : std_logic;
SIGNAL Add0_a188_DATAC_driver : std_logic;
SIGNAL Add0_a188_DATAD_driver : std_logic;
SIGNAL Mux5_a0_DATAA_driver : std_logic;
SIGNAL Mux5_a0_DATAB_driver : std_logic;
SIGNAL Mux5_a0_DATAC_driver : std_logic;
SIGNAL Mux5_a0_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a92_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a92_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a92_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a92_DATAD_driver : std_logic;
SIGNAL Mux5_a5_DATAA_driver : std_logic;
SIGNAL Mux5_a5_DATAB_driver : std_logic;
SIGNAL Mux5_a5_DATAC_driver : std_logic;
SIGNAL Mux5_a5_DATAD_driver : std_logic;
SIGNAL Add0_a191_DATAA_driver : std_logic;
SIGNAL Add0_a191_DATAB_driver : std_logic;
SIGNAL Add0_a191_DATAC_driver : std_logic;
SIGNAL Add0_a191_DATAD_driver : std_logic;
SIGNAL Add0_a193_DATAA_driver : std_logic;
SIGNAL Add0_a193_DATAC_driver : std_logic;
SIGNAL Mux4_a0_DATAA_driver : std_logic;
SIGNAL Mux4_a0_DATAB_driver : std_logic;
SIGNAL Mux4_a0_DATAC_driver : std_logic;
SIGNAL Mux4_a0_DATAD_driver : std_logic;
SIGNAL Mux4_a1_DATAA_driver : std_logic;
SIGNAL Mux4_a1_DATAB_driver : std_logic;
SIGNAL Mux4_a1_DATAC_driver : std_logic;
SIGNAL Mux4_a1_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a95_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a95_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a95_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a95_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a96_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a96_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a96_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a97_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a97_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a97_DATAD_driver : std_logic;
SIGNAL Mux4_a2_DATAA_driver : std_logic;
SIGNAL Mux4_a2_DATAB_driver : std_logic;
SIGNAL Mux4_a2_DATAC_driver : std_logic;
SIGNAL Mux4_a2_DATAD_driver : std_logic;
SIGNAL Mux4_a3_DATAA_driver : std_logic;
SIGNAL Mux4_a3_DATAB_driver : std_logic;
SIGNAL Mux4_a3_DATAC_driver : std_logic;
SIGNAL Mux4_a3_DATAD_driver : std_logic;
SIGNAL Add0_a197_DATAA_driver : std_logic;
SIGNAL Add0_a197_DATAD_driver : std_logic;
SIGNAL Mux9_a16_DATAA_driver : std_logic;
SIGNAL Mux9_a16_DATAC_driver : std_logic;
SIGNAL Mux9_a16_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a98_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a98_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a98_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a99_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a99_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a99_DATAD_driver : std_logic;
SIGNAL Mux3_a8_DATAA_driver : std_logic;
SIGNAL Mux3_a8_DATAB_driver : std_logic;
SIGNAL Mux3_a8_DATAC_driver : std_logic;
SIGNAL Mux3_a8_DATAD_driver : std_logic;
SIGNAL Mux3_a9_DATAA_driver : std_logic;
SIGNAL Mux3_a9_DATAB_driver : std_logic;
SIGNAL Mux3_a9_DATAC_driver : std_logic;
SIGNAL Mux3_a9_DATAD_driver : std_logic;
SIGNAL Mux3_a10_DATAA_driver : std_logic;
SIGNAL Mux3_a10_DATAB_driver : std_logic;
SIGNAL Mux3_a10_DATAC_driver : std_logic;
SIGNAL Mux3_a10_DATAD_driver : std_logic;
SIGNAL Mux3_a11_DATAA_driver : std_logic;
SIGNAL Mux3_a11_DATAC_driver : std_logic;
SIGNAL Mux3_a11_DATAD_driver : std_logic;
SIGNAL Mux3_a12_DATAA_driver : std_logic;
SIGNAL Mux3_a12_DATAB_driver : std_logic;
SIGNAL Mux3_a12_DATAC_driver : std_logic;
SIGNAL Mux3_a12_DATAD_driver : std_logic;
SIGNAL Mux3_a13_DATAA_driver : std_logic;
SIGNAL Mux3_a13_DATAB_driver : std_logic;
SIGNAL Mux3_a13_DATAC_driver : std_logic;
SIGNAL Mux3_a13_DATAD_driver : std_logic;
SIGNAL Add0_a201_DATAC_driver : std_logic;
SIGNAL Add0_a201_DATAD_driver : std_logic;
SIGNAL Mux2_a2_DATAA_driver : std_logic;
SIGNAL Mux2_a2_DATAB_driver : std_logic;
SIGNAL Mux2_a2_DATAC_driver : std_logic;
SIGNAL Mux2_a2_DATAD_driver : std_logic;
SIGNAL Mux2_a3_DATAA_driver : std_logic;
SIGNAL Mux2_a3_DATAB_driver : std_logic;
SIGNAL Mux2_a3_DATAC_driver : std_logic;
SIGNAL Mux2_a3_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a100_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a100_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a100_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a101_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a101_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a101_DATAD_driver : std_logic;
SIGNAL Mux2_a5_DATAA_driver : std_logic;
SIGNAL Mux2_a5_DATAB_driver : std_logic;
SIGNAL Mux2_a5_DATAC_driver : std_logic;
SIGNAL Mux2_a5_DATAD_driver : std_logic;
SIGNAL Mux2_a6_DATAA_driver : std_logic;
SIGNAL Mux2_a6_DATAB_driver : std_logic;
SIGNAL Mux2_a6_DATAC_driver : std_logic;
SIGNAL Mux2_a6_DATAD_driver : std_logic;
SIGNAL Mux2_a7_DATAA_driver : std_logic;
SIGNAL Mux2_a7_DATAB_driver : std_logic;
SIGNAL Mux2_a7_DATAC_driver : std_logic;
SIGNAL Mux2_a7_DATAD_driver : std_logic;
SIGNAL Mux2_a8_DATAA_driver : std_logic;
SIGNAL Mux2_a8_DATAB_driver : std_logic;
SIGNAL Mux2_a8_DATAC_driver : std_logic;
SIGNAL Mux2_a8_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a102_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a102_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a102_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a102_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a103_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a103_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a103_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a103_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a104_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a104_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a104_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a104_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a105_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a105_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a105_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a105_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a106_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a106_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a106_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a106_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a107_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a107_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a107_DATAD_driver : std_logic;
SIGNAL Add0_a205_DATAB_driver : std_logic;
SIGNAL Add0_a205_DATAD_driver : std_logic;
SIGNAL Mux1_a0_DATAA_driver : std_logic;
SIGNAL Mux1_a0_DATAC_driver : std_logic;
SIGNAL Mux1_a0_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a108_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a108_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a108_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a108_DATAD_driver : std_logic;
SIGNAL Mux1_a3_DATAB_driver : std_logic;
SIGNAL Mux1_a3_DATAC_driver : std_logic;
SIGNAL Mux1_a3_DATAD_driver : std_logic;
SIGNAL Add0_a209_DATAA_driver : std_logic;
SIGNAL Add0_a209_DATAC_driver : std_logic;
SIGNAL Add0_a209_DATAD_driver : std_logic;
SIGNAL Add0_a210_DATAA_driver : std_logic;
SIGNAL Add0_a210_DATAB_driver : std_logic;
SIGNAL Add0_a210_DATAC_driver : std_logic;
SIGNAL Add0_a210_DATAD_driver : std_logic;
SIGNAL Add0_a215_DATAA_driver : std_logic;
SIGNAL Add0_a215_DATAB_driver : std_logic;
SIGNAL Add0_a215_DATAC_driver : std_logic;
SIGNAL Add0_a215_DATAD_driver : std_logic;
SIGNAL Add0_a216_DATAA_driver : std_logic;
SIGNAL Add0_a216_DATAB_driver : std_logic;
SIGNAL Add0_a216_DATAC_driver : std_logic;
SIGNAL Add0_a216_DATAD_driver : std_logic;
SIGNAL Add0_a217_DATAA_driver : std_logic;
SIGNAL Add0_a217_DATAB_driver : std_logic;
SIGNAL Add0_a217_DATAC_driver : std_logic;
SIGNAL Add0_a217_DATAD_driver : std_logic;
SIGNAL Add0_a218_DATAA_driver : std_logic;
SIGNAL Add0_a218_DATAB_driver : std_logic;
SIGNAL Add0_a218_DATAC_driver : std_logic;
SIGNAL Add0_a218_DATAD_driver : std_logic;
SIGNAL Add0_a219_DATAA_driver : std_logic;
SIGNAL Add0_a219_DATAB_driver : std_logic;
SIGNAL Add0_a219_DATAC_driver : std_logic;
SIGNAL Add0_a219_DATAD_driver : std_logic;
SIGNAL Add0_a220_DATAA_driver : std_logic;
SIGNAL Add0_a220_DATAB_driver : std_logic;
SIGNAL Add0_a220_DATAC_driver : std_logic;
SIGNAL Add0_a220_DATAD_driver : std_logic;
SIGNAL Add0_a222_DATAB_driver : std_logic;
SIGNAL Add0_a222_DATAC_driver : std_logic;
SIGNAL Add0_a222_DATAD_driver : std_logic;
SIGNAL Add0_a223_DATAA_driver : std_logic;
SIGNAL Add0_a223_DATAB_driver : std_logic;
SIGNAL Add0_a223_DATAC_driver : std_logic;
SIGNAL Add0_a223_DATAD_driver : std_logic;
SIGNAL Mux0_a2_DATAA_driver : std_logic;
SIGNAL Mux0_a2_DATAB_driver : std_logic;
SIGNAL Mux0_a2_DATAC_driver : std_logic;
SIGNAL Mux0_a2_DATAD_driver : std_logic;
SIGNAL Equal0_a0_DATAA_driver : std_logic;
SIGNAL Equal0_a0_DATAB_driver : std_logic;
SIGNAL Equal0_a0_DATAC_driver : std_logic;
SIGNAL Equal0_a0_DATAD_driver : std_logic;
SIGNAL Equal0_a9_DATAA_driver : std_logic;
SIGNAL Equal0_a9_DATAB_driver : std_logic;
SIGNAL Equal0_a9_DATAC_driver : std_logic;
SIGNAL Equal0_a9_DATAD_driver : std_logic;
SIGNAL Add0_a224_DATAA_driver : std_logic;
SIGNAL Add0_a224_DATAB_driver : std_logic;
SIGNAL Add0_a224_DATAC_driver : std_logic;
SIGNAL Add0_a224_DATAD_driver : std_logic;
SIGNAL Add0_a225_DATAA_driver : std_logic;
SIGNAL Add0_a225_DATAB_driver : std_logic;
SIGNAL Add0_a225_DATAC_driver : std_logic;
SIGNAL Add0_a225_DATAD_driver : std_logic;
SIGNAL Add0_a226_DATAA_driver : std_logic;
SIGNAL Add0_a226_DATAB_driver : std_logic;
SIGNAL Add0_a226_DATAC_driver : std_logic;
SIGNAL Add0_a226_DATAD_driver : std_logic;
SIGNAL Add0_a231_DATAA_driver : std_logic;
SIGNAL Add0_a231_DATAB_driver : std_logic;
SIGNAL Add0_a231_DATAC_driver : std_logic;
SIGNAL Add0_a231_DATAD_driver : std_logic;
SIGNAL Mux20_a10_DATAB_driver : std_logic;
SIGNAL Mux20_a10_DATAC_driver : std_logic;
SIGNAL Mux20_a10_DATAD_driver : std_logic;
SIGNAL Add0_a234_DATAA_driver : std_logic;
SIGNAL Add0_a234_DATAB_driver : std_logic;
SIGNAL Add0_a234_DATAC_driver : std_logic;
SIGNAL Add0_a234_DATAD_driver : std_logic;
SIGNAL Add0_a235_DATAA_driver : std_logic;
SIGNAL Add0_a235_DATAB_driver : std_logic;
SIGNAL Add0_a235_DATAC_driver : std_logic;
SIGNAL Add0_a235_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a79_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a79_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a79_DATAC_driver : std_logic;
SIGNAL Add0_a236_DATAA_driver : std_logic;
SIGNAL Add0_a236_DATAB_driver : std_logic;
SIGNAL Add0_a236_DATAC_driver : std_logic;
SIGNAL Add0_a236_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a80_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a80_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a80_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a80_DATAD_driver : std_logic;
SIGNAL Add0_a237_DATAA_driver : std_logic;
SIGNAL Add0_a237_DATAB_driver : std_logic;
SIGNAL Add0_a237_DATAC_driver : std_logic;
SIGNAL Add0_a237_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a63_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a63_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a63_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a63_DATAD_driver : std_logic;
SIGNAL Add0_a239_DATAA_driver : std_logic;
SIGNAL Add0_a239_DATAB_driver : std_logic;
SIGNAL Add0_a239_DATAC_driver : std_logic;
SIGNAL Add0_a239_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a64_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a64_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a64_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a64_DATAD_driver : std_logic;
SIGNAL Add0_a240_DATAA_driver : std_logic;
SIGNAL Add0_a240_DATAB_driver : std_logic;
SIGNAL Add0_a240_DATAC_driver : std_logic;
SIGNAL Add0_a240_DATAD_driver : std_logic;
SIGNAL Mux13_a7_DATAA_driver : std_logic;
SIGNAL Mux13_a7_DATAB_driver : std_logic;
SIGNAL Mux13_a7_DATAC_driver : std_logic;
SIGNAL Mux13_a7_DATAD_driver : std_logic;
SIGNAL Add0_a241_DATAA_driver : std_logic;
SIGNAL Add0_a241_DATAB_driver : std_logic;
SIGNAL Add0_a241_DATAC_driver : std_logic;
SIGNAL Add0_a241_DATAD_driver : std_logic;
SIGNAL Mux12_a7_DATAA_driver : std_logic;
SIGNAL Mux12_a7_DATAB_driver : std_logic;
SIGNAL Mux12_a7_DATAC_driver : std_logic;
SIGNAL Mux12_a7_DATAD_driver : std_logic;
SIGNAL Add0_a242_DATAA_driver : std_logic;
SIGNAL Add0_a242_DATAB_driver : std_logic;
SIGNAL Add0_a242_DATAC_driver : std_logic;
SIGNAL Add0_a242_DATAD_driver : std_logic;
SIGNAL Add0_a243_DATAA_driver : std_logic;
SIGNAL Add0_a243_DATAB_driver : std_logic;
SIGNAL Add0_a243_DATAC_driver : std_logic;
SIGNAL Add0_a243_DATAD_driver : std_logic;
SIGNAL Add0_a245_DATAA_driver : std_logic;
SIGNAL Add0_a245_DATAB_driver : std_logic;
SIGNAL Add0_a245_DATAC_driver : std_logic;
SIGNAL Add0_a245_DATAD_driver : std_logic;
SIGNAL Add0_a246_DATAA_driver : std_logic;
SIGNAL Add0_a246_DATAB_driver : std_logic;
SIGNAL Add0_a246_DATAC_driver : std_logic;
SIGNAL Add0_a246_DATAD_driver : std_logic;
SIGNAL Add0_a248_DATAA_driver : std_logic;
SIGNAL Add0_a248_DATAB_driver : std_logic;
SIGNAL Add0_a248_DATAC_driver : std_logic;
SIGNAL Add0_a248_DATAD_driver : std_logic;
SIGNAL Mux13_a8_DATAA_driver : std_logic;
SIGNAL Mux13_a8_DATAB_driver : std_logic;
SIGNAL Mux13_a8_DATAC_driver : std_logic;
SIGNAL Mux13_a8_DATAD_driver : std_logic;
SIGNAL Mux14_a6_DATAA_driver : std_logic;
SIGNAL Mux14_a6_DATAB_driver : std_logic;
SIGNAL Mux14_a6_DATAC_driver : std_logic;
SIGNAL Mux14_a6_DATAD_driver : std_logic;
SIGNAL Add0_a251_DATAA_driver : std_logic;
SIGNAL Add0_a251_DATAB_driver : std_logic;
SIGNAL Add0_a251_DATAC_driver : std_logic;
SIGNAL Add0_a251_DATAD_driver : std_logic;
SIGNAL Add0_a252_DATAA_driver : std_logic;
SIGNAL Add0_a252_DATAB_driver : std_logic;
SIGNAL Add0_a252_DATAC_driver : std_logic;
SIGNAL Add0_a252_DATAD_driver : std_logic;
SIGNAL Mux31_a9_DATAA_driver : std_logic;
SIGNAL Mux31_a9_DATAB_driver : std_logic;
SIGNAL Mux31_a9_DATAC_driver : std_logic;
SIGNAL Mux31_a9_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a0_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a0_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a0_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a0_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a2_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a2_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a2_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a2_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a1_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a1_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a1_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a1_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a4_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a4_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a4_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a4_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a7_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a7_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a6_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a6_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a6_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a6_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a8_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a8_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a8_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a8_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a9_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a9_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a11_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a11_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a11_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a11_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a13_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a13_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a13_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a14_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a14_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a14_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a15_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a15_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a15_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a11_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a11_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a11_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a10_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a10_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a10_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a12_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a12_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a12_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a16_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a16_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a16_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a17_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a17_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a17_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a17_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a31_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a31_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a31_DATAD_driver : std_logic;
SIGNAL Mux31_a10_DATAA_driver : std_logic;
SIGNAL Mux31_a10_DATAB_driver : std_logic;
SIGNAL Mux31_a10_DATAC_driver : std_logic;
SIGNAL Mux31_a10_DATAD_driver : std_logic;
SIGNAL Mux31_a3_DATAA_driver : std_logic;
SIGNAL Mux31_a3_DATAB_driver : std_logic;
SIGNAL Mux31_a3_DATAC_driver : std_logic;
SIGNAL Mux31_a3_DATAD_driver : std_logic;
SIGNAL LessThan0_a1_DATAA_driver : std_logic;
SIGNAL LessThan0_a1_DATAB_driver : std_logic;
SIGNAL LessThan0_a3_DATAA_driver : std_logic;
SIGNAL LessThan0_a3_DATAB_driver : std_logic;
SIGNAL LessThan0_a3_CIN_driver : std_logic;
SIGNAL LessThan0_a5_DATAA_driver : std_logic;
SIGNAL LessThan0_a5_DATAB_driver : std_logic;
SIGNAL LessThan0_a5_CIN_driver : std_logic;
SIGNAL LessThan0_a7_DATAA_driver : std_logic;
SIGNAL LessThan0_a7_DATAB_driver : std_logic;
SIGNAL LessThan0_a7_CIN_driver : std_logic;
SIGNAL LessThan0_a9_DATAA_driver : std_logic;
SIGNAL LessThan0_a9_DATAB_driver : std_logic;
SIGNAL LessThan0_a9_CIN_driver : std_logic;
SIGNAL LessThan0_a11_DATAA_driver : std_logic;
SIGNAL LessThan0_a11_DATAB_driver : std_logic;
SIGNAL LessThan0_a11_CIN_driver : std_logic;
SIGNAL LessThan0_a13_DATAA_driver : std_logic;
SIGNAL LessThan0_a13_DATAB_driver : std_logic;
SIGNAL LessThan0_a13_CIN_driver : std_logic;
SIGNAL LessThan0_a15_DATAA_driver : std_logic;
SIGNAL LessThan0_a15_DATAB_driver : std_logic;
SIGNAL LessThan0_a15_CIN_driver : std_logic;
SIGNAL LessThan0_a17_DATAA_driver : std_logic;
SIGNAL LessThan0_a17_DATAB_driver : std_logic;
SIGNAL LessThan0_a17_CIN_driver : std_logic;
SIGNAL LessThan0_a19_DATAA_driver : std_logic;
SIGNAL LessThan0_a19_DATAB_driver : std_logic;
SIGNAL LessThan0_a19_CIN_driver : std_logic;
SIGNAL LessThan0_a21_DATAA_driver : std_logic;
SIGNAL LessThan0_a21_DATAB_driver : std_logic;
SIGNAL LessThan0_a21_CIN_driver : std_logic;
SIGNAL LessThan0_a23_DATAA_driver : std_logic;
SIGNAL LessThan0_a23_DATAB_driver : std_logic;
SIGNAL LessThan0_a23_CIN_driver : std_logic;
SIGNAL LessThan0_a25_DATAA_driver : std_logic;
SIGNAL LessThan0_a25_DATAB_driver : std_logic;
SIGNAL LessThan0_a25_CIN_driver : std_logic;
SIGNAL LessThan0_a27_DATAA_driver : std_logic;
SIGNAL LessThan0_a27_DATAB_driver : std_logic;
SIGNAL LessThan0_a27_CIN_driver : std_logic;
SIGNAL LessThan0_a29_DATAA_driver : std_logic;
SIGNAL LessThan0_a29_DATAB_driver : std_logic;
SIGNAL LessThan0_a29_CIN_driver : std_logic;
SIGNAL LessThan0_a31_DATAA_driver : std_logic;
SIGNAL LessThan0_a31_DATAB_driver : std_logic;
SIGNAL LessThan0_a31_CIN_driver : std_logic;
SIGNAL LessThan0_a33_DATAA_driver : std_logic;
SIGNAL LessThan0_a33_DATAB_driver : std_logic;
SIGNAL LessThan0_a33_CIN_driver : std_logic;
SIGNAL LessThan0_a35_DATAA_driver : std_logic;
SIGNAL LessThan0_a35_DATAB_driver : std_logic;
SIGNAL LessThan0_a35_CIN_driver : std_logic;
SIGNAL LessThan0_a37_DATAA_driver : std_logic;
SIGNAL LessThan0_a37_DATAB_driver : std_logic;
SIGNAL LessThan0_a37_CIN_driver : std_logic;
SIGNAL LessThan0_a39_DATAA_driver : std_logic;
SIGNAL LessThan0_a39_DATAB_driver : std_logic;
SIGNAL LessThan0_a39_CIN_driver : std_logic;
SIGNAL LessThan0_a41_DATAA_driver : std_logic;
SIGNAL LessThan0_a41_DATAB_driver : std_logic;
SIGNAL LessThan0_a41_CIN_driver : std_logic;
SIGNAL LessThan0_a43_DATAA_driver : std_logic;
SIGNAL LessThan0_a43_DATAB_driver : std_logic;
SIGNAL LessThan0_a43_CIN_driver : std_logic;
SIGNAL LessThan0_a45_DATAA_driver : std_logic;
SIGNAL LessThan0_a45_DATAB_driver : std_logic;
SIGNAL LessThan0_a45_CIN_driver : std_logic;
SIGNAL LessThan0_a47_DATAA_driver : std_logic;
SIGNAL LessThan0_a47_DATAB_driver : std_logic;
SIGNAL LessThan0_a47_CIN_driver : std_logic;
SIGNAL LessThan0_a49_DATAA_driver : std_logic;
SIGNAL LessThan0_a49_DATAB_driver : std_logic;
SIGNAL LessThan0_a49_CIN_driver : std_logic;
SIGNAL LessThan0_a51_DATAA_driver : std_logic;
SIGNAL LessThan0_a51_DATAB_driver : std_logic;
SIGNAL LessThan0_a51_CIN_driver : std_logic;
SIGNAL LessThan0_a53_DATAA_driver : std_logic;
SIGNAL LessThan0_a53_DATAB_driver : std_logic;
SIGNAL LessThan0_a53_CIN_driver : std_logic;
SIGNAL LessThan0_a55_DATAA_driver : std_logic;
SIGNAL LessThan0_a55_DATAB_driver : std_logic;
SIGNAL LessThan0_a55_CIN_driver : std_logic;
SIGNAL LessThan0_a57_DATAA_driver : std_logic;
SIGNAL LessThan0_a57_DATAB_driver : std_logic;
SIGNAL LessThan0_a57_CIN_driver : std_logic;
SIGNAL LessThan0_a59_DATAA_driver : std_logic;
SIGNAL LessThan0_a59_DATAB_driver : std_logic;
SIGNAL LessThan0_a59_CIN_driver : std_logic;
SIGNAL LessThan0_a61_DATAA_driver : std_logic;
SIGNAL LessThan0_a61_DATAB_driver : std_logic;
SIGNAL LessThan0_a61_CIN_driver : std_logic;
SIGNAL LessThan0_a62_DATAA_driver : std_logic;
SIGNAL LessThan0_a62_DATAB_driver : std_logic;
SIGNAL LessThan0_a62_CIN_driver : std_logic;
SIGNAL Add0_a54_DATAA_driver : std_logic;
SIGNAL Add0_a54_DATAB_driver : std_logic;
SIGNAL Add0_a54_DATAC_driver : std_logic;
SIGNAL Add0_a54_DATAD_driver : std_logic;
SIGNAL Add0_a55_DATAB_driver : std_logic;
SIGNAL Add0_a55_DATAD_driver : std_logic;
SIGNAL Add0_a57_DATAA_driver : std_logic;
SIGNAL Add0_a57_DATAB_driver : std_logic;
SIGNAL Add0_a58_DATAA_driver : std_logic;
SIGNAL Add0_a58_DATAB_driver : std_logic;
SIGNAL Add0_a58_CIN_driver : std_logic;
SIGNAL Mux31_a0_DATAB_driver : std_logic;
SIGNAL Mux31_a0_DATAC_driver : std_logic;
SIGNAL Mux31_a0_DATAD_driver : std_logic;
SIGNAL Mux31_a4_DATAA_driver : std_logic;
SIGNAL Mux31_a4_DATAB_driver : std_logic;
SIGNAL Mux31_a4_DATAD_driver : std_logic;
SIGNAL Mux31_a7_DATAA_driver : std_logic;
SIGNAL Mux31_a7_DATAB_driver : std_logic;
SIGNAL Mux31_a7_DATAC_driver : std_logic;
SIGNAL Mux31_a7_DATAD_driver : std_logic;
SIGNAL Mux31_a8_DATAA_driver : std_logic;
SIGNAL Mux31_a8_DATAB_driver : std_logic;
SIGNAL Mux31_a8_DATAC_driver : std_logic;
SIGNAL Mux31_a8_DATAD_driver : std_logic;
SIGNAL Add0_a61_DATAB_driver : std_logic;
SIGNAL Add0_a61_DATAC_driver : std_logic;
SIGNAL Add0_a60_DATAA_driver : std_logic;
SIGNAL Add0_a60_DATAB_driver : std_logic;
SIGNAL Add0_a60_DATAC_driver : std_logic;
SIGNAL Add0_a60_DATAD_driver : std_logic;
SIGNAL Add29_a0_DATAA_driver : std_logic;
SIGNAL Add29_a0_DATAB_driver : std_logic;
SIGNAL Add30_a2_DATAA_driver : std_logic;
SIGNAL Add30_a2_CIN_driver : std_logic;
SIGNAL Add0_a62_DATAA_driver : std_logic;
SIGNAL Add0_a62_DATAB_driver : std_logic;
SIGNAL Add0_a62_DATAC_driver : std_logic;
SIGNAL Add0_a62_DATAD_driver : std_logic;
SIGNAL Add0_a64_DATAA_driver : std_logic;
SIGNAL Add0_a64_DATAB_driver : std_logic;
SIGNAL Add0_a64_CIN_driver : std_logic;
SIGNAL Mux30_a0_DATAB_driver : std_logic;
SIGNAL Mux30_a0_DATAD_driver : std_logic;
SIGNAL Mux30_a1_DATAA_driver : std_logic;
SIGNAL Mux30_a1_DATAB_driver : std_logic;
SIGNAL Mux30_a1_DATAC_driver : std_logic;
SIGNAL Mux30_a1_DATAD_driver : std_logic;
SIGNAL Mux30_a2_DATAB_driver : std_logic;
SIGNAL Mux30_a2_DATAC_driver : std_logic;
SIGNAL Mux30_a2_DATAD_driver : std_logic;
SIGNAL Mux30_a9_DATAA_driver : std_logic;
SIGNAL Mux30_a9_DATAB_driver : std_logic;
SIGNAL Mux30_a9_DATAC_driver : std_logic;
SIGNAL Mux30_a9_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a12_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a12_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a13_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a13_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a13_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a14_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a14_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a14_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a14_DATAD_driver : std_logic;
SIGNAL Mux30_a10_DATAA_driver : std_logic;
SIGNAL Mux30_a10_DATAB_driver : std_logic;
SIGNAL Mux30_a10_DATAC_driver : std_logic;
SIGNAL Mux30_a10_DATAD_driver : std_logic;
SIGNAL Mux30_a3_DATAA_driver : std_logic;
SIGNAL Mux30_a3_DATAB_driver : std_logic;
SIGNAL Mux30_a3_DATAC_driver : std_logic;
SIGNAL Mux30_a3_DATAD_driver : std_logic;
SIGNAL Mux30_a5_DATAA_driver : std_logic;
SIGNAL Mux30_a5_DATAC_driver : std_logic;
SIGNAL Mux30_a5_DATAD_driver : std_logic;
SIGNAL Mux30_a6_DATAA_driver : std_logic;
SIGNAL Mux30_a6_DATAB_driver : std_logic;
SIGNAL Mux30_a6_DATAC_driver : std_logic;
SIGNAL Mux30_a6_DATAD_driver : std_logic;
SIGNAL Mux30_a7_DATAA_driver : std_logic;
SIGNAL Mux30_a7_DATAB_driver : std_logic;
SIGNAL Mux30_a7_DATAC_driver : std_logic;
SIGNAL Mux30_a7_DATAD_driver : std_logic;
SIGNAL Mux30_a8_DATAA_driver : std_logic;
SIGNAL Mux30_a8_DATAB_driver : std_logic;
SIGNAL Mux30_a8_DATAC_driver : std_logic;
SIGNAL Mux30_a8_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a37_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a37_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a37_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a15_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a15_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a15_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a38_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a38_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a38_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a52_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a52_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a52_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a10_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a10_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a10_DATAC_driver : std_logic;
SIGNAL Mux29_a17_DATAA_driver : std_logic;
SIGNAL Mux29_a17_DATAB_driver : std_logic;
SIGNAL Mux29_a17_DATAC_driver : std_logic;
SIGNAL Mux29_a19_DATAA_driver : std_logic;
SIGNAL Mux29_a19_DATAB_driver : std_logic;
SIGNAL Mux29_a19_DATAC_driver : std_logic;
SIGNAL Mux29_a19_DATAD_driver : std_logic;
SIGNAL Mux29_a0_DATAA_driver : std_logic;
SIGNAL Mux29_a0_DATAB_driver : std_logic;
SIGNAL Mux29_a0_DATAC_driver : std_logic;
SIGNAL Mux29_a0_DATAD_driver : std_logic;
SIGNAL Mux29_a1_DATAA_driver : std_logic;
SIGNAL Mux29_a1_DATAB_driver : std_logic;
SIGNAL Mux29_a1_DATAC_driver : std_logic;
SIGNAL Mux29_a14_DATAA_driver : std_logic;
SIGNAL Mux29_a14_DATAB_driver : std_logic;
SIGNAL Mux29_a14_DATAC_driver : std_logic;
SIGNAL Mux29_a15_DATAA_driver : std_logic;
SIGNAL Mux29_a15_DATAB_driver : std_logic;
SIGNAL Mux29_a15_DATAC_driver : std_logic;
SIGNAL Mux29_a15_DATAD_driver : std_logic;
SIGNAL Add0_a68_DATAB_driver : std_logic;
SIGNAL Add0_a68_DATAC_driver : std_logic;
SIGNAL Add0_a69_DATAA_driver : std_logic;
SIGNAL Add0_a69_DATAB_driver : std_logic;
SIGNAL Add0_a69_CIN_driver : std_logic;
SIGNAL Mux29_a16_DATAA_driver : std_logic;
SIGNAL Mux29_a16_DATAB_driver : std_logic;
SIGNAL Mux29_a16_DATAC_driver : std_logic;
SIGNAL Mux29_a16_DATAD_driver : std_logic;
SIGNAL Mux29_a20_DATAA_driver : std_logic;
SIGNAL Mux29_a20_DATAB_driver : std_logic;
SIGNAL Mux29_a20_DATAC_driver : std_logic;
SIGNAL Mux9_a2_DATAC_driver : std_logic;
SIGNAL Mux9_a2_DATAD_driver : std_logic;
SIGNAL Mux28_a6_DATAA_driver : std_logic;
SIGNAL Mux28_a6_DATAB_driver : std_logic;
SIGNAL Mux28_a6_DATAC_driver : std_logic;
SIGNAL Mux28_a6_DATAD_driver : std_logic;
SIGNAL Add0_a73_DATAA_driver : std_logic;
SIGNAL Add0_a73_DATAC_driver : std_logic;
SIGNAL Add0_a74_DATAA_driver : std_logic;
SIGNAL Add0_a74_DATAB_driver : std_logic;
SIGNAL Add0_a74_CIN_driver : std_logic;
SIGNAL Mux28_a7_DATAA_driver : std_logic;
SIGNAL Mux28_a7_DATAB_driver : std_logic;
SIGNAL Mux28_a7_DATAC_driver : std_logic;
SIGNAL Mux28_a7_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a46_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a46_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a46_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a56_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a56_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a56_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a13_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a13_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a13_DATAD_driver : std_logic;
SIGNAL Mux28_a9_DATAA_driver : std_logic;
SIGNAL Mux28_a9_DATAB_driver : std_logic;
SIGNAL Mux28_a9_DATAC_driver : std_logic;
SIGNAL Mux28_a9_DATAD_driver : std_logic;
SIGNAL Mux28_a10_DATAB_driver : std_logic;
SIGNAL Mux28_a10_DATAC_driver : std_logic;
SIGNAL Mux28_a10_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a26_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a26_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a26_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a28_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a28_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a28_DATAC_driver : std_logic;
SIGNAL Mux27_a0_DATAB_driver : std_logic;
SIGNAL Mux27_a0_DATAC_driver : std_logic;
SIGNAL Mux27_a0_DATAD_driver : std_logic;
SIGNAL Mux27_a8_DATAA_driver : std_logic;
SIGNAL Mux27_a8_DATAB_driver : std_logic;
SIGNAL Mux27_a8_DATAC_driver : std_logic;
SIGNAL Mux27_a8_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a20_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a20_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a20_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a20_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a21_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a21_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a21_DATAD_driver : std_logic;
SIGNAL Mux27_a7_DATAA_driver : std_logic;
SIGNAL Mux27_a7_DATAB_driver : std_logic;
SIGNAL Mux27_a7_DATAC_driver : std_logic;
SIGNAL Mux27_a7_DATAD_driver : std_logic;
SIGNAL Mux27_a9_DATAA_driver : std_logic;
SIGNAL Mux27_a9_DATAB_driver : std_logic;
SIGNAL Mux27_a9_DATAC_driver : std_logic;
SIGNAL Mux27_a9_DATAD_driver : std_logic;
SIGNAL Mux27_a10_DATAA_driver : std_logic;
SIGNAL Mux27_a10_DATAB_driver : std_logic;
SIGNAL Mux27_a10_DATAC_driver : std_logic;
SIGNAL Mux27_a10_DATAD_driver : std_logic;
SIGNAL Add30_a8_DATAA_driver : std_logic;
SIGNAL Add30_a8_CIN_driver : std_logic;
SIGNAL Add59_a0_DATAA_driver : std_logic;
SIGNAL Add59_a0_DATAB_driver : std_logic;
SIGNAL Add60_a0_DATAA_driver : std_logic;
SIGNAL Add60_a0_DATAB_driver : std_logic;
SIGNAL Add60_a2_DATAA_driver : std_logic;
SIGNAL Add60_a2_CIN_driver : std_logic;
SIGNAL Add60_a4_DATAA_driver : std_logic;
SIGNAL Add60_a4_CIN_driver : std_logic;
SIGNAL Add60_a6_DATAA_driver : std_logic;
SIGNAL Add60_a6_CIN_driver : std_logic;
SIGNAL Add60_a8_DATAA_driver : std_logic;
SIGNAL Add60_a8_CIN_driver : std_logic;
SIGNAL Add61_a8_DATAB_driver : std_logic;
SIGNAL Add61_a8_CIN_driver : std_logic;
SIGNAL Add0_a227_DATAA_driver : std_logic;
SIGNAL Add0_a227_DATAB_driver : std_logic;
SIGNAL Add0_a227_DATAC_driver : std_logic;
SIGNAL Add0_a227_DATAD_driver : std_logic;
SIGNAL Add0_a76_DATAA_driver : std_logic;
SIGNAL Add0_a76_DATAB_driver : std_logic;
SIGNAL Add0_a76_DATAC_driver : std_logic;
SIGNAL Add0_a76_DATAD_driver : std_logic;
SIGNAL Add0_a77_DATAA_driver : std_logic;
SIGNAL Add0_a77_DATAB_driver : std_logic;
SIGNAL Add0_a77_DATAC_driver : std_logic;
SIGNAL Add0_a77_DATAD_driver : std_logic;
SIGNAL Add0_a79_DATAA_driver : std_logic;
SIGNAL Add0_a79_DATAB_driver : std_logic;
SIGNAL Add0_a79_CIN_driver : std_logic;
SIGNAL Mux27_a11_DATAA_driver : std_logic;
SIGNAL Mux27_a11_DATAB_driver : std_logic;
SIGNAL Mux27_a11_DATAC_driver : std_logic;
SIGNAL Mux27_a11_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a23_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a23_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a23_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a14_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a14_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a14_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a37_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a37_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a37_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a19_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a19_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a19_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a45_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a45_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a45_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a63_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a63_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a63_DATAD_driver : std_logic;
SIGNAL Mux26_a6_DATAA_driver : std_logic;
SIGNAL Mux26_a6_DATAB_driver : std_logic;
SIGNAL Mux26_a6_DATAC_driver : std_logic;
SIGNAL Mux26_a6_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a38_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a38_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a38_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a34_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a34_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a34_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a34_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a35_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a35_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a35_DATAD_driver : std_logic;
SIGNAL Mux26_a7_DATAA_driver : std_logic;
SIGNAL Mux26_a7_DATAB_driver : std_logic;
SIGNAL Mux26_a7_DATAC_driver : std_logic;
SIGNAL Mux26_a7_DATAD_driver : std_logic;
SIGNAL Mux26_a8_DATAA_driver : std_logic;
SIGNAL Mux26_a8_DATAB_driver : std_logic;
SIGNAL Mux26_a8_DATAC_driver : std_logic;
SIGNAL Mux26_a8_DATAD_driver : std_logic;
SIGNAL Add51_a0_DATAA_driver : std_logic;
SIGNAL Add51_a0_DATAB_driver : std_logic;
SIGNAL Add52_a0_DATAA_driver : std_logic;
SIGNAL Add52_a0_DATAB_driver : std_logic;
SIGNAL Add52_a2_DATAA_driver : std_logic;
SIGNAL Add52_a2_CIN_driver : std_logic;
SIGNAL Add53_a2_DATAB_driver : std_logic;
SIGNAL Add53_a2_CIN_driver : std_logic;
SIGNAL Add54_a0_DATAA_driver : std_logic;
SIGNAL Add54_a0_DATAB_driver : std_logic;
SIGNAL Add54_a2_DATAB_driver : std_logic;
SIGNAL Add54_a2_CIN_driver : std_logic;
SIGNAL Add54_a4_DATAA_driver : std_logic;
SIGNAL Add54_a4_CIN_driver : std_logic;
SIGNAL Add55_a2_DATAB_driver : std_logic;
SIGNAL Add55_a2_CIN_driver : std_logic;
SIGNAL Add55_a4_DATAB_driver : std_logic;
SIGNAL Add55_a4_CIN_driver : std_logic;
SIGNAL Add56_a0_DATAA_driver : std_logic;
SIGNAL Add56_a0_DATAB_driver : std_logic;
SIGNAL Add56_a2_DATAB_driver : std_logic;
SIGNAL Add56_a2_CIN_driver : std_logic;
SIGNAL Add56_a4_DATAB_driver : std_logic;
SIGNAL Add56_a4_CIN_driver : std_logic;
SIGNAL Add57_a2_DATAB_driver : std_logic;
SIGNAL Add57_a2_CIN_driver : std_logic;
SIGNAL Add57_a6_DATAA_driver : std_logic;
SIGNAL Add57_a6_CIN_driver : std_logic;
SIGNAL Add58_a8_DATAA_driver : std_logic;
SIGNAL Add58_a8_CIN_driver : std_logic;
SIGNAL Add58_a10_DATAA_driver : std_logic;
SIGNAL Add58_a10_CIN_driver : std_logic;
SIGNAL Add59_a10_DATAB_driver : std_logic;
SIGNAL Add59_a10_CIN_driver : std_logic;
SIGNAL Add60_a10_DATAB_driver : std_logic;
SIGNAL Add60_a10_CIN_driver : std_logic;
SIGNAL Add61_a10_DATAB_driver : std_logic;
SIGNAL Add61_a10_CIN_driver : std_logic;
SIGNAL Add0_a228_DATAA_driver : std_logic;
SIGNAL Add0_a228_DATAB_driver : std_logic;
SIGNAL Add0_a228_DATAC_driver : std_logic;
SIGNAL Add0_a228_DATAD_driver : std_logic;
SIGNAL Add0_a81_DATAA_driver : std_logic;
SIGNAL Add0_a81_DATAB_driver : std_logic;
SIGNAL Add0_a81_DATAC_driver : std_logic;
SIGNAL Add0_a81_DATAD_driver : std_logic;
SIGNAL Add0_a82_DATAA_driver : std_logic;
SIGNAL Add0_a82_DATAB_driver : std_logic;
SIGNAL Add0_a82_DATAC_driver : std_logic;
SIGNAL Add0_a82_DATAD_driver : std_logic;
SIGNAL Add0_a84_DATAA_driver : std_logic;
SIGNAL Add0_a84_DATAB_driver : std_logic;
SIGNAL Add0_a84_CIN_driver : std_logic;
SIGNAL Mux26_a9_DATAA_driver : std_logic;
SIGNAL Mux26_a9_DATAB_driver : std_logic;
SIGNAL Mux26_a9_DATAC_driver : std_logic;
SIGNAL Mux26_a9_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a26_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a26_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a26_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a27_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a27_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a27_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a35_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a35_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a35_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a36_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a36_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a36_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a66_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a66_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a66_DATAD_driver : std_logic;
SIGNAL Mux25_a8_DATAA_driver : std_logic;
SIGNAL Mux25_a8_DATAB_driver : std_logic;
SIGNAL Mux25_a8_DATAC_driver : std_logic;
SIGNAL Mux25_a8_DATAD_driver : std_logic;
SIGNAL Add0_a86_DATAA_driver : std_logic;
SIGNAL Add0_a86_DATAB_driver : std_logic;
SIGNAL Add0_a86_DATAC_driver : std_logic;
SIGNAL Add0_a86_DATAD_driver : std_logic;
SIGNAL Add59_a12_DATAA_driver : std_logic;
SIGNAL Add59_a12_CIN_driver : std_logic;
SIGNAL Add60_a12_DATAB_driver : std_logic;
SIGNAL Add60_a12_CIN_driver : std_logic;
SIGNAL Add61_a12_DATAB_driver : std_logic;
SIGNAL Add61_a12_CIN_driver : std_logic;
SIGNAL Add0_a229_DATAA_driver : std_logic;
SIGNAL Add0_a229_DATAB_driver : std_logic;
SIGNAL Add0_a229_DATAC_driver : std_logic;
SIGNAL Add0_a229_DATAD_driver : std_logic;
SIGNAL Add0_a87_DATAA_driver : std_logic;
SIGNAL Add0_a87_DATAB_driver : std_logic;
SIGNAL Add0_a87_DATAC_driver : std_logic;
SIGNAL Add0_a87_DATAD_driver : std_logic;
SIGNAL Add0_a89_DATAA_driver : std_logic;
SIGNAL Add0_a89_DATAB_driver : std_logic;
SIGNAL Add0_a89_CIN_driver : std_logic;
SIGNAL Mux25_a9_DATAA_driver : std_logic;
SIGNAL Mux25_a9_DATAB_driver : std_logic;
SIGNAL Mux25_a9_DATAC_driver : std_logic;
SIGNAL Mux25_a9_DATAD_driver : std_logic;
SIGNAL Mux24_a6_DATAA_driver : std_logic;
SIGNAL Mux24_a6_DATAB_driver : std_logic;
SIGNAL Mux24_a6_DATAC_driver : std_logic;
SIGNAL Mux24_a6_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a43_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a43_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a43_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a69_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a69_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a69_DATAD_driver : std_logic;
SIGNAL Mux24_a8_DATAA_driver : std_logic;
SIGNAL Mux24_a8_DATAB_driver : std_logic;
SIGNAL Mux24_a8_DATAC_driver : std_logic;
SIGNAL Mux24_a8_DATAD_driver : std_logic;
SIGNAL Add0_a91_DATAA_driver : std_logic;
SIGNAL Add0_a91_DATAB_driver : std_logic;
SIGNAL Add0_a91_DATAC_driver : std_logic;
SIGNAL Add0_a91_DATAD_driver : std_logic;
SIGNAL Add19_a0_DATAA_driver : std_logic;
SIGNAL Add19_a0_DATAB_driver : std_logic;
SIGNAL Add20_a0_DATAA_driver : std_logic;
SIGNAL Add20_a0_DATAB_driver : std_logic;
SIGNAL Add21_a0_DATAA_driver : std_logic;
SIGNAL Add21_a0_DATAB_driver : std_logic;
SIGNAL Add21_a2_DATAA_driver : std_logic;
SIGNAL Add21_a2_CIN_driver : std_logic;
SIGNAL Add22_a0_DATAA_driver : std_logic;
SIGNAL Add22_a0_DATAB_driver : std_logic;
SIGNAL Add22_a2_DATAB_driver : std_logic;
SIGNAL Add22_a2_CIN_driver : std_logic;
SIGNAL Add23_a0_DATAA_driver : std_logic;
SIGNAL Add23_a0_DATAB_driver : std_logic;
SIGNAL Add23_a2_DATAB_driver : std_logic;
SIGNAL Add23_a2_CIN_driver : std_logic;
SIGNAL Add24_a0_DATAA_driver : std_logic;
SIGNAL Add24_a0_DATAB_driver : std_logic;
SIGNAL Add24_a2_DATAB_driver : std_logic;
SIGNAL Add24_a2_CIN_driver : std_logic;
SIGNAL Add25_a0_DATAA_driver : std_logic;
SIGNAL Add25_a0_DATAB_driver : std_logic;
SIGNAL Add25_a2_DATAB_driver : std_logic;
SIGNAL Add25_a2_CIN_driver : std_logic;
SIGNAL Add26_a2_DATAB_driver : std_logic;
SIGNAL Add26_a2_CIN_driver : std_logic;
SIGNAL Add26_a4_DATAA_driver : std_logic;
SIGNAL Add26_a4_CIN_driver : std_logic;
SIGNAL Add26_a8_DATAA_driver : std_logic;
SIGNAL Add26_a8_CIN_driver : std_logic;
SIGNAL Add27_a8_DATAB_driver : std_logic;
SIGNAL Add27_a8_CIN_driver : std_logic;
SIGNAL Add27_a10_DATAA_driver : std_logic;
SIGNAL Add27_a10_CIN_driver : std_logic;
SIGNAL Add28_a10_DATAB_driver : std_logic;
SIGNAL Add28_a10_CIN_driver : std_logic;
SIGNAL Add28_a12_DATAA_driver : std_logic;
SIGNAL Add28_a12_CIN_driver : std_logic;
SIGNAL Add29_a10_DATAB_driver : std_logic;
SIGNAL Add29_a10_CIN_driver : std_logic;
SIGNAL Add29_a12_DATAB_driver : std_logic;
SIGNAL Add29_a12_CIN_driver : std_logic;
SIGNAL Add30_a14_DATAA_driver : std_logic;
SIGNAL Add30_a14_CIN_driver : std_logic;
SIGNAL Add61_a14_DATAA_driver : std_logic;
SIGNAL Add61_a14_CIN_driver : std_logic;
SIGNAL Add0_a230_DATAA_driver : std_logic;
SIGNAL Add0_a230_DATAB_driver : std_logic;
SIGNAL Add0_a230_DATAC_driver : std_logic;
SIGNAL Add0_a230_DATAD_driver : std_logic;
SIGNAL Add0_a92_DATAA_driver : std_logic;
SIGNAL Add0_a92_DATAB_driver : std_logic;
SIGNAL Add0_a92_DATAC_driver : std_logic;
SIGNAL Add0_a92_DATAD_driver : std_logic;
SIGNAL Add0_a94_DATAA_driver : std_logic;
SIGNAL Add0_a94_DATAB_driver : std_logic;
SIGNAL Add0_a94_CIN_driver : std_logic;
SIGNAL Mux24_a9_DATAA_driver : std_logic;
SIGNAL Mux24_a9_DATAB_driver : std_logic;
SIGNAL Mux24_a9_DATAC_driver : std_logic;
SIGNAL Mux24_a9_DATAD_driver : std_logic;
SIGNAL Mux23_a2_DATAA_driver : std_logic;
SIGNAL Mux23_a2_DATAB_driver : std_logic;
SIGNAL Mux23_a2_DATAC_driver : std_logic;
SIGNAL Mux23_a2_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a6_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a6_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a6_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a8_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a8_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a8_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a70_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a70_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a70_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a70_DATAD_driver : std_logic;
SIGNAL Mux23_a5_DATAA_driver : std_logic;
SIGNAL Mux23_a5_DATAB_driver : std_logic;
SIGNAL Mux23_a5_DATAC_driver : std_logic;
SIGNAL Mux23_a5_DATAD_driver : std_logic;
SIGNAL Mux23_a11_DATAA_driver : std_logic;
SIGNAL Mux23_a11_DATAB_driver : std_logic;
SIGNAL Mux23_a11_DATAD_driver : std_logic;
SIGNAL Mux23_a6_DATAA_driver : std_logic;
SIGNAL Mux23_a6_DATAB_driver : std_logic;
SIGNAL Mux23_a6_DATAC_driver : std_logic;
SIGNAL Mux23_a6_DATAD_driver : std_logic;
SIGNAL Add15_a0_DATAA_driver : std_logic;
SIGNAL Add15_a0_DATAB_driver : std_logic;
SIGNAL Add15_a2_DATAA_driver : std_logic;
SIGNAL Add15_a2_CIN_driver : std_logic;
SIGNAL Add16_a0_DATAA_driver : std_logic;
SIGNAL Add16_a0_DATAB_driver : std_logic;
SIGNAL Add16_a2_DATAB_driver : std_logic;
SIGNAL Add16_a2_CIN_driver : std_logic;
SIGNAL Add17_a4_DATAA_driver : std_logic;
SIGNAL Add17_a4_CIN_driver : std_logic;
SIGNAL Add17_a6_DATAA_driver : std_logic;
SIGNAL Add17_a6_CIN_driver : std_logic;
SIGNAL Add18_a2_DATAA_driver : std_logic;
SIGNAL Add18_a2_CIN_driver : std_logic;
SIGNAL Add18_a4_DATAB_driver : std_logic;
SIGNAL Add18_a4_CIN_driver : std_logic;
SIGNAL Add18_a8_DATAA_driver : std_logic;
SIGNAL Add18_a8_CIN_driver : std_logic;
SIGNAL Add19_a2_DATAB_driver : std_logic;
SIGNAL Add19_a2_CIN_driver : std_logic;
SIGNAL Add19_a4_DATAB_driver : std_logic;
SIGNAL Add19_a4_CIN_driver : std_logic;
SIGNAL Add19_a8_DATAB_driver : std_logic;
SIGNAL Add19_a8_CIN_driver : std_logic;
SIGNAL Add19_a10_DATAA_driver : std_logic;
SIGNAL Add19_a10_CIN_driver : std_logic;
SIGNAL Add20_a4_DATAB_driver : std_logic;
SIGNAL Add20_a4_CIN_driver : std_logic;
SIGNAL Add20_a6_DATAA_driver : std_logic;
SIGNAL Add20_a6_CIN_driver : std_logic;
SIGNAL Add20_a8_DATAB_driver : std_logic;
SIGNAL Add20_a8_CIN_driver : std_logic;
SIGNAL Add20_a10_DATAB_driver : std_logic;
SIGNAL Add20_a10_CIN_driver : std_logic;
SIGNAL Add21_a6_DATAB_driver : std_logic;
SIGNAL Add21_a6_CIN_driver : std_logic;
SIGNAL Add21_a10_DATAB_driver : std_logic;
SIGNAL Add21_a10_CIN_driver : std_logic;
SIGNAL Add21_a12_DATAA_driver : std_logic;
SIGNAL Add21_a12_CIN_driver : std_logic;
SIGNAL Add22_a6_DATAB_driver : std_logic;
SIGNAL Add22_a6_CIN_driver : std_logic;
SIGNAL Add22_a8_DATAA_driver : std_logic;
SIGNAL Add22_a8_CIN_driver : std_logic;
SIGNAL Add22_a10_DATAB_driver : std_logic;
SIGNAL Add22_a10_CIN_driver : std_logic;
SIGNAL Add22_a12_DATAB_driver : std_logic;
SIGNAL Add22_a12_CIN_driver : std_logic;
SIGNAL Add23_a6_DATAB_driver : std_logic;
SIGNAL Add23_a6_CIN_driver : std_logic;
SIGNAL Add23_a8_DATAB_driver : std_logic;
SIGNAL Add23_a8_CIN_driver : std_logic;
SIGNAL Add23_a10_DATAB_driver : std_logic;
SIGNAL Add23_a10_CIN_driver : std_logic;
SIGNAL Add23_a12_DATAB_driver : std_logic;
SIGNAL Add23_a12_CIN_driver : std_logic;
SIGNAL Add24_a4_DATAA_driver : std_logic;
SIGNAL Add24_a4_CIN_driver : std_logic;
SIGNAL Add24_a8_DATAB_driver : std_logic;
SIGNAL Add24_a8_CIN_driver : std_logic;
SIGNAL Add24_a10_DATAB_driver : std_logic;
SIGNAL Add24_a10_CIN_driver : std_logic;
SIGNAL Add24_a12_DATAB_driver : std_logic;
SIGNAL Add24_a12_CIN_driver : std_logic;
SIGNAL Add25_a10_DATAB_driver : std_logic;
SIGNAL Add25_a10_CIN_driver : std_logic;
SIGNAL Add25_a12_DATAB_driver : std_logic;
SIGNAL Add25_a12_CIN_driver : std_logic;
SIGNAL Add26_a14_DATAA_driver : std_logic;
SIGNAL Add26_a14_CIN_driver : std_logic;
SIGNAL Add27_a14_DATAB_driver : std_logic;
SIGNAL Add27_a14_CIN_driver : std_logic;
SIGNAL Add27_a16_DATAA_driver : std_logic;
SIGNAL Add27_a16_CIN_driver : std_logic;
SIGNAL Add28_a16_DATAB_driver : std_logic;
SIGNAL Add28_a16_CIN_driver : std_logic;
SIGNAL Add29_a16_DATAB_driver : std_logic;
SIGNAL Add29_a16_CIN_driver : std_logic;
SIGNAL Add30_a16_DATAB_driver : std_logic;
SIGNAL Add30_a16_CIN_driver : std_logic;
SIGNAL Mux29_a3_DATAB_driver : std_logic;
SIGNAL Mux29_a3_DATAC_driver : std_logic;
SIGNAL Mux29_a2_DATAA_driver : std_logic;
SIGNAL Mux29_a2_DATAB_driver : std_logic;
SIGNAL Mux29_a2_DATAC_driver : std_logic;
SIGNAL Mux23_a3_DATAA_driver : std_logic;
SIGNAL Mux23_a3_DATAB_driver : std_logic;
SIGNAL Mux23_a3_DATAC_driver : std_logic;
SIGNAL Mux23_a3_DATAD_driver : std_logic;
SIGNAL Add44_a0_DATAA_driver : std_logic;
SIGNAL Add44_a0_DATAB_driver : std_logic;
SIGNAL Add45_a2_DATAA_driver : std_logic;
SIGNAL Add45_a2_CIN_driver : std_logic;
SIGNAL Add45_a4_DATAA_driver : std_logic;
SIGNAL Add45_a4_CIN_driver : std_logic;
SIGNAL Add46_a4_DATAB_driver : std_logic;
SIGNAL Add46_a4_CIN_driver : std_logic;
SIGNAL Add47_a2_DATAA_driver : std_logic;
SIGNAL Add47_a2_CIN_driver : std_logic;
SIGNAL Add47_a4_DATAB_driver : std_logic;
SIGNAL Add47_a4_CIN_driver : std_logic;
SIGNAL Add48_a0_DATAA_driver : std_logic;
SIGNAL Add48_a0_DATAB_driver : std_logic;
SIGNAL Add48_a2_DATAB_driver : std_logic;
SIGNAL Add48_a2_CIN_driver : std_logic;
SIGNAL Add48_a4_DATAB_driver : std_logic;
SIGNAL Add48_a4_CIN_driver : std_logic;
SIGNAL Add49_a0_DATAA_driver : std_logic;
SIGNAL Add49_a0_DATAB_driver : std_logic;
SIGNAL Add49_a8_DATAA_driver : std_logic;
SIGNAL Add49_a8_CIN_driver : std_logic;
SIGNAL Add50_a2_DATAA_driver : std_logic;
SIGNAL Add50_a2_CIN_driver : std_logic;
SIGNAL Add50_a4_DATAA_driver : std_logic;
SIGNAL Add50_a4_CIN_driver : std_logic;
SIGNAL Add50_a6_DATAA_driver : std_logic;
SIGNAL Add50_a6_CIN_driver : std_logic;
SIGNAL Add50_a8_DATAB_driver : std_logic;
SIGNAL Add50_a8_CIN_driver : std_logic;
SIGNAL Add51_a4_DATAB_driver : std_logic;
SIGNAL Add51_a4_CIN_driver : std_logic;
SIGNAL Add51_a6_DATAB_driver : std_logic;
SIGNAL Add51_a6_CIN_driver : std_logic;
SIGNAL Add51_a10_DATAA_driver : std_logic;
SIGNAL Add51_a10_CIN_driver : std_logic;
SIGNAL Add52_a8_DATAA_driver : std_logic;
SIGNAL Add52_a8_CIN_driver : std_logic;
SIGNAL Add52_a10_DATAB_driver : std_logic;
SIGNAL Add52_a10_CIN_driver : std_logic;
SIGNAL Add53_a6_DATAA_driver : std_logic;
SIGNAL Add53_a6_CIN_driver : std_logic;
SIGNAL Add53_a8_DATAB_driver : std_logic;
SIGNAL Add53_a8_CIN_driver : std_logic;
SIGNAL Add53_a10_DATAB_driver : std_logic;
SIGNAL Add53_a10_CIN_driver : std_logic;
SIGNAL Add54_a8_DATAB_driver : std_logic;
SIGNAL Add54_a8_CIN_driver : std_logic;
SIGNAL Add54_a10_DATAB_driver : std_logic;
SIGNAL Add54_a10_CIN_driver : std_logic;
SIGNAL Add55_a10_DATAB_driver : std_logic;
SIGNAL Add55_a10_CIN_driver : std_logic;
SIGNAL Add55_a12_DATAA_driver : std_logic;
SIGNAL Add55_a12_CIN_driver : std_logic;
SIGNAL Add55_a14_DATAA_driver : std_logic;
SIGNAL Add55_a14_CIN_driver : std_logic;
SIGNAL Add56_a8_DATAA_driver : std_logic;
SIGNAL Add56_a8_CIN_driver : std_logic;
SIGNAL Add56_a10_DATAB_driver : std_logic;
SIGNAL Add56_a10_CIN_driver : std_logic;
SIGNAL Add56_a14_DATAB_driver : std_logic;
SIGNAL Add56_a14_CIN_driver : std_logic;
SIGNAL Add57_a14_DATAB_driver : std_logic;
SIGNAL Add57_a14_CIN_driver : std_logic;
SIGNAL Add57_a16_DATAA_driver : std_logic;
SIGNAL Add57_a16_CIN_driver : std_logic;
SIGNAL Add58_a14_DATAB_driver : std_logic;
SIGNAL Add58_a14_CIN_driver : std_logic;
SIGNAL Add58_a16_DATAB_driver : std_logic;
SIGNAL Add58_a16_CIN_driver : std_logic;
SIGNAL Add59_a16_DATAB_driver : std_logic;
SIGNAL Add59_a16_CIN_driver : std_logic;
SIGNAL Add60_a16_DATAB_driver : std_logic;
SIGNAL Add60_a16_CIN_driver : std_logic;
SIGNAL Add61_a16_DATAB_driver : std_logic;
SIGNAL Add61_a16_CIN_driver : std_logic;
SIGNAL Mux23_a4_DATAA_driver : std_logic;
SIGNAL Mux23_a4_DATAB_driver : std_logic;
SIGNAL Mux23_a4_DATAC_driver : std_logic;
SIGNAL Mux23_a4_DATAD_driver : std_logic;
SIGNAL Mux29_a11_DATAA_driver : std_logic;
SIGNAL Mux29_a11_DATAB_driver : std_logic;
SIGNAL Mux29_a11_DATAC_driver : std_logic;
SIGNAL Mux23_a7_DATAA_driver : std_logic;
SIGNAL Mux23_a7_DATAB_driver : std_logic;
SIGNAL Mux23_a7_DATAC_driver : std_logic;
SIGNAL Mux23_a7_DATAD_driver : std_logic;
SIGNAL Mux23_a8_DATAA_driver : std_logic;
SIGNAL Mux23_a8_DATAB_driver : std_logic;
SIGNAL Mux23_a8_DATAC_driver : std_logic;
SIGNAL Mux23_a8_DATAD_driver : std_logic;
SIGNAL Mux23_a9_DATAA_driver : std_logic;
SIGNAL Mux23_a9_DATAB_driver : std_logic;
SIGNAL Mux23_a9_DATAC_driver : std_logic;
SIGNAL Mux23_a9_DATAD_driver : std_logic;
SIGNAL Add0_a96_DATAA_driver : std_logic;
SIGNAL Add0_a96_DATAB_driver : std_logic;
SIGNAL Add0_a96_DATAC_driver : std_logic;
SIGNAL Add0_a96_DATAD_driver : std_logic;
SIGNAL Add0_a97_DATAA_driver : std_logic;
SIGNAL Add0_a97_DATAB_driver : std_logic;
SIGNAL Add0_a97_DATAC_driver : std_logic;
SIGNAL Add0_a97_DATAD_driver : std_logic;
SIGNAL Add0_a99_DATAA_driver : std_logic;
SIGNAL Add0_a99_DATAB_driver : std_logic;
SIGNAL Add0_a99_CIN_driver : std_logic;
SIGNAL Mux23_a10_DATAA_driver : std_logic;
SIGNAL Mux23_a10_DATAB_driver : std_logic;
SIGNAL Mux23_a10_DATAC_driver : std_logic;
SIGNAL Mux23_a10_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a44_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a44_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a44_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a46_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a46_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a46_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a39_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a39_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a39_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a41_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a41_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a41_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a41_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a71_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a71_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a71_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a71_DATAD_driver : std_logic;
SIGNAL Mux29_a8_DATAA_driver : std_logic;
SIGNAL Mux29_a8_DATAB_driver : std_logic;
SIGNAL Mux29_a8_DATAC_driver : std_logic;
SIGNAL Mux22_a10_DATAA_driver : std_logic;
SIGNAL Mux22_a10_DATAC_driver : std_logic;
SIGNAL Mux22_a10_DATAD_driver : std_logic;
SIGNAL Mux22_a5_DATAA_driver : std_logic;
SIGNAL Mux22_a5_DATAB_driver : std_logic;
SIGNAL Mux22_a5_DATAC_driver : std_logic;
SIGNAL Mux22_a5_DATAD_driver : std_logic;
SIGNAL n_a6_DATAA_driver : std_logic;
SIGNAL n_a6_DATAB_driver : std_logic;
SIGNAL n_a6_DATAC_driver : std_logic;
SIGNAL n_a6_DATAD_driver : std_logic;
SIGNAL n_a2_DATAA_driver : std_logic;
SIGNAL n_a2_DATAB_driver : std_logic;
SIGNAL n_a2_DATAC_driver : std_logic;
SIGNAL n_a2_DATAD_driver : std_logic;
SIGNAL n_a8_DATAA_driver : std_logic;
SIGNAL n_a8_DATAC_driver : std_logic;
SIGNAL n_a8_DATAD_driver : std_logic;
SIGNAL n_a1_DATAA_driver : std_logic;
SIGNAL n_a1_DATAB_driver : std_logic;
SIGNAL n_a1_DATAC_driver : std_logic;
SIGNAL Add38_a0_DATAA_driver : std_logic;
SIGNAL Add38_a0_DATAB_driver : std_logic;
SIGNAL Add38_a4_DATAB_driver : std_logic;
SIGNAL Add38_a4_CIN_driver : std_logic;
SIGNAL Add38_a6_DATAA_driver : std_logic;
SIGNAL Add38_a6_CIN_driver : std_logic;
SIGNAL Add39_a2_DATAA_driver : std_logic;
SIGNAL Add39_a2_CIN_driver : std_logic;
SIGNAL Add39_a6_DATAB_driver : std_logic;
SIGNAL Add39_a6_CIN_driver : std_logic;
SIGNAL Add40_a2_DATAB_driver : std_logic;
SIGNAL Add40_a2_CIN_driver : std_logic;
SIGNAL Add40_a6_DATAB_driver : std_logic;
SIGNAL Add40_a6_CIN_driver : std_logic;
SIGNAL Add41_a6_DATAB_driver : std_logic;
SIGNAL Add41_a6_CIN_driver : std_logic;
SIGNAL Add42_a2_DATAA_driver : std_logic;
SIGNAL Add42_a2_CIN_driver : std_logic;
SIGNAL Add42_a4_DATAA_driver : std_logic;
SIGNAL Add42_a4_CIN_driver : std_logic;
SIGNAL Add42_a6_DATAB_driver : std_logic;
SIGNAL Add42_a6_CIN_driver : std_logic;
SIGNAL Add43_a2_DATAB_driver : std_logic;
SIGNAL Add43_a2_CIN_driver : std_logic;
SIGNAL Add43_a6_DATAB_driver : std_logic;
SIGNAL Add43_a6_CIN_driver : std_logic;
SIGNAL Add43_a8_DATAA_driver : std_logic;
SIGNAL Add43_a8_CIN_driver : std_logic;
SIGNAL Add44_a10_DATAA_driver : std_logic;
SIGNAL Add44_a10_CIN_driver : std_logic;
SIGNAL Add44_a12_DATAA_driver : std_logic;
SIGNAL Add44_a12_CIN_driver : std_logic;
SIGNAL Add45_a8_DATAA_driver : std_logic;
SIGNAL Add45_a8_CIN_driver : std_logic;
SIGNAL Add45_a10_DATAB_driver : std_logic;
SIGNAL Add45_a10_CIN_driver : std_logic;
SIGNAL Add45_a12_DATAB_driver : std_logic;
SIGNAL Add45_a12_CIN_driver : std_logic;
SIGNAL Add45_a14_DATAA_driver : std_logic;
SIGNAL Add45_a14_CIN_driver : std_logic;
SIGNAL Add46_a10_DATAB_driver : std_logic;
SIGNAL Add46_a10_CIN_driver : std_logic;
SIGNAL Add46_a14_DATAB_driver : std_logic;
SIGNAL Add46_a14_CIN_driver : std_logic;
SIGNAL Add47_a14_DATAB_driver : std_logic;
SIGNAL Add47_a14_CIN_driver : std_logic;
SIGNAL Add48_a12_DATAA_driver : std_logic;
SIGNAL Add48_a12_CIN_driver : std_logic;
SIGNAL Add48_a14_DATAB_driver : std_logic;
SIGNAL Add48_a14_CIN_driver : std_logic;
SIGNAL Add49_a10_DATAA_driver : std_logic;
SIGNAL Add49_a10_CIN_driver : std_logic;
SIGNAL Add49_a12_DATAB_driver : std_logic;
SIGNAL Add49_a12_CIN_driver : std_logic;
SIGNAL Add49_a14_DATAB_driver : std_logic;
SIGNAL Add49_a14_CIN_driver : std_logic;
SIGNAL Add50_a12_DATAB_driver : std_logic;
SIGNAL Add50_a12_CIN_driver : std_logic;
SIGNAL Add50_a14_DATAB_driver : std_logic;
SIGNAL Add50_a14_CIN_driver : std_logic;
SIGNAL Add51_a14_DATAB_driver : std_logic;
SIGNAL Add51_a14_CIN_driver : std_logic;
SIGNAL Add52_a12_DATAA_driver : std_logic;
SIGNAL Add52_a12_CIN_driver : std_logic;
SIGNAL Add52_a14_DATAB_driver : std_logic;
SIGNAL Add52_a14_CIN_driver : std_logic;
SIGNAL Add53_a12_DATAB_driver : std_logic;
SIGNAL Add53_a12_CIN_driver : std_logic;
SIGNAL Add53_a16_DATAA_driver : std_logic;
SIGNAL Add53_a16_CIN_driver : std_logic;
SIGNAL Add53_a18_DATAA_driver : std_logic;
SIGNAL Add53_a18_CIN_driver : std_logic;
SIGNAL Add54_a16_DATAB_driver : std_logic;
SIGNAL Add54_a16_CIN_driver : std_logic;
SIGNAL Add54_a18_DATAB_driver : std_logic;
SIGNAL Add54_a18_CIN_driver : std_logic;
SIGNAL Add55_a18_DATAB_driver : std_logic;
SIGNAL Add55_a18_CIN_driver : std_logic;
SIGNAL Add56_a18_DATAB_driver : std_logic;
SIGNAL Add56_a18_CIN_driver : std_logic;
SIGNAL Add57_a18_DATAB_driver : std_logic;
SIGNAL Add57_a18_CIN_driver : std_logic;
SIGNAL Add58_a18_DATAB_driver : std_logic;
SIGNAL Add58_a18_CIN_driver : std_logic;
SIGNAL Add59_a18_DATAB_driver : std_logic;
SIGNAL Add59_a18_CIN_driver : std_logic;
SIGNAL Add60_a18_DATAB_driver : std_logic;
SIGNAL Add60_a18_CIN_driver : std_logic;
SIGNAL Add61_a18_DATAB_driver : std_logic;
SIGNAL Add61_a18_CIN_driver : std_logic;
SIGNAL ShiftRight1_a17_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a17_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a17_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a20_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a20_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a20_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a20_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a57_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a57_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a57_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a57_DATAD_driver : std_logic;
SIGNAL Mux22_a2_DATAA_driver : std_logic;
SIGNAL Mux22_a2_DATAB_driver : std_logic;
SIGNAL Mux22_a2_DATAC_driver : std_logic;
SIGNAL Mux22_a2_DATAD_driver : std_logic;
SIGNAL Mux22_a3_DATAA_driver : std_logic;
SIGNAL Mux22_a3_DATAB_driver : std_logic;
SIGNAL Mux22_a3_DATAC_driver : std_logic;
SIGNAL Mux22_a3_DATAD_driver : std_logic;
SIGNAL Mux22_a6_DATAA_driver : std_logic;
SIGNAL Mux22_a6_DATAB_driver : std_logic;
SIGNAL Mux22_a6_DATAC_driver : std_logic;
SIGNAL Mux22_a6_DATAD_driver : std_logic;
SIGNAL Mux22_a7_DATAA_driver : std_logic;
SIGNAL Mux22_a7_DATAB_driver : std_logic;
SIGNAL Mux22_a7_DATAC_driver : std_logic;
SIGNAL Mux22_a7_DATAD_driver : std_logic;
SIGNAL Mux22_a8_DATAA_driver : std_logic;
SIGNAL Mux22_a8_DATAB_driver : std_logic;
SIGNAL Mux22_a8_DATAC_driver : std_logic;
SIGNAL Mux22_a8_DATAD_driver : std_logic;
SIGNAL Add0_a101_DATAA_driver : std_logic;
SIGNAL Add0_a101_DATAB_driver : std_logic;
SIGNAL Add0_a101_DATAC_driver : std_logic;
SIGNAL Add0_a101_DATAD_driver : std_logic;
SIGNAL Add0_a232_DATAA_driver : std_logic;
SIGNAL Add0_a232_DATAB_driver : std_logic;
SIGNAL Add0_a232_DATAC_driver : std_logic;
SIGNAL Add0_a232_DATAD_driver : std_logic;
SIGNAL Add0_a102_DATAA_driver : std_logic;
SIGNAL Add0_a102_DATAB_driver : std_logic;
SIGNAL Add0_a102_DATAC_driver : std_logic;
SIGNAL Add0_a102_DATAD_driver : std_logic;
SIGNAL Add0_a104_DATAA_driver : std_logic;
SIGNAL Add0_a104_DATAB_driver : std_logic;
SIGNAL Add0_a104_CIN_driver : std_logic;
SIGNAL Mux22_a9_DATAA_driver : std_logic;
SIGNAL Mux22_a9_DATAB_driver : std_logic;
SIGNAL Mux22_a9_DATAC_driver : std_logic;
SIGNAL Mux22_a9_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a28_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a28_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a28_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a28_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a29_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a29_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a29_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a29_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a50_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a50_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a50_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a50_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a72_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a72_DATAC_driver : std_logic;
SIGNAL Mux21_a4_DATAA_driver : std_logic;
SIGNAL Mux21_a4_DATAB_driver : std_logic;
SIGNAL Mux21_a4_DATAC_driver : std_logic;
SIGNAL Mux21_a4_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a24_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a24_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a24_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a27_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a27_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a27_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a28_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a28_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a28_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a37_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a37_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a37_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a42_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a42_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a42_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a43_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a43_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a43_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a16_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a16_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a16_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a16_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a17_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a17_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a17_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a17_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a44_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a44_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a44_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a44_DATAD_driver : std_logic;
SIGNAL Mux21_a10_DATAA_driver : std_logic;
SIGNAL Mux21_a10_DATAB_driver : std_logic;
SIGNAL Mux21_a10_DATAC_driver : std_logic;
SIGNAL Mux21_a5_DATAA_driver : std_logic;
SIGNAL Mux21_a5_DATAB_driver : std_logic;
SIGNAL Mux21_a5_DATAC_driver : std_logic;
SIGNAL Mux21_a5_DATAD_driver : std_logic;
SIGNAL Add58_a20_DATAA_driver : std_logic;
SIGNAL Add58_a20_CIN_driver : std_logic;
SIGNAL Add59_a20_DATAB_driver : std_logic;
SIGNAL Add59_a20_CIN_driver : std_logic;
SIGNAL Add60_a20_DATAB_driver : std_logic;
SIGNAL Add60_a20_CIN_driver : std_logic;
SIGNAL Add61_a20_DATAB_driver : std_logic;
SIGNAL Add61_a20_CIN_driver : std_logic;
SIGNAL ShiftRight1_a58_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a58_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a58_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a58_DATAD_driver : std_logic;
SIGNAL Mux21_a2_DATAA_driver : std_logic;
SIGNAL Mux21_a2_DATAB_driver : std_logic;
SIGNAL Mux21_a2_DATAC_driver : std_logic;
SIGNAL Mux21_a2_DATAD_driver : std_logic;
SIGNAL Mux21_a3_DATAA_driver : std_logic;
SIGNAL Mux21_a3_DATAB_driver : std_logic;
SIGNAL Mux21_a3_DATAC_driver : std_logic;
SIGNAL Mux21_a3_DATAD_driver : std_logic;
SIGNAL Mux21_a6_DATAA_driver : std_logic;
SIGNAL Mux21_a6_DATAB_driver : std_logic;
SIGNAL Mux21_a6_DATAC_driver : std_logic;
SIGNAL Mux21_a6_DATAD_driver : std_logic;
SIGNAL Mux21_a7_DATAA_driver : std_logic;
SIGNAL Mux21_a7_DATAB_driver : std_logic;
SIGNAL Mux21_a7_DATAC_driver : std_logic;
SIGNAL Mux21_a7_DATAD_driver : std_logic;
SIGNAL Mux21_a8_DATAA_driver : std_logic;
SIGNAL Mux21_a8_DATAB_driver : std_logic;
SIGNAL Mux21_a8_DATAC_driver : std_logic;
SIGNAL Mux21_a8_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a49_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a49_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a49_DATAD_driver : std_logic;
SIGNAL Add11_a6_DATAA_driver : std_logic;
SIGNAL Add11_a6_CIN_driver : std_logic;
SIGNAL Add12_a4_DATAA_driver : std_logic;
SIGNAL Add12_a4_CIN_driver : std_logic;
SIGNAL Add12_a6_DATAB_driver : std_logic;
SIGNAL Add12_a6_CIN_driver : std_logic;
SIGNAL Add13_a2_DATAA_driver : std_logic;
SIGNAL Add13_a2_CIN_driver : std_logic;
SIGNAL Add13_a6_DATAB_driver : std_logic;
SIGNAL Add13_a6_CIN_driver : std_logic;
SIGNAL Add13_a10_DATAA_driver : std_logic;
SIGNAL Add13_a10_CIN_driver : std_logic;
SIGNAL Add14_a6_DATAB_driver : std_logic;
SIGNAL Add14_a6_CIN_driver : std_logic;
SIGNAL Add14_a8_DATAA_driver : std_logic;
SIGNAL Add14_a8_CIN_driver : std_logic;
SIGNAL Add14_a10_DATAB_driver : std_logic;
SIGNAL Add14_a10_CIN_driver : std_logic;
SIGNAL Add15_a8_DATAB_driver : std_logic;
SIGNAL Add15_a8_CIN_driver : std_logic;
SIGNAL Add15_a10_DATAB_driver : std_logic;
SIGNAL Add15_a10_CIN_driver : std_logic;
SIGNAL Add16_a12_DATAA_driver : std_logic;
SIGNAL Add16_a12_CIN_driver : std_logic;
SIGNAL Add16_a14_DATAA_driver : std_logic;
SIGNAL Add16_a14_CIN_driver : std_logic;
SIGNAL Add17_a16_DATAA_driver : std_logic;
SIGNAL Add17_a16_CIN_driver : std_logic;
SIGNAL Add18_a14_DATAA_driver : std_logic;
SIGNAL Add18_a14_CIN_driver : std_logic;
SIGNAL Add18_a16_DATAB_driver : std_logic;
SIGNAL Add18_a16_CIN_driver : std_logic;
SIGNAL Add19_a14_DATAB_driver : std_logic;
SIGNAL Add19_a14_CIN_driver : std_logic;
SIGNAL Add19_a16_DATAB_driver : std_logic;
SIGNAL Add19_a16_CIN_driver : std_logic;
SIGNAL Add20_a14_DATAB_driver : std_logic;
SIGNAL Add20_a14_CIN_driver : std_logic;
SIGNAL Add20_a16_DATAB_driver : std_logic;
SIGNAL Add20_a16_CIN_driver : std_logic;
SIGNAL Add21_a14_DATAB_driver : std_logic;
SIGNAL Add21_a14_CIN_driver : std_logic;
SIGNAL Add21_a16_DATAB_driver : std_logic;
SIGNAL Add21_a16_CIN_driver : std_logic;
SIGNAL Add22_a16_DATAB_driver : std_logic;
SIGNAL Add22_a16_CIN_driver : std_logic;
SIGNAL Add22_a18_DATAA_driver : std_logic;
SIGNAL Add22_a18_CIN_driver : std_logic;
SIGNAL Add23_a16_DATAB_driver : std_logic;
SIGNAL Add23_a16_CIN_driver : std_logic;
SIGNAL Add23_a18_DATAB_driver : std_logic;
SIGNAL Add23_a18_CIN_driver : std_logic;
SIGNAL Add24_a14_DATAA_driver : std_logic;
SIGNAL Add24_a14_CIN_driver : std_logic;
SIGNAL Add24_a18_DATAB_driver : std_logic;
SIGNAL Add24_a18_CIN_driver : std_logic;
SIGNAL Add25_a16_DATAA_driver : std_logic;
SIGNAL Add25_a16_CIN_driver : std_logic;
SIGNAL Add25_a18_DATAB_driver : std_logic;
SIGNAL Add25_a18_CIN_driver : std_logic;
SIGNAL Add26_a18_DATAB_driver : std_logic;
SIGNAL Add26_a18_CIN_driver : std_logic;
SIGNAL Add26_a20_DATAA_driver : std_logic;
SIGNAL Add26_a20_CIN_driver : std_logic;
SIGNAL Add27_a18_DATAB_driver : std_logic;
SIGNAL Add27_a18_CIN_driver : std_logic;
SIGNAL Add27_a20_DATAB_driver : std_logic;
SIGNAL Add27_a20_CIN_driver : std_logic;
SIGNAL Add28_a18_DATAB_driver : std_logic;
SIGNAL Add28_a18_CIN_driver : std_logic;
SIGNAL Add28_a20_DATAB_driver : std_logic;
SIGNAL Add28_a20_CIN_driver : std_logic;
SIGNAL Add29_a18_DATAB_driver : std_logic;
SIGNAL Add29_a18_CIN_driver : std_logic;
SIGNAL Add29_a20_DATAB_driver : std_logic;
SIGNAL Add29_a20_CIN_driver : std_logic;
SIGNAL Add30_a20_DATAB_driver : std_logic;
SIGNAL Add30_a20_CIN_driver : std_logic;
SIGNAL Add0_a233_DATAA_driver : std_logic;
SIGNAL Add0_a233_DATAB_driver : std_logic;
SIGNAL Add0_a233_DATAC_driver : std_logic;
SIGNAL Add0_a233_DATAD_driver : std_logic;
SIGNAL Add0_a107_DATAA_driver : std_logic;
SIGNAL Add0_a107_DATAB_driver : std_logic;
SIGNAL Add0_a107_DATAC_driver : std_logic;
SIGNAL Add0_a107_DATAD_driver : std_logic;
SIGNAL Add0_a109_DATAA_driver : std_logic;
SIGNAL Add0_a109_DATAB_driver : std_logic;
SIGNAL Add0_a109_CIN_driver : std_logic;
SIGNAL Mux21_a9_DATAA_driver : std_logic;
SIGNAL Mux21_a9_DATAB_driver : std_logic;
SIGNAL Mux21_a9_DATAC_driver : std_logic;
SIGNAL Mux21_a9_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a53_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a53_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a53_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a39_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a39_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a39_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a39_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a40_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a40_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a40_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a61_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a61_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a61_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a61_DATAD_driver : std_logic;
SIGNAL Mux20_a2_DATAA_driver : std_logic;
SIGNAL Mux20_a2_DATAB_driver : std_logic;
SIGNAL Mux20_a2_DATAC_driver : std_logic;
SIGNAL Mux20_a2_DATAD_driver : std_logic;
SIGNAL Mux20_a3_DATAA_driver : std_logic;
SIGNAL Mux20_a3_DATAB_driver : std_logic;
SIGNAL Mux20_a3_DATAC_driver : std_logic;
SIGNAL Mux20_a3_DATAD_driver : std_logic;
SIGNAL Mux20_a4_DATAA_driver : std_logic;
SIGNAL Mux20_a4_DATAB_driver : std_logic;
SIGNAL Mux20_a4_DATAC_driver : std_logic;
SIGNAL Mux20_a4_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a15_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a15_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a54_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a54_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a54_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a54_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a73_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a73_DATAD_driver : std_logic;
SIGNAL Mux20_a5_DATAA_driver : std_logic;
SIGNAL Mux20_a5_DATAB_driver : std_logic;
SIGNAL Mux20_a5_DATAC_driver : std_logic;
SIGNAL Mux20_a5_DATAD_driver : std_logic;
SIGNAL Mux20_a6_DATAA_driver : std_logic;
SIGNAL Mux20_a6_DATAB_driver : std_logic;
SIGNAL Mux20_a6_DATAC_driver : std_logic;
SIGNAL Mux20_a6_DATAD_driver : std_logic;
SIGNAL Mux20_a7_DATAA_driver : std_logic;
SIGNAL Mux20_a7_DATAB_driver : std_logic;
SIGNAL Mux20_a7_DATAC_driver : std_logic;
SIGNAL Mux20_a7_DATAD_driver : std_logic;
SIGNAL Mux20_a8_DATAA_driver : std_logic;
SIGNAL Mux20_a8_DATAB_driver : std_logic;
SIGNAL Mux20_a8_DATAC_driver : std_logic;
SIGNAL Mux20_a8_DATAD_driver : std_logic;
SIGNAL Add0_a113_DATAA_driver : std_logic;
SIGNAL Add0_a113_DATAC_driver : std_logic;
SIGNAL Add0_a114_DATAA_driver : std_logic;
SIGNAL Add0_a114_DATAB_driver : std_logic;
SIGNAL Add0_a114_CIN_driver : std_logic;
SIGNAL Mux20_a9_DATAA_driver : std_logic;
SIGNAL Mux20_a9_DATAB_driver : std_logic;
SIGNAL Mux20_a9_DATAC_driver : std_logic;
SIGNAL Mux20_a9_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a57_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a57_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a57_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a24_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a24_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a24_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a25_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a25_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a25_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a59_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a59_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a59_DATAC_driver : std_logic;
SIGNAL Mux19_a3_DATAA_driver : std_logic;
SIGNAL Mux19_a3_DATAB_driver : std_logic;
SIGNAL Mux19_a3_DATAC_driver : std_logic;
SIGNAL Mux19_a3_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a8_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a8_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a8_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a4_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a4_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a4_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a4_DATAD_driver : std_logic;
SIGNAL Mux29_a6_DATAA_driver : std_logic;
SIGNAL Mux29_a6_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a74_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a74_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a74_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a74_DATAD_driver : std_logic;
SIGNAL Mux19_a4_DATAA_driver : std_logic;
SIGNAL Mux19_a4_DATAB_driver : std_logic;
SIGNAL Mux19_a4_DATAC_driver : std_logic;
SIGNAL Mux19_a4_DATAD_driver : std_logic;
SIGNAL Mux19_a5_DATAA_driver : std_logic;
SIGNAL Mux19_a5_DATAB_driver : std_logic;
SIGNAL Mux19_a5_DATAC_driver : std_logic;
SIGNAL Mux19_a5_DATAD_driver : std_logic;
SIGNAL Mux19_a6_DATAA_driver : std_logic;
SIGNAL Mux19_a6_DATAB_driver : std_logic;
SIGNAL Mux19_a6_DATAC_driver : std_logic;
SIGNAL Mux19_a6_DATAD_driver : std_logic;
SIGNAL Mux19_a7_DATAA_driver : std_logic;
SIGNAL Mux19_a7_DATAB_driver : std_logic;
SIGNAL Mux19_a7_DATAC_driver : std_logic;
SIGNAL Mux19_a7_DATAD_driver : std_logic;
SIGNAL Add0_a118_DATAA_driver : std_logic;
SIGNAL Add0_a118_DATAC_driver : std_logic;
SIGNAL Add0_a119_DATAA_driver : std_logic;
SIGNAL Add0_a119_DATAB_driver : std_logic;
SIGNAL Add0_a119_CIN_driver : std_logic;
SIGNAL Mux19_a8_DATAA_driver : std_logic;
SIGNAL Mux19_a8_DATAB_driver : std_logic;
SIGNAL Mux19_a8_DATAC_driver : std_logic;
SIGNAL Mux19_a8_DATAD_driver : std_logic;
SIGNAL Mux18_a7_DATAA_driver : std_logic;
SIGNAL Mux18_a7_DATAB_driver : std_logic;
SIGNAL Mux18_a7_DATAC_driver : std_logic;
SIGNAL Mux18_a7_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a61_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a61_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a61_DATAD_driver : std_logic;
SIGNAL Add0_a123_DATAB_driver : std_logic;
SIGNAL Add0_a123_DATAD_driver : std_logic;
SIGNAL Add0_a124_DATAA_driver : std_logic;
SIGNAL Add0_a124_DATAB_driver : std_logic;
SIGNAL Add0_a124_CIN_driver : std_logic;
SIGNAL Mux18_a8_DATAA_driver : std_logic;
SIGNAL Mux18_a8_DATAB_driver : std_logic;
SIGNAL Mux18_a8_DATAC_driver : std_logic;
SIGNAL Mux18_a8_DATAD_driver : std_logic;
SIGNAL Mux17_a6_DATAA_driver : std_logic;
SIGNAL Mux17_a6_DATAB_driver : std_logic;
SIGNAL Mux17_a6_DATAC_driver : std_logic;
SIGNAL Mux17_a6_DATAD_driver : std_logic;
SIGNAL Mux17_a7_DATAA_driver : std_logic;
SIGNAL Mux17_a7_DATAB_driver : std_logic;
SIGNAL Mux17_a7_DATAC_driver : std_logic;
SIGNAL Mux17_a7_DATAD_driver : std_logic;
SIGNAL Add0_a128_DATAA_driver : std_logic;
SIGNAL Add0_a128_DATAC_driver : std_logic;
SIGNAL Add0_a129_DATAA_driver : std_logic;
SIGNAL Add0_a129_DATAB_driver : std_logic;
SIGNAL Add0_a129_CIN_driver : std_logic;
SIGNAL Mux17_a8_DATAA_driver : std_logic;
SIGNAL Mux17_a8_DATAB_driver : std_logic;
SIGNAL Mux17_a8_DATAC_driver : std_logic;
SIGNAL Mux17_a8_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a18_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a18_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a18_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a18_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a19_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a19_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a19_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a30_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a30_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a30_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a31_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a31_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a31_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a32_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a32_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a32_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a45_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a45_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a45_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a46_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a46_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a46_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a58_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a58_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a58_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a55_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a55_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a55_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a59_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a59_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a59_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a60_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a60_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a60_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a61_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a61_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a61_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a61_DATAD_driver : std_logic;
SIGNAL Mux16_a1_DATAA_driver : std_logic;
SIGNAL Mux16_a1_DATAB_driver : std_logic;
SIGNAL Mux16_a1_DATAC_driver : std_logic;
SIGNAL Mux16_a1_DATAD_driver : std_logic;
SIGNAL Mux16_a2_DATAA_driver : std_logic;
SIGNAL Mux16_a2_DATAB_driver : std_logic;
SIGNAL Mux16_a2_DATAC_driver : std_logic;
SIGNAL Mux16_a2_DATAD_driver : std_logic;
SIGNAL Add0_a238_DATAA_driver : std_logic;
SIGNAL Add0_a238_DATAB_driver : std_logic;
SIGNAL Add0_a238_DATAC_driver : std_logic;
SIGNAL Add0_a238_DATAD_driver : std_logic;
SIGNAL Add0_a131_DATAA_driver : std_logic;
SIGNAL Add0_a131_DATAB_driver : std_logic;
SIGNAL Add0_a131_DATAC_driver : std_logic;
SIGNAL Add0_a131_DATAD_driver : std_logic;
SIGNAL Add0_a132_DATAA_driver : std_logic;
SIGNAL Add0_a132_DATAB_driver : std_logic;
SIGNAL Add0_a132_DATAC_driver : std_logic;
SIGNAL Add0_a132_DATAD_driver : std_logic;
SIGNAL Add0_a134_DATAA_driver : std_logic;
SIGNAL Add0_a134_DATAB_driver : std_logic;
SIGNAL Add0_a134_CIN_driver : std_logic;
SIGNAL Mux16_a6_DATAA_driver : std_logic;
SIGNAL Mux16_a6_DATAB_driver : std_logic;
SIGNAL Mux16_a6_DATAC_driver : std_logic;
SIGNAL Mux16_a9_DATAA_driver : std_logic;
SIGNAL Mux16_a9_DATAB_driver : std_logic;
SIGNAL Mux16_a9_DATAC_driver : std_logic;
SIGNAL Mux16_a9_DATAD_driver : std_logic;
SIGNAL Mux16_a4_DATAA_driver : std_logic;
SIGNAL Mux16_a4_DATAB_driver : std_logic;
SIGNAL Mux16_a4_DATAC_driver : std_logic;
SIGNAL Mux16_a4_DATAD_driver : std_logic;
SIGNAL Mux16_a5_DATAB_driver : std_logic;
SIGNAL Mux16_a5_DATAC_driver : std_logic;
SIGNAL Mux16_a5_DATAD_driver : std_logic;
SIGNAL Mux16_a10_DATAA_driver : std_logic;
SIGNAL Mux16_a10_DATAB_driver : std_logic;
SIGNAL Mux16_a10_DATAC_driver : std_logic;
SIGNAL Mux16_a10_DATAD_driver : std_logic;
SIGNAL Add0_a138_DATAA_driver : std_logic;
SIGNAL Add0_a138_DATAC_driver : std_logic;
SIGNAL Add0_a139_DATAA_driver : std_logic;
SIGNAL Add0_a139_DATAB_driver : std_logic;
SIGNAL Add0_a139_CIN_driver : std_logic;
SIGNAL Mux15_a4_DATAA_driver : std_logic;
SIGNAL Mux15_a4_DATAB_driver : std_logic;
SIGNAL Mux15_a4_DATAC_driver : std_logic;
SIGNAL Mux15_a4_DATAD_driver : std_logic;
SIGNAL Mux15_a5_DATAA_driver : std_logic;
SIGNAL Mux15_a5_DATAC_driver : std_logic;
SIGNAL Mux15_a5_DATAD_driver : std_logic;
SIGNAL Mux15_a6_DATAA_driver : std_logic;
SIGNAL Mux15_a6_DATAB_driver : std_logic;
SIGNAL Mux15_a6_DATAC_driver : std_logic;
SIGNAL Mux15_a6_DATAD_driver : std_logic;
SIGNAL Mux15_a0_DATAC_driver : std_logic;
SIGNAL Mux15_a0_DATAD_driver : std_logic;
SIGNAL Add24_a20_DATAA_driver : std_logic;
SIGNAL Add24_a20_CIN_driver : std_logic;
SIGNAL Add24_a22_DATAA_driver : std_logic;
SIGNAL Add24_a22_CIN_driver : std_logic;
SIGNAL Add25_a24_DATAA_driver : std_logic;
SIGNAL Add25_a24_CIN_driver : std_logic;
SIGNAL Add25_a28_DATAA_driver : std_logic;
SIGNAL Add25_a28_CIN_driver : std_logic;
SIGNAL Add26_a26_DATAA_driver : std_logic;
SIGNAL Add26_a26_CIN_driver : std_logic;
SIGNAL Add26_a30_DATAA_driver : std_logic;
SIGNAL Add26_a30_CIN_driver : std_logic;
SIGNAL Add27_a24_DATAA_driver : std_logic;
SIGNAL Add27_a24_CIN_driver : std_logic;
SIGNAL Add27_a28_DATAA_driver : std_logic;
SIGNAL Add27_a28_CIN_driver : std_logic;
SIGNAL Add27_a30_DATAB_driver : std_logic;
SIGNAL Add27_a30_CIN_driver : std_logic;
SIGNAL Add28_a22_DATAA_driver : std_logic;
SIGNAL Add28_a22_CIN_driver : std_logic;
SIGNAL Add28_a30_DATAB_driver : std_logic;
SIGNAL Add28_a30_CIN_driver : std_logic;
SIGNAL Add28_a32_DATAA_driver : std_logic;
SIGNAL Add28_a32_CIN_driver : std_logic;
SIGNAL Add29_a22_DATAB_driver : std_logic;
SIGNAL Add29_a22_CIN_driver : std_logic;
SIGNAL Add29_a26_DATAA_driver : std_logic;
SIGNAL Add29_a26_CIN_driver : std_logic;
SIGNAL Add29_a30_DATAB_driver : std_logic;
SIGNAL Add29_a30_CIN_driver : std_logic;
SIGNAL Add29_a32_DATAB_driver : std_logic;
SIGNAL Add29_a32_CIN_driver : std_logic;
SIGNAL Add30_a32_DATAB_driver : std_logic;
SIGNAL Add30_a32_CIN_driver : std_logic;
SIGNAL Mux15_a7_DATAA_driver : std_logic;
SIGNAL Mux15_a7_DATAB_driver : std_logic;
SIGNAL Mux15_a7_DATAC_driver : std_logic;
SIGNAL Mux15_a10_DATAA_driver : std_logic;
SIGNAL Mux15_a10_DATAB_driver : std_logic;
SIGNAL Mux15_a10_DATAC_driver : std_logic;
SIGNAL Mux15_a10_DATAD_driver : std_logic;
SIGNAL Mux15_a11_DATAA_driver : std_logic;
SIGNAL Mux15_a11_DATAB_driver : std_logic;
SIGNAL Mux15_a11_DATAC_driver : std_logic;
SIGNAL Mux15_a11_DATAD_driver : std_logic;
SIGNAL Mux9_a3_DATAB_driver : std_logic;
SIGNAL Mux9_a3_DATAC_driver : std_logic;
SIGNAL Mux9_a3_DATAD_driver : std_logic;
SIGNAL Mux14_a7_DATAA_driver : std_logic;
SIGNAL Mux14_a7_DATAB_driver : std_logic;
SIGNAL Mux14_a7_DATAC_driver : std_logic;
SIGNAL Mux14_a7_DATAD_driver : std_logic;
SIGNAL Mux9_a7_DATAA_driver : std_logic;
SIGNAL Mux9_a7_DATAB_driver : std_logic;
SIGNAL Mux9_a7_DATAC_driver : std_logic;
SIGNAL result_a0_DATAB_driver : std_logic;
SIGNAL result_a0_DATAC_driver : std_logic;
SIGNAL Mux9_a9_DATAA_driver : std_logic;
SIGNAL Mux9_a9_DATAB_driver : std_logic;
SIGNAL Mux9_a9_DATAC_driver : std_logic;
SIGNAL Mux9_a9_DATAD_driver : std_logic;
SIGNAL Add30_a34_DATAA_driver : std_logic;
SIGNAL Add30_a34_CIN_driver : std_logic;
SIGNAL Mux9_a8_DATAA_driver : std_logic;
SIGNAL Mux9_a8_DATAB_driver : std_logic;
SIGNAL Mux9_a8_DATAC_driver : std_logic;
SIGNAL Mux9_a8_DATAD_driver : std_logic;
SIGNAL Mux14_a3_DATAA_driver : std_logic;
SIGNAL Mux14_a3_DATAB_driver : std_logic;
SIGNAL Mux14_a3_DATAC_driver : std_logic;
SIGNAL Mux14_a3_DATAD_driver : std_logic;
SIGNAL Add53_a20_DATAA_driver : std_logic;
SIGNAL Add53_a20_CIN_driver : std_logic;
SIGNAL Add54_a20_DATAB_driver : std_logic;
SIGNAL Add54_a20_CIN_driver : std_logic;
SIGNAL Add55_a20_DATAB_driver : std_logic;
SIGNAL Add55_a20_CIN_driver : std_logic;
SIGNAL Add56_a20_DATAB_driver : std_logic;
SIGNAL Add56_a20_CIN_driver : std_logic;
SIGNAL Add57_a22_DATAA_driver : std_logic;
SIGNAL Add57_a22_CIN_driver : std_logic;
SIGNAL Add57_a26_DATAA_driver : std_logic;
SIGNAL Add57_a26_CIN_driver : std_logic;
SIGNAL Add57_a28_DATAA_driver : std_logic;
SIGNAL Add57_a28_CIN_driver : std_logic;
SIGNAL Add58_a24_DATAA_driver : std_logic;
SIGNAL Add58_a24_CIN_driver : std_logic;
SIGNAL Add58_a28_DATAB_driver : std_logic;
SIGNAL Add58_a28_CIN_driver : std_logic;
SIGNAL Add58_a30_DATAA_driver : std_logic;
SIGNAL Add58_a30_CIN_driver : std_logic;
SIGNAL Add59_a22_DATAA_driver : std_logic;
SIGNAL Add59_a22_CIN_driver : std_logic;
SIGNAL Add59_a30_DATAB_driver : std_logic;
SIGNAL Add59_a30_CIN_driver : std_logic;
SIGNAL Add59_a32_DATAA_driver : std_logic;
SIGNAL Add59_a32_CIN_driver : std_logic;
SIGNAL Add60_a22_DATAB_driver : std_logic;
SIGNAL Add60_a22_CIN_driver : std_logic;
SIGNAL Add60_a24_DATAA_driver : std_logic;
SIGNAL Add60_a24_CIN_driver : std_logic;
SIGNAL Add60_a26_DATAA_driver : std_logic;
SIGNAL Add60_a26_CIN_driver : std_logic;
SIGNAL Add60_a32_DATAB_driver : std_logic;
SIGNAL Add60_a32_CIN_driver : std_logic;
SIGNAL Add60_a34_DATAA_driver : std_logic;
SIGNAL Add60_a34_CIN_driver : std_logic;
SIGNAL Add61_a34_DATAB_driver : std_logic;
SIGNAL Add61_a34_CIN_driver : std_logic;
SIGNAL Mux14_a4_DATAA_driver : std_logic;
SIGNAL Mux14_a4_DATAB_driver : std_logic;
SIGNAL Mux14_a4_DATAC_driver : std_logic;
SIGNAL Mux14_a4_DATAD_driver : std_logic;
SIGNAL Add0_a143_DATAB_driver : std_logic;
SIGNAL Add0_a143_DATAD_driver : std_logic;
SIGNAL Add0_a144_DATAA_driver : std_logic;
SIGNAL Add0_a144_DATAB_driver : std_logic;
SIGNAL Add0_a144_CIN_driver : std_logic;
SIGNAL Mux14_a5_DATAA_driver : std_logic;
SIGNAL Mux14_a5_DATAB_driver : std_logic;
SIGNAL Mux14_a5_DATAC_driver : std_logic;
SIGNAL Mux14_a5_DATAD_driver : std_logic;
SIGNAL Mux14_DATAA_driver : std_logic;
SIGNAL Mux14_DATAB_driver : std_logic;
SIGNAL Mux14_DATAC_driver : std_logic;
SIGNAL Mux14_DATAD_driver : std_logic;
SIGNAL Mux13_a9_DATAA_driver : std_logic;
SIGNAL Mux13_a9_DATAB_driver : std_logic;
SIGNAL Mux13_a9_DATAC_driver : std_logic;
SIGNAL Mux13_a9_DATAD_driver : std_logic;
SIGNAL Mux9_a17_DATAB_driver : std_logic;
SIGNAL Mux9_a17_DATAC_driver : std_logic;
SIGNAL Mux9_a17_DATAD_driver : std_logic;
SIGNAL Add0_a148_DATAB_driver : std_logic;
SIGNAL Add0_a148_DATAD_driver : std_logic;
SIGNAL Add0_a149_DATAA_driver : std_logic;
SIGNAL Add0_a149_DATAB_driver : std_logic;
SIGNAL Add0_a149_CIN_driver : std_logic;
SIGNAL Mux13_a6_DATAA_driver : std_logic;
SIGNAL Mux13_a6_DATAB_driver : std_logic;
SIGNAL Mux13_a6_DATAC_driver : std_logic;
SIGNAL Mux13_a6_DATAD_driver : std_logic;
SIGNAL result_a1_DATAA_driver : std_logic;
SIGNAL result_a1_DATAC_driver : std_logic;
SIGNAL Mux13_DATAA_driver : std_logic;
SIGNAL Mux13_DATAB_driver : std_logic;
SIGNAL Mux13_DATAC_driver : std_logic;
SIGNAL Mux13_DATAD_driver : std_logic;
SIGNAL result_a2_DATAA_driver : std_logic;
SIGNAL result_a2_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a41_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a41_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a41_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a41_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a44_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a44_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a44_DATAD_driver : std_logic;
SIGNAL Add30_a38_DATAA_driver : std_logic;
SIGNAL Add30_a38_CIN_driver : std_logic;
SIGNAL Mux12_a4_DATAA_driver : std_logic;
SIGNAL Mux12_a4_DATAB_driver : std_logic;
SIGNAL Mux12_a4_DATAC_driver : std_logic;
SIGNAL Mux12_a4_DATAD_driver : std_logic;
SIGNAL Mux12_a5_DATAA_driver : std_logic;
SIGNAL Mux12_a5_DATAB_driver : std_logic;
SIGNAL Mux12_a5_DATAC_driver : std_logic;
SIGNAL Mux12_a5_DATAD_driver : std_logic;
SIGNAL Add0_a153_DATAB_driver : std_logic;
SIGNAL Add0_a153_DATAC_driver : std_logic;
SIGNAL Add0_a154_DATAA_driver : std_logic;
SIGNAL Add0_a154_DATAB_driver : std_logic;
SIGNAL Add0_a154_CIN_driver : std_logic;
SIGNAL Mux12_a6_DATAA_driver : std_logic;
SIGNAL Mux12_a6_DATAB_driver : std_logic;
SIGNAL Mux12_a6_DATAC_driver : std_logic;
SIGNAL Mux12_a6_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a73_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a73_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a73_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a70_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a70_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a70_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a74_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a74_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a74_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a75_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a75_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a75_DATAD_driver : std_logic;
SIGNAL Mux9_a6_DATAA_driver : std_logic;
SIGNAL Mux9_a6_DATAB_driver : std_logic;
SIGNAL Mux9_a6_DATAC_driver : std_logic;
SIGNAL Mux9_a6_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a55_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a55_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a55_DATAC_driver : std_logic;
SIGNAL Mux9_a5_DATAB_driver : std_logic;
SIGNAL Mux9_a5_DATAC_driver : std_logic;
SIGNAL Mux9_a5_DATAD_driver : std_logic;
SIGNAL Mux12_a2_DATAA_driver : std_logic;
SIGNAL Mux12_a2_DATAB_driver : std_logic;
SIGNAL Mux12_a2_DATAC_driver : std_logic;
SIGNAL Mux12_a2_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a47_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a47_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a47_DATAD_driver : std_logic;
SIGNAL Mux12_a3_DATAA_driver : std_logic;
SIGNAL Mux12_a3_DATAB_driver : std_logic;
SIGNAL Mux12_a3_DATAC_driver : std_logic;
SIGNAL Mux12_a3_DATAD_driver : std_logic;
SIGNAL Mux12_a8_DATAA_driver : std_logic;
SIGNAL Mux12_a8_DATAB_driver : std_logic;
SIGNAL Mux12_a8_DATAC_driver : std_logic;
SIGNAL Mux12_a8_DATAD_driver : std_logic;
SIGNAL Mux12_a9_DATAA_driver : std_logic;
SIGNAL Mux12_a9_DATAB_driver : std_logic;
SIGNAL Mux12_a9_DATAC_driver : std_logic;
SIGNAL Mux12_a9_DATAD_driver : std_logic;
SIGNAL Mux12_DATAA_driver : std_logic;
SIGNAL Mux12_DATAB_driver : std_logic;
SIGNAL Mux12_DATAC_driver : std_logic;
SIGNAL Mux12_DATAD_driver : std_logic;
SIGNAL Add0_a158_DATAC_driver : std_logic;
SIGNAL Add0_a158_DATAD_driver : std_logic;
SIGNAL Add0_a159_DATAA_driver : std_logic;
SIGNAL Add0_a159_DATAB_driver : std_logic;
SIGNAL Add0_a159_CIN_driver : std_logic;
SIGNAL Add30_a40_DATAA_driver : std_logic;
SIGNAL Add30_a40_CIN_driver : std_logic;
SIGNAL Mux11_a3_DATAA_driver : std_logic;
SIGNAL Mux11_a3_DATAB_driver : std_logic;
SIGNAL Mux11_a3_DATAC_driver : std_logic;
SIGNAL Mux11_a3_DATAD_driver : std_logic;
SIGNAL Add60_a36_DATAA_driver : std_logic;
SIGNAL Add60_a36_CIN_driver : std_logic;
SIGNAL Add60_a38_DATAA_driver : std_logic;
SIGNAL Add60_a38_CIN_driver : std_logic;
SIGNAL Add60_a40_DATAA_driver : std_logic;
SIGNAL Add60_a40_CIN_driver : std_logic;
SIGNAL Add61_a40_DATAB_driver : std_logic;
SIGNAL Add61_a40_CIN_driver : std_logic;
SIGNAL Mux11_a4_DATAA_driver : std_logic;
SIGNAL Mux11_a4_DATAB_driver : std_logic;
SIGNAL Mux11_a4_DATAC_driver : std_logic;
SIGNAL Mux11_a4_DATAD_driver : std_logic;
SIGNAL Mux11_a5_DATAA_driver : std_logic;
SIGNAL Mux11_a5_DATAB_driver : std_logic;
SIGNAL Mux11_a5_DATAC_driver : std_logic;
SIGNAL Mux11_a5_DATAD_driver : std_logic;
SIGNAL result_a3_DATAA_driver : std_logic;
SIGNAL result_a3_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a76_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a76_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a76_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a77_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a77_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a77_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a62_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a62_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a62_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a63_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a63_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a63_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a78_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a78_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a78_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a58_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a58_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a58_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a58_DATAD_driver : std_logic;
SIGNAL Mux11_a1_DATAA_driver : std_logic;
SIGNAL Mux11_a1_DATAB_driver : std_logic;
SIGNAL Mux11_a1_DATAC_driver : std_logic;
SIGNAL Mux11_a1_DATAD_driver : std_logic;
SIGNAL Mux9_a4_DATAA_driver : std_logic;
SIGNAL Mux9_a4_DATAC_driver : std_logic;
SIGNAL Mux9_a4_DATAD_driver : std_logic;
SIGNAL Mux11_a2_DATAA_driver : std_logic;
SIGNAL Mux11_a2_DATAB_driver : std_logic;
SIGNAL Mux11_a2_DATAC_driver : std_logic;
SIGNAL Mux11_a2_DATAD_driver : std_logic;
SIGNAL Mux11_a6_DATAA_driver : std_logic;
SIGNAL Mux11_a6_DATAB_driver : std_logic;
SIGNAL Mux11_a6_DATAC_driver : std_logic;
SIGNAL Mux11_a6_DATAD_driver : std_logic;
SIGNAL Mux11_a7_DATAA_driver : std_logic;
SIGNAL Mux11_a7_DATAB_driver : std_logic;
SIGNAL Mux11_a7_DATAC_driver : std_logic;
SIGNAL Mux11_a7_DATAD_driver : std_logic;
SIGNAL Mux11_DATAA_driver : std_logic;
SIGNAL Mux11_DATAB_driver : std_logic;
SIGNAL Mux11_DATAC_driver : std_logic;
SIGNAL Mux11_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a80_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a80_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a80_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a81_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a81_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a81_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a21_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a21_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a21_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a25_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a25_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a25_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a26_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a26_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a26_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a26_DATAD_driver : std_logic;
SIGNAL Mux10_a0_DATAA_driver : std_logic;
SIGNAL Mux10_a0_DATAC_driver : std_logic;
SIGNAL Mux10_a0_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a42_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a42_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a42_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a42_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a62_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a62_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a62_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a62_DATAD_driver : std_logic;
SIGNAL Mux10_a1_DATAA_driver : std_logic;
SIGNAL Mux10_a1_DATAB_driver : std_logic;
SIGNAL Mux10_a1_DATAC_driver : std_logic;
SIGNAL Mux10_a1_DATAD_driver : std_logic;
SIGNAL Mux10_a2_DATAA_driver : std_logic;
SIGNAL Mux10_a2_DATAB_driver : std_logic;
SIGNAL Mux10_a2_DATAC_driver : std_logic;
SIGNAL Mux10_a2_DATAD_driver : std_logic;
SIGNAL Mux10_a6_DATAA_driver : std_logic;
SIGNAL Mux10_a6_DATAB_driver : std_logic;
SIGNAL Mux10_a6_DATAC_driver : std_logic;
SIGNAL Mux10_a6_DATAD_driver : std_logic;
SIGNAL Mux10_a7_DATAA_driver : std_logic;
SIGNAL Mux10_a7_DATAB_driver : std_logic;
SIGNAL Mux10_a7_DATAC_driver : std_logic;
SIGNAL Mux10_a7_DATAD_driver : std_logic;
SIGNAL result_a4_DATAC_driver : std_logic;
SIGNAL result_a4_DATAD_driver : std_logic;
SIGNAL Add0_a161_DATAA_driver : std_logic;
SIGNAL Add0_a161_DATAB_driver : std_logic;
SIGNAL Add0_a161_DATAC_driver : std_logic;
SIGNAL Add0_a161_DATAD_driver : std_logic;
SIGNAL Add38_a8_CIN_driver : std_logic;
SIGNAL Add40_a10_DATAA_driver : std_logic;
SIGNAL Add40_a10_CIN_driver : std_logic;
SIGNAL Add40_a12_CIN_driver : std_logic;
SIGNAL Add41_a8_DATAA_driver : std_logic;
SIGNAL Add41_a8_CIN_driver : std_logic;
SIGNAL Add41_a10_DATAB_driver : std_logic;
SIGNAL Add41_a10_CIN_driver : std_logic;
SIGNAL Add42_a10_DATAB_driver : std_logic;
SIGNAL Add42_a10_CIN_driver : std_logic;
SIGNAL Add42_a12_DATAB_driver : std_logic;
SIGNAL Add42_a12_CIN_driver : std_logic;
SIGNAL Add42_a14_DATAA_driver : std_logic;
SIGNAL Add42_a14_CIN_driver : std_logic;
SIGNAL Add42_a16_CIN_driver : std_logic;
SIGNAL Add43_a16_DATAB_driver : std_logic;
SIGNAL Add43_a16_CIN_driver : std_logic;
SIGNAL Add43_a18_CIN_driver : std_logic;
SIGNAL Add44_a16_DATAB_driver : std_logic;
SIGNAL Add44_a16_CIN_driver : std_logic;
SIGNAL Add44_a18_DATAB_driver : std_logic;
SIGNAL Add44_a18_CIN_driver : std_logic;
SIGNAL Add44_a20_CIN_driver : std_logic;
SIGNAL Add45_a20_DATAB_driver : std_logic;
SIGNAL Add45_a20_CIN_driver : std_logic;
SIGNAL Add45_a22_CIN_driver : std_logic;
SIGNAL Add46_a16_DATAA_driver : std_logic;
SIGNAL Add46_a16_CIN_driver : std_logic;
SIGNAL Add46_a20_DATAB_driver : std_logic;
SIGNAL Add46_a20_CIN_driver : std_logic;
SIGNAL Add46_a24_CIN_driver : std_logic;
SIGNAL Add47_a16_DATAB_driver : std_logic;
SIGNAL Add47_a16_CIN_driver : std_logic;
SIGNAL Add47_a20_DATAB_driver : std_logic;
SIGNAL Add47_a20_CIN_driver : std_logic;
SIGNAL Add47_a22_DATAA_driver : std_logic;
SIGNAL Add47_a22_CIN_driver : std_logic;
SIGNAL Add47_a24_DATAB_driver : std_logic;
SIGNAL Add47_a24_CIN_driver : std_logic;
SIGNAL Add47_a26_CIN_driver : std_logic;
SIGNAL Add48_a16_DATAB_driver : std_logic;
SIGNAL Add48_a16_CIN_driver : std_logic;
SIGNAL Add48_a18_DATAA_driver : std_logic;
SIGNAL Add48_a18_CIN_driver : std_logic;
SIGNAL Add48_a24_DATAB_driver : std_logic;
SIGNAL Add48_a24_CIN_driver : std_logic;
SIGNAL Add48_a26_DATAB_driver : std_logic;
SIGNAL Add48_a26_CIN_driver : std_logic;
SIGNAL Add48_a28_CIN_driver : std_logic;
SIGNAL Add49_a16_DATAB_driver : std_logic;
SIGNAL Add49_a16_CIN_driver : std_logic;
SIGNAL Add49_a20_DATAA_driver : std_logic;
SIGNAL Add49_a20_CIN_driver : std_logic;
SIGNAL Add49_a24_DATAB_driver : std_logic;
SIGNAL Add49_a24_CIN_driver : std_logic;
SIGNAL Add49_a26_DATAB_driver : std_logic;
SIGNAL Add49_a26_CIN_driver : std_logic;
SIGNAL Add49_a28_DATAB_driver : std_logic;
SIGNAL Add49_a28_CIN_driver : std_logic;
SIGNAL Add49_a30_CIN_driver : std_logic;
SIGNAL Add50_a24_DATAB_driver : std_logic;
SIGNAL Add50_a24_CIN_driver : std_logic;
SIGNAL Add50_a26_DATAB_driver : std_logic;
SIGNAL Add50_a26_CIN_driver : std_logic;
SIGNAL Add50_a28_DATAB_driver : std_logic;
SIGNAL Add50_a28_CIN_driver : std_logic;
SIGNAL Add51_a16_DATAA_driver : std_logic;
SIGNAL Add51_a16_CIN_driver : std_logic;
SIGNAL Add51_a18_DATAA_driver : std_logic;
SIGNAL Add51_a18_CIN_driver : std_logic;
SIGNAL Add51_a26_DATAB_driver : std_logic;
SIGNAL Add51_a26_CIN_driver : std_logic;
SIGNAL Add51_a28_DATAB_driver : std_logic;
SIGNAL Add51_a28_CIN_driver : std_logic;
SIGNAL Add51_a30_DATAB_driver : std_logic;
SIGNAL Add51_a30_CIN_driver : std_logic;
SIGNAL Add52_a26_DATAB_driver : std_logic;
SIGNAL Add52_a26_CIN_driver : std_logic;
SIGNAL Add52_a30_DATAB_driver : std_logic;
SIGNAL Add52_a30_CIN_driver : std_logic;
SIGNAL Add52_a32_DATAB_driver : std_logic;
SIGNAL Add52_a32_CIN_driver : std_logic;
SIGNAL Add53_a28_DATAA_driver : std_logic;
SIGNAL Add53_a28_CIN_driver : std_logic;
SIGNAL Add53_a30_DATAB_driver : std_logic;
SIGNAL Add53_a30_CIN_driver : std_logic;
SIGNAL Add53_a32_DATAB_driver : std_logic;
SIGNAL Add53_a32_CIN_driver : std_logic;
SIGNAL Add54_a22_DATAA_driver : std_logic;
SIGNAL Add54_a22_CIN_driver : std_logic;
SIGNAL Add54_a24_DATAA_driver : std_logic;
SIGNAL Add54_a24_CIN_driver : std_logic;
SIGNAL Add54_a28_DATAB_driver : std_logic;
SIGNAL Add54_a28_CIN_driver : std_logic;
SIGNAL Add54_a30_DATAB_driver : std_logic;
SIGNAL Add54_a30_CIN_driver : std_logic;
SIGNAL Add54_a32_DATAB_driver : std_logic;
SIGNAL Add54_a32_CIN_driver : std_logic;
SIGNAL Add54_a34_DATAB_driver : std_logic;
SIGNAL Add54_a34_CIN_driver : std_logic;
SIGNAL Add55_a22_DATAB_driver : std_logic;
SIGNAL Add55_a22_CIN_driver : std_logic;
SIGNAL Add55_a30_DATAB_driver : std_logic;
SIGNAL Add55_a30_CIN_driver : std_logic;
SIGNAL Add55_a32_DATAB_driver : std_logic;
SIGNAL Add55_a32_CIN_driver : std_logic;
SIGNAL Add55_a34_DATAB_driver : std_logic;
SIGNAL Add55_a34_CIN_driver : std_logic;
SIGNAL Add55_a36_DATAB_driver : std_logic;
SIGNAL Add55_a36_CIN_driver : std_logic;
SIGNAL Add56_a30_DATAB_driver : std_logic;
SIGNAL Add56_a30_CIN_driver : std_logic;
SIGNAL Add56_a32_DATAB_driver : std_logic;
SIGNAL Add56_a32_CIN_driver : std_logic;
SIGNAL Add56_a34_DATAB_driver : std_logic;
SIGNAL Add56_a34_CIN_driver : std_logic;
SIGNAL Add56_a36_DATAB_driver : std_logic;
SIGNAL Add56_a36_CIN_driver : std_logic;
SIGNAL Add57_a36_DATAB_driver : std_logic;
SIGNAL Add57_a36_CIN_driver : std_logic;
SIGNAL Add58_a40_DATAA_driver : std_logic;
SIGNAL Add58_a40_CIN_driver : std_logic;
SIGNAL Add58_a42_DATAA_driver : std_logic;
SIGNAL Add58_a42_CIN_driver : std_logic;
SIGNAL Add59_a42_DATAB_driver : std_logic;
SIGNAL Add59_a42_CIN_driver : std_logic;
SIGNAL Add60_a42_DATAB_driver : std_logic;
SIGNAL Add60_a42_CIN_driver : std_logic;
SIGNAL Add61_a42_DATAB_driver : std_logic;
SIGNAL Add61_a42_CIN_driver : std_logic;
SIGNAL Add0_a244_DATAA_driver : std_logic;
SIGNAL Add0_a244_DATAB_driver : std_logic;
SIGNAL Add0_a244_DATAC_driver : std_logic;
SIGNAL Add0_a244_DATAD_driver : std_logic;
SIGNAL Add0_a162_DATAA_driver : std_logic;
SIGNAL Add0_a162_DATAB_driver : std_logic;
SIGNAL Add0_a162_DATAC_driver : std_logic;
SIGNAL Add0_a162_DATAD_driver : std_logic;
SIGNAL Add0_a164_DATAA_driver : std_logic;
SIGNAL Add0_a164_DATAB_driver : std_logic;
SIGNAL Add0_a164_CIN_driver : std_logic;
SIGNAL Mux10_a5_DATAA_driver : std_logic;
SIGNAL Mux10_a5_DATAB_driver : std_logic;
SIGNAL Mux10_a5_DATAC_driver : std_logic;
SIGNAL Mux10_a5_DATAD_driver : std_logic;
SIGNAL Mux10_DATAA_driver : std_logic;
SIGNAL Mux10_DATAB_driver : std_logic;
SIGNAL Mux10_DATAC_driver : std_logic;
SIGNAL Mux10_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a57_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a57_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a57_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a29_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a29_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a29_DATAC_driver : std_logic;
SIGNAL Mux9_a10_DATAB_driver : std_logic;
SIGNAL Mux9_a10_DATAC_driver : std_logic;
SIGNAL Mux9_a10_DATAD_driver : std_logic;
SIGNAL Mux9_a11_DATAA_driver : std_logic;
SIGNAL Mux9_a11_DATAB_driver : std_logic;
SIGNAL Mux9_a11_DATAC_driver : std_logic;
SIGNAL Mux9_a11_DATAD_driver : std_logic;
SIGNAL Mux9_a12_DATAA_driver : std_logic;
SIGNAL Mux9_a12_DATAB_driver : std_logic;
SIGNAL Mux9_a12_DATAC_driver : std_logic;
SIGNAL Mux9_a12_DATAD_driver : std_logic;
SIGNAL Mux9_a18_DATAA_driver : std_logic;
SIGNAL Mux9_a18_DATAB_driver : std_logic;
SIGNAL Mux9_a18_DATAC_driver : std_logic;
SIGNAL Mux9_a18_DATAD_driver : std_logic;
SIGNAL Mux9_a19_DATAA_driver : std_logic;
SIGNAL Mux9_a19_DATAB_driver : std_logic;
SIGNAL Mux9_a19_DATAC_driver : std_logic;
SIGNAL Mux9_a19_DATAD_driver : std_logic;
SIGNAL result_a5_DATAB_driver : std_logic;
SIGNAL result_a5_DATAD_driver : std_logic;
SIGNAL Add59_a44_DATAA_driver : std_logic;
SIGNAL Add59_a44_CIN_driver : std_logic;
SIGNAL Add60_a44_DATAB_driver : std_logic;
SIGNAL Add60_a44_CIN_driver : std_logic;
SIGNAL Add61_a44_DATAB_driver : std_logic;
SIGNAL Add61_a44_CIN_driver : std_logic;
SIGNAL ShiftLeft0_a10_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a10_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a10_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a52_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a52_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a52_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a52_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a54_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a54_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a54_DATAC_driver : std_logic;
SIGNAL n_a9_DATAA_driver : std_logic;
SIGNAL n_a9_DATAB_driver : std_logic;
SIGNAL n_a9_DATAC_driver : std_logic;
SIGNAL n_a9_DATAD_driver : std_logic;
SIGNAL n_a10_DATAA_driver : std_logic;
SIGNAL n_a10_DATAB_driver : std_logic;
SIGNAL n_a10_DATAC_driver : std_logic;
SIGNAL n_a4_DATAA_driver : std_logic;
SIGNAL n_a4_DATAB_driver : std_logic;
SIGNAL n_a4_DATAC_driver : std_logic;
SIGNAL n_a4_DATAD_driver : std_logic;
SIGNAL n_a11_DATAB_driver : std_logic;
SIGNAL n_a11_DATAC_driver : std_logic;
SIGNAL n_a11_DATAD_driver : std_logic;
SIGNAL n_a0_DATAA_driver : std_logic;
SIGNAL n_a0_DATAB_driver : std_logic;
SIGNAL n_a0_DATAC_driver : std_logic;
SIGNAL n_a0_DATAD_driver : std_logic;
SIGNAL n_a5_DATAA_driver : std_logic;
SIGNAL n_a5_DATAB_driver : std_logic;
SIGNAL n_a5_DATAC_driver : std_logic;
SIGNAL n_a5_DATAD_driver : std_logic;
SIGNAL Add6_a2_DATAB_driver : std_logic;
SIGNAL Add6_a2_CIN_driver : std_logic;
SIGNAL Add7_a0_DATAA_driver : std_logic;
SIGNAL Add7_a0_DATAB_driver : std_logic;
SIGNAL Add7_a4_DATAB_driver : std_logic;
SIGNAL Add7_a4_CIN_driver : std_logic;
SIGNAL Add7_a6_DATAA_driver : std_logic;
SIGNAL Add7_a6_CIN_driver : std_logic;
SIGNAL Add7_a8_CIN_driver : std_logic;
SIGNAL Add8_a6_DATAB_driver : std_logic;
SIGNAL Add8_a6_CIN_driver : std_logic;
SIGNAL Add9_a0_DATAA_driver : std_logic;
SIGNAL Add9_a0_DATAB_driver : std_logic;
SIGNAL Add9_a4_DATAA_driver : std_logic;
SIGNAL Add9_a4_CIN_driver : std_logic;
SIGNAL Add9_a8_DATAB_driver : std_logic;
SIGNAL Add9_a8_CIN_driver : std_logic;
SIGNAL Add9_a10_DATAA_driver : std_logic;
SIGNAL Add9_a10_CIN_driver : std_logic;
SIGNAL Add9_a12_CIN_driver : std_logic;
SIGNAL Add10_a8_DATAB_driver : std_logic;
SIGNAL Add10_a8_CIN_driver : std_logic;
SIGNAL Add10_a10_DATAB_driver : std_logic;
SIGNAL Add10_a10_CIN_driver : std_logic;
SIGNAL Add10_a14_CIN_driver : std_logic;
SIGNAL Add11_a8_DATAB_driver : std_logic;
SIGNAL Add11_a8_CIN_driver : std_logic;
SIGNAL Add11_a12_DATAA_driver : std_logic;
SIGNAL Add11_a12_CIN_driver : std_logic;
SIGNAL Add11_a14_DATAB_driver : std_logic;
SIGNAL Add11_a14_CIN_driver : std_logic;
SIGNAL Add11_a16_CIN_driver : std_logic;
SIGNAL Add12_a16_DATAB_driver : std_logic;
SIGNAL Add12_a16_CIN_driver : std_logic;
SIGNAL Add12_a18_CIN_driver : std_logic;
SIGNAL Add13_a12_DATAA_driver : std_logic;
SIGNAL Add13_a12_CIN_driver : std_logic;
SIGNAL Add13_a14_DATAA_driver : std_logic;
SIGNAL Add13_a14_CIN_driver : std_logic;
SIGNAL Add13_a18_DATAB_driver : std_logic;
SIGNAL Add13_a18_CIN_driver : std_logic;
SIGNAL Add13_a20_CIN_driver : std_logic;
SIGNAL Add14_a16_DATAA_driver : std_logic;
SIGNAL Add14_a16_CIN_driver : std_logic;
SIGNAL Add14_a22_CIN_driver : std_logic;
SIGNAL Add15_a16_DATAB_driver : std_logic;
SIGNAL Add15_a16_CIN_driver : std_logic;
SIGNAL Add15_a18_DATAA_driver : std_logic;
SIGNAL Add15_a18_CIN_driver : std_logic;
SIGNAL Add15_a20_DATAA_driver : std_logic;
SIGNAL Add15_a20_CIN_driver : std_logic;
SIGNAL Add15_a24_CIN_driver : std_logic;
SIGNAL Add16_a18_DATAB_driver : std_logic;
SIGNAL Add16_a18_CIN_driver : std_logic;
SIGNAL Add16_a20_DATAB_driver : std_logic;
SIGNAL Add16_a20_CIN_driver : std_logic;
SIGNAL Add16_a22_DATAA_driver : std_logic;
SIGNAL Add16_a22_CIN_driver : std_logic;
SIGNAL Add17_a18_DATAB_driver : std_logic;
SIGNAL Add17_a18_CIN_driver : std_logic;
SIGNAL Add17_a22_DATAB_driver : std_logic;
SIGNAL Add17_a22_CIN_driver : std_logic;
SIGNAL Add17_a24_DATAB_driver : std_logic;
SIGNAL Add17_a24_CIN_driver : std_logic;
SIGNAL Add17_a26_DATAA_driver : std_logic;
SIGNAL Add17_a26_CIN_driver : std_logic;
SIGNAL Add17_a28_CIN_driver : std_logic;
SIGNAL Add18_a18_DATAB_driver : std_logic;
SIGNAL Add18_a18_CIN_driver : std_logic;
SIGNAL Add18_a20_DATAA_driver : std_logic;
SIGNAL Add18_a20_CIN_driver : std_logic;
SIGNAL Add18_a24_DATAB_driver : std_logic;
SIGNAL Add18_a24_CIN_driver : std_logic;
SIGNAL Add18_a30_CIN_driver : std_logic;
SIGNAL Add19_a18_DATAB_driver : std_logic;
SIGNAL Add19_a18_CIN_driver : std_logic;
SIGNAL Add19_a26_DATAA_driver : std_logic;
SIGNAL Add19_a26_CIN_driver : std_logic;
SIGNAL Add19_a28_DATAA_driver : std_logic;
SIGNAL Add19_a28_CIN_driver : std_logic;
SIGNAL Add19_a30_DATAB_driver : std_logic;
SIGNAL Add19_a30_CIN_driver : std_logic;
SIGNAL Add19_a32_CIN_driver : std_logic;
SIGNAL Add20_a18_DATAB_driver : std_logic;
SIGNAL Add20_a18_CIN_driver : std_logic;
SIGNAL Add20_a26_DATAB_driver : std_logic;
SIGNAL Add20_a26_CIN_driver : std_logic;
SIGNAL Add20_a28_DATAB_driver : std_logic;
SIGNAL Add20_a28_CIN_driver : std_logic;
SIGNAL Add20_a30_DATAB_driver : std_logic;
SIGNAL Add20_a30_CIN_driver : std_logic;
SIGNAL Add21_a20_DATAA_driver : std_logic;
SIGNAL Add21_a20_CIN_driver : std_logic;
SIGNAL Add21_a22_DATAA_driver : std_logic;
SIGNAL Add21_a22_CIN_driver : std_logic;
SIGNAL Add21_a24_DATAA_driver : std_logic;
SIGNAL Add21_a24_CIN_driver : std_logic;
SIGNAL Add21_a28_DATAB_driver : std_logic;
SIGNAL Add21_a28_CIN_driver : std_logic;
SIGNAL Add21_a30_DATAB_driver : std_logic;
SIGNAL Add21_a30_CIN_driver : std_logic;
SIGNAL Add21_a34_DATAA_driver : std_logic;
SIGNAL Add21_a34_CIN_driver : std_logic;
SIGNAL Add22_a20_DATAB_driver : std_logic;
SIGNAL Add22_a20_CIN_driver : std_logic;
SIGNAL Add22_a28_DATAB_driver : std_logic;
SIGNAL Add22_a28_CIN_driver : std_logic;
SIGNAL Add22_a30_DATAB_driver : std_logic;
SIGNAL Add22_a30_CIN_driver : std_logic;
SIGNAL Add22_a32_DATAA_driver : std_logic;
SIGNAL Add22_a32_CIN_driver : std_logic;
SIGNAL Add22_a34_DATAB_driver : std_logic;
SIGNAL Add22_a34_CIN_driver : std_logic;
SIGNAL Add23_a28_DATAB_driver : std_logic;
SIGNAL Add23_a28_CIN_driver : std_logic;
SIGNAL Add23_a30_DATAB_driver : std_logic;
SIGNAL Add23_a30_CIN_driver : std_logic;
SIGNAL Add23_a32_DATAB_driver : std_logic;
SIGNAL Add23_a32_CIN_driver : std_logic;
SIGNAL Add23_a34_DATAB_driver : std_logic;
SIGNAL Add23_a34_CIN_driver : std_logic;
SIGNAL Add24_a30_DATAB_driver : std_logic;
SIGNAL Add24_a30_CIN_driver : std_logic;
SIGNAL Add24_a32_DATAB_driver : std_logic;
SIGNAL Add24_a32_CIN_driver : std_logic;
SIGNAL Add24_a34_DATAB_driver : std_logic;
SIGNAL Add24_a34_CIN_driver : std_logic;
SIGNAL Add24_a36_DATAA_driver : std_logic;
SIGNAL Add24_a36_CIN_driver : std_logic;
SIGNAL Add25_a32_DATAB_driver : std_logic;
SIGNAL Add25_a32_CIN_driver : std_logic;
SIGNAL Add25_a34_DATAB_driver : std_logic;
SIGNAL Add25_a34_CIN_driver : std_logic;
SIGNAL Add25_a36_DATAB_driver : std_logic;
SIGNAL Add25_a36_CIN_driver : std_logic;
SIGNAL Add25_a38_DATAA_driver : std_logic;
SIGNAL Add25_a38_CIN_driver : std_logic;
SIGNAL Add26_a34_DATAB_driver : std_logic;
SIGNAL Add26_a34_CIN_driver : std_logic;
SIGNAL Add26_a36_DATAB_driver : std_logic;
SIGNAL Add26_a36_CIN_driver : std_logic;
SIGNAL Add26_a38_DATAB_driver : std_logic;
SIGNAL Add26_a38_CIN_driver : std_logic;
SIGNAL Add26_a40_DATAA_driver : std_logic;
SIGNAL Add26_a40_CIN_driver : std_logic;
SIGNAL Add27_a40_DATAB_driver : std_logic;
SIGNAL Add27_a40_CIN_driver : std_logic;
SIGNAL Add27_a42_DATAA_driver : std_logic;
SIGNAL Add27_a42_CIN_driver : std_logic;
SIGNAL Add28_a42_DATAB_driver : std_logic;
SIGNAL Add28_a42_CIN_driver : std_logic;
SIGNAL Add28_a44_DATAA_driver : std_logic;
SIGNAL Add28_a44_CIN_driver : std_logic;
SIGNAL Add29_a42_DATAB_driver : std_logic;
SIGNAL Add29_a42_CIN_driver : std_logic;
SIGNAL Add29_a44_DATAB_driver : std_logic;
SIGNAL Add29_a44_CIN_driver : std_logic;
SIGNAL Add30_a44_DATAB_driver : std_logic;
SIGNAL Add30_a44_CIN_driver : std_logic;
SIGNAL Mux9_a13_DATAA_driver : std_logic;
SIGNAL Mux9_a13_DATAB_driver : std_logic;
SIGNAL Mux9_a13_DATAC_driver : std_logic;
SIGNAL Mux9_a13_DATAD_driver : std_logic;
SIGNAL Mux9_a14_DATAA_driver : std_logic;
SIGNAL Mux9_a14_DATAB_driver : std_logic;
SIGNAL Mux9_a14_DATAC_driver : std_logic;
SIGNAL Mux9_a14_DATAD_driver : std_logic;
SIGNAL Mux9_a15_DATAA_driver : std_logic;
SIGNAL Mux9_a15_DATAB_driver : std_logic;
SIGNAL Mux9_a15_DATAC_driver : std_logic;
SIGNAL Mux9_a15_DATAD_driver : std_logic;
SIGNAL Mux9_DATAA_driver : std_logic;
SIGNAL Mux9_DATAB_driver : std_logic;
SIGNAL Mux9_DATAC_driver : std_logic;
SIGNAL Mux9_DATAD_driver : std_logic;
SIGNAL result_a6_DATAB_driver : std_logic;
SIGNAL result_a6_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a87_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a87_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a87_DATAC_driver : std_logic;
SIGNAL Mux8_a2_DATAA_driver : std_logic;
SIGNAL Mux8_a2_DATAB_driver : std_logic;
SIGNAL Mux8_a2_DATAC_driver : std_logic;
SIGNAL Mux8_a2_DATAD_driver : std_logic;
SIGNAL Mux8_a6_DATAA_driver : std_logic;
SIGNAL Mux8_a6_DATAB_driver : std_logic;
SIGNAL Mux8_a6_DATAC_driver : std_logic;
SIGNAL Mux8_a6_DATAD_driver : std_logic;
SIGNAL Mux8_a7_DATAA_driver : std_logic;
SIGNAL Mux8_a7_DATAB_driver : std_logic;
SIGNAL Mux8_a7_DATAC_driver : std_logic;
SIGNAL Mux8_a7_DATAD_driver : std_logic;
SIGNAL Add60_a46_DATAA_driver : std_logic;
SIGNAL Add60_a46_CIN_driver : std_logic;
SIGNAL Add61_a46_DATAB_driver : std_logic;
SIGNAL Add61_a46_CIN_driver : std_logic;
SIGNAL ShiftRight1_a24_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a24_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a24_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a42_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a42_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a42_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a67_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a67_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a67_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a55_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a55_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a55_DATAD_driver : std_logic;
SIGNAL Mux8_a3_DATAA_driver : std_logic;
SIGNAL Mux8_a3_DATAB_driver : std_logic;
SIGNAL Mux8_a3_DATAC_driver : std_logic;
SIGNAL Mux8_a3_DATAD_driver : std_logic;
SIGNAL Mux8_a4_DATAA_driver : std_logic;
SIGNAL Mux8_a4_DATAB_driver : std_logic;
SIGNAL Mux8_a4_DATAC_driver : std_logic;
SIGNAL Mux8_a4_DATAD_driver : std_logic;
SIGNAL Mux8_a5_DATAA_driver : std_logic;
SIGNAL Mux8_a5_DATAB_driver : std_logic;
SIGNAL Mux8_a5_DATAC_driver : std_logic;
SIGNAL Mux8_a5_DATAD_driver : std_logic;
SIGNAL Mux8_DATAA_driver : std_logic;
SIGNAL Mux8_DATAB_driver : std_logic;
SIGNAL Mux8_DATAC_driver : std_logic;
SIGNAL Mux8_DATAD_driver : std_logic;
SIGNAL Add61_a48_DATAA_driver : std_logic;
SIGNAL Add61_a48_CIN_driver : std_logic;
SIGNAL Add0_a247_DATAA_driver : std_logic;
SIGNAL Add0_a247_DATAB_driver : std_logic;
SIGNAL Add0_a247_DATAC_driver : std_logic;
SIGNAL Add0_a247_DATAD_driver : std_logic;
SIGNAL Add21_a36_CIN_driver : std_logic;
SIGNAL Add22_a38_CIN_driver : std_logic;
SIGNAL Add23_a38_DATAB_driver : std_logic;
SIGNAL Add23_a38_CIN_driver : std_logic;
SIGNAL Add23_a40_CIN_driver : std_logic;
SIGNAL Add24_a40_DATAB_driver : std_logic;
SIGNAL Add24_a40_CIN_driver : std_logic;
SIGNAL Add24_a42_CIN_driver : std_logic;
SIGNAL Add25_a42_DATAB_driver : std_logic;
SIGNAL Add25_a42_CIN_driver : std_logic;
SIGNAL Add25_a44_CIN_driver : std_logic;
SIGNAL Add26_a46_CIN_driver : std_logic;
SIGNAL Add27_a46_DATAB_driver : std_logic;
SIGNAL Add27_a46_CIN_driver : std_logic;
SIGNAL Add27_a48_CIN_driver : std_logic;
SIGNAL Add28_a48_DATAB_driver : std_logic;
SIGNAL Add28_a48_CIN_driver : std_logic;
SIGNAL Add29_a48_DATAB_driver : std_logic;
SIGNAL Add29_a48_CIN_driver : std_logic;
SIGNAL Add30_a48_DATAB_driver : std_logic;
SIGNAL Add30_a48_CIN_driver : std_logic;
SIGNAL Add0_a177_DATAA_driver : std_logic;
SIGNAL Add0_a177_DATAB_driver : std_logic;
SIGNAL Add0_a177_DATAC_driver : std_logic;
SIGNAL Add0_a177_DATAD_driver : std_logic;
SIGNAL Add0_a173_DATAB_driver : std_logic;
SIGNAL Add0_a173_DATAC_driver : std_logic;
SIGNAL Add0_a168_DATAB_driver : std_logic;
SIGNAL Add0_a168_DATAC_driver : std_logic;
SIGNAL Add0_a179_DATAA_driver : std_logic;
SIGNAL Add0_a179_DATAB_driver : std_logic;
SIGNAL Add0_a179_CIN_driver : std_logic;
SIGNAL Mux7_a11_DATAA_driver : std_logic;
SIGNAL Mux7_a11_DATAB_driver : std_logic;
SIGNAL Mux7_a11_DATAC_driver : std_logic;
SIGNAL Mux7_a11_DATAD_driver : std_logic;
SIGNAL Mux7_a12_DATAB_driver : std_logic;
SIGNAL Mux7_a12_DATAC_driver : std_logic;
SIGNAL Mux7_a12_DATAD_driver : std_logic;
SIGNAL Add0_a183_DATAC_driver : std_logic;
SIGNAL Add0_a183_DATAD_driver : std_logic;
SIGNAL Add0_a184_DATAA_driver : std_logic;
SIGNAL Add0_a184_DATAB_driver : std_logic;
SIGNAL Add0_a184_CIN_driver : std_logic;
SIGNAL Mux7_a7_DATAA_driver : std_logic;
SIGNAL Mux7_a7_DATAB_driver : std_logic;
SIGNAL Mux7_a7_DATAC_driver : std_logic;
SIGNAL Mux7_a7_DATAD_driver : std_logic;
SIGNAL Mux7_a3_DATAB_driver : std_logic;
SIGNAL Mux7_a3_DATAC_driver : std_logic;
SIGNAL Mux7_a3_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a33_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a33_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a33_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a38_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a38_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a38_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a39_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a39_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a39_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a40_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a40_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a40_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a40_DATAD_driver : std_logic;
SIGNAL Mux6_a3_DATAA_driver : std_logic;
SIGNAL Mux6_a3_DATAB_driver : std_logic;
SIGNAL Mux6_a3_DATAC_driver : std_logic;
SIGNAL Mux6_a3_DATAD_driver : std_logic;
SIGNAL Mux6_a4_DATAC_driver : std_logic;
SIGNAL Mux6_a4_DATAD_driver : std_logic;
SIGNAL Mux6_a6_DATAA_driver : std_logic;
SIGNAL Mux6_a6_DATAB_driver : std_logic;
SIGNAL Mux6_a6_DATAC_driver : std_logic;
SIGNAL Mux6_a6_DATAD_driver : std_logic;
SIGNAL Add61_a50_DATAA_driver : std_logic;
SIGNAL Add61_a50_CIN_driver : std_logic;
SIGNAL Add28_a50_CIN_driver : std_logic;
SIGNAL Add29_a50_DATAB_driver : std_logic;
SIGNAL Add29_a50_CIN_driver : std_logic;
SIGNAL Add30_a50_DATAB_driver : std_logic;
SIGNAL Add30_a50_CIN_driver : std_logic;
SIGNAL Mux6_a0_DATAA_driver : std_logic;
SIGNAL Mux6_a0_DATAB_driver : std_logic;
SIGNAL Mux6_a0_DATAC_driver : std_logic;
SIGNAL Mux6_a0_DATAD_driver : std_logic;
SIGNAL Mux6_a1_DATAA_driver : std_logic;
SIGNAL Mux6_a1_DATAB_driver : std_logic;
SIGNAL Mux6_a1_DATAC_driver : std_logic;
SIGNAL Mux6_a1_DATAD_driver : std_logic;
SIGNAL Mux6_a7_DATAA_driver : std_logic;
SIGNAL Mux6_a7_DATAB_driver : std_logic;
SIGNAL Mux6_a7_DATAC_driver : std_logic;
SIGNAL Mux6_a7_DATAD_driver : std_logic;
SIGNAL Mux6_a8_DATAA_driver : std_logic;
SIGNAL Mux6_a8_DATAB_driver : std_logic;
SIGNAL Mux6_a8_DATAC_driver : std_logic;
SIGNAL Mux6_a8_DATAD_driver : std_logic;
SIGNAL Mux6_a9_DATAB_driver : std_logic;
SIGNAL Mux6_a9_DATAC_driver : std_logic;
SIGNAL Mux6_a9_DATAD_driver : std_logic;
SIGNAL Add55_a40_DATAA_driver : std_logic;
SIGNAL Add55_a40_CIN_driver : std_logic;
SIGNAL Add55_a42_CIN_driver : std_logic;
SIGNAL Add56_a40_DATAB_driver : std_logic;
SIGNAL Add56_a40_CIN_driver : std_logic;
SIGNAL Add56_a44_CIN_driver : std_logic;
SIGNAL Add57_a46_CIN_driver : std_logic;
SIGNAL Add58_a46_DATAB_driver : std_logic;
SIGNAL Add58_a46_CIN_driver : std_logic;
SIGNAL Add58_a48_CIN_driver : std_logic;
SIGNAL Add59_a48_DATAB_driver : std_logic;
SIGNAL Add59_a48_CIN_driver : std_logic;
SIGNAL Add59_a50_CIN_driver : std_logic;
SIGNAL Add60_a52_CIN_driver : std_logic;
SIGNAL Add0_a249_DATAA_driver : std_logic;
SIGNAL Add0_a249_DATAB_driver : std_logic;
SIGNAL Add0_a249_DATAC_driver : std_logic;
SIGNAL Add0_a249_DATAD_driver : std_logic;
SIGNAL Add29_a52_CIN_driver : std_logic;
SIGNAL Add30_a52_DATAB_driver : std_logic;
SIGNAL Add30_a52_CIN_driver : std_logic;
SIGNAL Add0_a186_DATAA_driver : std_logic;
SIGNAL Add0_a186_DATAB_driver : std_logic;
SIGNAL Add0_a186_DATAC_driver : std_logic;
SIGNAL Add0_a186_DATAD_driver : std_logic;
SIGNAL Add0_a187_DATAA_driver : std_logic;
SIGNAL Add0_a187_DATAB_driver : std_logic;
SIGNAL Add0_a187_DATAC_driver : std_logic;
SIGNAL Add0_a187_DATAD_driver : std_logic;
SIGNAL Add0_a189_DATAA_driver : std_logic;
SIGNAL Add0_a189_DATAB_driver : std_logic;
SIGNAL Add0_a189_CIN_driver : std_logic;
SIGNAL Mux5_a1_DATAA_driver : std_logic;
SIGNAL Mux5_a1_DATAB_driver : std_logic;
SIGNAL Mux5_a1_DATAC_driver : std_logic;
SIGNAL Mux5_a1_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a93_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a93_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a93_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a94_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a94_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a94_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a82_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a82_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a82_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a79_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a79_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a79_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a83_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a83_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a83_DATAD_driver : std_logic;
SIGNAL Mux5_a2_DATAA_driver : std_logic;
SIGNAL Mux5_a2_DATAB_driver : std_logic;
SIGNAL Mux5_a2_DATAC_driver : std_logic;
SIGNAL Mux5_a2_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a52_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a52_DATAC_driver : std_logic;
SIGNAL ShiftLeft0_a52_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a56_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a56_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a56_DATAD_driver : std_logic;
SIGNAL ShiftLeft0_a72_DATAA_driver : std_logic;
SIGNAL ShiftLeft0_a72_DATAB_driver : std_logic;
SIGNAL ShiftLeft0_a72_DATAD_driver : std_logic;
SIGNAL Mux5_a3_DATAA_driver : std_logic;
SIGNAL Mux5_a3_DATAB_driver : std_logic;
SIGNAL Mux5_a3_DATAC_driver : std_logic;
SIGNAL Mux5_a3_DATAD_driver : std_logic;
SIGNAL Mux5_a4_DATAB_driver : std_logic;
SIGNAL Mux5_a4_DATAD_driver : std_logic;
SIGNAL Mux5_a6_DATAA_driver : std_logic;
SIGNAL Mux5_a6_DATAB_driver : std_logic;
SIGNAL Mux5_a6_DATAC_driver : std_logic;
SIGNAL Mux5_a6_DATAD_driver : std_logic;
SIGNAL Mux5_a7_DATAA_driver : std_logic;
SIGNAL Mux5_a7_DATAB_driver : std_logic;
SIGNAL Mux5_a7_DATAC_driver : std_logic;
SIGNAL Mux5_a7_DATAD_driver : std_logic;
SIGNAL Mux5_a8_DATAA_driver : std_logic;
SIGNAL Mux5_a8_DATAB_driver : std_logic;
SIGNAL Mux5_a8_DATAC_driver : std_logic;
SIGNAL Mux5_a8_DATAD_driver : std_logic;
SIGNAL Mux5_a9_DATAA_driver : std_logic;
SIGNAL Mux5_a9_DATAB_driver : std_logic;
SIGNAL Mux5_a9_DATAC_driver : std_logic;
SIGNAL Mux4_a5_DATAA_driver : std_logic;
SIGNAL Mux4_a5_DATAB_driver : std_logic;
SIGNAL Mux4_a5_DATAC_driver : std_logic;
SIGNAL Mux4_a5_DATAD_driver : std_logic;
SIGNAL Mux4_a4_DATAA_driver : std_logic;
SIGNAL Mux4_a4_DATAC_driver : std_logic;
SIGNAL Mux4_a6_DATAA_driver : std_logic;
SIGNAL Mux4_a6_DATAB_driver : std_logic;
SIGNAL Mux4_a6_DATAC_driver : std_logic;
SIGNAL Mux4_a6_DATAD_driver : std_logic;
SIGNAL Mux4_a7_DATAA_driver : std_logic;
SIGNAL Mux4_a7_DATAB_driver : std_logic;
SIGNAL Mux4_a7_DATAC_driver : std_logic;
SIGNAL Mux4_a7_DATAD_driver : std_logic;
SIGNAL Mux4_a8_DATAA_driver : std_logic;
SIGNAL Mux4_a8_DATAB_driver : std_logic;
SIGNAL Mux4_a8_DATAC_driver : std_logic;
SIGNAL Mux4_a8_DATAD_driver : std_logic;
SIGNAL Add0_a250_DATAA_driver : std_logic;
SIGNAL Add0_a250_DATAB_driver : std_logic;
SIGNAL Add0_a250_DATAC_driver : std_logic;
SIGNAL Add0_a250_DATAD_driver : std_logic;
SIGNAL Add30_a54_CIN_driver : std_logic;
SIGNAL Add0_a192_DATAA_driver : std_logic;
SIGNAL Add0_a192_DATAB_driver : std_logic;
SIGNAL Add0_a192_DATAC_driver : std_logic;
SIGNAL Add0_a192_DATAD_driver : std_logic;
SIGNAL Add0_a194_DATAA_driver : std_logic;
SIGNAL Add0_a194_DATAB_driver : std_logic;
SIGNAL Add0_a194_CIN_driver : std_logic;
SIGNAL Mux4_a9_DATAA_driver : std_logic;
SIGNAL Mux4_a9_DATAC_driver : std_logic;
SIGNAL Mux4_a9_DATAD_driver : std_logic;
SIGNAL Mux3_a5_DATAA_driver : std_logic;
SIGNAL Mux3_a5_DATAB_driver : std_logic;
SIGNAL Mux3_a5_DATAD_driver : std_logic;
SIGNAL Mux3_a7_DATAA_driver : std_logic;
SIGNAL Mux3_a7_DATAB_driver : std_logic;
SIGNAL Mux3_a7_DATAC_driver : std_logic;
SIGNAL Mux3_a7_DATAD_driver : std_logic;
SIGNAL Mux3_a4_DATAA_driver : std_logic;
SIGNAL Mux3_a4_DATAD_driver : std_logic;
SIGNAL Mux3_a6_DATAA_driver : std_logic;
SIGNAL Mux3_a6_DATAB_driver : std_logic;
SIGNAL Mux3_a6_DATAC_driver : std_logic;
SIGNAL Mux3_a6_DATAD_driver : std_logic;
SIGNAL Mux3_a17_DATAA_driver : std_logic;
SIGNAL Mux3_a17_DATAB_driver : std_logic;
SIGNAL Mux3_a17_DATAC_driver : std_logic;
SIGNAL Mux3_a17_DATAD_driver : std_logic;
SIGNAL Mux3_a14_DATAA_driver : std_logic;
SIGNAL Mux3_a14_DATAB_driver : std_logic;
SIGNAL Mux3_a14_DATAC_driver : std_logic;
SIGNAL Mux3_a14_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a5_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a5_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a5_DATAD_driver : std_logic;
SIGNAL ShiftRight1_a62_DATAA_driver : std_logic;
SIGNAL ShiftRight1_a62_DATAB_driver : std_logic;
SIGNAL ShiftRight1_a62_DATAC_driver : std_logic;
SIGNAL ShiftRight1_a62_DATAD_driver : std_logic;
SIGNAL Mux3_a2_DATAA_driver : std_logic;
SIGNAL Mux3_a2_DATAB_driver : std_logic;
SIGNAL Mux3_a2_DATAC_driver : std_logic;
SIGNAL Mux3_a2_DATAD_driver : std_logic;
SIGNAL Mux3_a3_DATAA_driver : std_logic;
SIGNAL Mux3_a3_DATAB_driver : std_logic;
SIGNAL Mux3_a3_DATAC_driver : std_logic;
SIGNAL Mux3_a3_DATAD_driver : std_logic;
SIGNAL Mux3_a15_DATAA_driver : std_logic;
SIGNAL Mux3_a15_DATAB_driver : std_logic;
SIGNAL Mux3_a15_DATAC_driver : std_logic;
SIGNAL Mux3_a15_DATAD_driver : std_logic;
SIGNAL Add0_a196_DATAA_driver : std_logic;
SIGNAL Add0_a196_DATAB_driver : std_logic;
SIGNAL Add0_a196_DATAC_driver : std_logic;
SIGNAL Add0_a196_DATAD_driver : std_logic;
SIGNAL Add0_a198_DATAA_driver : std_logic;
SIGNAL Add0_a198_DATAB_driver : std_logic;
SIGNAL Add0_a198_CIN_driver : std_logic;
SIGNAL Mux3_a16_DATAB_driver : std_logic;
SIGNAL Mux3_a16_DATAC_driver : std_logic;
SIGNAL Mux3_a16_DATAD_driver : std_logic;
SIGNAL Mux2_a12_DATAA_driver : std_logic;
SIGNAL Mux2_a12_DATAB_driver : std_logic;
SIGNAL Mux2_a12_DATAC_driver : std_logic;
SIGNAL Mux2_a12_DATAD_driver : std_logic;
SIGNAL Mux2_a4_DATAA_driver : std_logic;
SIGNAL Mux2_a4_DATAB_driver : std_logic;
SIGNAL Mux2_a4_DATAC_driver : std_logic;
SIGNAL Mux2_a4_DATAD_driver : std_logic;
SIGNAL Mux2_a9_DATAA_driver : std_logic;
SIGNAL Mux2_a9_DATAB_driver : std_logic;
SIGNAL Mux2_a9_DATAC_driver : std_logic;
SIGNAL Mux2_a9_DATAD_driver : std_logic;
SIGNAL Mux2_a10_DATAA_driver : std_logic;
SIGNAL Mux2_a10_DATAB_driver : std_logic;
SIGNAL Mux2_a10_DATAC_driver : std_logic;
SIGNAL Mux2_a10_DATAD_driver : std_logic;
SIGNAL Add0_a200_DATAA_driver : std_logic;
SIGNAL Add0_a200_DATAB_driver : std_logic;
SIGNAL Add0_a200_DATAC_driver : std_logic;
SIGNAL Add0_a200_DATAD_driver : std_logic;
SIGNAL Add0_a202_DATAA_driver : std_logic;
SIGNAL Add0_a202_DATAB_driver : std_logic;
SIGNAL Add0_a202_CIN_driver : std_logic;
SIGNAL Mux2_a11_DATAB_driver : std_logic;
SIGNAL Mux2_a11_DATAC_driver : std_logic;
SIGNAL Mux2_a11_DATAD_driver : std_logic;
SIGNAL Add0_a204_DATAA_driver : std_logic;
SIGNAL Add0_a204_DATAB_driver : std_logic;
SIGNAL Add0_a204_DATAC_driver : std_logic;
SIGNAL Add0_a204_DATAD_driver : std_logic;
SIGNAL Add0_a206_DATAA_driver : std_logic;
SIGNAL Add0_a206_DATAB_driver : std_logic;
SIGNAL Add0_a206_CIN_driver : std_logic;
SIGNAL Mux1_a5_DATAA_driver : std_logic;
SIGNAL Mux1_a5_DATAB_driver : std_logic;
SIGNAL Mux1_a5_DATAC_driver : std_logic;
SIGNAL Mux1_a5_DATAD_driver : std_logic;
SIGNAL Mux1_a6_DATAA_driver : std_logic;
SIGNAL Mux1_a6_DATAB_driver : std_logic;
SIGNAL Mux1_a6_DATAC_driver : std_logic;
SIGNAL Mux1_a6_DATAD_driver : std_logic;
SIGNAL Mux1_a7_DATAA_driver : std_logic;
SIGNAL Mux1_a7_DATAB_driver : std_logic;
SIGNAL Mux1_a7_DATAC_driver : std_logic;
SIGNAL Mux1_a7_DATAD_driver : std_logic;
SIGNAL ShiftRight0_a78_DATAA_driver : std_logic;
SIGNAL ShiftRight0_a78_DATAB_driver : std_logic;
SIGNAL ShiftRight0_a78_DATAC_driver : std_logic;
SIGNAL ShiftRight0_a78_DATAD_driver : std_logic;
SIGNAL Mux1_a8_DATAA_driver : std_logic;
SIGNAL Mux1_a8_DATAB_driver : std_logic;
SIGNAL Mux1_a8_DATAC_driver : std_logic;
SIGNAL Mux1_a8_DATAD_driver : std_logic;
SIGNAL Mux1_a1_DATAA_driver : std_logic;
SIGNAL Mux1_a1_DATAB_driver : std_logic;
SIGNAL Mux1_a1_DATAC_driver : std_logic;
SIGNAL Mux1_a1_DATAD_driver : std_logic;
SIGNAL Mux1_a2_DATAA_driver : std_logic;
SIGNAL Mux1_a2_DATAB_driver : std_logic;
SIGNAL Mux1_a2_DATAC_driver : std_logic;
SIGNAL Mux1_a4_DATAA_driver : std_logic;
SIGNAL Mux1_a4_DATAB_driver : std_logic;
SIGNAL Mux1_a4_DATAC_driver : std_logic;
SIGNAL Mux1_a4_DATAD_driver : std_logic;
SIGNAL Add0_a211_DATAA_driver : std_logic;
SIGNAL Add0_a211_DATAD_driver : std_logic;
SIGNAL Add0_a212_DATAA_driver : std_logic;
SIGNAL Add0_a212_DATAB_driver : std_logic;
SIGNAL Add0_a212_CIN_driver : std_logic;
SIGNAL Mux0_a3_DATAA_driver : std_logic;
SIGNAL Mux0_a3_DATAB_driver : std_logic;
SIGNAL Mux0_a3_DATAC_driver : std_logic;
SIGNAL Mux0_a3_DATAD_driver : std_logic;
SIGNAL Add0_a221_DATAA_driver : std_logic;
SIGNAL Add0_a221_DATAB_driver : std_logic;
SIGNAL Add0_a221_DATAC_driver : std_logic;
SIGNAL Add0_a221_DATAD_driver : std_logic;
SIGNAL Mux0_a0_DATAA_driver : std_logic;
SIGNAL Mux0_a0_DATAB_driver : std_logic;
SIGNAL Mux0_a0_DATAC_driver : std_logic;
SIGNAL Mux0_a0_DATAD_driver : std_logic;
SIGNAL Add0_a208_DATAB_driver : std_logic;
SIGNAL Add0_a208_DATAC_driver : std_logic;
SIGNAL Add0_a208_DATAD_driver : std_logic;
SIGNAL Add0_a214_DATAA_driver : std_logic;
SIGNAL Add0_a214_DATAB_driver : std_logic;
SIGNAL Add0_a214_DATAC_driver : std_logic;
SIGNAL Add0_a214_DATAD_driver : std_logic;
SIGNAL Mux0_a1_DATAA_driver : std_logic;
SIGNAL Mux0_a1_DATAB_driver : std_logic;
SIGNAL Mux0_a1_DATAC_driver : std_logic;
SIGNAL Mux0_a1_DATAD_driver : std_logic;
SIGNAL Mux0_a4_DATAA_driver : std_logic;
SIGNAL Mux0_a4_DATAB_driver : std_logic;
SIGNAL Mux0_a4_DATAC_driver : std_logic;
SIGNAL Equal0_a4_DATAA_driver : std_logic;
SIGNAL Equal0_a4_DATAB_driver : std_logic;
SIGNAL Equal0_a4_DATAC_driver : std_logic;
SIGNAL Equal0_a4_DATAD_driver : std_logic;
SIGNAL Equal0_a5_DATAA_driver : std_logic;
SIGNAL Equal0_a5_DATAB_driver : std_logic;
SIGNAL Equal0_a5_DATAC_driver : std_logic;
SIGNAL Equal0_a5_DATAD_driver : std_logic;
SIGNAL Equal0_a6_DATAA_driver : std_logic;
SIGNAL Equal0_a6_DATAB_driver : std_logic;
SIGNAL Equal0_a6_DATAC_driver : std_logic;
SIGNAL Equal0_a6_DATAD_driver : std_logic;
SIGNAL Equal0_a7_DATAA_driver : std_logic;
SIGNAL Equal0_a7_DATAB_driver : std_logic;
SIGNAL Equal0_a7_DATAC_driver : std_logic;
SIGNAL Equal0_a7_DATAD_driver : std_logic;
SIGNAL Equal0_a8_DATAA_driver : std_logic;
SIGNAL Equal0_a8_DATAB_driver : std_logic;
SIGNAL Equal0_a8_DATAC_driver : std_logic;
SIGNAL Equal0_a8_DATAD_driver : std_logic;
SIGNAL Equal0_a1_DATAA_driver : std_logic;
SIGNAL Equal0_a1_DATAB_driver : std_logic;
SIGNAL Equal0_a1_DATAC_driver : std_logic;
SIGNAL Equal0_a1_DATAD_driver : std_logic;
SIGNAL Equal0_a2_DATAA_driver : std_logic;
SIGNAL Equal0_a2_DATAB_driver : std_logic;
SIGNAL Equal0_a2_DATAC_driver : std_logic;
SIGNAL Equal0_a2_DATAD_driver : std_logic;
SIGNAL Equal0_a3_DATAA_driver : std_logic;
SIGNAL Equal0_a3_DATAB_driver : std_logic;
SIGNAL Equal0_a3_DATAC_driver : std_logic;
SIGNAL Equal0_a3_DATAD_driver : std_logic;
SIGNAL Equal0_a10_DATAA_driver : std_logic;
SIGNAL Equal0_a10_DATAC_driver : std_logic;
SIGNAL Equal0_a10_DATAD_driver : std_logic;
SIGNAL Equal0_a11_DATAA_driver : std_logic;
SIGNAL Equal0_a11_DATAB_driver : std_logic;
SIGNAL Equal0_a11_DATAC_driver : std_logic;
SIGNAL Equal0_a11_DATAD_driver : std_logic;
SIGNAL Mux32_a0_DATAA_driver : std_logic;
SIGNAL Mux32_a0_DATAB_driver : std_logic;
SIGNAL Mux32_a0_DATAC_driver : std_logic;
SIGNAL Mux32_a0_DATAD_driver : std_logic;
SIGNAL Mux32_a1_DATAA_driver : std_logic;
SIGNAL Mux32_a1_DATAB_driver : std_logic;
SIGNAL Mux32_a1_DATAC_driver : std_logic;
SIGNAL Mux32_a1_DATAD_driver : std_logic;
SIGNAL z_a0_a_DATAIN_driver : std_logic;
SIGNAL z_a1_a_DATAIN_driver : std_logic;
SIGNAL z_a2_a_DATAIN_driver : std_logic;
SIGNAL z_a3_a_DATAIN_driver : std_logic;
SIGNAL z_a4_a_DATAIN_driver : std_logic;
SIGNAL z_a5_a_DATAIN_driver : std_logic;
SIGNAL z_a6_a_DATAIN_driver : std_logic;
SIGNAL z_a7_a_DATAIN_driver : std_logic;
SIGNAL z_a8_a_DATAIN_driver : std_logic;
SIGNAL z_a9_a_DATAIN_driver : std_logic;
SIGNAL z_a10_a_DATAIN_driver : std_logic;
SIGNAL z_a11_a_DATAIN_driver : std_logic;
SIGNAL z_a12_a_DATAIN_driver : std_logic;
SIGNAL z_a13_a_DATAIN_driver : std_logic;
SIGNAL z_a14_a_DATAIN_driver : std_logic;
SIGNAL z_a15_a_DATAIN_driver : std_logic;
SIGNAL z_a16_a_DATAIN_driver : std_logic;
SIGNAL z_a17_a_DATAIN_driver : std_logic;
SIGNAL z_a18_a_DATAIN_driver : std_logic;
SIGNAL z_a19_a_DATAIN_driver : std_logic;
SIGNAL z_a20_a_DATAIN_driver : std_logic;
SIGNAL z_a21_a_DATAIN_driver : std_logic;
SIGNAL z_a22_a_DATAIN_driver : std_logic;
SIGNAL z_a23_a_DATAIN_driver : std_logic;
SIGNAL z_a24_a_DATAIN_driver : std_logic;
SIGNAL z_a25_a_DATAIN_driver : std_logic;
SIGNAL z_a26_a_DATAIN_driver : std_logic;
SIGNAL z_a27_a_DATAIN_driver : std_logic;
SIGNAL z_a28_a_DATAIN_driver : std_logic;
SIGNAL z_a29_a_DATAIN_driver : std_logic;
SIGNAL z_a30_a_DATAIN_driver : std_logic;
SIGNAL z_a31_a_DATAIN_driver : std_logic;
SIGNAL zero_DATAIN_driver : std_logic;
SIGNAL ovfl_DATAIN_driver : std_logic;

BEGIN

ww_a <= a;
ww_b <= b;
ww_opcode <= opcode;
z <= ww_z;
zero <= ww_zero;
ovfl <= ww_ovfl;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
ALT_INV_Mux32_a1_combout <= NOT Mux32_a1_combout;

Add6_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(25),
	dataout => Add6_a0_DATAA_driver);

Add6_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a1_combout,
	dataout => Add6_a0_DATAB_driver);

-- Location: LCCOMB_X42_Y21_N0
Add6_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add6_a0_combout = (a_acombout(25) & (n_a1_combout & VCC)) # (!a_acombout(25) & (n_a1_combout $ (VCC)))
-- Add6_a1 = CARRY((!a_acombout(25) & n_a1_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add6_a0_DATAA_driver,
	datab => Add6_a0_DATAB_driver,
	datad => VCC,
	combout => Add6_a0_combout,
	cout => Add6_a1);

Add8_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(23),
	dataout => Add8_a0_DATAA_driver);

Add8_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add7_a0_combout,
	dataout => Add8_a0_DATAB_driver);

-- Location: LCCOMB_X42_Y21_N10
Add8_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add8_a0_combout = (a_acombout(23) & (Add7_a0_combout & VCC)) # (!a_acombout(23) & (Add7_a0_combout $ (VCC)))
-- Add8_a1 = CARRY((!a_acombout(23) & Add7_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add8_a0_DATAA_driver,
	datab => Add8_a0_DATAB_driver,
	datad => VCC,
	combout => Add8_a0_combout,
	cout => Add8_a1);

Add10_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(21),
	dataout => Add10_a0_DATAA_driver);

Add10_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a0_combout,
	dataout => Add10_a0_DATAB_driver);

-- Location: LCCOMB_X43_Y21_N2
Add10_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add10_a0_combout = (a_acombout(21) & (Add9_a0_combout & VCC)) # (!a_acombout(21) & (Add9_a0_combout $ (VCC)))
-- Add10_a1 = CARRY((!a_acombout(21) & Add9_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add10_a0_DATAA_driver,
	datab => Add10_a0_DATAB_driver,
	datad => VCC,
	combout => Add10_a0_combout,
	cout => Add10_a1);

Add11_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a0_combout,
	dataout => Add11_a0_DATAA_driver);

Add11_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(20),
	dataout => Add11_a0_DATAB_driver);

-- Location: LCCOMB_X43_Y25_N10
Add11_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add11_a0_combout = (Add10_a0_combout & (a_acombout(20) $ (GND))) # (!Add10_a0_combout & (!a_acombout(20) & VCC))
-- Add11_a1 = CARRY((Add10_a0_combout & !a_acombout(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add11_a0_DATAA_driver,
	datab => Add11_a0_DATAB_driver,
	datad => VCC,
	combout => Add11_a0_combout,
	cout => Add11_a1);

Add12_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a0_combout,
	dataout => Add12_a0_DATAA_driver);

Add12_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(19),
	dataout => Add12_a0_DATAB_driver);

-- Location: LCCOMB_X44_Y25_N0
Add12_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a0_combout = (Add11_a0_combout & (a_acombout(19) $ (GND))) # (!Add11_a0_combout & (!a_acombout(19) & VCC))
-- Add12_a1 = CARRY((Add11_a0_combout & !a_acombout(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add12_a0_DATAA_driver,
	datab => Add12_a0_DATAB_driver,
	datad => VCC,
	combout => Add12_a0_combout,
	cout => Add12_a1);

Add13_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a0_combout,
	dataout => Add13_a0_DATAA_driver);

Add13_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(18),
	dataout => Add13_a0_DATAB_driver);

-- Location: LCCOMB_X45_Y25_N10
Add13_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a0_combout = (Add12_a0_combout & (a_acombout(18) $ (GND))) # (!Add12_a0_combout & (!a_acombout(18) & VCC))
-- Add13_a1 = CARRY((Add12_a0_combout & !a_acombout(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add13_a0_DATAA_driver,
	datab => Add13_a0_DATAB_driver,
	datad => VCC,
	combout => Add13_a0_combout,
	cout => Add13_a1);

Add14_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a0_combout,
	dataout => Add14_a0_DATAA_driver);

Add14_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(17),
	dataout => Add14_a0_DATAB_driver);

-- Location: LCCOMB_X47_Y25_N4
Add14_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a0_combout = (Add13_a0_combout & (a_acombout(17) $ (GND))) # (!Add13_a0_combout & (!a_acombout(17) & VCC))
-- Add14_a1 = CARRY((Add13_a0_combout & !a_acombout(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add14_a0_DATAA_driver,
	datab => Add14_a0_DATAB_driver,
	datad => VCC,
	combout => Add14_a0_combout,
	cout => Add14_a1);

Add17_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(14),
	dataout => Add17_a0_DATAA_driver);

Add17_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a0_combout,
	dataout => Add17_a0_DATAB_driver);

-- Location: LCCOMB_X48_Y27_N0
Add17_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a0_combout = (a_acombout(14) & (Add16_a0_combout & VCC)) # (!a_acombout(14) & (Add16_a0_combout $ (VCC)))
-- Add17_a1 = CARRY((!a_acombout(14) & Add16_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add17_a0_DATAA_driver,
	datab => Add17_a0_DATAB_driver,
	datad => VCC,
	combout => Add17_a0_combout,
	cout => Add17_a1);

Add18_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a0_combout,
	dataout => Add18_a0_DATAA_driver);

Add18_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(13),
	dataout => Add18_a0_DATAB_driver);

-- Location: LCCOMB_X49_Y27_N0
Add18_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a0_combout = (Add17_a0_combout & (a_acombout(13) $ (GND))) # (!Add17_a0_combout & (!a_acombout(13) & VCC))
-- Add18_a1 = CARRY((Add17_a0_combout & !a_acombout(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add18_a0_DATAA_driver,
	datab => Add18_a0_DATAB_driver,
	datad => VCC,
	combout => Add18_a0_combout,
	cout => Add18_a1);

Add26_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(5),
	dataout => Add26_a0_DATAA_driver);

Add26_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a0_combout,
	dataout => Add26_a0_DATAB_driver);

-- Location: LCCOMB_X38_Y31_N8
Add26_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a0_combout = (a_acombout(5) & (Add25_a0_combout & VCC)) # (!a_acombout(5) & (Add25_a0_combout $ (VCC)))
-- Add26_a1 = CARRY((!a_acombout(5) & Add25_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a0_DATAA_driver,
	datab => Add26_a0_DATAB_driver,
	datad => VCC,
	combout => Add26_a0_combout,
	cout => Add26_a1);

Add27_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a0_combout,
	dataout => Add27_a0_DATAA_driver);

Add27_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Add27_a0_DATAB_driver);

-- Location: LCCOMB_X38_Y35_N8
Add27_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a0_combout = (Add26_a0_combout & (a_acombout(4) $ (GND))) # (!Add26_a0_combout & (!a_acombout(4) & VCC))
-- Add27_a1 = CARRY((Add26_a0_combout & !a_acombout(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a0_DATAA_driver,
	datab => Add27_a0_DATAB_driver,
	datad => VCC,
	combout => Add27_a0_combout,
	cout => Add27_a1);

Add28_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a0_combout,
	dataout => Add28_a0_DATAA_driver);

Add28_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Add28_a0_DATAB_driver);

-- Location: LCCOMB_X39_Y35_N6
Add28_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a0_combout = (Add27_a0_combout & (a_acombout(3) $ (GND))) # (!Add27_a0_combout & (!a_acombout(3) & VCC))
-- Add28_a1 = CARRY((Add27_a0_combout & !a_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a0_DATAA_driver,
	datab => Add28_a0_DATAB_driver,
	datad => VCC,
	combout => Add28_a0_combout,
	cout => Add28_a1);

Add30_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => Add30_a0_DATAA_driver);

Add30_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a0_combout,
	dataout => Add30_a0_DATAB_driver);

-- Location: LCCOMB_X41_Y35_N4
Add30_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a0_combout = (a_acombout(1) & (Add29_a0_combout & VCC)) # (!a_acombout(1) & (Add29_a0_combout $ (VCC)))
-- Add30_a1 = CARRY((!a_acombout(1) & Add29_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a0_DATAA_driver,
	datab => Add30_a0_DATAB_driver,
	datad => VCC,
	combout => Add30_a0_combout,
	cout => Add30_a1);

Add37_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(25),
	dataout => Add37_a0_DATAA_driver);

Add37_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a1_combout,
	dataout => Add37_a0_DATAB_driver);

-- Location: LCCOMB_X42_Y26_N14
Add37_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add37_a0_combout = (a_acombout(25) & (n_a1_combout $ (VCC))) # (!a_acombout(25) & (n_a1_combout & VCC))
-- Add37_a1 = CARRY((a_acombout(25) & n_a1_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add37_a0_DATAA_driver,
	datab => Add37_a0_DATAB_driver,
	datad => VCC,
	combout => Add37_a0_combout,
	cout => Add37_a1);

Add39_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(23),
	dataout => Add39_a0_DATAA_driver);

Add39_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add38_a0_combout,
	dataout => Add39_a0_DATAB_driver);

-- Location: LCCOMB_X42_Y26_N2
Add39_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add39_a0_combout = (a_acombout(23) & (Add38_a0_combout $ (VCC))) # (!a_acombout(23) & (Add38_a0_combout & VCC))
-- Add39_a1 = CARRY((a_acombout(23) & Add38_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add39_a0_DATAA_driver,
	datab => Add39_a0_DATAB_driver,
	datad => VCC,
	combout => Add39_a0_combout,
	cout => Add39_a1);

Add40_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a0_combout,
	dataout => Add40_a0_DATAA_driver);

Add40_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(22),
	dataout => Add40_a0_DATAB_driver);

-- Location: LCCOMB_X41_Y22_N16
Add40_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add40_a0_combout = (Add39_a0_combout & (a_acombout(22) $ (VCC))) # (!Add39_a0_combout & (a_acombout(22) & VCC))
-- Add40_a1 = CARRY((Add39_a0_combout & a_acombout(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add40_a0_DATAA_driver,
	datab => Add40_a0_DATAB_driver,
	datad => VCC,
	combout => Add40_a0_combout,
	cout => Add40_a1);

Add41_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a0_combout,
	dataout => Add41_a0_DATAA_driver);

Add41_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(21),
	dataout => Add41_a0_DATAB_driver);

-- Location: LCCOMB_X41_Y22_N0
Add41_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add41_a0_combout = (Add40_a0_combout & (a_acombout(21) $ (VCC))) # (!Add40_a0_combout & (a_acombout(21) & VCC))
-- Add41_a1 = CARRY((Add40_a0_combout & a_acombout(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add41_a0_DATAA_driver,
	datab => Add41_a0_DATAB_driver,
	datad => VCC,
	combout => Add41_a0_combout,
	cout => Add41_a1);

Add42_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a0_combout,
	dataout => Add42_a0_DATAA_driver);

Add42_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(20),
	dataout => Add42_a0_DATAB_driver);

-- Location: LCCOMB_X41_Y21_N4
Add42_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add42_a0_combout = (Add41_a0_combout & (a_acombout(20) $ (VCC))) # (!Add41_a0_combout & (a_acombout(20) & VCC))
-- Add42_a1 = CARRY((Add41_a0_combout & a_acombout(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add42_a0_DATAA_driver,
	datab => Add42_a0_DATAB_driver,
	datad => VCC,
	combout => Add42_a0_combout,
	cout => Add42_a1);

Add43_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a0_combout,
	dataout => Add43_a0_DATAA_driver);

Add43_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(19),
	dataout => Add43_a0_DATAB_driver);

-- Location: LCCOMB_X44_Y21_N6
Add43_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a0_combout = (Add42_a0_combout & (a_acombout(19) $ (VCC))) # (!Add42_a0_combout & (a_acombout(19) & VCC))
-- Add43_a1 = CARRY((Add42_a0_combout & a_acombout(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add43_a0_DATAA_driver,
	datab => Add43_a0_DATAB_driver,
	datad => VCC,
	combout => Add43_a0_combout,
	cout => Add43_a1);

Add45_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(17),
	dataout => Add45_a0_DATAA_driver);

Add45_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a0_combout,
	dataout => Add45_a0_DATAB_driver);

-- Location: LCCOMB_X45_Y24_N4
Add45_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a0_combout = (a_acombout(17) & (Add44_a0_combout $ (VCC))) # (!a_acombout(17) & (Add44_a0_combout & VCC))
-- Add45_a1 = CARRY((a_acombout(17) & Add44_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add45_a0_DATAA_driver,
	datab => Add45_a0_DATAB_driver,
	datad => VCC,
	combout => Add45_a0_combout,
	cout => Add45_a1);

Add46_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a0_combout,
	dataout => Add46_a0_DATAA_driver);

Add46_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(16),
	dataout => Add46_a0_DATAB_driver);

-- Location: LCCOMB_X47_Y24_N4
Add46_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a0_combout = (Add45_a0_combout & (a_acombout(16) $ (VCC))) # (!Add45_a0_combout & (a_acombout(16) & VCC))
-- Add46_a1 = CARRY((Add45_a0_combout & a_acombout(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add46_a0_DATAA_driver,
	datab => Add46_a0_DATAB_driver,
	datad => VCC,
	combout => Add46_a0_combout,
	cout => Add46_a1);

Add47_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a0_combout,
	dataout => Add47_a0_DATAA_driver);

Add47_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(15),
	dataout => Add47_a0_DATAB_driver);

-- Location: LCCOMB_X47_Y23_N2
Add47_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a0_combout = (Add46_a0_combout & (a_acombout(15) $ (VCC))) # (!Add46_a0_combout & (a_acombout(15) & VCC))
-- Add47_a1 = CARRY((Add46_a0_combout & a_acombout(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add47_a0_DATAA_driver,
	datab => Add47_a0_DATAB_driver,
	datad => VCC,
	combout => Add47_a0_combout,
	cout => Add47_a1);

Add50_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(12),
	dataout => Add50_a0_DATAA_driver);

Add50_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a0_combout,
	dataout => Add50_a0_DATAB_driver);

-- Location: LCCOMB_X44_Y23_N16
Add50_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a0_combout = (a_acombout(12) & (Add49_a0_combout $ (VCC))) # (!a_acombout(12) & (Add49_a0_combout & VCC))
-- Add50_a1 = CARRY((a_acombout(12) & Add49_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add50_a0_DATAA_driver,
	datab => Add50_a0_DATAB_driver,
	datad => VCC,
	combout => Add50_a0_combout,
	cout => Add50_a1);

Add53_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(9),
	dataout => Add53_a0_DATAA_driver);

Add53_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a0_combout,
	dataout => Add53_a0_DATAB_driver);

-- Location: LCCOMB_X42_Y25_N12
Add53_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a0_combout = (a_acombout(9) & (Add52_a0_combout $ (VCC))) # (!a_acombout(9) & (Add52_a0_combout & VCC))
-- Add53_a1 = CARRY((a_acombout(9) & Add52_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add53_a0_DATAA_driver,
	datab => Add53_a0_DATAB_driver,
	datad => VCC,
	combout => Add53_a0_combout,
	cout => Add53_a1);

Add55_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(7),
	dataout => Add55_a0_DATAA_driver);

Add55_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a0_combout,
	dataout => Add55_a0_DATAB_driver);

-- Location: LCCOMB_X36_Y29_N10
Add55_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a0_combout = (a_acombout(7) & (Add54_a0_combout $ (VCC))) # (!a_acombout(7) & (Add54_a0_combout & VCC))
-- Add55_a1 = CARRY((a_acombout(7) & Add54_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add55_a0_DATAA_driver,
	datab => Add55_a0_DATAB_driver,
	datad => VCC,
	combout => Add55_a0_combout,
	cout => Add55_a1);

Add57_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(5),
	dataout => Add57_a0_DATAA_driver);

Add57_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a0_combout,
	dataout => Add57_a0_DATAB_driver);

-- Location: LCCOMB_X34_Y29_N8
Add57_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a0_combout = (a_acombout(5) & (Add56_a0_combout $ (VCC))) # (!a_acombout(5) & (Add56_a0_combout & VCC))
-- Add57_a1 = CARRY((a_acombout(5) & Add56_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a0_DATAA_driver,
	datab => Add57_a0_DATAB_driver,
	datad => VCC,
	combout => Add57_a0_combout,
	cout => Add57_a1);

Add58_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a0_combout,
	dataout => Add58_a0_DATAA_driver);

Add58_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Add58_a0_DATAB_driver);

-- Location: LCCOMB_X34_Y33_N8
Add58_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a0_combout = (Add57_a0_combout & (a_acombout(4) $ (VCC))) # (!Add57_a0_combout & (a_acombout(4) & VCC))
-- Add58_a1 = CARRY((Add57_a0_combout & a_acombout(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a0_DATAA_driver,
	datab => Add58_a0_DATAB_driver,
	datad => VCC,
	combout => Add58_a0_combout,
	cout => Add58_a1);

Add61_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => Add61_a0_DATAA_driver);

Add61_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a0_combout,
	dataout => Add61_a0_DATAB_driver);

-- Location: LCCOMB_X40_Y33_N4
Add61_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a0_combout = (a_acombout(1) & (Add60_a0_combout $ (VCC))) # (!a_acombout(1) & (Add60_a0_combout & VCC))
-- Add61_a1 = CARRY((a_acombout(1) & Add60_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add61_a0_DATAA_driver,
	datab => Add61_a0_DATAB_driver,
	datad => VCC,
	combout => Add61_a0_combout,
	cout => Add61_a1);

Add37_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a3_combout,
	dataout => Add37_a2_DATAA_driver);

Add37_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add37_a1,
	dataout => Add37_a2_CIN_driver);

-- Location: LCCOMB_X42_Y26_N16
Add37_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add37_a2_combout = (n_a3_combout & (!Add37_a1)) # (!n_a3_combout & ((Add37_a1) # (GND)))
-- Add37_a3 = CARRY((!Add37_a1) # (!n_a3_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add37_a2_DATAA_driver,
	datad => VCC,
	cin => Add37_a2_CIN_driver,
	combout => Add37_a2_combout,
	cout => Add37_a3);

Add38_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add37_a2_combout,
	dataout => Add38_a2_DATAA_driver);

Add38_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add38_a1,
	dataout => Add38_a2_CIN_driver);

-- Location: LCCOMB_X42_Y26_N24
Add38_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add38_a2_combout = (Add37_a2_combout & (!Add38_a1)) # (!Add37_a2_combout & ((Add38_a1) # (GND)))
-- Add38_a3 = CARRY((!Add38_a1) # (!Add37_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add38_a2_DATAA_driver,
	datad => VCC,
	cin => Add38_a2_CIN_driver,
	combout => Add38_a2_combout,
	cout => Add38_a3);

Add41_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a2_combout,
	dataout => Add41_a2_DATAB_driver);

Add41_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a1,
	dataout => Add41_a2_CIN_driver);

-- Location: LCCOMB_X41_Y22_N2
Add41_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add41_a2_combout = (Add40_a2_combout & (!Add41_a1)) # (!Add40_a2_combout & ((Add41_a1) # (GND)))
-- Add41_a3 = CARRY((!Add41_a1) # (!Add40_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add41_a2_DATAB_driver,
	datad => VCC,
	cin => Add41_a2_CIN_driver,
	combout => Add41_a2_combout,
	cout => Add41_a3);

Add44_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a2_combout,
	dataout => Add44_a2_DATAB_driver);

Add44_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a1,
	dataout => Add44_a2_CIN_driver);

-- Location: LCCOMB_X44_Y24_N8
Add44_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a2_combout = (Add43_a2_combout & (!Add44_a1)) # (!Add43_a2_combout & ((Add44_a1) # (GND)))
-- Add44_a3 = CARRY((!Add44_a1) # (!Add43_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add44_a2_DATAB_driver,
	datad => VCC,
	cin => Add44_a2_CIN_driver,
	combout => Add44_a2_combout,
	cout => Add44_a3);

Add46_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a2_combout,
	dataout => Add46_a2_DATAB_driver);

Add46_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a1,
	dataout => Add46_a2_CIN_driver);

-- Location: LCCOMB_X47_Y24_N6
Add46_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a2_combout = (Add45_a2_combout & (!Add46_a1)) # (!Add45_a2_combout & ((Add46_a1) # (GND)))
-- Add46_a3 = CARRY((!Add46_a1) # (!Add45_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add46_a2_DATAB_driver,
	datad => VCC,
	cin => Add46_a2_CIN_driver,
	combout => Add46_a2_combout,
	cout => Add46_a3);

Add49_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a2_combout,
	dataout => Add49_a2_DATAB_driver);

Add49_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a1,
	dataout => Add49_a2_CIN_driver);

-- Location: LCCOMB_X45_Y23_N2
Add49_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a2_combout = (Add48_a2_combout & (!Add49_a1)) # (!Add48_a2_combout & ((Add49_a1) # (GND)))
-- Add49_a3 = CARRY((!Add49_a1) # (!Add48_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add49_a2_DATAB_driver,
	datad => VCC,
	cin => Add49_a2_CIN_driver,
	combout => Add49_a2_combout,
	cout => Add49_a3);

Add51_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a2_combout,
	dataout => Add51_a2_DATAB_driver);

Add51_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a1,
	dataout => Add51_a2_CIN_driver);

-- Location: LCCOMB_X43_Y23_N16
Add51_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a2_combout = (Add50_a2_combout & (!Add51_a1)) # (!Add50_a2_combout & ((Add51_a1) # (GND)))
-- Add51_a3 = CARRY((!Add51_a1) # (!Add50_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a2_DATAB_driver,
	datad => VCC,
	cin => Add51_a2_CIN_driver,
	combout => Add51_a2_combout,
	cout => Add51_a3);

Add58_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a2_combout,
	dataout => Add58_a2_DATAB_driver);

Add58_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a1,
	dataout => Add58_a2_CIN_driver);

-- Location: LCCOMB_X34_Y33_N10
Add58_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a2_combout = (Add57_a2_combout & (!Add58_a1)) # (!Add57_a2_combout & ((Add58_a1) # (GND)))
-- Add58_a3 = CARRY((!Add58_a1) # (!Add57_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a2_DATAB_driver,
	datad => VCC,
	cin => Add58_a2_CIN_driver,
	combout => Add58_a2_combout,
	cout => Add58_a3);

Add59_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a2_combout,
	dataout => Add59_a2_DATAA_driver);

Add59_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a1,
	dataout => Add59_a2_CIN_driver);

-- Location: LCCOMB_X35_Y33_N8
Add59_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a2_combout = (Add58_a2_combout & (!Add59_a1)) # (!Add58_a2_combout & ((Add59_a1) # (GND)))
-- Add59_a3 = CARRY((!Add59_a1) # (!Add58_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a2_DATAA_driver,
	datad => VCC,
	cin => Add59_a2_CIN_driver,
	combout => Add59_a2_combout,
	cout => Add59_a3);

Add61_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a2_combout,
	dataout => Add61_a2_DATAB_driver);

Add61_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a1,
	dataout => Add61_a2_CIN_driver);

-- Location: LCCOMB_X40_Y33_N6
Add61_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a2_combout = (Add60_a2_combout & (!Add61_a1)) # (!Add60_a2_combout & ((Add61_a1) # (GND)))
-- Add61_a3 = CARRY((!Add61_a1) # (!Add60_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a2_DATAB_driver,
	datad => VCC,
	cin => Add61_a2_CIN_driver,
	combout => Add61_a2_combout,
	cout => Add61_a3);

Add7_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add6_a2_combout,
	dataout => Add7_a2_DATAB_driver);

Add7_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add7_a1,
	dataout => Add7_a2_CIN_driver);

-- Location: LCCOMB_X42_Y21_N24
Add7_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add7_a2_combout = (Add6_a2_combout & (!Add7_a1)) # (!Add6_a2_combout & ((Add7_a1) # (GND)))
-- Add7_a3 = CARRY((!Add7_a1) # (!Add6_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add7_a2_DATAB_driver,
	datad => VCC,
	cin => Add7_a2_CIN_driver,
	combout => Add7_a2_combout,
	cout => Add7_a3);

Add8_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add7_a2_combout,
	dataout => Add8_a2_DATAA_driver);

Add8_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a1,
	dataout => Add8_a2_CIN_driver);

-- Location: LCCOMB_X42_Y21_N12
Add8_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add8_a2_combout = (Add7_a2_combout & (!Add8_a1)) # (!Add7_a2_combout & ((Add8_a1) # (GND)))
-- Add8_a3 = CARRY((!Add8_a1) # (!Add7_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add8_a2_DATAA_driver,
	datad => VCC,
	cin => Add8_a2_CIN_driver,
	combout => Add8_a2_combout,
	cout => Add8_a3);

Add9_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a2_combout,
	dataout => Add9_a2_DATAA_driver);

Add9_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a1,
	dataout => Add9_a2_CIN_driver);

-- Location: LCCOMB_X43_Y21_N20
Add9_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add9_a2_combout = (Add8_a2_combout & (!Add9_a1)) # (!Add8_a2_combout & ((Add9_a1) # (GND)))
-- Add9_a3 = CARRY((!Add9_a1) # (!Add8_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add9_a2_DATAA_driver,
	datad => VCC,
	cin => Add9_a2_CIN_driver,
	combout => Add9_a2_combout,
	cout => Add9_a3);

Add10_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a2_combout,
	dataout => Add10_a2_DATAA_driver);

Add10_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a1,
	dataout => Add10_a2_CIN_driver);

-- Location: LCCOMB_X43_Y21_N4
Add10_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add10_a2_combout = (Add9_a2_combout & (!Add10_a1)) # (!Add9_a2_combout & ((Add10_a1) # (GND)))
-- Add10_a3 = CARRY((!Add10_a1) # (!Add9_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add10_a2_DATAA_driver,
	datad => VCC,
	cin => Add10_a2_CIN_driver,
	combout => Add10_a2_combout,
	cout => Add10_a3);

Add11_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a2_combout,
	dataout => Add11_a2_DATAA_driver);

Add11_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a1,
	dataout => Add11_a2_CIN_driver);

-- Location: LCCOMB_X43_Y25_N12
Add11_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add11_a2_combout = (Add10_a2_combout & (!Add11_a1)) # (!Add10_a2_combout & ((Add11_a1) # (GND)))
-- Add11_a3 = CARRY((!Add11_a1) # (!Add10_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add11_a2_DATAA_driver,
	datad => VCC,
	cin => Add11_a2_CIN_driver,
	combout => Add11_a2_combout,
	cout => Add11_a3);

Add12_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a2_combout,
	dataout => Add12_a2_DATAA_driver);

Add12_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a1,
	dataout => Add12_a2_CIN_driver);

-- Location: LCCOMB_X44_Y25_N2
Add12_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a2_combout = (Add11_a2_combout & (!Add12_a1)) # (!Add11_a2_combout & ((Add12_a1) # (GND)))
-- Add12_a3 = CARRY((!Add12_a1) # (!Add11_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add12_a2_DATAA_driver,
	datad => VCC,
	cin => Add12_a2_CIN_driver,
	combout => Add12_a2_combout,
	cout => Add12_a3);

Add14_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a2_combout,
	dataout => Add14_a2_DATAB_driver);

Add14_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a1,
	dataout => Add14_a2_CIN_driver);

-- Location: LCCOMB_X47_Y25_N6
Add14_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a2_combout = (Add13_a2_combout & (!Add14_a1)) # (!Add13_a2_combout & ((Add14_a1) # (GND)))
-- Add14_a3 = CARRY((!Add14_a1) # (!Add13_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add14_a2_DATAB_driver,
	datad => VCC,
	cin => Add14_a2_CIN_driver,
	combout => Add14_a2_combout,
	cout => Add14_a3);

Add17_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a2_combout,
	dataout => Add17_a2_DATAB_driver);

Add17_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a1,
	dataout => Add17_a2_CIN_driver);

-- Location: LCCOMB_X48_Y27_N2
Add17_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a2_combout = (Add16_a2_combout & (!Add17_a1)) # (!Add16_a2_combout & ((Add17_a1) # (GND)))
-- Add17_a3 = CARRY((!Add17_a1) # (!Add16_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add17_a2_DATAB_driver,
	datad => VCC,
	cin => Add17_a2_CIN_driver,
	combout => Add17_a2_combout,
	cout => Add17_a3);

Add20_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a2_combout,
	dataout => Add20_a2_DATAB_driver);

Add20_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a1,
	dataout => Add20_a2_CIN_driver);

-- Location: LCCOMB_X45_Y27_N16
Add20_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a2_combout = (Add19_a2_combout & (!Add20_a1)) # (!Add19_a2_combout & ((Add20_a1) # (GND)))
-- Add20_a3 = CARRY((!Add20_a1) # (!Add19_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a2_DATAB_driver,
	datad => VCC,
	cin => Add20_a2_CIN_driver,
	combout => Add20_a2_combout,
	cout => Add20_a3);

Add27_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a2_combout,
	dataout => Add27_a2_DATAB_driver);

Add27_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a1,
	dataout => Add27_a2_CIN_driver);

-- Location: LCCOMB_X38_Y35_N10
Add27_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a2_combout = (Add26_a2_combout & (!Add27_a1)) # (!Add26_a2_combout & ((Add27_a1) # (GND)))
-- Add27_a3 = CARRY((!Add27_a1) # (!Add26_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a2_DATAB_driver,
	datad => VCC,
	cin => Add27_a2_CIN_driver,
	combout => Add27_a2_combout,
	cout => Add27_a3);

Add28_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a2_combout,
	dataout => Add28_a2_DATAA_driver);

Add28_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a1,
	dataout => Add28_a2_CIN_driver);

-- Location: LCCOMB_X39_Y35_N8
Add28_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a2_combout = (Add27_a2_combout & (!Add28_a1)) # (!Add27_a2_combout & ((Add28_a1) # (GND)))
-- Add28_a3 = CARRY((!Add28_a1) # (!Add27_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a2_DATAA_driver,
	datad => VCC,
	cin => Add28_a2_CIN_driver,
	combout => Add28_a2_combout,
	cout => Add28_a3);

Add29_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a2_combout,
	dataout => Add29_a2_DATAA_driver);

Add29_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a1,
	dataout => Add29_a2_CIN_driver);

-- Location: LCCOMB_X40_Y35_N8
Add29_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a2_combout = (Add28_a2_combout & (!Add29_a1)) # (!Add28_a2_combout & ((Add29_a1) # (GND)))
-- Add29_a3 = CARRY((!Add29_a1) # (!Add28_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a2_DATAA_driver,
	datad => VCC,
	cin => Add29_a2_CIN_driver,
	combout => Add29_a2_combout,
	cout => Add29_a3);

Add37_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a8_combout,
	dataout => Add37_a4_DATAB_driver);

Add37_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add37_a3,
	dataout => Add37_a4_CIN_driver);

-- Location: LCCOMB_X42_Y26_N18
Add37_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add37_a4_combout = (n_a8_combout & (Add37_a3 $ (GND))) # (!n_a8_combout & (!Add37_a3 & VCC))
-- Add37_a5 = CARRY((n_a8_combout & !Add37_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add37_a4_DATAB_driver,
	datad => VCC,
	cin => Add37_a4_CIN_driver,
	combout => Add37_a4_combout,
	cout => Add37_a5);

Add39_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add38_a4_combout,
	dataout => Add39_a4_DATAB_driver);

Add39_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a3,
	dataout => Add39_a4_CIN_driver);

-- Location: LCCOMB_X42_Y26_N6
Add39_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add39_a4_combout = (Add38_a4_combout & (Add39_a3 $ (GND))) # (!Add38_a4_combout & (!Add39_a3 & VCC))
-- Add39_a5 = CARRY((Add38_a4_combout & !Add39_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add39_a4_DATAB_driver,
	datad => VCC,
	cin => Add39_a4_CIN_driver,
	combout => Add39_a4_combout,
	cout => Add39_a5);

Add40_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a4_combout,
	dataout => Add40_a4_DATAA_driver);

Add40_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a3,
	dataout => Add40_a4_CIN_driver);

-- Location: LCCOMB_X41_Y22_N20
Add40_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add40_a4_combout = (Add39_a4_combout & (Add40_a3 $ (GND))) # (!Add39_a4_combout & (!Add40_a3 & VCC))
-- Add40_a5 = CARRY((Add39_a4_combout & !Add40_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add40_a4_DATAA_driver,
	datad => VCC,
	cin => Add40_a4_CIN_driver,
	combout => Add40_a4_combout,
	cout => Add40_a5);

Add41_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a4_combout,
	dataout => Add41_a4_DATAA_driver);

Add41_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a3,
	dataout => Add41_a4_CIN_driver);

-- Location: LCCOMB_X41_Y22_N4
Add41_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add41_a4_combout = (Add40_a4_combout & (Add41_a3 $ (GND))) # (!Add40_a4_combout & (!Add41_a3 & VCC))
-- Add41_a5 = CARRY((Add40_a4_combout & !Add41_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add41_a4_DATAA_driver,
	datad => VCC,
	cin => Add41_a4_CIN_driver,
	combout => Add41_a4_combout,
	cout => Add41_a5);

Add43_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a4_combout,
	dataout => Add43_a4_DATAB_driver);

Add43_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a3,
	dataout => Add43_a4_CIN_driver);

-- Location: LCCOMB_X44_Y21_N10
Add43_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a4_combout = (Add42_a4_combout & (Add43_a3 $ (GND))) # (!Add42_a4_combout & (!Add43_a3 & VCC))
-- Add43_a5 = CARRY((Add42_a4_combout & !Add43_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add43_a4_DATAB_driver,
	datad => VCC,
	cin => Add43_a4_CIN_driver,
	combout => Add43_a4_combout,
	cout => Add43_a5);

Add44_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a4_combout,
	dataout => Add44_a4_DATAA_driver);

Add44_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a3,
	dataout => Add44_a4_CIN_driver);

-- Location: LCCOMB_X44_Y24_N10
Add44_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a4_combout = (Add43_a4_combout & (Add44_a3 $ (GND))) # (!Add43_a4_combout & (!Add44_a3 & VCC))
-- Add44_a5 = CARRY((Add43_a4_combout & !Add44_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add44_a4_DATAA_driver,
	datad => VCC,
	cin => Add44_a4_CIN_driver,
	combout => Add44_a4_combout,
	cout => Add44_a5);

Add49_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a4_combout,
	dataout => Add49_a4_DATAB_driver);

Add49_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a3,
	dataout => Add49_a4_CIN_driver);

-- Location: LCCOMB_X45_Y23_N4
Add49_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a4_combout = (Add48_a4_combout & (Add49_a3 $ (GND))) # (!Add48_a4_combout & (!Add49_a3 & VCC))
-- Add49_a5 = CARRY((Add48_a4_combout & !Add49_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add49_a4_DATAB_driver,
	datad => VCC,
	cin => Add49_a4_CIN_driver,
	combout => Add49_a4_combout,
	cout => Add49_a5);

Add52_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a4_combout,
	dataout => Add52_a4_DATAB_driver);

Add52_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a3,
	dataout => Add52_a4_CIN_driver);

-- Location: LCCOMB_X42_Y23_N18
Add52_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a4_combout = (Add51_a4_combout & (Add52_a3 $ (GND))) # (!Add51_a4_combout & (!Add52_a3 & VCC))
-- Add52_a5 = CARRY((Add51_a4_combout & !Add52_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a4_DATAB_driver,
	datad => VCC,
	cin => Add52_a4_CIN_driver,
	combout => Add52_a4_combout,
	cout => Add52_a5);

Add53_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a4_combout,
	dataout => Add53_a4_DATAA_driver);

Add53_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a3,
	dataout => Add53_a4_CIN_driver);

-- Location: LCCOMB_X42_Y25_N16
Add53_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a4_combout = (Add52_a4_combout & (Add53_a3 $ (GND))) # (!Add52_a4_combout & (!Add53_a3 & VCC))
-- Add53_a5 = CARRY((Add52_a4_combout & !Add53_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add53_a4_DATAA_driver,
	datad => VCC,
	cin => Add53_a4_CIN_driver,
	combout => Add53_a4_combout,
	cout => Add53_a5);

Add57_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a4_combout,
	dataout => Add57_a4_DATAB_driver);

Add57_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a3,
	dataout => Add57_a4_CIN_driver);

-- Location: LCCOMB_X34_Y29_N12
Add57_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a4_combout = (Add56_a4_combout & (Add57_a3 $ (GND))) # (!Add56_a4_combout & (!Add57_a3 & VCC))
-- Add57_a5 = CARRY((Add56_a4_combout & !Add57_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a4_DATAB_driver,
	datad => VCC,
	cin => Add57_a4_CIN_driver,
	combout => Add57_a4_combout,
	cout => Add57_a5);

Add58_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a4_combout,
	dataout => Add58_a4_DATAA_driver);

Add58_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a3,
	dataout => Add58_a4_CIN_driver);

-- Location: LCCOMB_X34_Y33_N12
Add58_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a4_combout = (Add57_a4_combout & (Add58_a3 $ (GND))) # (!Add57_a4_combout & (!Add58_a3 & VCC))
-- Add58_a5 = CARRY((Add57_a4_combout & !Add58_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a4_DATAA_driver,
	datad => VCC,
	cin => Add58_a4_CIN_driver,
	combout => Add58_a4_combout,
	cout => Add58_a5);

Add59_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a4_combout,
	dataout => Add59_a4_DATAA_driver);

Add59_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a3,
	dataout => Add59_a4_CIN_driver);

-- Location: LCCOMB_X35_Y33_N10
Add59_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a4_combout = (Add58_a4_combout & (Add59_a3 $ (GND))) # (!Add58_a4_combout & (!Add59_a3 & VCC))
-- Add59_a5 = CARRY((Add58_a4_combout & !Add59_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a4_DATAA_driver,
	datad => VCC,
	cin => Add59_a4_CIN_driver,
	combout => Add59_a4_combout,
	cout => Add59_a5);

Add61_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a4_combout,
	dataout => Add61_a4_DATAB_driver);

Add61_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a3,
	dataout => Add61_a4_CIN_driver);

-- Location: LCCOMB_X40_Y33_N8
Add61_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a4_combout = (Add60_a4_combout & (Add61_a3 $ (GND))) # (!Add60_a4_combout & (!Add61_a3 & VCC))
-- Add61_a5 = CARRY((Add60_a4_combout & !Add61_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a4_DATAB_driver,
	datad => VCC,
	cin => Add61_a4_CIN_driver,
	combout => Add61_a4_combout,
	cout => Add61_a5);

Add6_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a11_combout,
	dataout => Add6_a4_DATAB_driver);

Add6_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add6_a3,
	dataout => Add6_a4_CIN_driver);

-- Location: LCCOMB_X42_Y21_N4
Add6_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add6_a4_combout = (n_a11_combout & (Add6_a3 $ (GND))) # (!n_a11_combout & (!Add6_a3 & VCC))
-- Add6_a5 = CARRY((n_a11_combout & !Add6_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add6_a4_DATAB_driver,
	datad => VCC,
	cin => Add6_a4_CIN_driver,
	combout => Add6_a4_combout,
	cout => Add6_a5);

Add8_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add7_a4_combout,
	dataout => Add8_a4_DATAB_driver);

Add8_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a3,
	dataout => Add8_a4_CIN_driver);

-- Location: LCCOMB_X42_Y21_N14
Add8_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add8_a4_combout = (Add7_a4_combout & (Add8_a3 $ (GND))) # (!Add7_a4_combout & (!Add8_a3 & VCC))
-- Add8_a5 = CARRY((Add7_a4_combout & !Add8_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add8_a4_DATAB_driver,
	datad => VCC,
	cin => Add8_a4_CIN_driver,
	combout => Add8_a4_combout,
	cout => Add8_a5);

Add10_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a4_combout,
	dataout => Add10_a4_DATAB_driver);

Add10_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a3,
	dataout => Add10_a4_CIN_driver);

-- Location: LCCOMB_X43_Y21_N6
Add10_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add10_a4_combout = (Add9_a4_combout & (Add10_a3 $ (GND))) # (!Add9_a4_combout & (!Add10_a3 & VCC))
-- Add10_a5 = CARRY((Add9_a4_combout & !Add10_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add10_a4_DATAB_driver,
	datad => VCC,
	cin => Add10_a4_CIN_driver,
	combout => Add10_a4_combout,
	cout => Add10_a5);

Add11_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a4_combout,
	dataout => Add11_a4_DATAA_driver);

Add11_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a3,
	dataout => Add11_a4_CIN_driver);

-- Location: LCCOMB_X43_Y25_N14
Add11_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add11_a4_combout = (Add10_a4_combout & (Add11_a3 $ (GND))) # (!Add10_a4_combout & (!Add11_a3 & VCC))
-- Add11_a5 = CARRY((Add10_a4_combout & !Add11_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add11_a4_DATAA_driver,
	datad => VCC,
	cin => Add11_a4_CIN_driver,
	combout => Add11_a4_combout,
	cout => Add11_a5);

Add13_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a4_combout,
	dataout => Add13_a4_DATAB_driver);

Add13_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a3,
	dataout => Add13_a4_CIN_driver);

-- Location: LCCOMB_X45_Y25_N14
Add13_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a4_combout = (Add12_a4_combout & (Add13_a3 $ (GND))) # (!Add12_a4_combout & (!Add13_a3 & VCC))
-- Add13_a5 = CARRY((Add12_a4_combout & !Add13_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add13_a4_DATAB_driver,
	datad => VCC,
	cin => Add13_a4_CIN_driver,
	combout => Add13_a4_combout,
	cout => Add13_a5);

Add14_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a4_combout,
	dataout => Add14_a4_DATAA_driver);

Add14_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a3,
	dataout => Add14_a4_CIN_driver);

-- Location: LCCOMB_X47_Y25_N8
Add14_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a4_combout = (Add13_a4_combout & (Add14_a3 $ (GND))) # (!Add13_a4_combout & (!Add14_a3 & VCC))
-- Add14_a5 = CARRY((Add13_a4_combout & !Add14_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add14_a4_DATAA_driver,
	datad => VCC,
	cin => Add14_a4_CIN_driver,
	combout => Add14_a4_combout,
	cout => Add14_a5);

Add15_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a4_combout,
	dataout => Add15_a4_DATAA_driver);

Add15_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a3,
	dataout => Add15_a4_CIN_driver);

-- Location: LCCOMB_X47_Y26_N4
Add15_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a4_combout = (Add14_a4_combout & (Add15_a3 $ (GND))) # (!Add14_a4_combout & (!Add15_a3 & VCC))
-- Add15_a5 = CARRY((Add14_a4_combout & !Add15_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add15_a4_DATAA_driver,
	datad => VCC,
	cin => Add15_a4_CIN_driver,
	combout => Add15_a4_combout,
	cout => Add15_a5);

Add16_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a4_combout,
	dataout => Add16_a4_DATAA_driver);

Add16_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a3,
	dataout => Add16_a4_CIN_driver);

-- Location: LCCOMB_X47_Y27_N8
Add16_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a4_combout = (Add15_a4_combout & (Add16_a3 $ (GND))) # (!Add15_a4_combout & (!Add16_a3 & VCC))
-- Add16_a5 = CARRY((Add15_a4_combout & !Add16_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add16_a4_DATAA_driver,
	datad => VCC,
	cin => Add16_a4_CIN_driver,
	combout => Add16_a4_combout,
	cout => Add16_a5);

Add21_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a4_combout,
	dataout => Add21_a4_DATAB_driver);

Add21_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a3,
	dataout => Add21_a4_CIN_driver);

-- Location: LCCOMB_X44_Y27_N18
Add21_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a4_combout = (Add20_a4_combout & (Add21_a3 $ (GND))) # (!Add20_a4_combout & (!Add21_a3 & VCC))
-- Add21_a5 = CARRY((Add20_a4_combout & !Add21_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a4_DATAB_driver,
	datad => VCC,
	cin => Add21_a4_CIN_driver,
	combout => Add21_a4_combout,
	cout => Add21_a5);

Add22_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a4_combout,
	dataout => Add22_a4_DATAA_driver);

Add22_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a3,
	dataout => Add22_a4_CIN_driver);

-- Location: LCCOMB_X41_Y27_N16
Add22_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a4_combout = (Add21_a4_combout & (Add22_a3 $ (GND))) # (!Add21_a4_combout & (!Add22_a3 & VCC))
-- Add22_a5 = CARRY((Add21_a4_combout & !Add22_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add22_a4_DATAA_driver,
	datad => VCC,
	cin => Add22_a4_CIN_driver,
	combout => Add22_a4_combout,
	cout => Add22_a5);

Add23_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a4_combout,
	dataout => Add23_a4_DATAA_driver);

Add23_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a3,
	dataout => Add23_a4_CIN_driver);

-- Location: LCCOMB_X40_Y27_N16
Add23_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a4_combout = (Add22_a4_combout & (Add23_a3 $ (GND))) # (!Add22_a4_combout & (!Add23_a3 & VCC))
-- Add23_a5 = CARRY((Add22_a4_combout & !Add23_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add23_a4_DATAA_driver,
	datad => VCC,
	cin => Add23_a4_CIN_driver,
	combout => Add23_a4_combout,
	cout => Add23_a5);

Add25_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a4_combout,
	dataout => Add25_a4_DATAB_driver);

Add25_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a3,
	dataout => Add25_a4_CIN_driver);

-- Location: LCCOMB_X38_Y27_N14
Add25_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a4_combout = (Add24_a4_combout & (Add25_a3 $ (GND))) # (!Add24_a4_combout & (!Add25_a3 & VCC))
-- Add25_a5 = CARRY((Add24_a4_combout & !Add25_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a4_DATAB_driver,
	datad => VCC,
	cin => Add25_a4_CIN_driver,
	combout => Add25_a4_combout,
	cout => Add25_a5);

Add27_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a4_combout,
	dataout => Add27_a4_DATAB_driver);

Add27_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a3,
	dataout => Add27_a4_CIN_driver);

-- Location: LCCOMB_X38_Y35_N12
Add27_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a4_combout = (Add26_a4_combout & (Add27_a3 $ (GND))) # (!Add26_a4_combout & (!Add27_a3 & VCC))
-- Add27_a5 = CARRY((Add26_a4_combout & !Add27_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a4_DATAB_driver,
	datad => VCC,
	cin => Add27_a4_CIN_driver,
	combout => Add27_a4_combout,
	cout => Add27_a5);

Add28_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a4_combout,
	dataout => Add28_a4_DATAA_driver);

Add28_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a3,
	dataout => Add28_a4_CIN_driver);

-- Location: LCCOMB_X39_Y35_N10
Add28_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a4_combout = (Add27_a4_combout & (Add28_a3 $ (GND))) # (!Add27_a4_combout & (!Add28_a3 & VCC))
-- Add28_a5 = CARRY((Add27_a4_combout & !Add28_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a4_DATAA_driver,
	datad => VCC,
	cin => Add28_a4_CIN_driver,
	combout => Add28_a4_combout,
	cout => Add28_a5);

Add29_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a4_combout,
	dataout => Add29_a4_DATAA_driver);

Add29_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a3,
	dataout => Add29_a4_CIN_driver);

-- Location: LCCOMB_X40_Y35_N10
Add29_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a4_combout = (Add28_a4_combout & (Add29_a3 $ (GND))) # (!Add28_a4_combout & (!Add29_a3 & VCC))
-- Add29_a5 = CARRY((Add28_a4_combout & !Add29_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a4_DATAA_driver,
	datad => VCC,
	cin => Add29_a4_CIN_driver,
	combout => Add29_a4_combout,
	cout => Add29_a5);

Add30_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a4_combout,
	dataout => Add30_a4_DATAA_driver);

Add30_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a3,
	dataout => Add30_a4_CIN_driver);

-- Location: LCCOMB_X41_Y35_N8
Add30_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a4_combout = (Add29_a4_combout & (Add30_a3 $ (GND))) # (!Add29_a4_combout & (!Add30_a3 & VCC))
-- Add30_a5 = CARRY((Add29_a4_combout & !Add30_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a4_DATAA_driver,
	datad => VCC,
	cin => Add30_a4_CIN_driver,
	combout => Add30_a4_combout,
	cout => Add30_a5);

Add37_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add37_a5,
	dataout => Add37_a6_CIN_driver);

-- Location: LCCOMB_X42_Y26_N20
Add37_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add37_a6_combout = Add37_a5

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add37_a6_CIN_driver,
	combout => Add37_a6_combout);

Add44_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a6_combout,
	dataout => Add44_a6_DATAB_driver);

Add44_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a5,
	dataout => Add44_a6_CIN_driver);

-- Location: LCCOMB_X44_Y24_N12
Add44_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a6_combout = (Add43_a6_combout & (!Add44_a5)) # (!Add43_a6_combout & ((Add44_a5) # (GND)))
-- Add44_a7 = CARRY((!Add44_a5) # (!Add43_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add44_a6_DATAB_driver,
	datad => VCC,
	cin => Add44_a6_CIN_driver,
	combout => Add44_a6_combout,
	cout => Add44_a7);

Add45_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a6_combout,
	dataout => Add45_a6_DATAA_driver);

Add45_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a5,
	dataout => Add45_a6_CIN_driver);

-- Location: LCCOMB_X45_Y24_N10
Add45_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a6_combout = (Add44_a6_combout & (!Add45_a5)) # (!Add44_a6_combout & ((Add45_a5) # (GND)))
-- Add45_a7 = CARRY((!Add45_a5) # (!Add44_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add45_a6_DATAA_driver,
	datad => VCC,
	cin => Add45_a6_CIN_driver,
	combout => Add45_a6_combout,
	cout => Add45_a7);

Add46_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a6_combout,
	dataout => Add46_a6_DATAA_driver);

Add46_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a5,
	dataout => Add46_a6_CIN_driver);

-- Location: LCCOMB_X47_Y24_N10
Add46_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a6_combout = (Add45_a6_combout & (!Add46_a5)) # (!Add45_a6_combout & ((Add46_a5) # (GND)))
-- Add46_a7 = CARRY((!Add46_a5) # (!Add45_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add46_a6_DATAA_driver,
	datad => VCC,
	cin => Add46_a6_CIN_driver,
	combout => Add46_a6_combout,
	cout => Add46_a7);

Add47_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a6_combout,
	dataout => Add47_a6_DATAA_driver);

Add47_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a5,
	dataout => Add47_a6_CIN_driver);

-- Location: LCCOMB_X47_Y23_N8
Add47_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a6_combout = (Add46_a6_combout & (!Add47_a5)) # (!Add46_a6_combout & ((Add47_a5) # (GND)))
-- Add47_a7 = CARRY((!Add47_a5) # (!Add46_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add47_a6_DATAA_driver,
	datad => VCC,
	cin => Add47_a6_CIN_driver,
	combout => Add47_a6_combout,
	cout => Add47_a7);

Add48_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a6_combout,
	dataout => Add48_a6_DATAA_driver);

Add48_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a5,
	dataout => Add48_a6_CIN_driver);

-- Location: LCCOMB_X48_Y23_N6
Add48_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a6_combout = (Add47_a6_combout & (!Add48_a5)) # (!Add47_a6_combout & ((Add48_a5) # (GND)))
-- Add48_a7 = CARRY((!Add48_a5) # (!Add47_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add48_a6_DATAA_driver,
	datad => VCC,
	cin => Add48_a6_CIN_driver,
	combout => Add48_a6_combout,
	cout => Add48_a7);

Add49_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a6_combout,
	dataout => Add49_a6_DATAA_driver);

Add49_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a5,
	dataout => Add49_a6_CIN_driver);

-- Location: LCCOMB_X45_Y23_N6
Add49_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a6_combout = (Add48_a6_combout & (!Add49_a5)) # (!Add48_a6_combout & ((Add49_a5) # (GND)))
-- Add49_a7 = CARRY((!Add49_a5) # (!Add48_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add49_a6_DATAA_driver,
	datad => VCC,
	cin => Add49_a6_CIN_driver,
	combout => Add49_a6_combout,
	cout => Add49_a7);

Add52_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a6_combout,
	dataout => Add52_a6_DATAB_driver);

Add52_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a5,
	dataout => Add52_a6_CIN_driver);

-- Location: LCCOMB_X42_Y23_N20
Add52_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a6_combout = (Add51_a6_combout & (!Add52_a5)) # (!Add51_a6_combout & ((Add52_a5) # (GND)))
-- Add52_a7 = CARRY((!Add52_a5) # (!Add51_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a6_DATAB_driver,
	datad => VCC,
	cin => Add52_a6_CIN_driver,
	combout => Add52_a6_combout,
	cout => Add52_a7);

Add54_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a6_combout,
	dataout => Add54_a6_DATAB_driver);

Add54_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a5,
	dataout => Add54_a6_CIN_driver);

-- Location: LCCOMB_X41_Y25_N18
Add54_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a6_combout = (Add53_a6_combout & (!Add54_a5)) # (!Add53_a6_combout & ((Add54_a5) # (GND)))
-- Add54_a7 = CARRY((!Add54_a5) # (!Add53_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a6_DATAB_driver,
	datad => VCC,
	cin => Add54_a6_CIN_driver,
	combout => Add54_a6_combout,
	cout => Add54_a7);

Add55_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a6_combout,
	dataout => Add55_a6_DATAA_driver);

Add55_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a5,
	dataout => Add55_a6_CIN_driver);

-- Location: LCCOMB_X36_Y29_N16
Add55_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a6_combout = (Add54_a6_combout & (!Add55_a5)) # (!Add54_a6_combout & ((Add55_a5) # (GND)))
-- Add55_a7 = CARRY((!Add55_a5) # (!Add54_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add55_a6_DATAA_driver,
	datad => VCC,
	cin => Add55_a6_CIN_driver,
	combout => Add55_a6_combout,
	cout => Add55_a7);

Add56_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a6_combout,
	dataout => Add56_a6_DATAA_driver);

Add56_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a5,
	dataout => Add56_a6_CIN_driver);

-- Location: LCCOMB_X35_Y29_N16
Add56_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a6_combout = (Add55_a6_combout & (!Add56_a5)) # (!Add55_a6_combout & ((Add56_a5) # (GND)))
-- Add56_a7 = CARRY((!Add56_a5) # (!Add55_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add56_a6_DATAA_driver,
	datad => VCC,
	cin => Add56_a6_CIN_driver,
	combout => Add56_a6_combout,
	cout => Add56_a7);

Add58_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a6_combout,
	dataout => Add58_a6_DATAB_driver);

Add58_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a5,
	dataout => Add58_a6_CIN_driver);

-- Location: LCCOMB_X34_Y33_N14
Add58_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a6_combout = (Add57_a6_combout & (!Add58_a5)) # (!Add57_a6_combout & ((Add58_a5) # (GND)))
-- Add58_a7 = CARRY((!Add58_a5) # (!Add57_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a6_DATAB_driver,
	datad => VCC,
	cin => Add58_a6_CIN_driver,
	combout => Add58_a6_combout,
	cout => Add58_a7);

Add59_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a6_combout,
	dataout => Add59_a6_DATAA_driver);

Add59_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a5,
	dataout => Add59_a6_CIN_driver);

-- Location: LCCOMB_X35_Y33_N12
Add59_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a6_combout = (Add58_a6_combout & (!Add59_a5)) # (!Add58_a6_combout & ((Add59_a5) # (GND)))
-- Add59_a7 = CARRY((!Add59_a5) # (!Add58_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a6_DATAA_driver,
	datad => VCC,
	cin => Add59_a6_CIN_driver,
	combout => Add59_a6_combout,
	cout => Add59_a7);

Add61_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a6_combout,
	dataout => Add61_a6_DATAB_driver);

Add61_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a5,
	dataout => Add61_a6_CIN_driver);

-- Location: LCCOMB_X40_Y33_N10
Add61_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a6_combout = (Add60_a6_combout & (!Add61_a5)) # (!Add60_a6_combout & ((Add61_a5) # (GND)))
-- Add61_a7 = CARRY((!Add61_a5) # (!Add60_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a6_DATAB_driver,
	datad => VCC,
	cin => Add61_a6_CIN_driver,
	combout => Add61_a6_combout,
	cout => Add61_a7);

Add6_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add6_a5,
	dataout => Add6_a6_CIN_driver);

-- Location: LCCOMB_X42_Y21_N6
Add6_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add6_a6_combout = Add6_a5

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add6_a6_CIN_driver,
	combout => Add6_a6_combout);

Add9_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a6_combout,
	dataout => Add9_a6_DATAB_driver);

Add9_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a5,
	dataout => Add9_a6_CIN_driver);

-- Location: LCCOMB_X43_Y21_N24
Add9_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add9_a6_combout = (Add8_a6_combout & (!Add9_a5)) # (!Add8_a6_combout & ((Add9_a5) # (GND)))
-- Add9_a7 = CARRY((!Add9_a5) # (!Add8_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add9_a6_DATAB_driver,
	datad => VCC,
	cin => Add9_a6_CIN_driver,
	combout => Add9_a6_combout,
	cout => Add9_a7);

Add10_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a6_combout,
	dataout => Add10_a6_DATAA_driver);

Add10_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a5,
	dataout => Add10_a6_CIN_driver);

-- Location: LCCOMB_X43_Y21_N8
Add10_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add10_a6_combout = (Add9_a6_combout & (!Add10_a5)) # (!Add9_a6_combout & ((Add10_a5) # (GND)))
-- Add10_a7 = CARRY((!Add10_a5) # (!Add9_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add10_a6_DATAA_driver,
	datad => VCC,
	cin => Add10_a6_CIN_driver,
	combout => Add10_a6_combout,
	cout => Add10_a7);

Add15_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a6_combout,
	dataout => Add15_a6_DATAB_driver);

Add15_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a5,
	dataout => Add15_a6_CIN_driver);

-- Location: LCCOMB_X47_Y26_N6
Add15_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a6_combout = (Add14_a6_combout & (!Add15_a5)) # (!Add14_a6_combout & ((Add15_a5) # (GND)))
-- Add15_a7 = CARRY((!Add15_a5) # (!Add14_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add15_a6_DATAB_driver,
	datad => VCC,
	cin => Add15_a6_CIN_driver,
	combout => Add15_a6_combout,
	cout => Add15_a7);

Add16_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a6_combout,
	dataout => Add16_a6_DATAA_driver);

Add16_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a5,
	dataout => Add16_a6_CIN_driver);

-- Location: LCCOMB_X47_Y27_N10
Add16_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a6_combout = (Add15_a6_combout & (!Add16_a5)) # (!Add15_a6_combout & ((Add16_a5) # (GND)))
-- Add16_a7 = CARRY((!Add16_a5) # (!Add15_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add16_a6_DATAA_driver,
	datad => VCC,
	cin => Add16_a6_CIN_driver,
	combout => Add16_a6_combout,
	cout => Add16_a7);

Add18_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a6_combout,
	dataout => Add18_a6_DATAB_driver);

Add18_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a5,
	dataout => Add18_a6_CIN_driver);

-- Location: LCCOMB_X49_Y27_N6
Add18_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a6_combout = (Add17_a6_combout & (!Add18_a5)) # (!Add17_a6_combout & ((Add18_a5) # (GND)))
-- Add18_a7 = CARRY((!Add18_a5) # (!Add17_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add18_a6_DATAB_driver,
	datad => VCC,
	cin => Add18_a6_CIN_driver,
	combout => Add18_a6_combout,
	cout => Add18_a7);

Add19_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a6_combout,
	dataout => Add19_a6_DATAA_driver);

Add19_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a5,
	dataout => Add19_a6_CIN_driver);

-- Location: LCCOMB_X45_Y29_N22
Add19_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a6_combout = (Add18_a6_combout & (!Add19_a5)) # (!Add18_a6_combout & ((Add19_a5) # (GND)))
-- Add19_a7 = CARRY((!Add19_a5) # (!Add18_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add19_a6_DATAA_driver,
	datad => VCC,
	cin => Add19_a6_CIN_driver,
	combout => Add19_a6_combout,
	cout => Add19_a7);

Add24_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a6_combout,
	dataout => Add24_a6_DATAB_driver);

Add24_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a5,
	dataout => Add24_a6_CIN_driver);

-- Location: LCCOMB_X39_Y27_N16
Add24_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a6_combout = (Add23_a6_combout & (!Add24_a5)) # (!Add23_a6_combout & ((Add24_a5) # (GND)))
-- Add24_a7 = CARRY((!Add24_a5) # (!Add23_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a6_DATAB_driver,
	datad => VCC,
	cin => Add24_a6_CIN_driver,
	combout => Add24_a6_combout,
	cout => Add24_a7);

Add25_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a6_combout,
	dataout => Add25_a6_DATAA_driver);

Add25_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a5,
	dataout => Add25_a6_CIN_driver);

-- Location: LCCOMB_X38_Y27_N16
Add25_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a6_combout = (Add24_a6_combout & (!Add25_a5)) # (!Add24_a6_combout & ((Add25_a5) # (GND)))
-- Add25_a7 = CARRY((!Add25_a5) # (!Add24_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add25_a6_DATAA_driver,
	datad => VCC,
	cin => Add25_a6_CIN_driver,
	combout => Add25_a6_combout,
	cout => Add25_a7);

Add26_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a6_combout,
	dataout => Add26_a6_DATAA_driver);

Add26_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a5,
	dataout => Add26_a6_CIN_driver);

-- Location: LCCOMB_X38_Y31_N14
Add26_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a6_combout = (Add25_a6_combout & (!Add26_a5)) # (!Add25_a6_combout & ((Add26_a5) # (GND)))
-- Add26_a7 = CARRY((!Add26_a5) # (!Add25_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a6_DATAA_driver,
	datad => VCC,
	cin => Add26_a6_CIN_driver,
	combout => Add26_a6_combout,
	cout => Add26_a7);

Add27_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a6_combout,
	dataout => Add27_a6_DATAA_driver);

Add27_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a5,
	dataout => Add27_a6_CIN_driver);

-- Location: LCCOMB_X38_Y35_N14
Add27_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a6_combout = (Add26_a6_combout & (!Add27_a5)) # (!Add26_a6_combout & ((Add27_a5) # (GND)))
-- Add27_a7 = CARRY((!Add27_a5) # (!Add26_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a6_DATAA_driver,
	datad => VCC,
	cin => Add27_a6_CIN_driver,
	combout => Add27_a6_combout,
	cout => Add27_a7);

Add28_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a6_combout,
	dataout => Add28_a6_DATAA_driver);

Add28_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a5,
	dataout => Add28_a6_CIN_driver);

-- Location: LCCOMB_X39_Y35_N12
Add28_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a6_combout = (Add27_a6_combout & (!Add28_a5)) # (!Add27_a6_combout & ((Add28_a5) # (GND)))
-- Add28_a7 = CARRY((!Add28_a5) # (!Add27_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a6_DATAA_driver,
	datad => VCC,
	cin => Add28_a6_CIN_driver,
	combout => Add28_a6_combout,
	cout => Add28_a7);

Add29_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a6_combout,
	dataout => Add29_a6_DATAA_driver);

Add29_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a5,
	dataout => Add29_a6_CIN_driver);

-- Location: LCCOMB_X40_Y35_N12
Add29_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a6_combout = (Add28_a6_combout & (!Add29_a5)) # (!Add28_a6_combout & ((Add29_a5) # (GND)))
-- Add29_a7 = CARRY((!Add29_a5) # (!Add28_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a6_DATAA_driver,
	datad => VCC,
	cin => Add29_a6_CIN_driver,
	combout => Add29_a6_combout,
	cout => Add29_a7);

Add30_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a6_combout,
	dataout => Add30_a6_DATAA_driver);

Add30_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a5,
	dataout => Add30_a6_CIN_driver);

-- Location: LCCOMB_X41_Y35_N10
Add30_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a6_combout = (Add29_a6_combout & (!Add30_a5)) # (!Add29_a6_combout & ((Add30_a5) # (GND)))
-- Add30_a7 = CARRY((!Add30_a5) # (!Add29_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a6_DATAA_driver,
	datad => VCC,
	cin => Add30_a6_CIN_driver,
	combout => Add30_a6_combout,
	cout => Add30_a7);

Add39_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add38_a8_combout,
	dataout => Add39_a8_DATAB_driver);

Add39_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a7,
	dataout => Add39_a8_CIN_driver);

-- Location: LCCOMB_X42_Y26_N10
Add39_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add39_a8_combout = (Add38_a8_combout & (Add39_a7 $ (GND))) # (!Add38_a8_combout & (!Add39_a7 & VCC))
-- Add39_a9 = CARRY((Add38_a8_combout & !Add39_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add39_a8_DATAB_driver,
	datad => VCC,
	cin => Add39_a8_CIN_driver,
	combout => Add39_a8_combout,
	cout => Add39_a9);

Add40_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a8_combout,
	dataout => Add40_a8_DATAB_driver);

Add40_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a7,
	dataout => Add40_a8_CIN_driver);

-- Location: LCCOMB_X41_Y22_N24
Add40_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add40_a8_combout = (Add39_a8_combout & (Add40_a7 $ (GND))) # (!Add39_a8_combout & (!Add40_a7 & VCC))
-- Add40_a9 = CARRY((Add39_a8_combout & !Add40_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add40_a8_DATAB_driver,
	datad => VCC,
	cin => Add40_a8_CIN_driver,
	combout => Add40_a8_combout,
	cout => Add40_a9);

Add42_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a8_combout,
	dataout => Add42_a8_DATAB_driver);

Add42_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a7,
	dataout => Add42_a8_CIN_driver);

-- Location: LCCOMB_X41_Y21_N12
Add42_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add42_a8_combout = (Add41_a8_combout & (Add42_a7 $ (GND))) # (!Add41_a8_combout & (!Add42_a7 & VCC))
-- Add42_a9 = CARRY((Add41_a8_combout & !Add42_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add42_a8_DATAB_driver,
	datad => VCC,
	cin => Add42_a8_CIN_driver,
	combout => Add42_a8_combout,
	cout => Add42_a9);

Add44_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a8_combout,
	dataout => Add44_a8_DATAB_driver);

Add44_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a7,
	dataout => Add44_a8_CIN_driver);

-- Location: LCCOMB_X44_Y24_N14
Add44_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a8_combout = (Add43_a8_combout & (Add44_a7 $ (GND))) # (!Add43_a8_combout & (!Add44_a7 & VCC))
-- Add44_a9 = CARRY((Add43_a8_combout & !Add44_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add44_a8_DATAB_driver,
	datad => VCC,
	cin => Add44_a8_CIN_driver,
	combout => Add44_a8_combout,
	cout => Add44_a9);

Add46_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a8_combout,
	dataout => Add46_a8_DATAB_driver);

Add46_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a7,
	dataout => Add46_a8_CIN_driver);

-- Location: LCCOMB_X47_Y24_N12
Add46_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a8_combout = (Add45_a8_combout & (Add46_a7 $ (GND))) # (!Add45_a8_combout & (!Add46_a7 & VCC))
-- Add46_a9 = CARRY((Add45_a8_combout & !Add46_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add46_a8_DATAB_driver,
	datad => VCC,
	cin => Add46_a8_CIN_driver,
	combout => Add46_a8_combout,
	cout => Add46_a9);

Add47_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a8_combout,
	dataout => Add47_a8_DATAA_driver);

Add47_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a7,
	dataout => Add47_a8_CIN_driver);

-- Location: LCCOMB_X47_Y23_N10
Add47_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a8_combout = (Add46_a8_combout & (Add47_a7 $ (GND))) # (!Add46_a8_combout & (!Add47_a7 & VCC))
-- Add47_a9 = CARRY((Add46_a8_combout & !Add47_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add47_a8_DATAA_driver,
	datad => VCC,
	cin => Add47_a8_CIN_driver,
	combout => Add47_a8_combout,
	cout => Add47_a9);

Add48_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a8_combout,
	dataout => Add48_a8_DATAA_driver);

Add48_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a7,
	dataout => Add48_a8_CIN_driver);

-- Location: LCCOMB_X48_Y23_N8
Add48_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a8_combout = (Add47_a8_combout & (Add48_a7 $ (GND))) # (!Add47_a8_combout & (!Add48_a7 & VCC))
-- Add48_a9 = CARRY((Add47_a8_combout & !Add48_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add48_a8_DATAA_driver,
	datad => VCC,
	cin => Add48_a8_CIN_driver,
	combout => Add48_a8_combout,
	cout => Add48_a9);

Add51_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a8_combout,
	dataout => Add51_a8_DATAB_driver);

Add51_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a7,
	dataout => Add51_a8_CIN_driver);

-- Location: LCCOMB_X43_Y23_N22
Add51_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a8_combout = (Add50_a8_combout & (Add51_a7 $ (GND))) # (!Add50_a8_combout & (!Add51_a7 & VCC))
-- Add51_a9 = CARRY((Add50_a8_combout & !Add51_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a8_DATAB_driver,
	datad => VCC,
	cin => Add51_a8_CIN_driver,
	combout => Add51_a8_combout,
	cout => Add51_a9);

Add55_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a8_combout,
	dataout => Add55_a8_DATAB_driver);

Add55_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a7,
	dataout => Add55_a8_CIN_driver);

-- Location: LCCOMB_X36_Y29_N18
Add55_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a8_combout = (Add54_a8_combout & (Add55_a7 $ (GND))) # (!Add54_a8_combout & (!Add55_a7 & VCC))
-- Add55_a9 = CARRY((Add54_a8_combout & !Add55_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a8_DATAB_driver,
	datad => VCC,
	cin => Add55_a8_CIN_driver,
	combout => Add55_a8_combout,
	cout => Add55_a9);

Add57_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a8_combout,
	dataout => Add57_a8_DATAB_driver);

Add57_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a7,
	dataout => Add57_a8_CIN_driver);

-- Location: LCCOMB_X34_Y29_N16
Add57_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a8_combout = (Add56_a8_combout & (Add57_a7 $ (GND))) # (!Add56_a8_combout & (!Add57_a7 & VCC))
-- Add57_a9 = CARRY((Add56_a8_combout & !Add57_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a8_DATAB_driver,
	datad => VCC,
	cin => Add57_a8_CIN_driver,
	combout => Add57_a8_combout,
	cout => Add57_a9);

Add59_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a8_combout,
	dataout => Add59_a8_DATAB_driver);

Add59_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a7,
	dataout => Add59_a8_CIN_driver);

-- Location: LCCOMB_X35_Y33_N14
Add59_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a8_combout = (Add58_a8_combout & (Add59_a7 $ (GND))) # (!Add58_a8_combout & (!Add59_a7 & VCC))
-- Add59_a9 = CARRY((Add58_a8_combout & !Add59_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a8_DATAB_driver,
	datad => VCC,
	cin => Add59_a8_CIN_driver,
	combout => Add59_a8_combout,
	cout => Add59_a9);

Add8_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add7_a8_combout,
	dataout => Add8_a8_DATAB_driver);

Add8_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a7,
	dataout => Add8_a8_CIN_driver);

-- Location: LCCOMB_X42_Y21_N18
Add8_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add8_a8_combout = (Add7_a8_combout & (Add8_a7 $ (GND))) # (!Add7_a8_combout & (!Add8_a7 & VCC))
-- Add8_a9 = CARRY((Add7_a8_combout & !Add8_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add8_a8_DATAB_driver,
	datad => VCC,
	cin => Add8_a8_CIN_driver,
	combout => Add8_a8_combout,
	cout => Add8_a9);

Add12_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a8_combout,
	dataout => Add12_a8_DATAB_driver);

Add12_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a7,
	dataout => Add12_a8_CIN_driver);

-- Location: LCCOMB_X44_Y25_N8
Add12_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a8_combout = (Add11_a8_combout & (Add12_a7 $ (GND))) # (!Add11_a8_combout & (!Add12_a7 & VCC))
-- Add12_a9 = CARRY((Add11_a8_combout & !Add12_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add12_a8_DATAB_driver,
	datad => VCC,
	cin => Add12_a8_CIN_driver,
	combout => Add12_a8_combout,
	cout => Add12_a9);

Add13_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a8_combout,
	dataout => Add13_a8_DATAA_driver);

Add13_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a7,
	dataout => Add13_a8_CIN_driver);

-- Location: LCCOMB_X45_Y25_N18
Add13_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a8_combout = (Add12_a8_combout & (Add13_a7 $ (GND))) # (!Add12_a8_combout & (!Add13_a7 & VCC))
-- Add13_a9 = CARRY((Add12_a8_combout & !Add13_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add13_a8_DATAA_driver,
	datad => VCC,
	cin => Add13_a8_CIN_driver,
	combout => Add13_a8_combout,
	cout => Add13_a9);

Add16_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a8_combout,
	dataout => Add16_a8_DATAB_driver);

Add16_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a7,
	dataout => Add16_a8_CIN_driver);

-- Location: LCCOMB_X47_Y27_N12
Add16_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a8_combout = (Add15_a8_combout & (Add16_a7 $ (GND))) # (!Add15_a8_combout & (!Add16_a7 & VCC))
-- Add16_a9 = CARRY((Add15_a8_combout & !Add16_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add16_a8_DATAB_driver,
	datad => VCC,
	cin => Add16_a8_CIN_driver,
	combout => Add16_a8_combout,
	cout => Add16_a9);

Add17_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a8_combout,
	dataout => Add17_a8_DATAA_driver);

Add17_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a7,
	dataout => Add17_a8_CIN_driver);

-- Location: LCCOMB_X48_Y27_N8
Add17_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a8_combout = (Add16_a8_combout & (Add17_a7 $ (GND))) # (!Add16_a8_combout & (!Add17_a7 & VCC))
-- Add17_a9 = CARRY((Add16_a8_combout & !Add17_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add17_a8_DATAA_driver,
	datad => VCC,
	cin => Add17_a8_CIN_driver,
	combout => Add17_a8_combout,
	cout => Add17_a9);

Add21_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a8_combout,
	dataout => Add21_a8_DATAB_driver);

Add21_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a7,
	dataout => Add21_a8_CIN_driver);

-- Location: LCCOMB_X44_Y27_N22
Add21_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a8_combout = (Add20_a8_combout & (Add21_a7 $ (GND))) # (!Add20_a8_combout & (!Add21_a7 & VCC))
-- Add21_a9 = CARRY((Add20_a8_combout & !Add21_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a8_DATAB_driver,
	datad => VCC,
	cin => Add21_a8_CIN_driver,
	combout => Add21_a8_combout,
	cout => Add21_a9);

Add25_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a8_combout,
	dataout => Add25_a8_DATAB_driver);

Add25_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a7,
	dataout => Add25_a8_CIN_driver);

-- Location: LCCOMB_X38_Y27_N18
Add25_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a8_combout = (Add24_a8_combout & (Add25_a7 $ (GND))) # (!Add24_a8_combout & (!Add25_a7 & VCC))
-- Add25_a9 = CARRY((Add24_a8_combout & !Add25_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a8_DATAB_driver,
	datad => VCC,
	cin => Add25_a8_CIN_driver,
	combout => Add25_a8_combout,
	cout => Add25_a9);

Add28_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a8_combout,
	dataout => Add28_a8_DATAB_driver);

Add28_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a7,
	dataout => Add28_a8_CIN_driver);

-- Location: LCCOMB_X39_Y35_N14
Add28_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a8_combout = (Add27_a8_combout & (Add28_a7 $ (GND))) # (!Add27_a8_combout & (!Add28_a7 & VCC))
-- Add28_a9 = CARRY((Add27_a8_combout & !Add28_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a8_DATAB_driver,
	datad => VCC,
	cin => Add28_a8_CIN_driver,
	combout => Add28_a8_combout,
	cout => Add28_a9);

Add29_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a8_combout,
	dataout => Add29_a8_DATAA_driver);

Add29_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a7,
	dataout => Add29_a8_CIN_driver);

-- Location: LCCOMB_X40_Y35_N14
Add29_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a8_combout = (Add28_a8_combout & (Add29_a7 $ (GND))) # (!Add28_a8_combout & (!Add29_a7 & VCC))
-- Add29_a9 = CARRY((Add28_a8_combout & !Add29_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a8_DATAA_driver,
	datad => VCC,
	cin => Add29_a8_CIN_driver,
	combout => Add29_a8_combout,
	cout => Add29_a9);

Add39_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a9,
	dataout => Add39_a10_CIN_driver);

-- Location: LCCOMB_X42_Y26_N12
Add39_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add39_a10_combout = Add39_a9

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add39_a10_CIN_driver,
	combout => Add39_a10_combout);

Add43_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a10_combout,
	dataout => Add43_a10_DATAB_driver);

Add43_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a9,
	dataout => Add43_a10_CIN_driver);

-- Location: LCCOMB_X44_Y21_N16
Add43_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a10_combout = (Add42_a10_combout & (!Add43_a9)) # (!Add42_a10_combout & ((Add43_a9) # (GND)))
-- Add43_a11 = CARRY((!Add43_a9) # (!Add42_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add43_a10_DATAB_driver,
	datad => VCC,
	cin => Add43_a10_CIN_driver,
	combout => Add43_a10_combout,
	cout => Add43_a11);

Add47_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a10_combout,
	dataout => Add47_a10_DATAB_driver);

Add47_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a9,
	dataout => Add47_a10_CIN_driver);

-- Location: LCCOMB_X47_Y23_N12
Add47_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a10_combout = (Add46_a10_combout & (!Add47_a9)) # (!Add46_a10_combout & ((Add47_a9) # (GND)))
-- Add47_a11 = CARRY((!Add47_a9) # (!Add46_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add47_a10_DATAB_driver,
	datad => VCC,
	cin => Add47_a10_CIN_driver,
	combout => Add47_a10_combout,
	cout => Add47_a11);

Add48_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a10_combout,
	dataout => Add48_a10_DATAA_driver);

Add48_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a9,
	dataout => Add48_a10_CIN_driver);

-- Location: LCCOMB_X48_Y23_N10
Add48_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a10_combout = (Add47_a10_combout & (!Add48_a9)) # (!Add47_a10_combout & ((Add48_a9) # (GND)))
-- Add48_a11 = CARRY((!Add48_a9) # (!Add47_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add48_a10_DATAA_driver,
	datad => VCC,
	cin => Add48_a10_CIN_driver,
	combout => Add48_a10_combout,
	cout => Add48_a11);

Add50_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a10_combout,
	dataout => Add50_a10_DATAB_driver);

Add50_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a9,
	dataout => Add50_a10_CIN_driver);

-- Location: LCCOMB_X44_Y23_N26
Add50_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a10_combout = (Add49_a10_combout & (!Add50_a9)) # (!Add49_a10_combout & ((Add50_a9) # (GND)))
-- Add50_a11 = CARRY((!Add50_a9) # (!Add49_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a10_DATAB_driver,
	datad => VCC,
	cin => Add50_a10_CIN_driver,
	combout => Add50_a10_combout,
	cout => Add50_a11);

Add57_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a10_combout,
	dataout => Add57_a10_DATAB_driver);

Add57_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a9,
	dataout => Add57_a10_CIN_driver);

-- Location: LCCOMB_X34_Y29_N18
Add57_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a10_combout = (Add56_a10_combout & (!Add57_a9)) # (!Add56_a10_combout & ((Add57_a9) # (GND)))
-- Add57_a11 = CARRY((!Add57_a9) # (!Add56_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a10_DATAB_driver,
	datad => VCC,
	cin => Add57_a10_CIN_driver,
	combout => Add57_a10_combout,
	cout => Add57_a11);

Add8_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a9,
	dataout => Add8_a10_CIN_driver);

-- Location: LCCOMB_X42_Y21_N20
Add8_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add8_a10_combout = Add8_a9

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add8_a10_CIN_driver,
	combout => Add8_a10_combout);

Add11_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a10_combout,
	dataout => Add11_a10_DATAB_driver);

Add11_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a9,
	dataout => Add11_a10_CIN_driver);

-- Location: LCCOMB_X43_Y25_N20
Add11_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add11_a10_combout = (Add10_a10_combout & (!Add11_a9)) # (!Add10_a10_combout & ((Add11_a9) # (GND)))
-- Add11_a11 = CARRY((!Add11_a9) # (!Add10_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add11_a10_DATAB_driver,
	datad => VCC,
	cin => Add11_a10_CIN_driver,
	combout => Add11_a10_combout,
	cout => Add11_a11);

Add12_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a10_combout,
	dataout => Add12_a10_DATAA_driver);

Add12_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a9,
	dataout => Add12_a10_CIN_driver);

-- Location: LCCOMB_X44_Y25_N10
Add12_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a10_combout = (Add11_a10_combout & (!Add12_a9)) # (!Add11_a10_combout & ((Add12_a9) # (GND)))
-- Add12_a11 = CARRY((!Add12_a9) # (!Add11_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add12_a10_DATAA_driver,
	datad => VCC,
	cin => Add12_a10_CIN_driver,
	combout => Add12_a10_combout,
	cout => Add12_a11);

Add16_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a10_combout,
	dataout => Add16_a10_DATAB_driver);

Add16_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a9,
	dataout => Add16_a10_CIN_driver);

-- Location: LCCOMB_X47_Y27_N14
Add16_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a10_combout = (Add15_a10_combout & (!Add16_a9)) # (!Add15_a10_combout & ((Add16_a9) # (GND)))
-- Add16_a11 = CARRY((!Add16_a9) # (!Add15_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add16_a10_DATAB_driver,
	datad => VCC,
	cin => Add16_a10_CIN_driver,
	combout => Add16_a10_combout,
	cout => Add16_a11);

Add17_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a10_combout,
	dataout => Add17_a10_DATAA_driver);

Add17_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a9,
	dataout => Add17_a10_CIN_driver);

-- Location: LCCOMB_X48_Y27_N10
Add17_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a10_combout = (Add16_a10_combout & (!Add17_a9)) # (!Add16_a10_combout & ((Add17_a9) # (GND)))
-- Add17_a11 = CARRY((!Add17_a9) # (!Add16_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add17_a10_DATAA_driver,
	datad => VCC,
	cin => Add17_a10_CIN_driver,
	combout => Add17_a10_combout,
	cout => Add17_a11);

Add18_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a10_combout,
	dataout => Add18_a10_DATAA_driver);

Add18_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a9,
	dataout => Add18_a10_CIN_driver);

-- Location: LCCOMB_X49_Y27_N10
Add18_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a10_combout = (Add17_a10_combout & (!Add18_a9)) # (!Add17_a10_combout & ((Add18_a9) # (GND)))
-- Add18_a11 = CARRY((!Add18_a9) # (!Add17_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add18_a10_DATAA_driver,
	datad => VCC,
	cin => Add18_a10_CIN_driver,
	combout => Add18_a10_combout,
	cout => Add18_a11);

Add26_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a10_combout,
	dataout => Add26_a10_DATAB_driver);

Add26_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a9,
	dataout => Add26_a10_CIN_driver);

-- Location: LCCOMB_X38_Y31_N18
Add26_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a10_combout = (Add25_a10_combout & (!Add26_a9)) # (!Add25_a10_combout & ((Add26_a9) # (GND)))
-- Add26_a11 = CARRY((!Add26_a9) # (!Add25_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a10_DATAB_driver,
	datad => VCC,
	cin => Add26_a10_CIN_driver,
	combout => Add26_a10_combout,
	cout => Add26_a11);

Add30_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a10_combout,
	dataout => Add30_a10_DATAB_driver);

Add30_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a9,
	dataout => Add30_a10_CIN_driver);

-- Location: LCCOMB_X41_Y35_N14
Add30_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a10_combout = (Add29_a10_combout & (!Add30_a9)) # (!Add29_a10_combout & ((Add30_a9) # (GND)))
-- Add30_a11 = CARRY((!Add30_a9) # (!Add29_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a10_DATAB_driver,
	datad => VCC,
	cin => Add30_a10_CIN_driver,
	combout => Add30_a10_combout,
	cout => Add30_a11);

Add41_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a12_combout,
	dataout => Add41_a12_DATAB_driver);

Add41_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a11,
	dataout => Add41_a12_CIN_driver);

-- Location: LCCOMB_X41_Y22_N12
Add41_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add41_a12_combout = (Add40_a12_combout & (Add41_a11 $ (GND))) # (!Add40_a12_combout & (!Add41_a11 & VCC))
-- Add41_a13 = CARRY((Add40_a12_combout & !Add41_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add41_a12_DATAB_driver,
	datad => VCC,
	cin => Add41_a12_CIN_driver,
	combout => Add41_a12_combout,
	cout => Add41_a13);

Add43_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a12_combout,
	dataout => Add43_a12_DATAB_driver);

Add43_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a11,
	dataout => Add43_a12_CIN_driver);

-- Location: LCCOMB_X44_Y21_N18
Add43_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a12_combout = (Add42_a12_combout & (Add43_a11 $ (GND))) # (!Add42_a12_combout & (!Add43_a11 & VCC))
-- Add43_a13 = CARRY((Add42_a12_combout & !Add43_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add43_a12_DATAB_driver,
	datad => VCC,
	cin => Add43_a12_CIN_driver,
	combout => Add43_a12_combout,
	cout => Add43_a13);

Add46_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a12_combout,
	dataout => Add46_a12_DATAB_driver);

Add46_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a11,
	dataout => Add46_a12_CIN_driver);

-- Location: LCCOMB_X47_Y24_N16
Add46_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a12_combout = (Add45_a12_combout & (Add46_a11 $ (GND))) # (!Add45_a12_combout & (!Add46_a11 & VCC))
-- Add46_a13 = CARRY((Add45_a12_combout & !Add46_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add46_a12_DATAB_driver,
	datad => VCC,
	cin => Add46_a12_CIN_driver,
	combout => Add46_a12_combout,
	cout => Add46_a13);

Add47_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a12_combout,
	dataout => Add47_a12_DATAA_driver);

Add47_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a11,
	dataout => Add47_a12_CIN_driver);

-- Location: LCCOMB_X47_Y23_N14
Add47_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a12_combout = (Add46_a12_combout & (Add47_a11 $ (GND))) # (!Add46_a12_combout & (!Add47_a11 & VCC))
-- Add47_a13 = CARRY((Add46_a12_combout & !Add47_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add47_a12_DATAA_driver,
	datad => VCC,
	cin => Add47_a12_CIN_driver,
	combout => Add47_a12_combout,
	cout => Add47_a13);

Add51_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a12_combout,
	dataout => Add51_a12_DATAB_driver);

Add51_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a11,
	dataout => Add51_a12_CIN_driver);

-- Location: LCCOMB_X43_Y23_N26
Add51_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a12_combout = (Add50_a12_combout & (Add51_a11 $ (GND))) # (!Add50_a12_combout & (!Add51_a11 & VCC))
-- Add51_a13 = CARRY((Add50_a12_combout & !Add51_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a12_DATAB_driver,
	datad => VCC,
	cin => Add51_a12_CIN_driver,
	combout => Add51_a12_combout,
	cout => Add51_a13);

Add54_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a12_combout,
	dataout => Add54_a12_DATAB_driver);

Add54_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a11,
	dataout => Add54_a12_CIN_driver);

-- Location: LCCOMB_X41_Y25_N24
Add54_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a12_combout = (Add53_a12_combout & (Add54_a11 $ (GND))) # (!Add53_a12_combout & (!Add54_a11 & VCC))
-- Add54_a13 = CARRY((Add53_a12_combout & !Add54_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a12_DATAB_driver,
	datad => VCC,
	cin => Add54_a12_CIN_driver,
	combout => Add54_a12_combout,
	cout => Add54_a13);

Add56_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a12_combout,
	dataout => Add56_a12_DATAB_driver);

Add56_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a11,
	dataout => Add56_a12_CIN_driver);

-- Location: LCCOMB_X35_Y29_N22
Add56_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a12_combout = (Add55_a12_combout & (Add56_a11 $ (GND))) # (!Add55_a12_combout & (!Add56_a11 & VCC))
-- Add56_a13 = CARRY((Add55_a12_combout & !Add56_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a12_DATAB_driver,
	datad => VCC,
	cin => Add56_a12_CIN_driver,
	combout => Add56_a12_combout,
	cout => Add56_a13);

Add57_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a12_combout,
	dataout => Add57_a12_DATAA_driver);

Add57_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a11,
	dataout => Add57_a12_CIN_driver);

-- Location: LCCOMB_X34_Y29_N20
Add57_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a12_combout = (Add56_a12_combout & (Add57_a11 $ (GND))) # (!Add56_a12_combout & (!Add57_a11 & VCC))
-- Add57_a13 = CARRY((Add56_a12_combout & !Add57_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a12_DATAA_driver,
	datad => VCC,
	cin => Add57_a12_CIN_driver,
	combout => Add57_a12_combout,
	cout => Add57_a13);

Add58_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a12_combout,
	dataout => Add58_a12_DATAA_driver);

Add58_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a11,
	dataout => Add58_a12_CIN_driver);

-- Location: LCCOMB_X34_Y33_N20
Add58_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a12_combout = (Add57_a12_combout & (Add58_a11 $ (GND))) # (!Add57_a12_combout & (!Add58_a11 & VCC))
-- Add58_a13 = CARRY((Add57_a12_combout & !Add58_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a12_DATAA_driver,
	datad => VCC,
	cin => Add58_a12_CIN_driver,
	combout => Add58_a12_combout,
	cout => Add58_a13);

Add10_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a12_combout,
	dataout => Add10_a12_DATAB_driver);

Add10_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a11,
	dataout => Add10_a12_CIN_driver);

-- Location: LCCOMB_X43_Y21_N14
Add10_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add10_a12_combout = (Add9_a12_combout & (Add10_a11 $ (GND))) # (!Add9_a12_combout & (!Add10_a11 & VCC))
-- Add10_a13 = CARRY((Add9_a12_combout & !Add10_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add10_a12_DATAB_driver,
	datad => VCC,
	cin => Add10_a12_CIN_driver,
	combout => Add10_a12_combout,
	cout => Add10_a13);

Add12_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a12_combout,
	dataout => Add12_a12_DATAB_driver);

Add12_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a11,
	dataout => Add12_a12_CIN_driver);

-- Location: LCCOMB_X44_Y25_N12
Add12_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a12_combout = (Add11_a12_combout & (Add12_a11 $ (GND))) # (!Add11_a12_combout & (!Add12_a11 & VCC))
-- Add12_a13 = CARRY((Add11_a12_combout & !Add12_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add12_a12_DATAB_driver,
	datad => VCC,
	cin => Add12_a12_CIN_driver,
	combout => Add12_a12_combout,
	cout => Add12_a13);

Add14_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a12_combout,
	dataout => Add14_a12_DATAB_driver);

Add14_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a11,
	dataout => Add14_a12_CIN_driver);

-- Location: LCCOMB_X47_Y25_N16
Add14_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a12_combout = (Add13_a12_combout & (Add14_a11 $ (GND))) # (!Add13_a12_combout & (!Add14_a11 & VCC))
-- Add14_a13 = CARRY((Add13_a12_combout & !Add14_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add14_a12_DATAB_driver,
	datad => VCC,
	cin => Add14_a12_CIN_driver,
	combout => Add14_a12_combout,
	cout => Add14_a13);

Add15_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a12_combout,
	dataout => Add15_a12_DATAA_driver);

Add15_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a11,
	dataout => Add15_a12_CIN_driver);

-- Location: LCCOMB_X47_Y26_N12
Add15_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a12_combout = (Add14_a12_combout & (Add15_a11 $ (GND))) # (!Add14_a12_combout & (!Add15_a11 & VCC))
-- Add15_a13 = CARRY((Add14_a12_combout & !Add15_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add15_a12_DATAA_driver,
	datad => VCC,
	cin => Add15_a12_CIN_driver,
	combout => Add15_a12_combout,
	cout => Add15_a13);

Add17_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a12_combout,
	dataout => Add17_a12_DATAB_driver);

Add17_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a11,
	dataout => Add17_a12_CIN_driver);

-- Location: LCCOMB_X48_Y27_N12
Add17_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a12_combout = (Add16_a12_combout & (Add17_a11 $ (GND))) # (!Add16_a12_combout & (!Add17_a11 & VCC))
-- Add17_a13 = CARRY((Add16_a12_combout & !Add17_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add17_a12_DATAB_driver,
	datad => VCC,
	cin => Add17_a12_CIN_driver,
	combout => Add17_a12_combout,
	cout => Add17_a13);

Add18_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a12_combout,
	dataout => Add18_a12_DATAA_driver);

Add18_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a11,
	dataout => Add18_a12_CIN_driver);

-- Location: LCCOMB_X49_Y27_N12
Add18_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a12_combout = (Add17_a12_combout & (Add18_a11 $ (GND))) # (!Add17_a12_combout & (!Add18_a11 & VCC))
-- Add18_a13 = CARRY((Add17_a12_combout & !Add18_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add18_a12_DATAA_driver,
	datad => VCC,
	cin => Add18_a12_CIN_driver,
	combout => Add18_a12_combout,
	cout => Add18_a13);

Add19_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a12_combout,
	dataout => Add19_a12_DATAA_driver);

Add19_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a11,
	dataout => Add19_a12_CIN_driver);

-- Location: LCCOMB_X45_Y29_N28
Add19_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a12_combout = (Add18_a12_combout & (Add19_a11 $ (GND))) # (!Add18_a12_combout & (!Add19_a11 & VCC))
-- Add19_a13 = CARRY((Add18_a12_combout & !Add19_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add19_a12_DATAA_driver,
	datad => VCC,
	cin => Add19_a12_CIN_driver,
	combout => Add19_a12_combout,
	cout => Add19_a13);

Add20_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a12_combout,
	dataout => Add20_a12_DATAA_driver);

Add20_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a11,
	dataout => Add20_a12_CIN_driver);

-- Location: LCCOMB_X45_Y27_N26
Add20_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a12_combout = (Add19_a12_combout & (Add20_a11 $ (GND))) # (!Add19_a12_combout & (!Add20_a11 & VCC))
-- Add20_a13 = CARRY((Add19_a12_combout & !Add20_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add20_a12_DATAA_driver,
	datad => VCC,
	cin => Add20_a12_CIN_driver,
	combout => Add20_a12_combout,
	cout => Add20_a13);

Add26_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a12_combout,
	dataout => Add26_a12_DATAB_driver);

Add26_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a11,
	dataout => Add26_a12_CIN_driver);

-- Location: LCCOMB_X38_Y31_N20
Add26_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a12_combout = (Add25_a12_combout & (Add26_a11 $ (GND))) # (!Add25_a12_combout & (!Add26_a11 & VCC))
-- Add26_a13 = CARRY((Add25_a12_combout & !Add26_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a12_DATAB_driver,
	datad => VCC,
	cin => Add26_a12_CIN_driver,
	combout => Add26_a12_combout,
	cout => Add26_a13);

Add27_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a12_combout,
	dataout => Add27_a12_DATAA_driver);

Add27_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a11,
	dataout => Add27_a12_CIN_driver);

-- Location: LCCOMB_X38_Y35_N20
Add27_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a12_combout = (Add26_a12_combout & (Add27_a11 $ (GND))) # (!Add26_a12_combout & (!Add27_a11 & VCC))
-- Add27_a13 = CARRY((Add26_a12_combout & !Add27_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a12_DATAA_driver,
	datad => VCC,
	cin => Add27_a12_CIN_driver,
	combout => Add27_a12_combout,
	cout => Add27_a13);

Add30_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a12_combout,
	dataout => Add30_a12_DATAB_driver);

Add30_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a11,
	dataout => Add30_a12_CIN_driver);

-- Location: LCCOMB_X41_Y35_N16
Add30_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a12_combout = (Add29_a12_combout & (Add30_a11 $ (GND))) # (!Add29_a12_combout & (!Add30_a11 & VCC))
-- Add30_a13 = CARRY((Add29_a12_combout & !Add30_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a12_DATAB_driver,
	datad => VCC,
	cin => Add30_a12_CIN_driver,
	combout => Add30_a12_combout,
	cout => Add30_a13);

Add41_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a13,
	dataout => Add41_a14_CIN_driver);

-- Location: LCCOMB_X41_Y22_N14
Add41_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add41_a14_combout = Add41_a13

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add41_a14_CIN_driver,
	combout => Add41_a14_combout);

Add43_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a14_combout,
	dataout => Add43_a14_DATAB_driver);

Add43_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a13,
	dataout => Add43_a14_CIN_driver);

-- Location: LCCOMB_X44_Y21_N20
Add43_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a14_combout = (Add42_a14_combout & (!Add43_a13)) # (!Add42_a14_combout & ((Add43_a13) # (GND)))
-- Add43_a15 = CARRY((!Add43_a13) # (!Add42_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add43_a14_DATAB_driver,
	datad => VCC,
	cin => Add43_a14_CIN_driver,
	combout => Add43_a14_combout,
	cout => Add43_a15);

Add44_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a14_combout,
	dataout => Add44_a14_DATAA_driver);

Add44_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a13,
	dataout => Add44_a14_CIN_driver);

-- Location: LCCOMB_X44_Y24_N20
Add44_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a14_combout = (Add43_a14_combout & (!Add44_a13)) # (!Add43_a14_combout & ((Add44_a13) # (GND)))
-- Add44_a15 = CARRY((!Add44_a13) # (!Add43_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add44_a14_DATAA_driver,
	datad => VCC,
	cin => Add44_a14_CIN_driver,
	combout => Add44_a14_combout,
	cout => Add44_a15);

Add53_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a14_combout,
	dataout => Add53_a14_DATAB_driver);

Add53_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a13,
	dataout => Add53_a14_CIN_driver);

-- Location: LCCOMB_X42_Y25_N26
Add53_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a14_combout = (Add52_a14_combout & (!Add53_a13)) # (!Add52_a14_combout & ((Add53_a13) # (GND)))
-- Add53_a15 = CARRY((!Add53_a13) # (!Add52_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a14_DATAB_driver,
	datad => VCC,
	cin => Add53_a14_CIN_driver,
	combout => Add53_a14_combout,
	cout => Add53_a15);

Add54_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a14_combout,
	dataout => Add54_a14_DATAA_driver);

Add54_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a13,
	dataout => Add54_a14_CIN_driver);

-- Location: LCCOMB_X41_Y25_N26
Add54_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a14_combout = (Add53_a14_combout & (!Add54_a13)) # (!Add53_a14_combout & ((Add54_a13) # (GND)))
-- Add54_a15 = CARRY((!Add54_a13) # (!Add53_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add54_a14_DATAA_driver,
	datad => VCC,
	cin => Add54_a14_CIN_driver,
	combout => Add54_a14_combout,
	cout => Add54_a15);

Add59_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a14_combout,
	dataout => Add59_a14_DATAB_driver);

Add59_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a13,
	dataout => Add59_a14_CIN_driver);

-- Location: LCCOMB_X35_Y33_N20
Add59_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a14_combout = (Add58_a14_combout & (!Add59_a13)) # (!Add58_a14_combout & ((Add59_a13) # (GND)))
-- Add59_a15 = CARRY((!Add59_a13) # (!Add58_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a14_DATAB_driver,
	datad => VCC,
	cin => Add59_a14_CIN_driver,
	combout => Add59_a14_combout,
	cout => Add59_a15);

Add60_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a14_combout,
	dataout => Add60_a14_DATAA_driver);

Add60_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a13,
	dataout => Add60_a14_CIN_driver);

-- Location: LCCOMB_X36_Y33_N20
Add60_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a14_combout = (Add59_a14_combout & (!Add60_a13)) # (!Add59_a14_combout & ((Add60_a13) # (GND)))
-- Add60_a15 = CARRY((!Add60_a13) # (!Add59_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a14_DATAA_driver,
	datad => VCC,
	cin => Add60_a14_CIN_driver,
	combout => Add60_a14_combout,
	cout => Add60_a15);

Add12_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a14_combout,
	dataout => Add12_a14_DATAB_driver);

Add12_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a13,
	dataout => Add12_a14_CIN_driver);

-- Location: LCCOMB_X44_Y25_N14
Add12_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a14_combout = (Add11_a14_combout & (!Add12_a13)) # (!Add11_a14_combout & ((Add12_a13) # (GND)))
-- Add12_a15 = CARRY((!Add12_a13) # (!Add11_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add12_a14_DATAB_driver,
	datad => VCC,
	cin => Add12_a14_CIN_driver,
	combout => Add12_a14_combout,
	cout => Add12_a15);

Add14_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a14_combout,
	dataout => Add14_a14_DATAB_driver);

Add14_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a13,
	dataout => Add14_a14_CIN_driver);

-- Location: LCCOMB_X47_Y25_N18
Add14_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a14_combout = (Add13_a14_combout & (!Add14_a13)) # (!Add13_a14_combout & ((Add14_a13) # (GND)))
-- Add14_a15 = CARRY((!Add14_a13) # (!Add13_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add14_a14_DATAB_driver,
	datad => VCC,
	cin => Add14_a14_CIN_driver,
	combout => Add14_a14_combout,
	cout => Add14_a15);

Add15_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a14_combout,
	dataout => Add15_a14_DATAA_driver);

Add15_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a13,
	dataout => Add15_a14_CIN_driver);

-- Location: LCCOMB_X47_Y26_N14
Add15_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a14_combout = (Add14_a14_combout & (!Add15_a13)) # (!Add14_a14_combout & ((Add15_a13) # (GND)))
-- Add15_a15 = CARRY((!Add15_a13) # (!Add14_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add15_a14_DATAA_driver,
	datad => VCC,
	cin => Add15_a14_CIN_driver,
	combout => Add15_a14_combout,
	cout => Add15_a15);

Add17_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a14_combout,
	dataout => Add17_a14_DATAB_driver);

Add17_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a13,
	dataout => Add17_a14_CIN_driver);

-- Location: LCCOMB_X48_Y27_N14
Add17_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a14_combout = (Add16_a14_combout & (!Add17_a13)) # (!Add16_a14_combout & ((Add17_a13) # (GND)))
-- Add17_a15 = CARRY((!Add17_a13) # (!Add16_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add17_a14_DATAB_driver,
	datad => VCC,
	cin => Add17_a14_CIN_driver,
	combout => Add17_a14_combout,
	cout => Add17_a15);

Add22_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a14_combout,
	dataout => Add22_a14_DATAB_driver);

Add22_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a13,
	dataout => Add22_a14_CIN_driver);

-- Location: LCCOMB_X41_Y27_N26
Add22_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a14_combout = (Add21_a14_combout & (!Add22_a13)) # (!Add21_a14_combout & ((Add22_a13) # (GND)))
-- Add22_a15 = CARRY((!Add22_a13) # (!Add21_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a14_DATAB_driver,
	datad => VCC,
	cin => Add22_a14_CIN_driver,
	combout => Add22_a14_combout,
	cout => Add22_a15);

Add23_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a14_combout,
	dataout => Add23_a14_DATAA_driver);

Add23_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a13,
	dataout => Add23_a14_CIN_driver);

-- Location: LCCOMB_X40_Y27_N26
Add23_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a14_combout = (Add22_a14_combout & (!Add23_a13)) # (!Add22_a14_combout & ((Add23_a13) # (GND)))
-- Add23_a15 = CARRY((!Add23_a13) # (!Add22_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add23_a14_DATAA_driver,
	datad => VCC,
	cin => Add23_a14_CIN_driver,
	combout => Add23_a14_combout,
	cout => Add23_a15);

Add25_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a14_combout,
	dataout => Add25_a14_DATAB_driver);

Add25_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a13,
	dataout => Add25_a14_CIN_driver);

-- Location: LCCOMB_X38_Y27_N24
Add25_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a14_combout = (Add24_a14_combout & (!Add25_a13)) # (!Add24_a14_combout & ((Add25_a13) # (GND)))
-- Add25_a15 = CARRY((!Add25_a13) # (!Add24_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a14_DATAB_driver,
	datad => VCC,
	cin => Add25_a14_CIN_driver,
	combout => Add25_a14_combout,
	cout => Add25_a15);

Add28_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a14_combout,
	dataout => Add28_a14_DATAB_driver);

Add28_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a13,
	dataout => Add28_a14_CIN_driver);

-- Location: LCCOMB_X39_Y35_N20
Add28_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a14_combout = (Add27_a14_combout & (!Add28_a13)) # (!Add27_a14_combout & ((Add28_a13) # (GND)))
-- Add28_a15 = CARRY((!Add28_a13) # (!Add27_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a14_DATAB_driver,
	datad => VCC,
	cin => Add28_a14_CIN_driver,
	combout => Add28_a14_combout,
	cout => Add28_a15);

Add29_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a14_combout,
	dataout => Add29_a14_DATAA_driver);

Add29_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a13,
	dataout => Add29_a14_CIN_driver);

-- Location: LCCOMB_X40_Y35_N20
Add29_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a14_combout = (Add28_a14_combout & (!Add29_a13)) # (!Add28_a14_combout & ((Add29_a13) # (GND)))
-- Add29_a15 = CARRY((!Add29_a13) # (!Add28_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a14_DATAA_driver,
	datad => VCC,
	cin => Add29_a14_CIN_driver,
	combout => Add29_a14_combout,
	cout => Add29_a15);

Add13_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a16_combout,
	dataout => Add13_a16_DATAB_driver);

Add13_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a15,
	dataout => Add13_a16_CIN_driver);

-- Location: LCCOMB_X45_Y25_N26
Add13_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a16_combout = (Add12_a16_combout & (Add13_a15 $ (GND))) # (!Add12_a16_combout & (!Add13_a15 & VCC))
-- Add13_a17 = CARRY((Add12_a16_combout & !Add13_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add13_a16_DATAB_driver,
	datad => VCC,
	cin => Add13_a16_CIN_driver,
	combout => Add13_a16_combout,
	cout => Add13_a17);

Add16_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a16_combout,
	dataout => Add16_a16_DATAB_driver);

Add16_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a15,
	dataout => Add16_a16_CIN_driver);

-- Location: LCCOMB_X47_Y27_N20
Add16_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a16_combout = (Add15_a16_combout & (Add16_a15 $ (GND))) # (!Add15_a16_combout & (!Add16_a15 & VCC))
-- Add16_a17 = CARRY((Add15_a16_combout & !Add16_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add16_a16_DATAB_driver,
	datad => VCC,
	cin => Add16_a16_CIN_driver,
	combout => Add16_a16_combout,
	cout => Add16_a17);

Add24_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a16_combout,
	dataout => Add24_a16_DATAB_driver);

Add24_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a15,
	dataout => Add24_a16_CIN_driver);

-- Location: LCCOMB_X39_Y27_N26
Add24_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a16_combout = (Add23_a16_combout & (Add24_a15 $ (GND))) # (!Add23_a16_combout & (!Add24_a15 & VCC))
-- Add24_a17 = CARRY((Add23_a16_combout & !Add24_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a16_DATAB_driver,
	datad => VCC,
	cin => Add24_a16_CIN_driver,
	combout => Add24_a16_combout,
	cout => Add24_a17);

Add26_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a16_combout,
	dataout => Add26_a16_DATAB_driver);

Add26_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a15,
	dataout => Add26_a16_CIN_driver);

-- Location: LCCOMB_X38_Y31_N24
Add26_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a16_combout = (Add25_a16_combout & (Add26_a15 $ (GND))) # (!Add25_a16_combout & (!Add26_a15 & VCC))
-- Add26_a17 = CARRY((Add25_a16_combout & !Add26_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a16_DATAB_driver,
	datad => VCC,
	cin => Add26_a16_CIN_driver,
	combout => Add26_a16_combout,
	cout => Add26_a17);

Add45_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a16_combout,
	dataout => Add45_a16_DATAB_driver);

Add45_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a15,
	dataout => Add45_a16_CIN_driver);

-- Location: LCCOMB_X45_Y24_N20
Add45_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a16_combout = (Add44_a16_combout & (Add45_a15 $ (GND))) # (!Add44_a16_combout & (!Add45_a15 & VCC))
-- Add45_a17 = CARRY((Add44_a16_combout & !Add45_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add45_a16_DATAB_driver,
	datad => VCC,
	cin => Add45_a16_CIN_driver,
	combout => Add45_a16_combout,
	cout => Add45_a17);

Add50_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a16_combout,
	dataout => Add50_a16_DATAB_driver);

Add50_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a15,
	dataout => Add50_a16_CIN_driver);

-- Location: LCCOMB_X44_Y22_N0
Add50_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a16_combout = (Add49_a16_combout & (Add50_a15 $ (GND))) # (!Add49_a16_combout & (!Add50_a15 & VCC))
-- Add50_a17 = CARRY((Add49_a16_combout & !Add50_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a16_DATAB_driver,
	datad => VCC,
	cin => Add50_a16_CIN_driver,
	combout => Add50_a16_combout,
	cout => Add50_a17);

Add52_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a16_combout,
	dataout => Add52_a16_DATAB_driver);

Add52_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a15,
	dataout => Add52_a16_CIN_driver);

-- Location: LCCOMB_X42_Y23_N30
Add52_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a16_combout = (Add51_a16_combout & (Add52_a15 $ (GND))) # (!Add51_a16_combout & (!Add52_a15 & VCC))
-- Add52_a17 = CARRY((Add51_a16_combout & !Add52_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a16_DATAB_driver,
	datad => VCC,
	cin => Add52_a16_CIN_driver,
	combout => Add52_a16_combout,
	cout => Add52_a17);

Add55_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a16_combout,
	dataout => Add55_a16_DATAB_driver);

Add55_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a15,
	dataout => Add55_a16_CIN_driver);

-- Location: LCCOMB_X36_Y29_N26
Add55_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a16_combout = (Add54_a16_combout & (Add55_a15 $ (GND))) # (!Add54_a16_combout & (!Add55_a15 & VCC))
-- Add55_a17 = CARRY((Add54_a16_combout & !Add55_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a16_DATAB_driver,
	datad => VCC,
	cin => Add55_a16_CIN_driver,
	combout => Add55_a16_combout,
	cout => Add55_a17);

Add56_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a16_combout,
	dataout => Add56_a16_DATAA_driver);

Add56_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a15,
	dataout => Add56_a16_CIN_driver);

-- Location: LCCOMB_X35_Y29_N26
Add56_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a16_combout = (Add55_a16_combout & (Add56_a15 $ (GND))) # (!Add55_a16_combout & (!Add56_a15 & VCC))
-- Add56_a17 = CARRY((Add55_a16_combout & !Add56_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add56_a16_DATAA_driver,
	datad => VCC,
	cin => Add56_a16_CIN_driver,
	combout => Add56_a16_combout,
	cout => Add56_a17);

Add14_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a18_combout,
	dataout => Add14_a18_DATAB_driver);

Add14_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a17,
	dataout => Add14_a18_CIN_driver);

-- Location: LCCOMB_X47_Y25_N22
Add14_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a18_combout = (Add13_a18_combout & (!Add14_a17)) # (!Add13_a18_combout & ((Add14_a17) # (GND)))
-- Add14_a19 = CARRY((!Add14_a17) # (!Add13_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add14_a18_DATAB_driver,
	datad => VCC,
	cin => Add14_a18_CIN_driver,
	combout => Add14_a18_combout,
	cout => Add14_a19);

Add21_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a18_combout,
	dataout => Add21_a18_DATAB_driver);

Add21_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a17,
	dataout => Add21_a18_CIN_driver);

-- Location: LCCOMB_X44_Y26_N0
Add21_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a18_combout = (Add20_a18_combout & (!Add21_a17)) # (!Add20_a18_combout & ((Add21_a17) # (GND)))
-- Add21_a19 = CARRY((!Add21_a17) # (!Add20_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a18_DATAB_driver,
	datad => VCC,
	cin => Add21_a18_CIN_driver,
	combout => Add21_a18_combout,
	cout => Add21_a19);

Add30_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a18_combout,
	dataout => Add30_a18_DATAB_driver);

Add30_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a17,
	dataout => Add30_a18_CIN_driver);

-- Location: LCCOMB_X41_Y35_N22
Add30_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a18_combout = (Add29_a18_combout & (!Add30_a17)) # (!Add29_a18_combout & ((Add30_a17) # (GND)))
-- Add30_a19 = CARRY((!Add30_a17) # (!Add29_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a18_DATAB_driver,
	datad => VCC,
	cin => Add30_a18_CIN_driver,
	combout => Add30_a18_combout,
	cout => Add30_a19);

Add45_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a18_combout,
	dataout => Add45_a18_DATAB_driver);

Add45_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a17,
	dataout => Add45_a18_CIN_driver);

-- Location: LCCOMB_X45_Y24_N22
Add45_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a18_combout = (Add44_a18_combout & (!Add45_a17)) # (!Add44_a18_combout & ((Add45_a17) # (GND)))
-- Add45_a19 = CARRY((!Add45_a17) # (!Add44_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add45_a18_DATAB_driver,
	datad => VCC,
	cin => Add45_a18_CIN_driver,
	combout => Add45_a18_combout,
	cout => Add45_a19);

Add46_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a18_combout,
	dataout => Add46_a18_DATAA_driver);

Add46_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a17,
	dataout => Add46_a18_CIN_driver);

-- Location: LCCOMB_X47_Y24_N22
Add46_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a18_combout = (Add45_a18_combout & (!Add46_a17)) # (!Add45_a18_combout & ((Add46_a17) # (GND)))
-- Add46_a19 = CARRY((!Add46_a17) # (!Add45_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add46_a18_DATAA_driver,
	datad => VCC,
	cin => Add46_a18_CIN_driver,
	combout => Add46_a18_combout,
	cout => Add46_a19);

Add47_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a18_combout,
	dataout => Add47_a18_DATAA_driver);

Add47_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a17,
	dataout => Add47_a18_CIN_driver);

-- Location: LCCOMB_X47_Y23_N20
Add47_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a18_combout = (Add46_a18_combout & (!Add47_a17)) # (!Add46_a18_combout & ((Add47_a17) # (GND)))
-- Add47_a19 = CARRY((!Add47_a17) # (!Add46_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add47_a18_DATAA_driver,
	datad => VCC,
	cin => Add47_a18_CIN_driver,
	combout => Add47_a18_combout,
	cout => Add47_a19);

Add49_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a18_combout,
	dataout => Add49_a18_DATAB_driver);

Add49_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a17,
	dataout => Add49_a18_CIN_driver);

-- Location: LCCOMB_X45_Y23_N18
Add49_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a18_combout = (Add48_a18_combout & (!Add49_a17)) # (!Add48_a18_combout & ((Add49_a17) # (GND)))
-- Add49_a19 = CARRY((!Add49_a17) # (!Add48_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add49_a18_DATAB_driver,
	datad => VCC,
	cin => Add49_a18_CIN_driver,
	combout => Add49_a18_combout,
	cout => Add49_a19);

Add50_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a18_combout,
	dataout => Add50_a18_DATAA_driver);

Add50_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a17,
	dataout => Add50_a18_CIN_driver);

-- Location: LCCOMB_X44_Y22_N2
Add50_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a18_combout = (Add49_a18_combout & (!Add50_a17)) # (!Add49_a18_combout & ((Add50_a17) # (GND)))
-- Add50_a19 = CARRY((!Add50_a17) # (!Add49_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add50_a18_DATAA_driver,
	datad => VCC,
	cin => Add50_a18_CIN_driver,
	combout => Add50_a18_combout,
	cout => Add50_a19);

Add52_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a18_combout,
	dataout => Add52_a18_DATAB_driver);

Add52_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a17,
	dataout => Add52_a18_CIN_driver);

-- Location: LCCOMB_X42_Y22_N0
Add52_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a18_combout = (Add51_a18_combout & (!Add52_a17)) # (!Add51_a18_combout & ((Add52_a17) # (GND)))
-- Add52_a19 = CARRY((!Add52_a17) # (!Add51_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a18_DATAB_driver,
	datad => VCC,
	cin => Add52_a18_CIN_driver,
	combout => Add52_a18_combout,
	cout => Add52_a19);

Add14_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a20_combout,
	dataout => Add14_a20_DATAB_driver);

Add14_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a19,
	dataout => Add14_a20_CIN_driver);

-- Location: LCCOMB_X47_Y25_N24
Add14_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a20_combout = (Add13_a20_combout & (Add14_a19 $ (GND))) # (!Add13_a20_combout & (!Add14_a19 & VCC))
-- Add14_a21 = CARRY((Add13_a20_combout & !Add14_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add14_a20_DATAB_driver,
	datad => VCC,
	cin => Add14_a20_CIN_driver,
	combout => Add14_a20_combout,
	cout => Add14_a21);

Add17_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a20_combout,
	dataout => Add17_a20_DATAB_driver);

Add17_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a19,
	dataout => Add17_a20_CIN_driver);

-- Location: LCCOMB_X48_Y27_N20
Add17_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a20_combout = (Add16_a20_combout & (Add17_a19 $ (GND))) # (!Add16_a20_combout & (!Add17_a19 & VCC))
-- Add17_a21 = CARRY((Add16_a20_combout & !Add17_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add17_a20_DATAB_driver,
	datad => VCC,
	cin => Add17_a20_CIN_driver,
	combout => Add17_a20_combout,
	cout => Add17_a21);

Add19_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a20_combout,
	dataout => Add19_a20_DATAB_driver);

Add19_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a19,
	dataout => Add19_a20_CIN_driver);

-- Location: LCCOMB_X45_Y28_N4
Add19_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a20_combout = (Add18_a20_combout & (Add19_a19 $ (GND))) # (!Add18_a20_combout & (!Add19_a19 & VCC))
-- Add19_a21 = CARRY((Add18_a20_combout & !Add19_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add19_a20_DATAB_driver,
	datad => VCC,
	cin => Add19_a20_CIN_driver,
	combout => Add19_a20_combout,
	cout => Add19_a21);

Add20_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a20_combout,
	dataout => Add20_a20_DATAA_driver);

Add20_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a19,
	dataout => Add20_a20_CIN_driver);

-- Location: LCCOMB_X45_Y26_N2
Add20_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a20_combout = (Add19_a20_combout & (Add20_a19 $ (GND))) # (!Add19_a20_combout & (!Add20_a19 & VCC))
-- Add20_a21 = CARRY((Add19_a20_combout & !Add20_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add20_a20_DATAA_driver,
	datad => VCC,
	cin => Add20_a20_CIN_driver,
	combout => Add20_a20_combout,
	cout => Add20_a21);

Add23_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a20_combout,
	dataout => Add23_a20_DATAB_driver);

Add23_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a19,
	dataout => Add23_a20_CIN_driver);

-- Location: LCCOMB_X40_Y26_N0
Add23_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a20_combout = (Add22_a20_combout & (Add23_a19 $ (GND))) # (!Add22_a20_combout & (!Add23_a19 & VCC))
-- Add23_a21 = CARRY((Add22_a20_combout & !Add23_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a20_DATAB_driver,
	datad => VCC,
	cin => Add23_a20_CIN_driver,
	combout => Add23_a20_combout,
	cout => Add23_a21);

Add25_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a20_combout,
	dataout => Add25_a20_DATAB_driver);

Add25_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a19,
	dataout => Add25_a20_CIN_driver);

-- Location: LCCOMB_X38_Y27_N30
Add25_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a20_combout = (Add24_a20_combout & (Add25_a19 $ (GND))) # (!Add24_a20_combout & (!Add25_a19 & VCC))
-- Add25_a21 = CARRY((Add24_a20_combout & !Add25_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a20_DATAB_driver,
	datad => VCC,
	cin => Add25_a20_CIN_driver,
	combout => Add25_a20_combout,
	cout => Add25_a21);

Add48_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a20_combout,
	dataout => Add48_a20_DATAB_driver);

Add48_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a19,
	dataout => Add48_a20_CIN_driver);

-- Location: LCCOMB_X48_Y23_N20
Add48_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a20_combout = (Add47_a20_combout & (Add48_a19 $ (GND))) # (!Add47_a20_combout & (!Add48_a19 & VCC))
-- Add48_a21 = CARRY((Add47_a20_combout & !Add48_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add48_a20_DATAB_driver,
	datad => VCC,
	cin => Add48_a20_CIN_driver,
	combout => Add48_a20_combout,
	cout => Add48_a21);

Add50_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a20_combout,
	dataout => Add50_a20_DATAB_driver);

Add50_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a19,
	dataout => Add50_a20_CIN_driver);

-- Location: LCCOMB_X44_Y22_N4
Add50_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a20_combout = (Add49_a20_combout & (Add50_a19 $ (GND))) # (!Add49_a20_combout & (!Add50_a19 & VCC))
-- Add50_a21 = CARRY((Add49_a20_combout & !Add50_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a20_DATAB_driver,
	datad => VCC,
	cin => Add50_a20_CIN_driver,
	combout => Add50_a20_combout,
	cout => Add50_a21);

Add51_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a20_combout,
	dataout => Add51_a20_DATAA_driver);

Add51_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a19,
	dataout => Add51_a20_CIN_driver);

-- Location: LCCOMB_X43_Y22_N2
Add51_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a20_combout = (Add50_a20_combout & (Add51_a19 $ (GND))) # (!Add50_a20_combout & (!Add51_a19 & VCC))
-- Add51_a21 = CARRY((Add50_a20_combout & !Add51_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add51_a20_DATAA_driver,
	datad => VCC,
	cin => Add51_a20_CIN_driver,
	combout => Add51_a20_combout,
	cout => Add51_a21);

Add52_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a20_combout,
	dataout => Add52_a20_DATAA_driver);

Add52_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a19,
	dataout => Add52_a20_CIN_driver);

-- Location: LCCOMB_X42_Y22_N2
Add52_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a20_combout = (Add51_a20_combout & (Add52_a19 $ (GND))) # (!Add51_a20_combout & (!Add52_a19 & VCC))
-- Add52_a21 = CARRY((Add51_a20_combout & !Add52_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add52_a20_DATAA_driver,
	datad => VCC,
	cin => Add52_a20_CIN_driver,
	combout => Add52_a20_combout,
	cout => Add52_a21);

Add57_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a20_combout,
	dataout => Add57_a20_DATAB_driver);

Add57_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a19,
	dataout => Add57_a20_CIN_driver);

-- Location: LCCOMB_X34_Y29_N28
Add57_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a20_combout = (Add56_a20_combout & (Add57_a19 $ (GND))) # (!Add56_a20_combout & (!Add57_a19 & VCC))
-- Add57_a21 = CARRY((Add56_a20_combout & !Add57_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a20_DATAB_driver,
	datad => VCC,
	cin => Add57_a20_CIN_driver,
	combout => Add57_a20_combout,
	cout => Add57_a21);

Add15_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a22_combout,
	dataout => Add15_a22_DATAB_driver);

Add15_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a21,
	dataout => Add15_a22_CIN_driver);

-- Location: LCCOMB_X47_Y26_N22
Add15_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a22_combout = (Add14_a22_combout & (!Add15_a21)) # (!Add14_a22_combout & ((Add15_a21) # (GND)))
-- Add15_a23 = CARRY((!Add15_a21) # (!Add14_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add15_a22_DATAB_driver,
	datad => VCC,
	cin => Add15_a22_CIN_driver,
	combout => Add15_a22_combout,
	cout => Add15_a23);

Add18_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a22_combout,
	dataout => Add18_a22_DATAB_driver);

Add18_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a21,
	dataout => Add18_a22_CIN_driver);

-- Location: LCCOMB_X49_Y27_N22
Add18_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a22_combout = (Add17_a22_combout & (!Add18_a21)) # (!Add17_a22_combout & ((Add18_a21) # (GND)))
-- Add18_a23 = CARRY((!Add18_a21) # (!Add17_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add18_a22_DATAB_driver,
	datad => VCC,
	cin => Add18_a22_CIN_driver,
	combout => Add18_a22_combout,
	cout => Add18_a23);

Add19_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a22_combout,
	dataout => Add19_a22_DATAA_driver);

Add19_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a21,
	dataout => Add19_a22_CIN_driver);

-- Location: LCCOMB_X45_Y28_N6
Add19_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a22_combout = (Add18_a22_combout & (!Add19_a21)) # (!Add18_a22_combout & ((Add19_a21) # (GND)))
-- Add19_a23 = CARRY((!Add19_a21) # (!Add18_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add19_a22_DATAA_driver,
	datad => VCC,
	cin => Add19_a22_CIN_driver,
	combout => Add19_a22_combout,
	cout => Add19_a23);

Add20_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a22_combout,
	dataout => Add20_a22_DATAA_driver);

Add20_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a21,
	dataout => Add20_a22_CIN_driver);

-- Location: LCCOMB_X45_Y26_N4
Add20_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a22_combout = (Add19_a22_combout & (!Add20_a21)) # (!Add19_a22_combout & ((Add20_a21) # (GND)))
-- Add20_a23 = CARRY((!Add20_a21) # (!Add19_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add20_a22_DATAA_driver,
	datad => VCC,
	cin => Add20_a22_CIN_driver,
	combout => Add20_a22_combout,
	cout => Add20_a23);

Add22_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a22_combout,
	dataout => Add22_a22_DATAB_driver);

Add22_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a21,
	dataout => Add22_a22_CIN_driver);

-- Location: LCCOMB_X41_Y26_N2
Add22_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a22_combout = (Add21_a22_combout & (!Add22_a21)) # (!Add21_a22_combout & ((Add22_a21) # (GND)))
-- Add22_a23 = CARRY((!Add22_a21) # (!Add21_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a22_DATAB_driver,
	datad => VCC,
	cin => Add22_a22_CIN_driver,
	combout => Add22_a22_combout,
	cout => Add22_a23);

Add23_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a22_combout,
	dataout => Add23_a22_DATAA_driver);

Add23_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a21,
	dataout => Add23_a22_CIN_driver);

-- Location: LCCOMB_X40_Y26_N2
Add23_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a22_combout = (Add22_a22_combout & (!Add23_a21)) # (!Add22_a22_combout & ((Add23_a21) # (GND)))
-- Add23_a23 = CARRY((!Add23_a21) # (!Add22_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add23_a22_DATAA_driver,
	datad => VCC,
	cin => Add23_a22_CIN_driver,
	combout => Add23_a22_combout,
	cout => Add23_a23);

Add25_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a22_combout,
	dataout => Add25_a22_DATAB_driver);

Add25_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a21,
	dataout => Add25_a22_CIN_driver);

-- Location: LCCOMB_X38_Y26_N0
Add25_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a22_combout = (Add24_a22_combout & (!Add25_a21)) # (!Add24_a22_combout & ((Add25_a21) # (GND)))
-- Add25_a23 = CARRY((!Add25_a21) # (!Add24_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a22_DATAB_driver,
	datad => VCC,
	cin => Add25_a22_CIN_driver,
	combout => Add25_a22_combout,
	cout => Add25_a23);

Add26_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a22_combout,
	dataout => Add26_a22_DATAA_driver);

Add26_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a21,
	dataout => Add26_a22_CIN_driver);

-- Location: LCCOMB_X38_Y31_N30
Add26_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a22_combout = (Add25_a22_combout & (!Add26_a21)) # (!Add25_a22_combout & ((Add26_a21) # (GND)))
-- Add26_a23 = CARRY((!Add26_a21) # (!Add25_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a22_DATAA_driver,
	datad => VCC,
	cin => Add26_a22_CIN_driver,
	combout => Add26_a22_combout,
	cout => Add26_a23);

Add27_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a22_combout,
	dataout => Add27_a22_DATAA_driver);

Add27_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a21,
	dataout => Add27_a22_CIN_driver);

-- Location: LCCOMB_X38_Y35_N30
Add27_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a22_combout = (Add26_a22_combout & (!Add27_a21)) # (!Add26_a22_combout & ((Add27_a21) # (GND)))
-- Add27_a23 = CARRY((!Add27_a21) # (!Add26_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a22_DATAA_driver,
	datad => VCC,
	cin => Add27_a22_CIN_driver,
	combout => Add27_a22_combout,
	cout => Add27_a23);

Add30_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a22_combout,
	dataout => Add30_a22_DATAB_driver);

Add30_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a21,
	dataout => Add30_a22_CIN_driver);

-- Location: LCCOMB_X41_Y35_N26
Add30_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a22_combout = (Add29_a22_combout & (!Add30_a21)) # (!Add29_a22_combout & ((Add30_a21) # (GND)))
-- Add30_a23 = CARRY((!Add30_a21) # (!Add29_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a22_DATAB_driver,
	datad => VCC,
	cin => Add30_a22_CIN_driver,
	combout => Add30_a22_combout,
	cout => Add30_a23);

Add46_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a22_combout,
	dataout => Add46_a22_DATAB_driver);

Add46_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a21,
	dataout => Add46_a22_CIN_driver);

-- Location: LCCOMB_X47_Y24_N26
Add46_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a22_combout = (Add45_a22_combout & (!Add46_a21)) # (!Add45_a22_combout & ((Add46_a21) # (GND)))
-- Add46_a23 = CARRY((!Add46_a21) # (!Add45_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add46_a22_DATAB_driver,
	datad => VCC,
	cin => Add46_a22_CIN_driver,
	combout => Add46_a22_combout,
	cout => Add46_a23);

Add48_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a22_combout,
	dataout => Add48_a22_DATAB_driver);

Add48_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a21,
	dataout => Add48_a22_CIN_driver);

-- Location: LCCOMB_X48_Y23_N22
Add48_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a22_combout = (Add47_a22_combout & (!Add48_a21)) # (!Add47_a22_combout & ((Add48_a21) # (GND)))
-- Add48_a23 = CARRY((!Add48_a21) # (!Add47_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add48_a22_DATAB_driver,
	datad => VCC,
	cin => Add48_a22_CIN_driver,
	combout => Add48_a22_combout,
	cout => Add48_a23);

Add49_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a22_combout,
	dataout => Add49_a22_DATAA_driver);

Add49_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a21,
	dataout => Add49_a22_CIN_driver);

-- Location: LCCOMB_X45_Y23_N22
Add49_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a22_combout = (Add48_a22_combout & (!Add49_a21)) # (!Add48_a22_combout & ((Add49_a21) # (GND)))
-- Add49_a23 = CARRY((!Add49_a21) # (!Add48_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add49_a22_DATAA_driver,
	datad => VCC,
	cin => Add49_a22_CIN_driver,
	combout => Add49_a22_combout,
	cout => Add49_a23);

Add50_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a22_combout,
	dataout => Add50_a22_DATAA_driver);

Add50_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a21,
	dataout => Add50_a22_CIN_driver);

-- Location: LCCOMB_X44_Y22_N6
Add50_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a22_combout = (Add49_a22_combout & (!Add50_a21)) # (!Add49_a22_combout & ((Add50_a21) # (GND)))
-- Add50_a23 = CARRY((!Add50_a21) # (!Add49_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add50_a22_DATAA_driver,
	datad => VCC,
	cin => Add50_a22_CIN_driver,
	combout => Add50_a22_combout,
	cout => Add50_a23);

Add51_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a22_combout,
	dataout => Add51_a22_DATAA_driver);

Add51_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a21,
	dataout => Add51_a22_CIN_driver);

-- Location: LCCOMB_X43_Y22_N4
Add51_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a22_combout = (Add50_a22_combout & (!Add51_a21)) # (!Add50_a22_combout & ((Add51_a21) # (GND)))
-- Add51_a23 = CARRY((!Add51_a21) # (!Add50_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add51_a22_DATAA_driver,
	datad => VCC,
	cin => Add51_a22_CIN_driver,
	combout => Add51_a22_combout,
	cout => Add51_a23);

Add52_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a22_combout,
	dataout => Add52_a22_DATAA_driver);

Add52_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a21,
	dataout => Add52_a22_CIN_driver);

-- Location: LCCOMB_X42_Y22_N4
Add52_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a22_combout = (Add51_a22_combout & (!Add52_a21)) # (!Add51_a22_combout & ((Add52_a21) # (GND)))
-- Add52_a23 = CARRY((!Add52_a21) # (!Add51_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add52_a22_DATAA_driver,
	datad => VCC,
	cin => Add52_a22_CIN_driver,
	combout => Add52_a22_combout,
	cout => Add52_a23);

Add53_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a22_combout,
	dataout => Add53_a22_DATAA_driver);

Add53_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a21,
	dataout => Add53_a22_CIN_driver);

-- Location: LCCOMB_X42_Y24_N2
Add53_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a22_combout = (Add52_a22_combout & (!Add53_a21)) # (!Add52_a22_combout & ((Add53_a21) # (GND)))
-- Add53_a23 = CARRY((!Add53_a21) # (!Add52_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add53_a22_DATAA_driver,
	datad => VCC,
	cin => Add53_a22_CIN_driver,
	combout => Add53_a22_combout,
	cout => Add53_a23);

Add56_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a22_combout,
	dataout => Add56_a22_DATAB_driver);

Add56_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a21,
	dataout => Add56_a22_CIN_driver);

-- Location: LCCOMB_X35_Y28_N0
Add56_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a22_combout = (Add55_a22_combout & (!Add56_a21)) # (!Add55_a22_combout & ((Add56_a21) # (GND)))
-- Add56_a23 = CARRY((!Add56_a21) # (!Add55_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a22_DATAB_driver,
	datad => VCC,
	cin => Add56_a22_CIN_driver,
	combout => Add56_a22_combout,
	cout => Add56_a23);

Add58_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a22_combout,
	dataout => Add58_a22_DATAB_driver);

Add58_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a21,
	dataout => Add58_a22_CIN_driver);

-- Location: LCCOMB_X34_Y33_N30
Add58_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a22_combout = (Add57_a22_combout & (!Add58_a21)) # (!Add57_a22_combout & ((Add58_a21) # (GND)))
-- Add58_a23 = CARRY((!Add58_a21) # (!Add57_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a22_DATAB_driver,
	datad => VCC,
	cin => Add58_a22_CIN_driver,
	combout => Add58_a22_combout,
	cout => Add58_a23);

Add61_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a22_combout,
	dataout => Add61_a22_DATAB_driver);

Add61_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a21,
	dataout => Add61_a22_CIN_driver);

-- Location: LCCOMB_X40_Y33_N26
Add61_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a22_combout = (Add60_a22_combout & (!Add61_a21)) # (!Add60_a22_combout & ((Add61_a21) # (GND)))
-- Add61_a23 = CARRY((!Add61_a21) # (!Add60_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a22_DATAB_driver,
	datad => VCC,
	cin => Add61_a22_CIN_driver,
	combout => Add61_a22_combout,
	cout => Add61_a23);

Add16_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a24_combout,
	dataout => Add16_a24_DATAB_driver);

Add16_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a23,
	dataout => Add16_a24_CIN_driver);

-- Location: LCCOMB_X47_Y27_N28
Add16_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a24_combout = (Add15_a24_combout & (Add16_a23 $ (GND))) # (!Add15_a24_combout & (!Add16_a23 & VCC))
-- Add16_a25 = CARRY((Add15_a24_combout & !Add16_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add16_a24_DATAB_driver,
	datad => VCC,
	cin => Add16_a24_CIN_driver,
	combout => Add16_a24_combout,
	cout => Add16_a25);

Add19_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a24_combout,
	dataout => Add19_a24_DATAB_driver);

Add19_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a23,
	dataout => Add19_a24_CIN_driver);

-- Location: LCCOMB_X45_Y28_N8
Add19_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a24_combout = (Add18_a24_combout & (Add19_a23 $ (GND))) # (!Add18_a24_combout & (!Add19_a23 & VCC))
-- Add19_a25 = CARRY((Add18_a24_combout & !Add19_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add19_a24_DATAB_driver,
	datad => VCC,
	cin => Add19_a24_CIN_driver,
	combout => Add19_a24_combout,
	cout => Add19_a25);

Add20_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a24_combout,
	dataout => Add20_a24_DATAA_driver);

Add20_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a23,
	dataout => Add20_a24_CIN_driver);

-- Location: LCCOMB_X45_Y26_N6
Add20_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a24_combout = (Add19_a24_combout & (Add20_a23 $ (GND))) # (!Add19_a24_combout & (!Add20_a23 & VCC))
-- Add20_a25 = CARRY((Add19_a24_combout & !Add20_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add20_a24_DATAA_driver,
	datad => VCC,
	cin => Add20_a24_CIN_driver,
	combout => Add20_a24_combout,
	cout => Add20_a25);

Add22_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a24_combout,
	dataout => Add22_a24_DATAB_driver);

Add22_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a23,
	dataout => Add22_a24_CIN_driver);

-- Location: LCCOMB_X41_Y26_N4
Add22_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a24_combout = (Add21_a24_combout & (Add22_a23 $ (GND))) # (!Add21_a24_combout & (!Add22_a23 & VCC))
-- Add22_a25 = CARRY((Add21_a24_combout & !Add22_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a24_DATAB_driver,
	datad => VCC,
	cin => Add22_a24_CIN_driver,
	combout => Add22_a24_combout,
	cout => Add22_a25);

Add23_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a24_combout,
	dataout => Add23_a24_DATAA_driver);

Add23_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a23,
	dataout => Add23_a24_CIN_driver);

-- Location: LCCOMB_X40_Y26_N4
Add23_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a24_combout = (Add22_a24_combout & (Add23_a23 $ (GND))) # (!Add22_a24_combout & (!Add23_a23 & VCC))
-- Add23_a25 = CARRY((Add22_a24_combout & !Add23_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add23_a24_DATAA_driver,
	datad => VCC,
	cin => Add23_a24_CIN_driver,
	combout => Add23_a24_combout,
	cout => Add23_a25);

Add24_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a24_combout,
	dataout => Add24_a24_DATAA_driver);

Add24_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a23,
	dataout => Add24_a24_CIN_driver);

-- Location: LCCOMB_X39_Y26_N2
Add24_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a24_combout = (Add23_a24_combout & (Add24_a23 $ (GND))) # (!Add23_a24_combout & (!Add24_a23 & VCC))
-- Add24_a25 = CARRY((Add23_a24_combout & !Add24_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add24_a24_DATAA_driver,
	datad => VCC,
	cin => Add24_a24_CIN_driver,
	combout => Add24_a24_combout,
	cout => Add24_a25);

Add26_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a24_combout,
	dataout => Add26_a24_DATAB_driver);

Add26_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a23,
	dataout => Add26_a24_CIN_driver);

-- Location: LCCOMB_X38_Y30_N0
Add26_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a24_combout = (Add25_a24_combout & (Add26_a23 $ (GND))) # (!Add25_a24_combout & (!Add26_a23 & VCC))
-- Add26_a25 = CARRY((Add25_a24_combout & !Add26_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a24_DATAB_driver,
	datad => VCC,
	cin => Add26_a24_CIN_driver,
	combout => Add26_a24_combout,
	cout => Add26_a25);

Add28_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a24_combout,
	dataout => Add28_a24_DATAB_driver);

Add28_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a23,
	dataout => Add28_a24_CIN_driver);

-- Location: LCCOMB_X39_Y35_N30
Add28_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a24_combout = (Add27_a24_combout & (Add28_a23 $ (GND))) # (!Add27_a24_combout & (!Add28_a23 & VCC))
-- Add28_a25 = CARRY((Add27_a24_combout & !Add28_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a24_DATAB_driver,
	datad => VCC,
	cin => Add28_a24_CIN_driver,
	combout => Add28_a24_combout,
	cout => Add28_a25);

Add29_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a24_combout,
	dataout => Add29_a24_DATAA_driver);

Add29_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a23,
	dataout => Add29_a24_CIN_driver);

-- Location: LCCOMB_X40_Y35_N30
Add29_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a24_combout = (Add28_a24_combout & (Add29_a23 $ (GND))) # (!Add28_a24_combout & (!Add29_a23 & VCC))
-- Add29_a25 = CARRY((Add28_a24_combout & !Add29_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a24_DATAA_driver,
	datad => VCC,
	cin => Add29_a24_CIN_driver,
	combout => Add29_a24_combout,
	cout => Add29_a25);

Add30_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a24_combout,
	dataout => Add30_a24_DATAA_driver);

Add30_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a23,
	dataout => Add30_a24_CIN_driver);

-- Location: LCCOMB_X41_Y35_N28
Add30_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a24_combout = (Add29_a24_combout & (Add30_a23 $ (GND))) # (!Add29_a24_combout & (!Add30_a23 & VCC))
-- Add30_a25 = CARRY((Add29_a24_combout & !Add30_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a24_DATAA_driver,
	datad => VCC,
	cin => Add30_a24_CIN_driver,
	combout => Add30_a24_combout,
	cout => Add30_a25);

Add51_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a24_combout,
	dataout => Add51_a24_DATAB_driver);

Add51_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a23,
	dataout => Add51_a24_CIN_driver);

-- Location: LCCOMB_X43_Y22_N6
Add51_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a24_combout = (Add50_a24_combout & (Add51_a23 $ (GND))) # (!Add50_a24_combout & (!Add51_a23 & VCC))
-- Add51_a25 = CARRY((Add50_a24_combout & !Add51_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a24_DATAB_driver,
	datad => VCC,
	cin => Add51_a24_CIN_driver,
	combout => Add51_a24_combout,
	cout => Add51_a25);

Add52_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a24_combout,
	dataout => Add52_a24_DATAA_driver);

Add52_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a23,
	dataout => Add52_a24_CIN_driver);

-- Location: LCCOMB_X42_Y22_N6
Add52_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a24_combout = (Add51_a24_combout & (Add52_a23 $ (GND))) # (!Add51_a24_combout & (!Add52_a23 & VCC))
-- Add52_a25 = CARRY((Add51_a24_combout & !Add52_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add52_a24_DATAA_driver,
	datad => VCC,
	cin => Add52_a24_CIN_driver,
	combout => Add52_a24_combout,
	cout => Add52_a25);

Add53_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a24_combout,
	dataout => Add53_a24_DATAA_driver);

Add53_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a23,
	dataout => Add53_a24_CIN_driver);

-- Location: LCCOMB_X42_Y24_N4
Add53_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a24_combout = (Add52_a24_combout & (Add53_a23 $ (GND))) # (!Add52_a24_combout & (!Add53_a23 & VCC))
-- Add53_a25 = CARRY((Add52_a24_combout & !Add53_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add53_a24_DATAA_driver,
	datad => VCC,
	cin => Add53_a24_CIN_driver,
	combout => Add53_a24_combout,
	cout => Add53_a25);

Add55_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a24_combout,
	dataout => Add55_a24_DATAB_driver);

Add55_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a23,
	dataout => Add55_a24_CIN_driver);

-- Location: LCCOMB_X36_Y28_N2
Add55_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a24_combout = (Add54_a24_combout & (Add55_a23 $ (GND))) # (!Add54_a24_combout & (!Add55_a23 & VCC))
-- Add55_a25 = CARRY((Add54_a24_combout & !Add55_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a24_DATAB_driver,
	datad => VCC,
	cin => Add55_a24_CIN_driver,
	combout => Add55_a24_combout,
	cout => Add55_a25);

Add56_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a24_combout,
	dataout => Add56_a24_DATAA_driver);

Add56_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a23,
	dataout => Add56_a24_CIN_driver);

-- Location: LCCOMB_X35_Y28_N2
Add56_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a24_combout = (Add55_a24_combout & (Add56_a23 $ (GND))) # (!Add55_a24_combout & (!Add56_a23 & VCC))
-- Add56_a25 = CARRY((Add55_a24_combout & !Add56_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add56_a24_DATAA_driver,
	datad => VCC,
	cin => Add56_a24_CIN_driver,
	combout => Add56_a24_combout,
	cout => Add56_a25);

Add57_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a24_combout,
	dataout => Add57_a24_DATAA_driver);

Add57_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a23,
	dataout => Add57_a24_CIN_driver);

-- Location: LCCOMB_X34_Y28_N0
Add57_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a24_combout = (Add56_a24_combout & (Add57_a23 $ (GND))) # (!Add56_a24_combout & (!Add57_a23 & VCC))
-- Add57_a25 = CARRY((Add56_a24_combout & !Add57_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a24_DATAA_driver,
	datad => VCC,
	cin => Add57_a24_CIN_driver,
	combout => Add57_a24_combout,
	cout => Add57_a25);

Add59_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a24_combout,
	dataout => Add59_a24_DATAB_driver);

Add59_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a23,
	dataout => Add59_a24_CIN_driver);

-- Location: LCCOMB_X35_Y33_N30
Add59_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a24_combout = (Add58_a24_combout & (Add59_a23 $ (GND))) # (!Add58_a24_combout & (!Add59_a23 & VCC))
-- Add59_a25 = CARRY((Add58_a24_combout & !Add59_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a24_DATAB_driver,
	datad => VCC,
	cin => Add59_a24_CIN_driver,
	combout => Add59_a24_combout,
	cout => Add59_a25);

Add61_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a24_combout,
	dataout => Add61_a24_DATAB_driver);

Add61_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a23,
	dataout => Add61_a24_CIN_driver);

-- Location: LCCOMB_X40_Y33_N28
Add61_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a24_combout = (Add60_a24_combout & (Add61_a23 $ (GND))) # (!Add60_a24_combout & (!Add61_a23 & VCC))
-- Add61_a25 = CARRY((Add60_a24_combout & !Add61_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a24_DATAB_driver,
	datad => VCC,
	cin => Add61_a24_CIN_driver,
	combout => Add61_a24_combout,
	cout => Add61_a25);

Add16_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a25,
	dataout => Add16_a26_CIN_driver);

-- Location: LCCOMB_X47_Y27_N30
Add16_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a26_combout = Add16_a25

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add16_a26_CIN_driver,
	combout => Add16_a26_combout);

Add18_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a26_combout,
	dataout => Add18_a26_DATAB_driver);

Add18_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a25,
	dataout => Add18_a26_CIN_driver);

-- Location: LCCOMB_X49_Y27_N26
Add18_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a26_combout = (Add17_a26_combout & (!Add18_a25)) # (!Add17_a26_combout & ((Add18_a25) # (GND)))
-- Add18_a27 = CARRY((!Add18_a25) # (!Add17_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add18_a26_DATAB_driver,
	datad => VCC,
	cin => Add18_a26_CIN_driver,
	combout => Add18_a26_combout,
	cout => Add18_a27);

Add21_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a26_combout,
	dataout => Add21_a26_DATAB_driver);

Add21_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a25,
	dataout => Add21_a26_CIN_driver);

-- Location: LCCOMB_X44_Y26_N8
Add21_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a26_combout = (Add20_a26_combout & (!Add21_a25)) # (!Add20_a26_combout & ((Add21_a25) # (GND)))
-- Add21_a27 = CARRY((!Add21_a25) # (!Add20_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a26_DATAB_driver,
	datad => VCC,
	cin => Add21_a26_CIN_driver,
	combout => Add21_a26_combout,
	cout => Add21_a27);

Add22_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a26_combout,
	dataout => Add22_a26_DATAA_driver);

Add22_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a25,
	dataout => Add22_a26_CIN_driver);

-- Location: LCCOMB_X41_Y26_N6
Add22_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a26_combout = (Add21_a26_combout & (!Add22_a25)) # (!Add21_a26_combout & ((Add22_a25) # (GND)))
-- Add22_a27 = CARRY((!Add22_a25) # (!Add21_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add22_a26_DATAA_driver,
	datad => VCC,
	cin => Add22_a26_CIN_driver,
	combout => Add22_a26_combout,
	cout => Add22_a27);

Add23_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a26_combout,
	dataout => Add23_a26_DATAA_driver);

Add23_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a25,
	dataout => Add23_a26_CIN_driver);

-- Location: LCCOMB_X40_Y26_N6
Add23_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a26_combout = (Add22_a26_combout & (!Add23_a25)) # (!Add22_a26_combout & ((Add23_a25) # (GND)))
-- Add23_a27 = CARRY((!Add23_a25) # (!Add22_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add23_a26_DATAA_driver,
	datad => VCC,
	cin => Add23_a26_CIN_driver,
	combout => Add23_a26_combout,
	cout => Add23_a27);

Add24_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a26_combout,
	dataout => Add24_a26_DATAA_driver);

Add24_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a25,
	dataout => Add24_a26_CIN_driver);

-- Location: LCCOMB_X39_Y26_N4
Add24_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a26_combout = (Add23_a26_combout & (!Add24_a25)) # (!Add23_a26_combout & ((Add24_a25) # (GND)))
-- Add24_a27 = CARRY((!Add24_a25) # (!Add23_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add24_a26_DATAA_driver,
	datad => VCC,
	cin => Add24_a26_CIN_driver,
	combout => Add24_a26_combout,
	cout => Add24_a27);

Add25_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a26_combout,
	dataout => Add25_a26_DATAA_driver);

Add25_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a25,
	dataout => Add25_a26_CIN_driver);

-- Location: LCCOMB_X38_Y26_N4
Add25_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a26_combout = (Add24_a26_combout & (!Add25_a25)) # (!Add24_a26_combout & ((Add25_a25) # (GND)))
-- Add25_a27 = CARRY((!Add25_a25) # (!Add24_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add25_a26_DATAA_driver,
	datad => VCC,
	cin => Add25_a26_CIN_driver,
	combout => Add25_a26_combout,
	cout => Add25_a27);

Add27_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a26_combout,
	dataout => Add27_a26_DATAB_driver);

Add27_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a25,
	dataout => Add27_a26_CIN_driver);

-- Location: LCCOMB_X38_Y34_N2
Add27_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a26_combout = (Add26_a26_combout & (!Add27_a25)) # (!Add26_a26_combout & ((Add27_a25) # (GND)))
-- Add27_a27 = CARRY((!Add27_a25) # (!Add26_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a26_DATAB_driver,
	datad => VCC,
	cin => Add27_a26_CIN_driver,
	combout => Add27_a26_combout,
	cout => Add27_a27);

Add28_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a26_combout,
	dataout => Add28_a26_DATAA_driver);

Add28_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a25,
	dataout => Add28_a26_CIN_driver);

-- Location: LCCOMB_X39_Y34_N0
Add28_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a26_combout = (Add27_a26_combout & (!Add28_a25)) # (!Add27_a26_combout & ((Add28_a25) # (GND)))
-- Add28_a27 = CARRY((!Add28_a25) # (!Add27_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a26_DATAA_driver,
	datad => VCC,
	cin => Add28_a26_CIN_driver,
	combout => Add28_a26_combout,
	cout => Add28_a27);

Add30_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a26_combout,
	dataout => Add30_a26_DATAB_driver);

Add30_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a25,
	dataout => Add30_a26_CIN_driver);

-- Location: LCCOMB_X41_Y35_N30
Add30_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a26_combout = (Add29_a26_combout & (!Add30_a25)) # (!Add29_a26_combout & ((Add30_a25) # (GND)))
-- Add30_a27 = CARRY((!Add30_a25) # (!Add29_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a26_DATAB_driver,
	datad => VCC,
	cin => Add30_a26_CIN_driver,
	combout => Add30_a26_combout,
	cout => Add30_a27);

Add53_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a26_combout,
	dataout => Add53_a26_DATAB_driver);

Add53_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a25,
	dataout => Add53_a26_CIN_driver);

-- Location: LCCOMB_X42_Y24_N6
Add53_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a26_combout = (Add52_a26_combout & (!Add53_a25)) # (!Add52_a26_combout & ((Add53_a25) # (GND)))
-- Add53_a27 = CARRY((!Add53_a25) # (!Add52_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a26_DATAB_driver,
	datad => VCC,
	cin => Add53_a26_CIN_driver,
	combout => Add53_a26_combout,
	cout => Add53_a27);

Add54_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a26_combout,
	dataout => Add54_a26_DATAA_driver);

Add54_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a25,
	dataout => Add54_a26_CIN_driver);

-- Location: LCCOMB_X41_Y24_N6
Add54_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a26_combout = (Add53_a26_combout & (!Add54_a25)) # (!Add53_a26_combout & ((Add54_a25) # (GND)))
-- Add54_a27 = CARRY((!Add54_a25) # (!Add53_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add54_a26_DATAA_driver,
	datad => VCC,
	cin => Add54_a26_CIN_driver,
	combout => Add54_a26_combout,
	cout => Add54_a27);

Add55_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a26_combout,
	dataout => Add55_a26_DATAA_driver);

Add55_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a25,
	dataout => Add55_a26_CIN_driver);

-- Location: LCCOMB_X36_Y28_N4
Add55_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a26_combout = (Add54_a26_combout & (!Add55_a25)) # (!Add54_a26_combout & ((Add55_a25) # (GND)))
-- Add55_a27 = CARRY((!Add55_a25) # (!Add54_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add55_a26_DATAA_driver,
	datad => VCC,
	cin => Add55_a26_CIN_driver,
	combout => Add55_a26_combout,
	cout => Add55_a27);

Add56_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a26_combout,
	dataout => Add56_a26_DATAA_driver);

Add56_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a25,
	dataout => Add56_a26_CIN_driver);

-- Location: LCCOMB_X35_Y28_N4
Add56_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a26_combout = (Add55_a26_combout & (!Add56_a25)) # (!Add55_a26_combout & ((Add56_a25) # (GND)))
-- Add56_a27 = CARRY((!Add56_a25) # (!Add55_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add56_a26_DATAA_driver,
	datad => VCC,
	cin => Add56_a26_CIN_driver,
	combout => Add56_a26_combout,
	cout => Add56_a27);

Add58_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a26_combout,
	dataout => Add58_a26_DATAB_driver);

Add58_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a25,
	dataout => Add58_a26_CIN_driver);

-- Location: LCCOMB_X34_Y32_N2
Add58_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a26_combout = (Add57_a26_combout & (!Add58_a25)) # (!Add57_a26_combout & ((Add58_a25) # (GND)))
-- Add58_a27 = CARRY((!Add58_a25) # (!Add57_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a26_DATAB_driver,
	datad => VCC,
	cin => Add58_a26_CIN_driver,
	combout => Add58_a26_combout,
	cout => Add58_a27);

Add59_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a26_combout,
	dataout => Add59_a26_DATAA_driver);

Add59_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a25,
	dataout => Add59_a26_CIN_driver);

-- Location: LCCOMB_X35_Y32_N0
Add59_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a26_combout = (Add58_a26_combout & (!Add59_a25)) # (!Add58_a26_combout & ((Add59_a25) # (GND)))
-- Add59_a27 = CARRY((!Add59_a25) # (!Add58_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a26_DATAA_driver,
	datad => VCC,
	cin => Add59_a26_CIN_driver,
	combout => Add59_a26_combout,
	cout => Add59_a27);

Add61_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a26_combout,
	dataout => Add61_a26_DATAB_driver);

Add61_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a25,
	dataout => Add61_a26_CIN_driver);

-- Location: LCCOMB_X40_Y33_N30
Add61_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a26_combout = (Add60_a26_combout & (!Add61_a25)) # (!Add60_a26_combout & ((Add61_a25) # (GND)))
-- Add61_a27 = CARRY((!Add61_a25) # (!Add60_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a26_DATAB_driver,
	datad => VCC,
	cin => Add61_a26_CIN_driver,
	combout => Add61_a26_combout,
	cout => Add61_a27);

Add18_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a28_combout,
	dataout => Add18_a28_DATAB_driver);

Add18_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a27,
	dataout => Add18_a28_CIN_driver);

-- Location: LCCOMB_X49_Y27_N28
Add18_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a28_combout = (Add17_a28_combout & (Add18_a27 $ (GND))) # (!Add17_a28_combout & (!Add18_a27 & VCC))
-- Add18_a29 = CARRY((Add17_a28_combout & !Add18_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add18_a28_DATAB_driver,
	datad => VCC,
	cin => Add18_a28_CIN_driver,
	combout => Add18_a28_combout,
	cout => Add18_a29);

Add24_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a28_combout,
	dataout => Add24_a28_DATAB_driver);

Add24_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a27,
	dataout => Add24_a28_CIN_driver);

-- Location: LCCOMB_X39_Y26_N6
Add24_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a28_combout = (Add23_a28_combout & (Add24_a27 $ (GND))) # (!Add23_a28_combout & (!Add24_a27 & VCC))
-- Add24_a29 = CARRY((Add23_a28_combout & !Add24_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a28_DATAB_driver,
	datad => VCC,
	cin => Add24_a28_CIN_driver,
	combout => Add24_a28_combout,
	cout => Add24_a29);

Add26_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a28_combout,
	dataout => Add26_a28_DATAB_driver);

Add26_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a27,
	dataout => Add26_a28_CIN_driver);

-- Location: LCCOMB_X38_Y30_N4
Add26_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a28_combout = (Add25_a28_combout & (Add26_a27 $ (GND))) # (!Add25_a28_combout & (!Add26_a27 & VCC))
-- Add26_a29 = CARRY((Add25_a28_combout & !Add26_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a28_DATAB_driver,
	datad => VCC,
	cin => Add26_a28_CIN_driver,
	combout => Add26_a28_combout,
	cout => Add26_a29);

Add28_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a28_combout,
	dataout => Add28_a28_DATAB_driver);

Add28_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a27,
	dataout => Add28_a28_CIN_driver);

-- Location: LCCOMB_X39_Y34_N2
Add28_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a28_combout = (Add27_a28_combout & (Add28_a27 $ (GND))) # (!Add27_a28_combout & (!Add28_a27 & VCC))
-- Add28_a29 = CARRY((Add27_a28_combout & !Add28_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a28_DATAB_driver,
	datad => VCC,
	cin => Add28_a28_CIN_driver,
	combout => Add28_a28_combout,
	cout => Add28_a29);

Add29_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a28_combout,
	dataout => Add29_a28_DATAA_driver);

Add29_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a27,
	dataout => Add29_a28_CIN_driver);

-- Location: LCCOMB_X40_Y34_N2
Add29_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a28_combout = (Add28_a28_combout & (Add29_a27 $ (GND))) # (!Add28_a28_combout & (!Add29_a27 & VCC))
-- Add29_a29 = CARRY((Add28_a28_combout & !Add29_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a28_DATAA_driver,
	datad => VCC,
	cin => Add29_a28_CIN_driver,
	combout => Add29_a28_combout,
	cout => Add29_a29);

Add30_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a28_combout,
	dataout => Add30_a28_DATAA_driver);

Add30_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a27,
	dataout => Add30_a28_CIN_driver);

-- Location: LCCOMB_X41_Y34_N0
Add30_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a28_combout = (Add29_a28_combout & (Add30_a27 $ (GND))) # (!Add29_a28_combout & (!Add30_a27 & VCC))
-- Add30_a29 = CARRY((Add29_a28_combout & !Add30_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a28_DATAA_driver,
	datad => VCC,
	cin => Add30_a28_CIN_driver,
	combout => Add30_a28_combout,
	cout => Add30_a29);

Add52_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a28_combout,
	dataout => Add52_a28_DATAB_driver);

Add52_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a27,
	dataout => Add52_a28_CIN_driver);

-- Location: LCCOMB_X42_Y22_N10
Add52_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a28_combout = (Add51_a28_combout & (Add52_a27 $ (GND))) # (!Add51_a28_combout & (!Add52_a27 & VCC))
-- Add52_a29 = CARRY((Add51_a28_combout & !Add52_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a28_DATAB_driver,
	datad => VCC,
	cin => Add52_a28_CIN_driver,
	combout => Add52_a28_combout,
	cout => Add52_a29);

Add55_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a28_combout,
	dataout => Add55_a28_DATAB_driver);

Add55_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a27,
	dataout => Add55_a28_CIN_driver);

-- Location: LCCOMB_X36_Y28_N6
Add55_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a28_combout = (Add54_a28_combout & (Add55_a27 $ (GND))) # (!Add54_a28_combout & (!Add55_a27 & VCC))
-- Add55_a29 = CARRY((Add54_a28_combout & !Add55_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a28_DATAB_driver,
	datad => VCC,
	cin => Add55_a28_CIN_driver,
	combout => Add55_a28_combout,
	cout => Add55_a29);

Add56_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a28_combout,
	dataout => Add56_a28_DATAA_driver);

Add56_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a27,
	dataout => Add56_a28_CIN_driver);

-- Location: LCCOMB_X35_Y28_N6
Add56_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a28_combout = (Add55_a28_combout & (Add56_a27 $ (GND))) # (!Add55_a28_combout & (!Add56_a27 & VCC))
-- Add56_a29 = CARRY((Add55_a28_combout & !Add56_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add56_a28_DATAA_driver,
	datad => VCC,
	cin => Add56_a28_CIN_driver,
	combout => Add56_a28_combout,
	cout => Add56_a29);

Add59_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a28_combout,
	dataout => Add59_a28_DATAB_driver);

Add59_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a27,
	dataout => Add59_a28_CIN_driver);

-- Location: LCCOMB_X35_Y32_N2
Add59_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a28_combout = (Add58_a28_combout & (Add59_a27 $ (GND))) # (!Add58_a28_combout & (!Add59_a27 & VCC))
-- Add59_a29 = CARRY((Add58_a28_combout & !Add59_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a28_DATAB_driver,
	datad => VCC,
	cin => Add59_a28_CIN_driver,
	combout => Add59_a28_combout,
	cout => Add59_a29);

Add60_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a28_combout,
	dataout => Add60_a28_DATAA_driver);

Add60_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a27,
	dataout => Add60_a28_CIN_driver);

-- Location: LCCOMB_X36_Y32_N2
Add60_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a28_combout = (Add59_a28_combout & (Add60_a27 $ (GND))) # (!Add59_a28_combout & (!Add60_a27 & VCC))
-- Add60_a29 = CARRY((Add59_a28_combout & !Add60_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a28_DATAA_driver,
	datad => VCC,
	cin => Add60_a28_CIN_driver,
	combout => Add60_a28_combout,
	cout => Add60_a29);

Add61_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a28_combout,
	dataout => Add61_a28_DATAA_driver);

Add61_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a27,
	dataout => Add61_a28_CIN_driver);

-- Location: LCCOMB_X40_Y32_N0
Add61_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a28_combout = (Add60_a28_combout & (Add61_a27 $ (GND))) # (!Add60_a28_combout & (!Add61_a27 & VCC))
-- Add61_a29 = CARRY((Add60_a28_combout & !Add61_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add61_a28_DATAA_driver,
	datad => VCC,
	cin => Add61_a28_CIN_driver,
	combout => Add61_a28_combout,
	cout => Add61_a29);

Add50_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a30_combout,
	dataout => Add50_a30_DATAB_driver);

Add50_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a29,
	dataout => Add50_a30_CIN_driver);

-- Location: LCCOMB_X44_Y22_N14
Add50_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a30_combout = (Add49_a30_combout & (!Add50_a29)) # (!Add49_a30_combout & ((Add50_a29) # (GND)))
-- Add50_a31 = CARRY((!Add50_a29) # (!Add49_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a30_DATAB_driver,
	datad => VCC,
	cin => Add50_a30_CIN_driver,
	combout => Add50_a30_combout,
	cout => Add50_a31);

Add57_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a30_combout,
	dataout => Add57_a30_DATAB_driver);

Add57_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a29,
	dataout => Add57_a30_CIN_driver);

-- Location: LCCOMB_X34_Y28_N6
Add57_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a30_combout = (Add56_a30_combout & (!Add57_a29)) # (!Add56_a30_combout & ((Add57_a29) # (GND)))
-- Add57_a31 = CARRY((!Add57_a29) # (!Add56_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a30_DATAB_driver,
	datad => VCC,
	cin => Add57_a30_CIN_driver,
	combout => Add57_a30_combout,
	cout => Add57_a31);

Add60_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a30_combout,
	dataout => Add60_a30_DATAB_driver);

Add60_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a29,
	dataout => Add60_a30_CIN_driver);

-- Location: LCCOMB_X36_Y32_N4
Add60_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a30_combout = (Add59_a30_combout & (!Add60_a29)) # (!Add59_a30_combout & ((Add60_a29) # (GND)))
-- Add60_a31 = CARRY((!Add60_a29) # (!Add59_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a30_DATAB_driver,
	datad => VCC,
	cin => Add60_a30_CIN_driver,
	combout => Add60_a30_combout,
	cout => Add60_a31);

Add61_a30_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a30_combout,
	dataout => Add61_a30_DATAA_driver);

Add61_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a29,
	dataout => Add61_a30_CIN_driver);

-- Location: LCCOMB_X40_Y32_N2
Add61_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a30_combout = (Add60_a30_combout & (!Add61_a29)) # (!Add60_a30_combout & ((Add61_a29) # (GND)))
-- Add61_a31 = CARRY((!Add61_a29) # (!Add60_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add61_a30_DATAA_driver,
	datad => VCC,
	cin => Add61_a30_CIN_driver,
	combout => Add61_a30_combout,
	cout => Add61_a31);

Add25_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a30_combout,
	dataout => Add25_a30_DATAB_driver);

Add25_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a29,
	dataout => Add25_a30_CIN_driver);

-- Location: LCCOMB_X38_Y26_N8
Add25_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a30_combout = (Add24_a30_combout & (!Add25_a29)) # (!Add24_a30_combout & ((Add25_a29) # (GND)))
-- Add25_a31 = CARRY((!Add25_a29) # (!Add24_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a30_DATAB_driver,
	datad => VCC,
	cin => Add25_a30_CIN_driver,
	combout => Add25_a30_combout,
	cout => Add25_a31);

Add30_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a30_combout,
	dataout => Add30_a30_DATAB_driver);

Add30_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a29,
	dataout => Add30_a30_CIN_driver);

-- Location: LCCOMB_X41_Y34_N2
Add30_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a30_combout = (Add29_a30_combout & (!Add30_a29)) # (!Add29_a30_combout & ((Add30_a29) # (GND)))
-- Add30_a31 = CARRY((!Add30_a29) # (!Add29_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a30_DATAB_driver,
	datad => VCC,
	cin => Add30_a30_CIN_driver,
	combout => Add30_a30_combout,
	cout => Add30_a31);

Add50_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a31,
	dataout => Add50_a32_CIN_driver);

-- Location: LCCOMB_X44_Y22_N16
Add50_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a32_combout = !Add50_a31

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add50_a32_CIN_driver,
	combout => Add50_a32_combout);

Add51_a32_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a32_combout,
	dataout => Add51_a32_DATAA_driver);

Add51_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a31,
	dataout => Add51_a32_CIN_driver);

-- Location: LCCOMB_X43_Y22_N14
Add51_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a32_combout = (Add50_a32_combout & (Add51_a31 $ (GND))) # (!Add50_a32_combout & (!Add51_a31 & VCC))
-- Add51_a33 = CARRY((Add50_a32_combout & !Add51_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add51_a32_DATAA_driver,
	datad => VCC,
	cin => Add51_a32_CIN_driver,
	combout => Add51_a32_combout,
	cout => Add51_a33);

Add57_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a32_combout,
	dataout => Add57_a32_DATAB_driver);

Add57_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a31,
	dataout => Add57_a32_CIN_driver);

-- Location: LCCOMB_X34_Y28_N8
Add57_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a32_combout = (Add56_a32_combout & (Add57_a31 $ (GND))) # (!Add56_a32_combout & (!Add57_a31 & VCC))
-- Add57_a33 = CARRY((Add56_a32_combout & !Add57_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a32_DATAB_driver,
	datad => VCC,
	cin => Add57_a32_CIN_driver,
	combout => Add57_a32_combout,
	cout => Add57_a33);

Add58_a32_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a32_combout,
	dataout => Add58_a32_DATAA_driver);

Add58_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a31,
	dataout => Add58_a32_CIN_driver);

-- Location: LCCOMB_X34_Y32_N8
Add58_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a32_combout = (Add57_a32_combout & (Add58_a31 $ (GND))) # (!Add57_a32_combout & (!Add58_a31 & VCC))
-- Add58_a33 = CARRY((Add57_a32_combout & !Add58_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a32_DATAA_driver,
	datad => VCC,
	cin => Add58_a32_CIN_driver,
	combout => Add58_a32_combout,
	cout => Add58_a33);

Add61_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a32_combout,
	dataout => Add61_a32_DATAB_driver);

Add61_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a31,
	dataout => Add61_a32_CIN_driver);

-- Location: LCCOMB_X40_Y32_N4
Add61_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a32_combout = (Add60_a32_combout & (Add61_a31 $ (GND))) # (!Add60_a32_combout & (!Add61_a31 & VCC))
-- Add61_a33 = CARRY((Add60_a32_combout & !Add61_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a32_DATAB_driver,
	datad => VCC,
	cin => Add61_a32_CIN_driver,
	combout => Add61_a32_combout,
	cout => Add61_a33);

Add20_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a32_combout,
	dataout => Add20_a32_DATAB_driver);

Add20_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a31,
	dataout => Add20_a32_CIN_driver);

-- Location: LCCOMB_X45_Y26_N14
Add20_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a32_combout = (Add19_a32_combout & (Add20_a31 $ (GND))) # (!Add19_a32_combout & (!Add20_a31 & VCC))
-- Add20_a33 = CARRY((Add19_a32_combout & !Add20_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a32_DATAB_driver,
	datad => VCC,
	cin => Add20_a32_CIN_driver,
	combout => Add20_a32_combout,
	cout => Add20_a33);

Add21_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a32_combout,
	dataout => Add21_a32_DATAB_driver);

Add21_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a31,
	dataout => Add21_a32_CIN_driver);

-- Location: LCCOMB_X44_Y26_N14
Add21_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a32_combout = (Add20_a32_combout & (Add21_a31 $ (GND))) # (!Add20_a32_combout & (!Add21_a31 & VCC))
-- Add21_a33 = CARRY((Add20_a32_combout & !Add21_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a32_DATAB_driver,
	datad => VCC,
	cin => Add21_a32_CIN_driver,
	combout => Add21_a32_combout,
	cout => Add21_a33);

Add26_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a32_combout,
	dataout => Add26_a32_DATAB_driver);

Add26_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a31,
	dataout => Add26_a32_CIN_driver);

-- Location: LCCOMB_X38_Y30_N8
Add26_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a32_combout = (Add25_a32_combout & (Add26_a31 $ (GND))) # (!Add25_a32_combout & (!Add26_a31 & VCC))
-- Add26_a33 = CARRY((Add25_a32_combout & !Add26_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a32_DATAB_driver,
	datad => VCC,
	cin => Add26_a32_CIN_driver,
	combout => Add26_a32_combout,
	cout => Add26_a33);

Add27_a32_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a32_combout,
	dataout => Add27_a32_DATAA_driver);

Add27_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a31,
	dataout => Add27_a32_CIN_driver);

-- Location: LCCOMB_X38_Y34_N8
Add27_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a32_combout = (Add26_a32_combout & (Add27_a31 $ (GND))) # (!Add26_a32_combout & (!Add27_a31 & VCC))
-- Add27_a33 = CARRY((Add26_a32_combout & !Add27_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a32_DATAA_driver,
	datad => VCC,
	cin => Add27_a32_CIN_driver,
	combout => Add27_a32_combout,
	cout => Add27_a33);

Add20_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a33,
	dataout => Add20_a34_CIN_driver);

-- Location: LCCOMB_X45_Y26_N16
Add20_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a34_combout = Add20_a33

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add20_a34_CIN_driver,
	combout => Add20_a34_combout);

Add27_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a34_combout,
	dataout => Add27_a34_DATAB_driver);

Add27_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a33,
	dataout => Add27_a34_CIN_driver);

-- Location: LCCOMB_X38_Y34_N10
Add27_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a34_combout = (Add26_a34_combout & (!Add27_a33)) # (!Add26_a34_combout & ((Add27_a33) # (GND)))
-- Add27_a35 = CARRY((!Add27_a33) # (!Add26_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a34_DATAB_driver,
	datad => VCC,
	cin => Add27_a34_CIN_driver,
	combout => Add27_a34_combout,
	cout => Add27_a35);

Add28_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a34_combout,
	dataout => Add28_a34_DATAA_driver);

Add28_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a33,
	dataout => Add28_a34_CIN_driver);

-- Location: LCCOMB_X39_Y34_N8
Add28_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a34_combout = (Add27_a34_combout & (!Add28_a33)) # (!Add27_a34_combout & ((Add28_a33) # (GND)))
-- Add28_a35 = CARRY((!Add28_a33) # (!Add27_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a34_DATAA_driver,
	datad => VCC,
	cin => Add28_a34_CIN_driver,
	combout => Add28_a34_combout,
	cout => Add28_a35);

Add29_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a34_combout,
	dataout => Add29_a34_DATAA_driver);

Add29_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a33,
	dataout => Add29_a34_CIN_driver);

-- Location: LCCOMB_X40_Y34_N8
Add29_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a34_combout = (Add28_a34_combout & (!Add29_a33)) # (!Add28_a34_combout & ((Add29_a33) # (GND)))
-- Add29_a35 = CARRY((!Add29_a33) # (!Add28_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a34_DATAA_driver,
	datad => VCC,
	cin => Add29_a34_CIN_driver,
	combout => Add29_a34_combout,
	cout => Add29_a35);

Add51_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a33,
	dataout => Add51_a34_CIN_driver);

-- Location: LCCOMB_X43_Y22_N16
Add51_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a34_combout = Add51_a33

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add51_a34_CIN_driver,
	combout => Add51_a34_combout);

Add52_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a34_combout,
	dataout => Add52_a34_DATAA_driver);

Add52_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a33,
	dataout => Add52_a34_CIN_driver);

-- Location: LCCOMB_X42_Y22_N16
Add52_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a34_combout = (Add51_a34_combout & (!Add52_a33)) # (!Add51_a34_combout & ((Add52_a33) # (GND)))
-- Add52_a35 = CARRY((!Add52_a33) # (!Add51_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add52_a34_DATAA_driver,
	datad => VCC,
	cin => Add52_a34_CIN_driver,
	combout => Add52_a34_combout,
	cout => Add52_a35);

Add53_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a34_combout,
	dataout => Add53_a34_DATAB_driver);

Add53_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a33,
	dataout => Add53_a34_CIN_driver);

-- Location: LCCOMB_X42_Y24_N14
Add53_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a34_combout = (Add52_a34_combout & (!Add53_a33)) # (!Add52_a34_combout & ((Add53_a33) # (GND)))
-- Add53_a35 = CARRY((!Add53_a33) # (!Add52_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a34_DATAB_driver,
	datad => VCC,
	cin => Add53_a34_CIN_driver,
	combout => Add53_a34_combout,
	cout => Add53_a35);

Add57_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a34_combout,
	dataout => Add57_a34_DATAB_driver);

Add57_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a33,
	dataout => Add57_a34_CIN_driver);

-- Location: LCCOMB_X34_Y28_N10
Add57_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a34_combout = (Add56_a34_combout & (!Add57_a33)) # (!Add56_a34_combout & ((Add57_a33) # (GND)))
-- Add57_a35 = CARRY((!Add57_a33) # (!Add56_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a34_DATAB_driver,
	datad => VCC,
	cin => Add57_a34_CIN_driver,
	combout => Add57_a34_combout,
	cout => Add57_a35);

Add58_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a34_combout,
	dataout => Add58_a34_DATAA_driver);

Add58_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a33,
	dataout => Add58_a34_CIN_driver);

-- Location: LCCOMB_X34_Y32_N10
Add58_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a34_combout = (Add57_a34_combout & (!Add58_a33)) # (!Add57_a34_combout & ((Add58_a33) # (GND)))
-- Add58_a35 = CARRY((!Add58_a33) # (!Add57_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a34_DATAA_driver,
	datad => VCC,
	cin => Add58_a34_CIN_driver,
	combout => Add58_a34_combout,
	cout => Add58_a35);

Add59_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a34_combout,
	dataout => Add59_a34_DATAA_driver);

Add59_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a33,
	dataout => Add59_a34_CIN_driver);

-- Location: LCCOMB_X35_Y32_N8
Add59_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a34_combout = (Add58_a34_combout & (!Add59_a33)) # (!Add58_a34_combout & ((Add59_a33) # (GND)))
-- Add59_a35 = CARRY((!Add59_a33) # (!Add58_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a34_DATAA_driver,
	datad => VCC,
	cin => Add59_a34_CIN_driver,
	combout => Add59_a34_combout,
	cout => Add59_a35);

Add22_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a36_combout,
	dataout => Add22_a36_DATAB_driver);

Add22_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a35,
	dataout => Add22_a36_CIN_driver);

-- Location: LCCOMB_X41_Y26_N16
Add22_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a36_combout = (Add21_a36_combout & (Add22_a35 $ (GND))) # (!Add21_a36_combout & (!Add22_a35 & VCC))
-- Add22_a37 = CARRY((Add21_a36_combout & !Add22_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a36_DATAB_driver,
	datad => VCC,
	cin => Add22_a36_CIN_driver,
	combout => Add22_a36_combout,
	cout => Add22_a37);

Add23_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a36_combout,
	dataout => Add23_a36_DATAA_driver);

Add23_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a35,
	dataout => Add23_a36_CIN_driver);

-- Location: LCCOMB_X40_Y26_N16
Add23_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a36_combout = (Add22_a36_combout & (Add23_a35 $ (GND))) # (!Add22_a36_combout & (!Add23_a35 & VCC))
-- Add23_a37 = CARRY((Add22_a36_combout & !Add23_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add23_a36_DATAA_driver,
	datad => VCC,
	cin => Add23_a36_CIN_driver,
	combout => Add23_a36_combout,
	cout => Add23_a37);

Add27_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a36_combout,
	dataout => Add27_a36_DATAB_driver);

Add27_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a35,
	dataout => Add27_a36_CIN_driver);

-- Location: LCCOMB_X38_Y34_N12
Add27_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a36_combout = (Add26_a36_combout & (Add27_a35 $ (GND))) # (!Add26_a36_combout & (!Add27_a35 & VCC))
-- Add27_a37 = CARRY((Add26_a36_combout & !Add27_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a36_DATAB_driver,
	datad => VCC,
	cin => Add27_a36_CIN_driver,
	combout => Add27_a36_combout,
	cout => Add27_a37);

Add28_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a36_combout,
	dataout => Add28_a36_DATAA_driver);

Add28_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a35,
	dataout => Add28_a36_CIN_driver);

-- Location: LCCOMB_X39_Y34_N10
Add28_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a36_combout = (Add27_a36_combout & (Add28_a35 $ (GND))) # (!Add27_a36_combout & (!Add28_a35 & VCC))
-- Add28_a37 = CARRY((Add27_a36_combout & !Add28_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a36_DATAA_driver,
	datad => VCC,
	cin => Add28_a36_CIN_driver,
	combout => Add28_a36_combout,
	cout => Add28_a37);

Add29_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a36_combout,
	dataout => Add29_a36_DATAA_driver);

Add29_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a35,
	dataout => Add29_a36_CIN_driver);

-- Location: LCCOMB_X40_Y34_N10
Add29_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a36_combout = (Add28_a36_combout & (Add29_a35 $ (GND))) # (!Add28_a36_combout & (!Add29_a35 & VCC))
-- Add29_a37 = CARRY((Add28_a36_combout & !Add29_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a36_DATAA_driver,
	datad => VCC,
	cin => Add29_a36_CIN_driver,
	combout => Add29_a36_combout,
	cout => Add29_a37);

Add30_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a36_combout,
	dataout => Add30_a36_DATAA_driver);

Add30_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a35,
	dataout => Add30_a36_CIN_driver);

-- Location: LCCOMB_X41_Y34_N8
Add30_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a36_combout = (Add29_a36_combout & (Add30_a35 $ (GND))) # (!Add29_a36_combout & (!Add30_a35 & VCC))
-- Add30_a37 = CARRY((Add29_a36_combout & !Add30_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a36_DATAA_driver,
	datad => VCC,
	cin => Add30_a36_CIN_driver,
	combout => Add30_a36_combout,
	cout => Add30_a37);

Add52_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a35,
	dataout => Add52_a36_CIN_driver);

-- Location: LCCOMB_X42_Y22_N18
Add52_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a36_combout = !Add52_a35

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add52_a36_CIN_driver,
	combout => Add52_a36_combout);

Add53_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a36_combout,
	dataout => Add53_a36_DATAB_driver);

Add53_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a35,
	dataout => Add53_a36_CIN_driver);

-- Location: LCCOMB_X42_Y24_N16
Add53_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a36_combout = (Add52_a36_combout & (Add53_a35 $ (GND))) # (!Add52_a36_combout & (!Add53_a35 & VCC))
-- Add53_a37 = CARRY((Add52_a36_combout & !Add53_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a36_DATAB_driver,
	datad => VCC,
	cin => Add53_a36_CIN_driver,
	combout => Add53_a36_combout,
	cout => Add53_a37);

Add54_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a36_combout,
	dataout => Add54_a36_DATAA_driver);

Add54_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a35,
	dataout => Add54_a36_CIN_driver);

-- Location: LCCOMB_X41_Y24_N16
Add54_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a36_combout = (Add53_a36_combout & (Add54_a35 $ (GND))) # (!Add53_a36_combout & (!Add54_a35 & VCC))
-- Add54_a37 = CARRY((Add53_a36_combout & !Add54_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add54_a36_DATAA_driver,
	datad => VCC,
	cin => Add54_a36_CIN_driver,
	combout => Add54_a36_combout,
	cout => Add54_a37);

Add58_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a36_combout,
	dataout => Add58_a36_DATAB_driver);

Add58_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a35,
	dataout => Add58_a36_CIN_driver);

-- Location: LCCOMB_X34_Y32_N12
Add58_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a36_combout = (Add57_a36_combout & (Add58_a35 $ (GND))) # (!Add57_a36_combout & (!Add58_a35 & VCC))
-- Add58_a37 = CARRY((Add57_a36_combout & !Add58_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a36_DATAB_driver,
	datad => VCC,
	cin => Add58_a36_CIN_driver,
	combout => Add58_a36_combout,
	cout => Add58_a37);

Add59_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a36_combout,
	dataout => Add59_a36_DATAA_driver);

Add59_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a35,
	dataout => Add59_a36_CIN_driver);

-- Location: LCCOMB_X35_Y32_N10
Add59_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a36_combout = (Add58_a36_combout & (Add59_a35 $ (GND))) # (!Add58_a36_combout & (!Add59_a35 & VCC))
-- Add59_a37 = CARRY((Add58_a36_combout & !Add59_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a36_DATAA_driver,
	datad => VCC,
	cin => Add59_a36_CIN_driver,
	combout => Add59_a36_combout,
	cout => Add59_a37);

Add61_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a36_combout,
	dataout => Add61_a36_DATAB_driver);

Add61_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a35,
	dataout => Add61_a36_CIN_driver);

-- Location: LCCOMB_X40_Y32_N8
Add61_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a36_combout = (Add60_a36_combout & (Add61_a35 $ (GND))) # (!Add60_a36_combout & (!Add61_a35 & VCC))
-- Add61_a37 = CARRY((Add60_a36_combout & !Add61_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a36_DATAB_driver,
	datad => VCC,
	cin => Add61_a36_CIN_driver,
	combout => Add61_a36_combout,
	cout => Add61_a37);

Add24_a38_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a38_combout,
	dataout => Add24_a38_DATAB_driver);

Add24_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a37,
	dataout => Add24_a38_CIN_driver);

-- Location: LCCOMB_X39_Y26_N16
Add24_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a38_combout = (Add23_a38_combout & (!Add24_a37)) # (!Add23_a38_combout & ((Add24_a37) # (GND)))
-- Add24_a39 = CARRY((!Add24_a37) # (!Add23_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a38_DATAB_driver,
	datad => VCC,
	cin => Add24_a38_CIN_driver,
	combout => Add24_a38_combout,
	cout => Add24_a39);

Add27_a38_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a38_combout,
	dataout => Add27_a38_DATAB_driver);

Add27_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a37,
	dataout => Add27_a38_CIN_driver);

-- Location: LCCOMB_X38_Y34_N14
Add27_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a38_combout = (Add26_a38_combout & (!Add27_a37)) # (!Add26_a38_combout & ((Add27_a37) # (GND)))
-- Add27_a39 = CARRY((!Add27_a37) # (!Add26_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a38_DATAB_driver,
	datad => VCC,
	cin => Add27_a38_CIN_driver,
	combout => Add27_a38_combout,
	cout => Add27_a39);

Add28_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a38_combout,
	dataout => Add28_a38_DATAA_driver);

Add28_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a37,
	dataout => Add28_a38_CIN_driver);

-- Location: LCCOMB_X39_Y34_N12
Add28_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a38_combout = (Add27_a38_combout & (!Add28_a37)) # (!Add27_a38_combout & ((Add28_a37) # (GND)))
-- Add28_a39 = CARRY((!Add28_a37) # (!Add27_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a38_DATAA_driver,
	datad => VCC,
	cin => Add28_a38_CIN_driver,
	combout => Add28_a38_combout,
	cout => Add28_a39);

Add29_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a38_combout,
	dataout => Add29_a38_DATAA_driver);

Add29_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a37,
	dataout => Add29_a38_CIN_driver);

-- Location: LCCOMB_X40_Y34_N12
Add29_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a38_combout = (Add28_a38_combout & (!Add29_a37)) # (!Add28_a38_combout & ((Add29_a37) # (GND)))
-- Add29_a39 = CARRY((!Add29_a37) # (!Add28_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a38_DATAA_driver,
	datad => VCC,
	cin => Add29_a38_CIN_driver,
	combout => Add29_a38_combout,
	cout => Add29_a39);

Add53_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a37,
	dataout => Add53_a38_CIN_driver);

-- Location: LCCOMB_X42_Y24_N18
Add53_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a38_combout = Add53_a37

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add53_a38_CIN_driver,
	combout => Add53_a38_combout);

Add54_a38_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a38_combout,
	dataout => Add54_a38_DATAB_driver);

Add54_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a37,
	dataout => Add54_a38_CIN_driver);

-- Location: LCCOMB_X41_Y24_N18
Add54_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a38_combout = (Add53_a38_combout & (!Add54_a37)) # (!Add53_a38_combout & ((Add54_a37) # (GND)))
-- Add54_a39 = CARRY((!Add54_a37) # (!Add53_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a38_DATAB_driver,
	datad => VCC,
	cin => Add54_a38_CIN_driver,
	combout => Add54_a38_combout,
	cout => Add54_a39);

Add55_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a38_combout,
	dataout => Add55_a38_DATAA_driver);

Add55_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a37,
	dataout => Add55_a38_CIN_driver);

-- Location: LCCOMB_X36_Y28_N16
Add55_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a38_combout = (Add54_a38_combout & (!Add55_a37)) # (!Add54_a38_combout & ((Add55_a37) # (GND)))
-- Add55_a39 = CARRY((!Add55_a37) # (!Add54_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add55_a38_DATAA_driver,
	datad => VCC,
	cin => Add55_a38_CIN_driver,
	combout => Add55_a38_combout,
	cout => Add55_a39);

Add56_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a38_combout,
	dataout => Add56_a38_DATAA_driver);

Add56_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a37,
	dataout => Add56_a38_CIN_driver);

-- Location: LCCOMB_X35_Y28_N16
Add56_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a38_combout = (Add55_a38_combout & (!Add56_a37)) # (!Add55_a38_combout & ((Add56_a37) # (GND)))
-- Add56_a39 = CARRY((!Add56_a37) # (!Add55_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add56_a38_DATAA_driver,
	datad => VCC,
	cin => Add56_a38_CIN_driver,
	combout => Add56_a38_combout,
	cout => Add56_a39);

Add57_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a38_combout,
	dataout => Add57_a38_DATAA_driver);

Add57_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a37,
	dataout => Add57_a38_CIN_driver);

-- Location: LCCOMB_X34_Y28_N14
Add57_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a38_combout = (Add56_a38_combout & (!Add57_a37)) # (!Add56_a38_combout & ((Add57_a37) # (GND)))
-- Add57_a39 = CARRY((!Add57_a37) # (!Add56_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a38_DATAA_driver,
	datad => VCC,
	cin => Add57_a38_CIN_driver,
	combout => Add57_a38_combout,
	cout => Add57_a39);

Add58_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a38_combout,
	dataout => Add58_a38_DATAA_driver);

Add58_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a37,
	dataout => Add58_a38_CIN_driver);

-- Location: LCCOMB_X34_Y32_N14
Add58_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a38_combout = (Add57_a38_combout & (!Add58_a37)) # (!Add57_a38_combout & ((Add58_a37) # (GND)))
-- Add58_a39 = CARRY((!Add58_a37) # (!Add57_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a38_DATAA_driver,
	datad => VCC,
	cin => Add58_a38_CIN_driver,
	combout => Add58_a38_combout,
	cout => Add58_a39);

Add59_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a38_combout,
	dataout => Add59_a38_DATAA_driver);

Add59_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a37,
	dataout => Add59_a38_CIN_driver);

-- Location: LCCOMB_X35_Y32_N12
Add59_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a38_combout = (Add58_a38_combout & (!Add59_a37)) # (!Add58_a38_combout & ((Add59_a37) # (GND)))
-- Add59_a39 = CARRY((!Add59_a37) # (!Add58_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a38_DATAA_driver,
	datad => VCC,
	cin => Add59_a38_CIN_driver,
	combout => Add59_a38_combout,
	cout => Add59_a39);

Add61_a38_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a38_combout,
	dataout => Add61_a38_DATAB_driver);

Add61_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a37,
	dataout => Add61_a38_CIN_driver);

-- Location: LCCOMB_X40_Y32_N10
Add61_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a38_combout = (Add60_a38_combout & (!Add61_a37)) # (!Add60_a38_combout & ((Add61_a37) # (GND)))
-- Add61_a39 = CARRY((!Add61_a37) # (!Add60_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a38_DATAB_driver,
	datad => VCC,
	cin => Add61_a38_CIN_driver,
	combout => Add61_a38_combout,
	cout => Add61_a39);

Add25_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a40_combout,
	dataout => Add25_a40_DATAB_driver);

Add25_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a39,
	dataout => Add25_a40_CIN_driver);

-- Location: LCCOMB_X38_Y26_N18
Add25_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a40_combout = (Add24_a40_combout & (Add25_a39 $ (GND))) # (!Add24_a40_combout & (!Add25_a39 & VCC))
-- Add25_a41 = CARRY((Add24_a40_combout & !Add25_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a40_DATAB_driver,
	datad => VCC,
	cin => Add25_a40_CIN_driver,
	combout => Add25_a40_combout,
	cout => Add25_a41);

Add28_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a40_combout,
	dataout => Add28_a40_DATAB_driver);

Add28_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a39,
	dataout => Add28_a40_CIN_driver);

-- Location: LCCOMB_X39_Y34_N14
Add28_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a40_combout = (Add27_a40_combout & (Add28_a39 $ (GND))) # (!Add27_a40_combout & (!Add28_a39 & VCC))
-- Add28_a41 = CARRY((Add27_a40_combout & !Add28_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a40_DATAB_driver,
	datad => VCC,
	cin => Add28_a40_CIN_driver,
	combout => Add28_a40_combout,
	cout => Add28_a41);

Add29_a40_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a40_combout,
	dataout => Add29_a40_DATAA_driver);

Add29_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a39,
	dataout => Add29_a40_CIN_driver);

-- Location: LCCOMB_X40_Y34_N14
Add29_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a40_combout = (Add28_a40_combout & (Add29_a39 $ (GND))) # (!Add28_a40_combout & (!Add29_a39 & VCC))
-- Add29_a41 = CARRY((Add28_a40_combout & !Add29_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a40_DATAA_driver,
	datad => VCC,
	cin => Add29_a40_CIN_driver,
	combout => Add29_a40_combout,
	cout => Add29_a41);

Add54_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a39,
	dataout => Add54_a40_CIN_driver);

-- Location: LCCOMB_X41_Y24_N20
Add54_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a40_combout = !Add54_a39

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add54_a40_CIN_driver,
	combout => Add54_a40_combout);

Add57_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a40_combout,
	dataout => Add57_a40_DATAB_driver);

Add57_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a39,
	dataout => Add57_a40_CIN_driver);

-- Location: LCCOMB_X34_Y28_N16
Add57_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a40_combout = (Add56_a40_combout & (Add57_a39 $ (GND))) # (!Add56_a40_combout & (!Add57_a39 & VCC))
-- Add57_a41 = CARRY((Add56_a40_combout & !Add57_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a40_DATAB_driver,
	datad => VCC,
	cin => Add57_a40_CIN_driver,
	combout => Add57_a40_combout,
	cout => Add57_a41);

Add59_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a40_combout,
	dataout => Add59_a40_DATAB_driver);

Add59_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a39,
	dataout => Add59_a40_CIN_driver);

-- Location: LCCOMB_X35_Y32_N14
Add59_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a40_combout = (Add58_a40_combout & (Add59_a39 $ (GND))) # (!Add58_a40_combout & (!Add59_a39 & VCC))
-- Add59_a41 = CARRY((Add58_a40_combout & !Add59_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a40_DATAB_driver,
	datad => VCC,
	cin => Add59_a40_CIN_driver,
	combout => Add59_a40_combout,
	cout => Add59_a41);

Add26_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a42_combout,
	dataout => Add26_a42_DATAB_driver);

Add26_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a41,
	dataout => Add26_a42_CIN_driver);

-- Location: LCCOMB_X38_Y30_N18
Add26_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a42_combout = (Add25_a42_combout & (!Add26_a41)) # (!Add25_a42_combout & ((Add26_a41) # (GND)))
-- Add26_a43 = CARRY((!Add26_a41) # (!Add25_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a42_DATAB_driver,
	datad => VCC,
	cin => Add26_a42_CIN_driver,
	combout => Add26_a42_combout,
	cout => Add26_a43);

Add30_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a42_combout,
	dataout => Add30_a42_DATAB_driver);

Add30_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a41,
	dataout => Add30_a42_CIN_driver);

-- Location: LCCOMB_X41_Y34_N14
Add30_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a42_combout = (Add29_a42_combout & (!Add30_a41)) # (!Add29_a42_combout & ((Add30_a41) # (GND)))
-- Add30_a43 = CARRY((!Add30_a41) # (!Add29_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a42_DATAB_driver,
	datad => VCC,
	cin => Add30_a42_CIN_driver,
	combout => Add30_a42_combout,
	cout => Add30_a43);

Add56_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a42_combout,
	dataout => Add56_a42_DATAB_driver);

Add56_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a41,
	dataout => Add56_a42_CIN_driver);

-- Location: LCCOMB_X35_Y28_N20
Add56_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a42_combout = (Add55_a42_combout & (!Add56_a41)) # (!Add55_a42_combout & ((Add56_a41) # (GND)))
-- Add56_a43 = CARRY((!Add56_a41) # (!Add55_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a42_DATAB_driver,
	datad => VCC,
	cin => Add56_a42_CIN_driver,
	combout => Add56_a42_combout,
	cout => Add56_a43);

Add57_a42_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a42_combout,
	dataout => Add57_a42_DATAA_driver);

Add57_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a41,
	dataout => Add57_a42_CIN_driver);

-- Location: LCCOMB_X34_Y28_N18
Add57_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a42_combout = (Add56_a42_combout & (!Add57_a41)) # (!Add56_a42_combout & ((Add57_a41) # (GND)))
-- Add57_a43 = CARRY((!Add57_a41) # (!Add56_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a42_DATAA_driver,
	datad => VCC,
	cin => Add57_a42_CIN_driver,
	combout => Add57_a42_combout,
	cout => Add57_a43);

Add26_a44_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a44_combout,
	dataout => Add26_a44_DATAB_driver);

Add26_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a43,
	dataout => Add26_a44_CIN_driver);

-- Location: LCCOMB_X38_Y30_N20
Add26_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a44_combout = (Add25_a44_combout & (Add26_a43 $ (GND))) # (!Add25_a44_combout & (!Add26_a43 & VCC))
-- Add26_a45 = CARRY((Add25_a44_combout & !Add26_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a44_DATAB_driver,
	datad => VCC,
	cin => Add26_a44_CIN_driver,
	combout => Add26_a44_combout,
	cout => Add26_a45);

Add27_a44_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a44_combout,
	dataout => Add27_a44_DATAA_driver);

Add27_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a43,
	dataout => Add27_a44_CIN_driver);

-- Location: LCCOMB_X38_Y34_N20
Add27_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a44_combout = (Add26_a44_combout & (Add27_a43 $ (GND))) # (!Add26_a44_combout & (!Add27_a43 & VCC))
-- Add27_a45 = CARRY((Add26_a44_combout & !Add27_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a44_DATAA_driver,
	datad => VCC,
	cin => Add27_a44_CIN_driver,
	combout => Add27_a44_combout,
	cout => Add27_a45);

Add57_a44_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a44_combout,
	dataout => Add57_a44_DATAB_driver);

Add57_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a43,
	dataout => Add57_a44_CIN_driver);

-- Location: LCCOMB_X34_Y28_N20
Add57_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a44_combout = (Add56_a44_combout & (Add57_a43 $ (GND))) # (!Add56_a44_combout & (!Add57_a43 & VCC))
-- Add57_a45 = CARRY((Add56_a44_combout & !Add57_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a44_DATAB_driver,
	datad => VCC,
	cin => Add57_a44_CIN_driver,
	combout => Add57_a44_combout,
	cout => Add57_a45);

Add58_a44_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a44_combout,
	dataout => Add58_a44_DATAA_driver);

Add58_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a43,
	dataout => Add58_a44_CIN_driver);

-- Location: LCCOMB_X34_Y32_N20
Add58_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a44_combout = (Add57_a44_combout & (Add58_a43 $ (GND))) # (!Add57_a44_combout & (!Add58_a43 & VCC))
-- Add58_a45 = CARRY((Add57_a44_combout & !Add58_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a44_DATAA_driver,
	datad => VCC,
	cin => Add58_a44_CIN_driver,
	combout => Add58_a44_combout,
	cout => Add58_a45);

Add0_a169_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a167_combout,
	dataout => Add0_a169_DATAA_driver);

Add0_a169_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a168_combout,
	dataout => Add0_a169_DATAB_driver);

Add0_a169_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a165,
	dataout => Add0_a169_CIN_driver);

-- Location: LCCOMB_X43_Y30_N30
Add0_a169 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a169_combout = (Add0_a167_combout & ((Add0_a168_combout & (Add0_a165 & VCC)) # (!Add0_a168_combout & (!Add0_a165)))) # (!Add0_a167_combout & ((Add0_a168_combout & (!Add0_a165)) # (!Add0_a168_combout & ((Add0_a165) # (GND)))))
-- Add0_a170 = CARRY((Add0_a167_combout & (!Add0_a168_combout & !Add0_a165)) # (!Add0_a167_combout & ((!Add0_a165) # (!Add0_a168_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a169_DATAA_driver,
	datab => Add0_a169_DATAB_driver,
	datad => VCC,
	cin => Add0_a169_CIN_driver,
	combout => Add0_a169_combout,
	cout => Add0_a170);

Add28_a46_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a46_combout,
	dataout => Add28_a46_DATAB_driver);

Add28_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a45,
	dataout => Add28_a46_CIN_driver);

-- Location: LCCOMB_X39_Y34_N20
Add28_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a46_combout = (Add27_a46_combout & (!Add28_a45)) # (!Add27_a46_combout & ((Add28_a45) # (GND)))
-- Add28_a47 = CARRY((!Add28_a45) # (!Add27_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a46_DATAB_driver,
	datad => VCC,
	cin => Add28_a46_CIN_driver,
	combout => Add28_a46_combout,
	cout => Add28_a47);

Add29_a46_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a46_combout,
	dataout => Add29_a46_DATAA_driver);

Add29_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a45,
	dataout => Add29_a46_CIN_driver);

-- Location: LCCOMB_X40_Y34_N20
Add29_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a46_combout = (Add28_a46_combout & (!Add29_a45)) # (!Add28_a46_combout & ((Add29_a45) # (GND)))
-- Add29_a47 = CARRY((!Add29_a45) # (!Add28_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a46_DATAA_driver,
	datad => VCC,
	cin => Add29_a46_CIN_driver,
	combout => Add29_a46_combout,
	cout => Add29_a47);

Add30_a46_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a46_combout,
	dataout => Add30_a46_DATAA_driver);

Add30_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a45,
	dataout => Add30_a46_CIN_driver);

-- Location: LCCOMB_X41_Y34_N18
Add30_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a46_combout = (Add29_a46_combout & (!Add30_a45)) # (!Add29_a46_combout & ((Add30_a45) # (GND)))
-- Add30_a47 = CARRY((!Add30_a45) # (!Add29_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a46_DATAA_driver,
	datad => VCC,
	cin => Add30_a46_CIN_driver,
	combout => Add30_a46_combout,
	cout => Add30_a47);

Add59_a46_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a46_combout,
	dataout => Add59_a46_DATAB_driver);

Add59_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a45,
	dataout => Add59_a46_CIN_driver);

-- Location: LCCOMB_X35_Y32_N20
Add59_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a46_combout = (Add58_a46_combout & (!Add59_a45)) # (!Add58_a46_combout & ((Add59_a45) # (GND)))
-- Add59_a47 = CARRY((!Add59_a45) # (!Add58_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a46_DATAB_driver,
	datad => VCC,
	cin => Add59_a46_CIN_driver,
	combout => Add59_a46_combout,
	cout => Add59_a47);

Add0_a174_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a172_combout,
	dataout => Add0_a174_DATAA_driver);

Add0_a174_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a173_combout,
	dataout => Add0_a174_DATAB_driver);

Add0_a174_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a170,
	dataout => Add0_a174_CIN_driver);

-- Location: LCCOMB_X43_Y29_N0
Add0_a174 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a174_combout = ((Add0_a172_combout $ (Add0_a173_combout $ (!Add0_a170)))) # (GND)
-- Add0_a175 = CARRY((Add0_a172_combout & ((Add0_a173_combout) # (!Add0_a170))) # (!Add0_a172_combout & (Add0_a173_combout & !Add0_a170)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a174_DATAA_driver,
	datab => Add0_a174_DATAB_driver,
	datad => VCC,
	cin => Add0_a174_CIN_driver,
	combout => Add0_a174_combout,
	cout => Add0_a175);

Add60_a48_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a48_combout,
	dataout => Add60_a48_DATAB_driver);

Add60_a48_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a47,
	dataout => Add60_a48_CIN_driver);

-- Location: LCCOMB_X36_Y32_N22
Add60_a48 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a48_combout = (Add59_a48_combout & (Add60_a47 $ (GND))) # (!Add59_a48_combout & (!Add60_a47 & VCC))
-- Add60_a49 = CARRY((Add59_a48_combout & !Add60_a47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a48_DATAB_driver,
	datad => VCC,
	cin => Add60_a48_CIN_driver,
	combout => Add60_a48_combout,
	cout => Add60_a49);

Add60_a50_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a50_combout,
	dataout => Add60_a50_DATAB_driver);

Add60_a50_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a49,
	dataout => Add60_a50_CIN_driver);

-- Location: LCCOMB_X36_Y32_N24
Add60_a50 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a50_combout = (Add59_a50_combout & (!Add60_a49)) # (!Add59_a50_combout & ((Add60_a49) # (GND)))
-- Add60_a51 = CARRY((!Add60_a49) # (!Add59_a50_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a50_DATAB_driver,
	datad => VCC,
	cin => Add60_a50_CIN_driver,
	combout => Add60_a50_combout,
	cout => Add60_a51);

Add61_a52_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a52_combout,
	dataout => Add61_a52_DATAB_driver);

Add61_a52_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a51,
	dataout => Add61_a52_CIN_driver);

-- Location: LCCOMB_X40_Y32_N24
Add61_a52 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a52_combout = (Add60_a52_combout & (Add61_a51 $ (GND))) # (!Add60_a52_combout & (!Add61_a51 & VCC))
-- Add61_a53 = CARRY((Add60_a52_combout & !Add61_a51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a52_DATAB_driver,
	datad => VCC,
	cin => Add61_a52_CIN_driver,
	combout => Add61_a52_combout,
	cout => Add61_a53);

Add61_a54_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a53,
	dataout => Add61_a54_CIN_driver);

-- Location: LCCOMB_X40_Y32_N26
Add61_a54 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a54_combout = Add61_a53

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add61_a54_CIN_driver,
	combout => Add61_a54_combout);

ShiftLeft0_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(18),
	dataout => ShiftLeft0_a3_DATAA_driver);

ShiftLeft0_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(17),
	dataout => ShiftLeft0_a3_DATAB_driver);

ShiftLeft0_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(19),
	dataout => ShiftLeft0_a3_DATAC_driver);

ShiftLeft0_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(20),
	dataout => ShiftLeft0_a3_DATAD_driver);

-- Location: LCCOMB_X42_Y25_N6
ShiftLeft0_a3 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a3_combout = (!a_acombout(18) & (!a_acombout(17) & (!a_acombout(19) & !a_acombout(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a3_DATAA_driver,
	datab => ShiftLeft0_a3_DATAB_driver,
	datac => ShiftLeft0_a3_DATAC_driver,
	datad => ShiftLeft0_a3_DATAD_driver,
	combout => ShiftLeft0_a3_combout);

ShiftLeft0_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(23),
	dataout => ShiftLeft0_a5_DATAA_driver);

ShiftLeft0_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(24),
	dataout => ShiftLeft0_a5_DATAB_driver);

ShiftLeft0_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(22),
	dataout => ShiftLeft0_a5_DATAC_driver);

ShiftLeft0_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(21),
	dataout => ShiftLeft0_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y21_N8
ShiftLeft0_a5 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a5_combout = (!a_acombout(23) & (!a_acombout(24) & (!a_acombout(22) & !a_acombout(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a5_DATAA_driver,
	datab => ShiftLeft0_a5_DATAB_driver,
	datac => ShiftLeft0_a5_DATAC_driver,
	datad => ShiftLeft0_a5_DATAD_driver,
	combout => ShiftLeft0_a5_combout);

ShiftRight0_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(26),
	dataout => ShiftRight0_a7_DATAB_driver);

ShiftRight0_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(24),
	dataout => ShiftRight0_a7_DATAC_driver);

ShiftRight0_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a7_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N16
ShiftRight0_a7 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a7_combout = (a_acombout(1) & (b_acombout(26))) # (!a_acombout(1) & ((b_acombout(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a7_DATAB_driver,
	datac => ShiftRight0_a7_DATAC_driver,
	datad => ShiftRight0_a7_DATAD_driver,
	combout => ShiftRight0_a7_combout);

ShiftRight0_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a8_combout,
	dataout => ShiftRight0_a9_DATAA_driver);

ShiftRight0_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a9_DATAB_driver);

ShiftRight0_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a5_combout,
	dataout => ShiftRight0_a9_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N24
ShiftRight0_a9 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a9_combout = (a_acombout(2) & ((ShiftRight0_a5_combout))) # (!a_acombout(2) & (ShiftRight0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a9_DATAA_driver,
	datab => ShiftRight0_a9_DATAB_driver,
	datad => ShiftRight0_a9_DATAD_driver,
	combout => ShiftRight0_a9_combout);

ShiftRight0_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a18_DATAA_driver);

ShiftRight0_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(1),
	dataout => ShiftRight0_a18_DATAB_driver);

ShiftRight0_a18_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => ShiftRight0_a18_DATAC_driver);

ShiftRight0_a18_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a18_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N8
ShiftRight0_a18 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a18_combout = (!a_acombout(1) & ((a_acombout(0) & (b_acombout(1))) # (!a_acombout(0) & ((b_acombout(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a18_DATAA_driver,
	datab => ShiftRight0_a18_DATAB_driver,
	datac => ShiftRight0_a18_DATAC_driver,
	datad => ShiftRight0_a18_DATAD_driver,
	combout => ShiftRight0_a18_combout);

ShiftRight1_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a9_DATAA_driver);

ShiftRight1_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(2),
	dataout => ShiftRight1_a9_DATAB_driver);

ShiftRight1_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(3),
	dataout => ShiftRight1_a9_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N2
ShiftRight1_a9 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a9_combout = (a_acombout(0) & ((b_acombout(3)))) # (!a_acombout(0) & (b_acombout(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a9_DATAA_driver,
	datab => ShiftRight1_a9_DATAB_driver,
	datad => ShiftRight1_a9_DATAD_driver,
	combout => ShiftRight1_a9_combout);

ShiftRight0_a19_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a19_DATAA_driver);

ShiftRight0_a19_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a9_combout,
	dataout => ShiftRight0_a19_DATAB_driver);

ShiftRight0_a19_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a18_combout,
	dataout => ShiftRight0_a19_DATAC_driver);

ShiftRight0_a19_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a19_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N20
ShiftRight0_a19 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a19_combout = (!a_acombout(2) & ((ShiftRight0_a18_combout) # ((ShiftRight1_a9_combout & a_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a19_DATAA_driver,
	datab => ShiftRight0_a19_DATAB_driver,
	datac => ShiftRight0_a19_DATAC_driver,
	datad => ShiftRight0_a19_DATAD_driver,
	combout => ShiftRight0_a19_combout);

ShiftRight0_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a22_DATAA_driver);

ShiftRight0_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a21_combout,
	dataout => ShiftRight0_a22_DATAB_driver);

ShiftRight0_a22_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a19_combout,
	dataout => ShiftRight0_a22_DATAC_driver);

ShiftRight0_a22_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a22_DATAD_driver);

-- Location: LCCOMB_X36_Y33_N4
ShiftRight0_a22 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a22_combout = (!a_acombout(3) & ((ShiftRight0_a19_combout) # ((a_acombout(2) & ShiftRight0_a21_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a22_DATAA_driver,
	datab => ShiftRight0_a22_DATAB_driver,
	datac => ShiftRight0_a22_DATAC_driver,
	datad => ShiftRight0_a22_DATAD_driver,
	combout => ShiftRight0_a22_combout);

ShiftRight0_a27_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(8),
	dataout => ShiftRight0_a27_DATAB_driver);

ShiftRight0_a27_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a27_DATAC_driver);

ShiftRight0_a27_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(10),
	dataout => ShiftRight0_a27_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N24
ShiftRight0_a27 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a27_combout = (a_acombout(1) & ((b_acombout(10)))) # (!a_acombout(1) & (b_acombout(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a27_DATAB_driver,
	datac => ShiftRight0_a27_DATAC_driver,
	datad => ShiftRight0_a27_DATAD_driver,
	combout => ShiftRight0_a27_combout);

ShiftRight0_a29_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a29_DATAA_driver);

ShiftRight0_a29_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a28_combout,
	dataout => ShiftRight0_a29_DATAB_driver);

ShiftRight0_a29_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a25_combout,
	dataout => ShiftRight0_a29_DATAC_driver);

-- Location: LCCOMB_X39_Y29_N16
ShiftRight0_a29 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a29_combout = (a_acombout(2) & ((ShiftRight0_a25_combout))) # (!a_acombout(2) & (ShiftRight0_a28_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a29_DATAA_driver,
	datab => ShiftRight0_a29_DATAB_driver,
	datac => ShiftRight0_a29_DATAC_driver,
	combout => ShiftRight0_a29_combout);

ShiftRight0_a30_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a22_combout,
	dataout => ShiftRight0_a30_DATAA_driver);

ShiftRight0_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a30_DATAB_driver);

ShiftRight0_a30_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftRight0_a30_DATAC_driver);

ShiftRight0_a30_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a29_combout,
	dataout => ShiftRight0_a30_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N12
ShiftRight0_a30 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a30_combout = (!a_acombout(4) & ((ShiftRight0_a22_combout) # ((a_acombout(3) & ShiftRight0_a29_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a30_DATAA_driver,
	datab => ShiftRight0_a30_DATAB_driver,
	datac => ShiftRight0_a30_DATAC_driver,
	datad => ShiftRight0_a30_DATAD_driver,
	combout => ShiftRight0_a30_combout);

Mux31_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux31_a1_DATAA_driver);

Mux31_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux31_a1_DATAB_driver);

Mux31_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux31_a1_DATAC_driver);

Mux31_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => Mux31_a1_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N12
Mux31_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a1_combout = (!opcode_acombout(1) & ((opcode_acombout(0) & ((a_acombout(0)) # (b_acombout(0)))) # (!opcode_acombout(0) & (a_acombout(0) & b_acombout(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux31_a1_DATAA_driver,
	datab => Mux31_a1_DATAB_driver,
	datac => Mux31_a1_DATAC_driver,
	datad => Mux31_a1_DATAD_driver,
	combout => Mux31_a1_combout);

Mux31_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a1_combout,
	dataout => Mux31_a2_DATAA_driver);

Mux31_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux31_a2_DATAB_driver);

Mux31_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a58_combout,
	dataout => Mux31_a2_DATAC_driver);

-- Location: LCCOMB_X38_Y32_N14
Mux31_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a2_combout = (Mux31_a1_combout) # ((opcode_acombout(1) & Add0_a58_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux31_a2_DATAA_driver,
	datab => Mux31_a2_DATAB_driver,
	datac => Mux31_a2_DATAC_driver,
	combout => Mux31_a2_combout);

Mux31_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a0_combout,
	dataout => Mux31_a5_DATAB_driver);

Mux31_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a58_combout,
	dataout => Mux31_a5_DATAC_driver);

Mux31_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux31_a5_DATAD_driver);

-- Location: LCCOMB_X43_Y31_N14
Mux31_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a5_combout = (a_acombout(0) & ((Add0_a58_combout))) # (!a_acombout(0) & (Add61_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux31_a5_DATAB_driver,
	datac => Mux31_a5_DATAC_driver,
	datad => Mux31_a5_DATAD_driver,
	combout => Mux31_a5_combout);

ShiftRight1_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a30_combout,
	dataout => ShiftRight1_a11_DATAA_driver);

ShiftRight1_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a17_combout,
	dataout => ShiftRight1_a11_DATAB_driver);

ShiftRight1_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a11_DATAC_driver);

ShiftRight1_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftRight1_a11_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N8
ShiftRight1_a11 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a11_combout = (ShiftLeft0_a8_combout & ((ShiftRight0_a30_combout) # ((ShiftRight0_a17_combout)))) # (!ShiftLeft0_a8_combout & (((b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a11_DATAA_driver,
	datab => ShiftRight1_a11_DATAB_driver,
	datac => ShiftRight1_a11_DATAC_driver,
	datad => ShiftRight1_a11_DATAD_driver,
	combout => ShiftRight1_a11_combout);

Mux31_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a11_combout,
	dataout => Mux31_a6_DATAA_driver);

Mux31_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a5_combout,
	dataout => Mux31_a6_DATAB_driver);

Mux31_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux31_a6_DATAC_driver);

Mux31_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux31_a6_DATAD_driver);

-- Location: LCCOMB_X43_Y31_N0
Mux31_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a6_combout = (opcode_acombout(1) & (((Mux31_a5_combout) # (opcode_acombout(0))))) # (!opcode_acombout(1) & (ShiftRight1_a11_combout & ((!opcode_acombout(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux31_a6_DATAA_driver,
	datab => Mux31_a6_DATAB_driver,
	datac => Mux31_a6_DATAC_driver,
	datad => Mux31_a6_DATAD_driver,
	combout => Mux31_a6_combout);

n_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a0_combout,
	dataout => n_a3_DATAA_driver);

n_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => n_a3_DATAB_driver);

n_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => n_a3_DATAC_driver);

n_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a2_combout,
	dataout => n_a3_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N2
n_a3 : cycloneii_lcell_comb
-- Equation(s):
-- n_a3_combout = n_a2_combout $ (((n_a0_combout & ((a_acombout(27)) # (a_acombout(26)))) # (!n_a0_combout & (a_acombout(27) & a_acombout(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a3_DATAA_driver,
	datab => n_a3_DATAB_driver,
	datac => n_a3_DATAC_driver,
	datad => n_a3_DATAD_driver,
	combout => n_a3_combout);

Add0_a63_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a63_DATAB_driver);

Add0_a63_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => Add0_a63_DATAC_driver);

-- Location: LCCOMB_X44_Y24_N0
Add0_a63 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a63_combout = (Add0_a54_combout & a_acombout(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a63_DATAB_driver,
	datac => Add0_a63_DATAC_driver,
	combout => Add0_a63_combout);

ShiftRight0_a32_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a32_DATAA_driver);

ShiftRight0_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(2),
	dataout => ShiftRight0_a32_DATAB_driver);

ShiftRight0_a32_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(1),
	dataout => ShiftRight0_a32_DATAC_driver);

ShiftRight0_a32_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a32_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N24
ShiftRight0_a32 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a32_combout = (!a_acombout(1) & ((a_acombout(0) & (b_acombout(2))) # (!a_acombout(0) & ((b_acombout(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a32_DATAA_driver,
	datab => ShiftRight0_a32_DATAB_driver,
	datac => ShiftRight0_a32_DATAC_driver,
	datad => ShiftRight0_a32_DATAD_driver,
	combout => ShiftRight0_a32_combout);

ShiftRight1_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a12_DATAA_driver);

ShiftRight1_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(3),
	dataout => ShiftRight1_a12_DATAB_driver);

ShiftRight1_a12_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(4),
	dataout => ShiftRight1_a12_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N26
ShiftRight1_a12 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a12_combout = (a_acombout(0) & ((b_acombout(4)))) # (!a_acombout(0) & (b_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a12_DATAA_driver,
	datab => ShiftRight1_a12_DATAB_driver,
	datad => ShiftRight1_a12_DATAD_driver,
	combout => ShiftRight1_a12_combout);

ShiftRight0_a33_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a33_DATAA_driver);

ShiftRight0_a33_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a12_combout,
	dataout => ShiftRight0_a33_DATAB_driver);

ShiftRight0_a33_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a32_combout,
	dataout => ShiftRight0_a33_DATAC_driver);

ShiftRight0_a33_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a33_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N12
ShiftRight0_a33 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a33_combout = (!a_acombout(2) & ((ShiftRight0_a32_combout) # ((ShiftRight1_a12_combout & a_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a33_DATAA_driver,
	datab => ShiftRight0_a33_DATAB_driver,
	datac => ShiftRight0_a33_DATAC_driver,
	datad => ShiftRight0_a33_DATAD_driver,
	combout => ShiftRight0_a33_combout);

ShiftRight0_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a35_combout,
	dataout => ShiftRight0_a36_DATAA_driver);

ShiftRight0_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a36_DATAB_driver);

ShiftRight0_a36_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a33_combout,
	dataout => ShiftRight0_a36_DATAC_driver);

ShiftRight0_a36_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a36_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N0
ShiftRight0_a36 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a36_combout = (!a_acombout(3) & ((ShiftRight0_a33_combout) # ((ShiftRight0_a35_combout & a_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a36_DATAA_driver,
	datab => ShiftRight0_a36_DATAB_driver,
	datac => ShiftRight0_a36_DATAC_driver,
	datad => ShiftRight0_a36_DATAD_driver,
	combout => ShiftRight0_a36_combout);

ShiftRight0_a40_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftRight0_a40_DATAA_driver);

ShiftRight0_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a39_combout,
	dataout => ShiftRight0_a40_DATAB_driver);

ShiftRight0_a40_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a40_DATAC_driver);

ShiftRight0_a40_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a36_combout,
	dataout => ShiftRight0_a40_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N20
ShiftRight0_a40 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a40_combout = (!a_acombout(4) & ((ShiftRight0_a36_combout) # ((ShiftRight0_a39_combout & a_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a40_DATAA_driver,
	datab => ShiftRight0_a40_DATAB_driver,
	datac => ShiftRight0_a40_DATAC_driver,
	datad => ShiftRight0_a40_DATAD_driver,
	combout => ShiftRight0_a40_combout);

ShiftRight1_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => ShiftRight1_a16_DATAA_driver);

ShiftRight1_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(26),
	dataout => ShiftRight1_a16_DATAB_driver);

ShiftRight1_a16_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a16_DATAC_driver);

-- Location: LCCOMB_X36_Y31_N20
ShiftRight1_a16 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a16_combout = (a_acombout(1) & (b_acombout(28))) # (!a_acombout(1) & ((b_acombout(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a16_DATAA_driver,
	datab => ShiftRight1_a16_DATAB_driver,
	datac => ShiftRight1_a16_DATAC_driver,
	combout => ShiftRight1_a16_combout);

ShiftRight0_a43_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a41_combout,
	dataout => ShiftRight0_a43_DATAA_driver);

ShiftRight0_a43_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a42_combout,
	dataout => ShiftRight0_a43_DATAB_driver);

ShiftRight0_a43_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a43_DATAC_driver);

ShiftRight0_a43_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a43_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N4
ShiftRight0_a43 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a43_combout = (a_acombout(3) & ((ShiftRight0_a41_combout) # ((ShiftRight0_a42_combout & a_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a43_DATAA_driver,
	datab => ShiftRight0_a43_DATAB_driver,
	datac => ShiftRight0_a43_DATAC_driver,
	datad => ShiftRight0_a43_DATAD_driver,
	combout => ShiftRight0_a43_combout);

ShiftRight1_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(24),
	dataout => ShiftRight1_a18_DATAA_driver);

ShiftRight1_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a18_DATAB_driver);

ShiftRight1_a18_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(22),
	dataout => ShiftRight1_a18_DATAC_driver);

-- Location: LCCOMB_X38_Y28_N24
ShiftRight1_a18 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a18_combout = (a_acombout(1) & (b_acombout(24))) # (!a_acombout(1) & ((b_acombout(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a18_DATAA_driver,
	datab => ShiftRight1_a18_DATAB_driver,
	datac => ShiftRight1_a18_DATAC_driver,
	combout => ShiftRight1_a18_combout);

ShiftRight0_a47_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a47_DATAA_driver);

ShiftRight0_a47_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a43_combout,
	dataout => ShiftRight0_a47_DATAB_driver);

ShiftRight0_a47_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a46_combout,
	dataout => ShiftRight0_a47_DATAC_driver);

-- Location: LCCOMB_X39_Y33_N30
ShiftRight0_a47 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a47_combout = (ShiftRight0_a43_combout) # ((!a_acombout(3) & ShiftRight0_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a47_DATAA_driver,
	datab => ShiftRight0_a47_DATAB_driver,
	datac => ShiftRight0_a47_DATAC_driver,
	combout => ShiftRight0_a47_combout);

ShiftRight0_a48_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftRight0_a48_DATAA_driver);

ShiftRight0_a48_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftRight0_a48_DATAB_driver);

ShiftRight0_a48_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a47_combout,
	dataout => ShiftRight0_a48_DATAC_driver);

ShiftRight0_a48_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a40_combout,
	dataout => ShiftRight0_a48_DATAD_driver);

-- Location: LCCOMB_X34_Y33_N2
ShiftRight0_a48 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a48_combout = (ShiftLeft0_a8_combout & ((ShiftRight0_a40_combout) # ((a_acombout(4) & ShiftRight0_a47_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a48_DATAA_driver,
	datab => ShiftRight0_a48_DATAB_driver,
	datac => ShiftRight0_a48_DATAC_driver,
	datad => ShiftRight0_a48_DATAD_driver,
	combout => ShiftRight0_a48_combout);

Mux30_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a2_combout,
	dataout => Mux30_a4_DATAB_driver);

Mux30_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux30_a4_DATAC_driver);

Mux30_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a64_combout,
	dataout => Mux30_a4_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N28
Mux30_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a4_combout = (a_acombout(0) & (Add30_a2_combout)) # (!a_acombout(0) & ((Add0_a64_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux30_a4_DATAB_driver,
	datac => Mux30_a4_DATAC_driver,
	datad => Mux30_a4_DATAD_driver,
	combout => Mux30_a4_combout);

ShiftRight1_a21_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a21_DATAA_driver);

ShiftRight1_a21_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a46_combout,
	dataout => ShiftRight1_a21_DATAB_driver);

ShiftRight1_a21_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a20_combout,
	dataout => ShiftRight1_a21_DATAC_driver);

ShiftRight1_a21_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a41_combout,
	dataout => ShiftRight1_a21_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N2
ShiftRight1_a21 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a21_combout = (a_acombout(3) & (((ShiftRight1_a20_combout) # (ShiftRight0_a41_combout)))) # (!a_acombout(3) & (ShiftRight0_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a21_DATAA_driver,
	datab => ShiftRight1_a21_DATAB_driver,
	datac => ShiftRight1_a21_DATAC_driver,
	datad => ShiftRight1_a21_DATAD_driver,
	combout => ShiftRight1_a21_combout);

ShiftRight1_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftRight1_a22_DATAA_driver);

ShiftRight1_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftRight1_a22_DATAB_driver);

ShiftRight1_a22_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a21_combout,
	dataout => ShiftRight1_a22_DATAC_driver);

ShiftRight1_a22_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a40_combout,
	dataout => ShiftRight1_a22_DATAD_driver);

-- Location: LCCOMB_X34_Y33_N4
ShiftRight1_a22 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a22_combout = (ShiftLeft0_a8_combout & ((ShiftRight0_a40_combout) # ((a_acombout(4) & ShiftRight1_a21_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a22_DATAA_driver,
	datab => ShiftRight1_a22_DATAB_driver,
	datac => ShiftRight1_a22_DATAC_driver,
	datad => ShiftRight1_a22_DATAD_driver,
	combout => ShiftRight1_a22_combout);

ShiftRight1_a23_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a23_DATAB_driver);

ShiftRight1_a23_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a22_combout,
	dataout => ShiftRight1_a23_DATAC_driver);

ShiftRight1_a23_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftRight1_a23_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N24
ShiftRight1_a23 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a23_combout = (ShiftRight1_a22_combout) # ((b_acombout(31) & !ShiftLeft0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a23_DATAB_driver,
	datac => ShiftRight1_a23_DATAC_driver,
	datad => ShiftRight1_a23_DATAD_driver,
	combout => ShiftRight1_a23_combout);

n_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a0_combout,
	dataout => n_a7_DATAA_driver);

n_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => n_a7_DATAB_driver);

n_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => n_a7_DATAC_driver);

-- Location: LCCOMB_X43_Y26_N10
n_a7 : cycloneii_lcell_comb
-- Equation(s):
-- n_a7_combout = (n_a0_combout & ((a_acombout(27)) # (a_acombout(26)))) # (!n_a0_combout & (a_acombout(27) & a_acombout(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a7_DATAA_driver,
	datab => n_a7_DATAB_driver,
	datac => n_a7_DATAC_driver,
	combout => n_a7_combout);

Add0_a66_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a66_DATAA_driver);

Add0_a66_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a66_DATAB_driver);

Add0_a66_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(2),
	dataout => Add0_a66_DATAC_driver);

Add0_a66_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a66_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N8
Add0_a66 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a66_combout = (opcode_acombout(1) & (b_acombout(2) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!opcode_acombout(3) & (!b_acombout(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a66_DATAA_driver,
	datab => Add0_a66_DATAB_driver,
	datac => Add0_a66_DATAC_driver,
	datad => Add0_a66_DATAD_driver,
	combout => Add0_a66_combout);

Add0_a67_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a225_combout,
	dataout => Add0_a67_DATAA_driver);

Add0_a67_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a67_DATAB_driver);

Add0_a67_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a66_combout,
	dataout => Add0_a67_DATAC_driver);

Add0_a67_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a4_combout,
	dataout => Add0_a67_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N18
Add0_a67 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a67_combout = (Add0_a225_combout) # ((Add0_a66_combout) # ((Add0_a61_combout & Add30_a4_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a67_DATAA_driver,
	datab => Add0_a67_DATAB_driver,
	datac => Add0_a67_DATAC_driver,
	datad => Add0_a67_DATAD_driver,
	combout => Add0_a67_combout);

ShiftRight1_a25_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a18_combout,
	dataout => ShiftRight1_a25_DATAA_driver);

ShiftRight1_a25_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a25_DATAC_driver);

ShiftRight1_a25_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a24_combout,
	dataout => ShiftRight1_a25_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N22
ShiftRight1_a25 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a25_combout = (a_acombout(0) & ((ShiftRight1_a24_combout))) # (!a_acombout(0) & (ShiftRight1_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a25_DATAA_driver,
	datac => ShiftRight1_a25_DATAC_driver,
	datad => ShiftRight1_a25_DATAD_driver,
	combout => ShiftRight1_a25_combout);

ShiftRight1_a30_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a15_combout,
	dataout => ShiftRight1_a30_DATAA_driver);

ShiftRight1_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a30_DATAB_driver);

ShiftRight1_a30_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => ShiftRight1_a30_DATAC_driver);

ShiftRight1_a30_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight1_a30_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N14
ShiftRight1_a30 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a30_combout = (a_acombout(2) & ((ShiftLeft0_a15_combout & ((b_acombout(30)))) # (!ShiftLeft0_a15_combout & (b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a30_DATAA_driver,
	datab => ShiftRight1_a30_DATAB_driver,
	datac => ShiftRight1_a30_DATAC_driver,
	datad => ShiftRight1_a30_DATAD_driver,
	combout => ShiftRight1_a30_combout);

ShiftRight1_a31_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a30_combout,
	dataout => ShiftRight1_a31_DATAA_driver);

ShiftRight1_a31_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a29_combout,
	dataout => ShiftRight1_a31_DATAB_driver);

ShiftRight1_a31_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a31_DATAC_driver);

ShiftRight1_a31_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a49_combout,
	dataout => ShiftRight1_a31_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N22
ShiftRight1_a31 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a31_combout = (a_acombout(3) & ((ShiftRight1_a30_combout) # ((ShiftRight1_a29_combout)))) # (!a_acombout(3) & (((ShiftRight0_a49_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a31_DATAA_driver,
	datab => ShiftRight1_a31_DATAB_driver,
	datac => ShiftRight1_a31_DATAC_driver,
	datad => ShiftRight1_a31_DATAD_driver,
	combout => ShiftRight1_a31_combout);

Mux29_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a31_combout,
	dataout => Mux29_a4_DATAA_driver);

Mux29_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a4_combout,
	dataout => Mux29_a4_DATAB_driver);

Mux29_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux29_a4_DATAC_driver);

Mux29_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux29_a4_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N4
Mux29_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a4_combout = (Mux29_a2_combout & (((Mux29_a3_combout)))) # (!Mux29_a2_combout & ((Mux29_a3_combout & ((Add30_a4_combout))) # (!Mux29_a3_combout & (ShiftRight1_a31_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a4_DATAA_driver,
	datab => Mux29_a4_DATAB_driver,
	datac => Mux29_a4_DATAC_driver,
	datad => Mux29_a4_DATAD_driver,
	combout => Mux29_a4_combout);

Mux29_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a4_combout,
	dataout => Mux29_a5_DATAA_driver);

Mux29_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux29_a5_DATAB_driver);

Mux29_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a4_combout,
	dataout => Mux29_a5_DATAC_driver);

Mux29_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux29_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N6
Mux29_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a5_combout = (Mux29_a4_combout & ((Add61_a4_combout) # ((!Mux29_a2_combout)))) # (!Mux29_a4_combout & (((b_acombout(31) & Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a5_DATAA_driver,
	datab => Mux29_a5_DATAB_driver,
	datac => Mux29_a5_DATAC_driver,
	datad => Mux29_a5_DATAD_driver,
	combout => Mux29_a5_combout);

ShiftRight0_a51_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a51_DATAB_driver);

ShiftRight0_a51_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a50_combout,
	dataout => ShiftRight0_a51_DATAC_driver);

ShiftRight0_a51_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a49_combout,
	dataout => ShiftRight0_a51_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N18
ShiftRight0_a51 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a51_combout = (a_acombout(3) & (ShiftRight0_a50_combout)) # (!a_acombout(3) & ((ShiftRight0_a49_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a51_DATAB_driver,
	datac => ShiftRight0_a51_DATAC_driver,
	datad => ShiftRight0_a51_DATAD_driver,
	combout => ShiftRight0_a51_combout);

Mux29_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux29_a7_DATAA_driver);

Mux29_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a17_combout,
	dataout => Mux29_a7_DATAB_driver);

Mux29_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux29_a7_DATAC_driver);

Mux29_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a6_combout,
	dataout => Mux29_a7_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N24
Mux29_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a7_combout = (!a_acombout(4) & (ShiftLeft0_a17_combout & (ShiftLeft0_a8_combout & !Mux29_a6_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a7_DATAA_driver,
	datab => Mux29_a7_DATAB_driver,
	datac => Mux29_a7_DATAC_driver,
	datad => Mux29_a7_DATAD_driver,
	combout => Mux29_a7_combout);

Mux29_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Mux29_a9_DATAA_driver);

Mux29_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux29_a9_DATAB_driver);

Mux29_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(2),
	dataout => Mux29_a9_DATAC_driver);

Mux29_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux29_a9_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N2
Mux29_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a9_combout = (opcode_acombout(0) & (!opcode_acombout(1) & (a_acombout(2) $ (b_acombout(2))))) # (!opcode_acombout(0) & ((opcode_acombout(1)) # ((!a_acombout(2) & !b_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a9_DATAA_driver,
	datab => Mux29_a9_DATAB_driver,
	datac => Mux29_a9_DATAC_driver,
	datad => Mux29_a9_DATAD_driver,
	combout => Mux29_a9_combout);

Mux29_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a51_combout,
	dataout => Mux29_a10_DATAA_driver);

Mux29_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a9_combout,
	dataout => Mux29_a10_DATAB_driver);

Mux29_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a7_combout,
	dataout => Mux29_a10_DATAC_driver);

Mux29_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux29_a10_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N12
Mux29_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a10_combout = (Mux29_a9_combout & (((Mux29_a7_combout) # (!Mux29_a8_combout)))) # (!Mux29_a9_combout & (ShiftRight0_a51_combout & ((Mux29_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a10_DATAA_driver,
	datab => Mux29_a10_DATAB_driver,
	datac => Mux29_a10_DATAC_driver,
	datad => Mux29_a10_DATAD_driver,
	combout => Mux29_a10_combout);

Mux29_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a10_combout,
	dataout => Mux29_a12_DATAA_driver);

Mux29_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux29_a12_DATAB_driver);

Mux29_a12_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux29_a12_DATAC_driver);

Mux29_a12_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a5_combout,
	dataout => Mux29_a12_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N30
Mux29_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a12_combout = (Mux29_a11_combout & (((opcode_acombout(3) & Mux29_a5_combout)))) # (!Mux29_a11_combout & ((Mux29_a10_combout) # ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a12_DATAA_driver,
	datab => Mux29_a12_DATAB_driver,
	datac => Mux29_a12_DATAC_driver,
	datad => Mux29_a12_DATAD_driver,
	combout => Mux29_a12_combout);

Mux29_a13_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Mux29_a13_DATAA_driver);

Mux29_a13_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a12_combout,
	dataout => Mux29_a13_DATAB_driver);

Mux29_a13_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(2),
	dataout => Mux29_a13_DATAC_driver);

Mux29_a13_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux29_a13_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N0
Mux29_a13 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a13_combout = (Mux29_a12_combout & (((a_acombout(2) & b_acombout(2))) # (!Mux9_a2_combout))) # (!Mux29_a12_combout & (Mux9_a2_combout & ((a_acombout(2)) # (b_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a13_DATAA_driver,
	datab => Mux29_a13_DATAB_driver,
	datac => Mux29_a13_DATAC_driver,
	datad => Mux29_a13_DATAD_driver,
	combout => Mux29_a13_combout);

ShiftRight1_a32_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(6),
	dataout => ShiftRight1_a32_DATAA_driver);

ShiftRight1_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a32_DATAB_driver);

ShiftRight1_a32_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a32_DATAC_driver);

ShiftRight1_a32_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(8),
	dataout => ShiftRight1_a32_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N22
ShiftRight1_a32 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a32_combout = (!a_acombout(0) & ((a_acombout(1) & ((b_acombout(8)))) # (!a_acombout(1) & (b_acombout(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a32_DATAA_driver,
	datab => ShiftRight1_a32_DATAB_driver,
	datac => ShiftRight1_a32_DATAC_driver,
	datad => ShiftRight1_a32_DATAD_driver,
	combout => ShiftRight1_a32_combout);

ShiftRight1_a33_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(9),
	dataout => ShiftRight1_a33_DATAA_driver);

ShiftRight1_a33_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a33_DATAC_driver);

ShiftRight1_a33_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(7),
	dataout => ShiftRight1_a33_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N8
ShiftRight1_a33 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a33_combout = (a_acombout(1) & (b_acombout(9))) # (!a_acombout(1) & ((b_acombout(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a33_DATAA_driver,
	datac => ShiftRight1_a33_DATAC_driver,
	datad => ShiftRight1_a33_DATAD_driver,
	combout => ShiftRight1_a33_combout);

ShiftRight1_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a34_DATAB_driver);

ShiftRight1_a34_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a33_combout,
	dataout => ShiftRight1_a34_DATAC_driver);

ShiftRight1_a34_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a32_combout,
	dataout => ShiftRight1_a34_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N26
ShiftRight1_a34 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a34_combout = (ShiftRight1_a32_combout) # ((a_acombout(0) & ShiftRight1_a33_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a34_DATAB_driver,
	datac => ShiftRight1_a34_DATAC_driver,
	datad => ShiftRight1_a34_DATAD_driver,
	combout => ShiftRight1_a34_combout);

Mux29_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a9_combout,
	dataout => Mux29_a18_DATAA_driver);

Mux29_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a17_combout,
	dataout => Mux29_a18_DATAB_driver);

Mux29_a18_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a6_combout,
	dataout => Mux29_a18_DATAC_driver);

Mux29_a18_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a34_combout,
	dataout => Mux29_a18_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N20
Mux29_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a18_combout = (Mux29_a17_combout & (((Mux29_a6_combout)))) # (!Mux29_a17_combout & ((Mux29_a6_combout & ((ShiftRight1_a34_combout))) # (!Mux29_a6_combout & (ShiftRight1_a9_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a18_DATAA_driver,
	datab => Mux29_a18_DATAB_driver,
	datac => Mux29_a18_DATAC_driver,
	datad => Mux29_a18_DATAD_driver,
	combout => Mux29_a18_combout);

Add0_a71_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a71_DATAA_driver);

Add0_a71_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a71_DATAB_driver);

Add0_a71_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a71_DATAC_driver);

Add0_a71_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(3),
	dataout => Add0_a71_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N24
Add0_a71 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a71_combout = (opcode_acombout(3) & (opcode_acombout(0) & (opcode_acombout(1) & b_acombout(3)))) # (!opcode_acombout(3) & ((opcode_acombout(1) $ (!b_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a71_DATAA_driver,
	datab => Add0_a71_DATAB_driver,
	datac => Add0_a71_DATAC_driver,
	datad => Add0_a71_DATAD_driver,
	combout => Add0_a71_combout);

Add0_a72_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a72_DATAA_driver);

Add0_a72_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a6_combout,
	dataout => Add0_a72_DATAB_driver);

Add0_a72_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a71_combout,
	dataout => Add0_a72_DATAC_driver);

Add0_a72_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a226_combout,
	dataout => Add0_a72_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N18
Add0_a72 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a72_combout = (Add0_a71_combout) # ((Add0_a226_combout) # ((Add0_a61_combout & Add30_a6_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a72_DATAA_driver,
	datab => Add0_a72_DATAB_driver,
	datac => Add0_a72_DATAC_driver,
	datad => Add0_a72_DATAD_driver,
	combout => Add0_a72_combout);

Mux28_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux28_a0_DATAA_driver);

Mux28_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a6_combout,
	dataout => Mux28_a0_DATAB_driver);

Mux28_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a44_combout,
	dataout => Mux28_a0_DATAC_driver);

Mux28_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux28_a0_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N8
Mux28_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a0_combout = (Mux29_a3_combout & ((Add30_a6_combout) # ((Mux29_a2_combout)))) # (!Mux29_a3_combout & (((ShiftRight1_a44_combout & !Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a0_DATAA_driver,
	datab => Mux28_a0_DATAB_driver,
	datac => Mux28_a0_DATAC_driver,
	datad => Mux28_a0_DATAD_driver,
	combout => Mux28_a0_combout);

Mux28_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a6_combout,
	dataout => Mux28_a1_DATAA_driver);

Mux28_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a0_combout,
	dataout => Mux28_a1_DATAB_driver);

Mux28_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux28_a1_DATAC_driver);

Mux28_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux28_a1_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N2
Mux28_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a1_combout = (Mux28_a0_combout & ((Add61_a6_combout) # ((!Mux29_a2_combout)))) # (!Mux28_a0_combout & (((b_acombout(31) & Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a1_DATAA_driver,
	datab => Mux28_a1_DATAB_driver,
	datac => Mux28_a1_DATAC_driver,
	datad => Mux28_a1_DATAD_driver,
	combout => Mux28_a1_combout);

Mux28_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux28_a2_DATAA_driver);

Mux28_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a19_combout,
	dataout => Mux28_a2_DATAB_driver);

Mux28_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux28_a2_DATAC_driver);

Mux28_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a6_combout,
	dataout => Mux28_a2_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N30
Mux28_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a2_combout = (!a_acombout(4) & (ShiftLeft0_a19_combout & (ShiftLeft0_a8_combout & !Mux29_a6_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a2_DATAA_driver,
	datab => Mux28_a2_DATAB_driver,
	datac => Mux28_a2_DATAC_driver,
	datad => Mux28_a2_DATAD_driver,
	combout => Mux28_a2_combout);

Mux28_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux28_a3_DATAA_driver);

Mux28_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux28_a3_DATAB_driver);

Mux28_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux28_a3_DATAC_driver);

Mux28_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(3),
	dataout => Mux28_a3_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N0
Mux28_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a3_combout = (opcode_acombout(1) & (!opcode_acombout(0))) # (!opcode_acombout(1) & ((opcode_acombout(0) & (a_acombout(3) $ (b_acombout(3)))) # (!opcode_acombout(0) & (!a_acombout(3) & !b_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a3_DATAA_driver,
	datab => Mux28_a3_DATAB_driver,
	datac => Mux28_a3_DATAC_driver,
	datad => Mux28_a3_DATAD_driver,
	combout => Mux28_a3_combout);

Mux28_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux28_a4_DATAA_driver);

Mux28_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a2_combout,
	dataout => Mux28_a4_DATAB_driver);

Mux28_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a55_combout,
	dataout => Mux28_a4_DATAC_driver);

Mux28_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a3_combout,
	dataout => Mux28_a4_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N10
Mux28_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a4_combout = (Mux29_a8_combout & ((Mux28_a3_combout & (Mux28_a2_combout)) # (!Mux28_a3_combout & ((ShiftRight0_a55_combout))))) # (!Mux29_a8_combout & (((Mux28_a3_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a4_DATAA_driver,
	datab => Mux28_a4_DATAB_driver,
	datac => Mux28_a4_DATAC_driver,
	datad => Mux28_a4_DATAD_driver,
	combout => Mux28_a4_combout);

Mux28_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a4_combout,
	dataout => Mux28_a5_DATAA_driver);

Mux28_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux28_a5_DATAB_driver);

Mux28_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux28_a5_DATAC_driver);

Mux28_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a1_combout,
	dataout => Mux28_a5_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N20
Mux28_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a5_combout = (opcode_acombout(3) & ((Mux29_a11_combout & ((Mux28_a1_combout))) # (!Mux29_a11_combout & (Mux28_a4_combout)))) # (!opcode_acombout(3) & (((!Mux29_a11_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a5_DATAA_driver,
	datab => Mux28_a5_DATAB_driver,
	datac => Mux28_a5_DATAC_driver,
	datad => Mux28_a5_DATAD_driver,
	combout => Mux28_a5_combout);

ShiftRight1_a45_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a27_combout,
	dataout => ShiftRight1_a45_DATAA_driver);

ShiftRight1_a45_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a45_DATAB_driver);

ShiftRight1_a45_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a33_combout,
	dataout => ShiftRight1_a45_DATAC_driver);

-- Location: LCCOMB_X44_Y29_N12
ShiftRight1_a45 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a45_combout = (a_acombout(0) & (ShiftRight0_a27_combout)) # (!a_acombout(0) & ((ShiftRight1_a33_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a45_DATAA_driver,
	datab => ShiftRight1_a45_DATAB_driver,
	datac => ShiftRight1_a45_DATAC_driver,
	combout => ShiftRight1_a45_combout);

Mux28_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a6_combout,
	dataout => Mux28_a8_DATAA_driver);

Mux28_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a17_combout,
	dataout => Mux28_a8_DATAB_driver);

Mux28_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a12_combout,
	dataout => Mux28_a8_DATAC_driver);

Mux28_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a45_combout,
	dataout => Mux28_a8_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N12
Mux28_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a8_combout = (Mux29_a6_combout & ((Mux29_a17_combout) # ((ShiftRight1_a45_combout)))) # (!Mux29_a6_combout & (!Mux29_a17_combout & (ShiftRight1_a12_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a8_DATAA_driver,
	datab => Mux28_a8_DATAB_driver,
	datac => Mux28_a8_DATAC_driver,
	datad => Mux28_a8_DATAD_driver,
	combout => Mux28_a8_combout);

ShiftRight1_a47_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a47_DATAA_driver);

ShiftRight1_a47_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a24_combout,
	dataout => ShiftRight1_a47_DATAB_driver);

ShiftRight1_a47_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a37_combout,
	dataout => ShiftRight1_a47_DATAC_driver);

-- Location: LCCOMB_X40_Y28_N20
ShiftRight1_a47 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a47_combout = (a_acombout(0) & (ShiftRight0_a24_combout)) # (!a_acombout(0) & ((ShiftRight1_a37_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a47_DATAA_driver,
	datab => ShiftRight1_a47_DATAB_driver,
	datac => ShiftRight1_a47_DATAC_driver,
	combout => ShiftRight1_a47_combout);

Add0_a78_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Add0_a78_DATAA_driver);

Add0_a78_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a78_DATAC_driver);

-- Location: LCCOMB_X35_Y31_N6
Add0_a78 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a78_combout = (a_acombout(4) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a78_DATAA_driver,
	datac => Add0_a78_DATAC_driver,
	combout => Add0_a78_combout);

ShiftRight1_a48_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a48_DATAA_driver);

ShiftRight1_a48_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a48_DATAB_driver);

ShiftRight1_a48_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight1_a48_DATAC_driver);

ShiftRight1_a48_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a5_combout,
	dataout => ShiftRight1_a48_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N10
ShiftRight1_a48 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a48_combout = (a_acombout(3) & ((a_acombout(2) & (b_acombout(31))) # (!a_acombout(2) & ((ShiftRight0_a5_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a48_DATAA_driver,
	datab => ShiftRight1_a48_DATAB_driver,
	datac => ShiftRight1_a48_DATAC_driver,
	datad => ShiftRight1_a48_DATAD_driver,
	combout => ShiftRight1_a48_combout);

ShiftRight1_a49_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a48_combout,
	dataout => ShiftRight1_a49_DATAA_driver);

ShiftRight1_a49_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a49_DATAB_driver);

ShiftRight1_a49_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a57_combout,
	dataout => ShiftRight1_a49_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N22
ShiftRight1_a49 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a49_combout = (ShiftRight1_a48_combout) # ((!a_acombout(3) & ShiftRight0_a57_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a49_DATAA_driver,
	datab => ShiftRight1_a49_DATAB_driver,
	datad => ShiftRight1_a49_DATAD_driver,
	combout => ShiftRight1_a49_combout);

Mux27_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a8_combout,
	dataout => Mux27_a1_DATAA_driver);

Mux27_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux27_a1_DATAB_driver);

Mux27_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a49_combout,
	dataout => Mux27_a1_DATAC_driver);

Mux27_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux27_a1_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N0
Mux27_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a1_combout = (Mux29_a3_combout & ((Add30_a8_combout) # ((Mux29_a2_combout)))) # (!Mux29_a3_combout & (((ShiftRight1_a49_combout & !Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a1_DATAA_driver,
	datab => Mux27_a1_DATAB_driver,
	datac => Mux27_a1_DATAC_driver,
	datad => Mux27_a1_DATAD_driver,
	combout => Mux27_a1_combout);

Mux27_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a8_combout,
	dataout => Mux27_a2_DATAA_driver);

Mux27_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a1_combout,
	dataout => Mux27_a2_DATAB_driver);

Mux27_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux27_a2_DATAC_driver);

Mux27_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux27_a2_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N10
Mux27_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a2_combout = (Mux27_a1_combout & ((Add61_a8_combout) # ((!Mux29_a2_combout)))) # (!Mux27_a1_combout & (((b_acombout(31) & Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a2_DATAA_driver,
	datab => Mux27_a2_DATAB_driver,
	datac => Mux27_a2_DATAC_driver,
	datad => Mux27_a2_DATAD_driver,
	combout => Mux27_a2_combout);

ShiftLeft0_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a20_DATAA_driver);

ShiftLeft0_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(3),
	dataout => ShiftLeft0_a20_DATAB_driver);

ShiftLeft0_a20_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(1),
	dataout => ShiftLeft0_a20_DATAC_driver);

ShiftLeft0_a20_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a20_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N4
ShiftLeft0_a20 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a20_combout = (a_acombout(0) & ((a_acombout(1) & ((b_acombout(1)))) # (!a_acombout(1) & (b_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a20_DATAA_driver,
	datab => ShiftLeft0_a20_DATAB_driver,
	datac => ShiftLeft0_a20_DATAC_driver,
	datad => ShiftLeft0_a20_DATAD_driver,
	combout => ShiftLeft0_a20_combout);

ShiftLeft0_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a22_DATAA_driver);

ShiftLeft0_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a21_combout,
	dataout => ShiftLeft0_a22_DATAB_driver);

ShiftLeft0_a22_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a20_combout,
	dataout => ShiftLeft0_a22_DATAC_driver);

-- Location: LCCOMB_X41_Y28_N16
ShiftLeft0_a22 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a22_combout = (ShiftLeft0_a20_combout) # ((!a_acombout(0) & ShiftLeft0_a21_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a22_DATAA_driver,
	datab => ShiftLeft0_a22_DATAB_driver,
	datac => ShiftLeft0_a22_DATAC_driver,
	combout => ShiftLeft0_a22_combout);

ShiftLeft0_a23_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a22_combout,
	dataout => ShiftLeft0_a23_DATAA_driver);

ShiftLeft0_a23_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a23_DATAB_driver);

ShiftLeft0_a23_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a15_combout,
	dataout => ShiftLeft0_a23_DATAC_driver);

ShiftLeft0_a23_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => ShiftLeft0_a23_DATAD_driver);

-- Location: LCCOMB_X40_Y35_N0
ShiftLeft0_a23 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a23_combout = (a_acombout(2) & (((ShiftLeft0_a15_combout & b_acombout(0))))) # (!a_acombout(2) & (ShiftLeft0_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a23_DATAA_driver,
	datab => ShiftLeft0_a23_DATAB_driver,
	datac => ShiftLeft0_a23_DATAC_driver,
	datad => ShiftLeft0_a23_DATAD_driver,
	combout => ShiftLeft0_a23_combout);

Mux27_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux27_a3_DATAA_driver);

Mux27_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux27_a3_DATAB_driver);

Mux27_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux27_a3_DATAC_driver);

Mux27_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a23_combout,
	dataout => Mux27_a3_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N26
Mux27_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a3_combout = (ShiftLeft0_a8_combout & (!a_acombout(3) & (!a_acombout(4) & ShiftLeft0_a23_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a3_DATAA_driver,
	datab => Mux27_a3_DATAB_driver,
	datac => Mux27_a3_DATAC_driver,
	datad => Mux27_a3_DATAD_driver,
	combout => Mux27_a3_combout);

Mux27_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux27_a4_DATAA_driver);

Mux27_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux27_a4_DATAB_driver);

Mux27_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux27_a4_DATAC_driver);

Mux27_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(4),
	dataout => Mux27_a4_DATAD_driver);

-- Location: LCCOMB_X38_Y35_N0
Mux27_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a4_combout = (opcode_acombout(0) & (!opcode_acombout(1) & (a_acombout(4) $ (b_acombout(4))))) # (!opcode_acombout(0) & ((opcode_acombout(1)) # ((!a_acombout(4) & !b_acombout(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a4_DATAA_driver,
	datab => Mux27_a4_DATAB_driver,
	datac => Mux27_a4_DATAC_driver,
	datad => Mux27_a4_DATAD_driver,
	combout => Mux27_a4_combout);

Mux27_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux27_a5_DATAA_driver);

Mux27_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a3_combout,
	dataout => Mux27_a5_DATAB_driver);

Mux27_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a58_combout,
	dataout => Mux27_a5_DATAC_driver);

Mux27_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a4_combout,
	dataout => Mux27_a5_DATAD_driver);

-- Location: LCCOMB_X38_Y35_N2
Mux27_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a5_combout = (Mux29_a8_combout & ((Mux27_a4_combout & (Mux27_a3_combout)) # (!Mux27_a4_combout & ((ShiftRight0_a58_combout))))) # (!Mux29_a8_combout & (((Mux27_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a5_DATAA_driver,
	datab => Mux27_a5_DATAB_driver,
	datac => Mux27_a5_DATAC_driver,
	datad => Mux27_a5_DATAD_driver,
	combout => Mux27_a5_combout);

Mux27_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a2_combout,
	dataout => Mux27_a6_DATAA_driver);

Mux27_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux27_a6_DATAB_driver);

Mux27_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a5_combout,
	dataout => Mux27_a6_DATAC_driver);

Mux27_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux27_a6_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N12
Mux27_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a6_combout = (opcode_acombout(3) & ((Mux29_a11_combout & (Mux27_a2_combout)) # (!Mux29_a11_combout & ((Mux27_a5_combout))))) # (!opcode_acombout(3) & (((!Mux29_a11_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a6_DATAA_driver,
	datab => Mux27_a6_DATAB_driver,
	datac => Mux27_a6_DATAC_driver,
	datad => Mux27_a6_DATAD_driver,
	combout => Mux27_a6_combout);

Add0_a83_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(5),
	dataout => Add0_a83_DATAA_driver);

Add0_a83_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a83_DATAD_driver);

-- Location: LCCOMB_X38_Y31_N0
Add0_a83 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a83_combout = (a_acombout(5) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a83_DATAA_driver,
	datad => Add0_a83_DATAD_driver,
	combout => Add0_a83_combout);

ShiftRight1_a50_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a50_DATAA_driver);

ShiftRight1_a50_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a50_DATAB_driver);

ShiftRight1_a50_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a17_combout,
	dataout => ShiftRight1_a50_DATAC_driver);

ShiftRight1_a50_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a12_combout,
	dataout => ShiftRight1_a50_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N12
ShiftRight1_a50 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a50_combout = (a_acombout(3) & ((ShiftLeft0_a12_combout & ((ShiftRight1_a17_combout))) # (!ShiftLeft0_a12_combout & (b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a50_DATAA_driver,
	datab => ShiftRight1_a50_DATAB_driver,
	datac => ShiftRight1_a50_DATAC_driver,
	datad => ShiftRight1_a50_DATAD_driver,
	combout => ShiftRight1_a50_combout);

ShiftRight0_a60_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a16_combout,
	dataout => ShiftRight0_a60_DATAA_driver);

ShiftRight0_a60_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a6_combout,
	dataout => ShiftRight0_a60_DATAB_driver);

ShiftRight0_a60_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a60_DATAC_driver);

ShiftRight0_a60_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a60_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N12
ShiftRight0_a60 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a60_combout = (a_acombout(2) & ((a_acombout(0) & (ShiftRight1_a16_combout)) # (!a_acombout(0) & ((ShiftRight0_a6_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a60_DATAA_driver,
	datab => ShiftRight0_a60_DATAB_driver,
	datac => ShiftRight0_a60_DATAC_driver,
	datad => ShiftRight0_a60_DATAD_driver,
	combout => ShiftRight0_a60_combout);

ShiftRight1_a51_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a51_DATAA_driver);

ShiftRight1_a51_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a61_combout,
	dataout => ShiftRight1_a51_DATAC_driver);

ShiftRight1_a51_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a50_combout,
	dataout => ShiftRight1_a51_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N6
ShiftRight1_a51 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a51_combout = (ShiftRight1_a50_combout) # ((!a_acombout(3) & ShiftRight0_a61_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a51_DATAA_driver,
	datac => ShiftRight1_a51_DATAC_driver,
	datad => ShiftRight1_a51_DATAD_driver,
	combout => ShiftRight1_a51_combout);

Mux26_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux26_a0_DATAA_driver);

Mux26_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux26_a0_DATAB_driver);

Mux26_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a10_combout,
	dataout => Mux26_a0_DATAC_driver);

Mux26_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a51_combout,
	dataout => Mux26_a0_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N20
Mux26_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a0_combout = (Mux29_a2_combout & (Mux29_a3_combout)) # (!Mux29_a2_combout & ((Mux29_a3_combout & (Add30_a10_combout)) # (!Mux29_a3_combout & ((ShiftRight1_a51_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a0_DATAA_driver,
	datab => Mux26_a0_DATAB_driver,
	datac => Mux26_a0_DATAC_driver,
	datad => Mux26_a0_DATAD_driver,
	combout => Mux26_a0_combout);

Mux26_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a0_combout,
	dataout => Mux26_a1_DATAA_driver);

Mux26_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux26_a1_DATAB_driver);

Mux26_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a10_combout,
	dataout => Mux26_a1_DATAC_driver);

Mux26_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux26_a1_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N22
Mux26_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a1_combout = (Mux26_a0_combout & (((Add61_a10_combout) # (!Mux29_a2_combout)))) # (!Mux26_a0_combout & (b_acombout(31) & ((Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a1_DATAA_driver,
	datab => Mux26_a1_DATAB_driver,
	datac => Mux26_a1_DATAC_driver,
	datad => Mux26_a1_DATAD_driver,
	combout => Mux26_a1_combout);

Mux26_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux26_a2_DATAA_driver);

Mux26_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux26_a2_DATAB_driver);

Mux26_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux26_a2_DATAC_driver);

Mux26_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a26_combout,
	dataout => Mux26_a2_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N10
Mux26_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a2_combout = (!a_acombout(3) & (!a_acombout(4) & (ShiftLeft0_a8_combout & ShiftLeft0_a26_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a2_DATAA_driver,
	datab => Mux26_a2_DATAB_driver,
	datac => Mux26_a2_DATAC_driver,
	datad => Mux26_a2_DATAD_driver,
	combout => Mux26_a2_combout);

Mux26_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux26_a3_DATAA_driver);

Mux26_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux26_a3_DATAB_driver);

Mux26_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(5),
	dataout => Mux26_a3_DATAC_driver);

Mux26_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(5),
	dataout => Mux26_a3_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N4
Mux26_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a3_combout = (opcode_acombout(1) & (!opcode_acombout(0))) # (!opcode_acombout(1) & ((opcode_acombout(0) & (a_acombout(5) $ (b_acombout(5)))) # (!opcode_acombout(0) & (!a_acombout(5) & !b_acombout(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a3_DATAA_driver,
	datab => Mux26_a3_DATAB_driver,
	datac => Mux26_a3_DATAC_driver,
	datad => Mux26_a3_DATAD_driver,
	combout => Mux26_a3_combout);

Mux26_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a3_combout,
	dataout => Mux26_a4_DATAA_driver);

Mux26_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a62_combout,
	dataout => Mux26_a4_DATAB_driver);

Mux26_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux26_a4_DATAC_driver);

Mux26_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a2_combout,
	dataout => Mux26_a4_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N22
Mux26_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a4_combout = (Mux26_a3_combout & (((Mux26_a2_combout) # (!Mux29_a8_combout)))) # (!Mux26_a3_combout & (ShiftRight0_a62_combout & (Mux29_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a4_DATAA_driver,
	datab => Mux26_a4_DATAB_driver,
	datac => Mux26_a4_DATAC_driver,
	datad => Mux26_a4_DATAD_driver,
	combout => Mux26_a4_combout);

Mux26_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux26_a5_DATAA_driver);

Mux26_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a4_combout,
	dataout => Mux26_a5_DATAB_driver);

Mux26_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux26_a5_DATAC_driver);

Mux26_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a1_combout,
	dataout => Mux26_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N24
Mux26_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a5_combout = (Mux29_a11_combout & (((opcode_acombout(3) & Mux26_a1_combout)))) # (!Mux29_a11_combout & ((Mux26_a4_combout) # ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a5_DATAA_driver,
	datab => Mux26_a5_DATAB_driver,
	datac => Mux26_a5_DATAC_driver,
	datad => Mux26_a5_DATAD_driver,
	combout => Mux26_a5_combout);

Add0_a88_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(6),
	dataout => Add0_a88_DATAC_driver);

Add0_a88_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a88_DATAD_driver);

-- Location: LCCOMB_X35_Y29_N0
Add0_a88 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a88_combout = (a_acombout(6) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Add0_a88_DATAC_driver,
	datad => Add0_a88_DATAD_driver,
	combout => Add0_a88_combout);

ShiftRight1_a53_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => ShiftRight1_a53_DATAA_driver);

ShiftRight1_a53_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(26),
	dataout => ShiftRight1_a53_DATAB_driver);

ShiftRight1_a53_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a53_DATAC_driver);

ShiftRight1_a53_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a53_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N10
ShiftRight1_a53 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a53_combout = (!a_acombout(0) & ((a_acombout(1) & (b_acombout(28))) # (!a_acombout(1) & ((b_acombout(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a53_DATAA_driver,
	datab => ShiftRight1_a53_DATAB_driver,
	datac => ShiftRight1_a53_DATAC_driver,
	datad => ShiftRight1_a53_DATAD_driver,
	combout => ShiftRight1_a53_combout);

ShiftRight0_a64_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a25_combout,
	dataout => ShiftRight0_a64_DATAA_driver);

ShiftRight0_a64_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a53_combout,
	dataout => ShiftRight0_a64_DATAB_driver);

ShiftRight0_a64_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a28_combout,
	dataout => ShiftRight0_a64_DATAC_driver);

ShiftRight0_a64_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a64_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N24
ShiftRight0_a64 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a64_combout = (a_acombout(2) & (((ShiftRight1_a53_combout) # (ShiftRight1_a28_combout)))) # (!a_acombout(2) & (ShiftRight1_a25_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a64_DATAA_driver,
	datab => ShiftRight0_a64_DATAB_driver,
	datac => ShiftRight0_a64_DATAC_driver,
	datad => ShiftRight0_a64_DATAD_driver,
	combout => ShiftRight0_a64_combout);

Mux25_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a12_combout,
	dataout => Mux25_a0_DATAA_driver);

Mux25_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a54_combout,
	dataout => Mux25_a0_DATAB_driver);

Mux25_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux25_a0_DATAC_driver);

Mux25_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux25_a0_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N12
Mux25_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a0_combout = (Mux29_a3_combout & ((Add30_a12_combout) # ((Mux29_a2_combout)))) # (!Mux29_a3_combout & (((ShiftRight1_a54_combout & !Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a0_DATAA_driver,
	datab => Mux25_a0_DATAB_driver,
	datac => Mux25_a0_DATAC_driver,
	datad => Mux25_a0_DATAD_driver,
	combout => Mux25_a0_combout);

Mux25_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a0_combout,
	dataout => Mux25_a1_DATAA_driver);

Mux25_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a12_combout,
	dataout => Mux25_a1_DATAB_driver);

Mux25_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux25_a1_DATAC_driver);

Mux25_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux25_a1_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N14
Mux25_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a1_combout = (Mux25_a0_combout & ((Add61_a12_combout) # ((!Mux29_a2_combout)))) # (!Mux25_a0_combout & (((b_acombout(31) & Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a1_DATAA_driver,
	datab => Mux25_a1_DATAB_driver,
	datac => Mux25_a1_DATAC_driver,
	datad => Mux25_a1_DATAD_driver,
	combout => Mux25_a1_combout);

ShiftRight0_a65_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a8_combout,
	dataout => ShiftRight0_a65_DATAA_driver);

ShiftRight0_a65_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a65_DATAB_driver);

ShiftRight0_a65_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a64_combout,
	dataout => ShiftRight0_a65_DATAC_driver);

ShiftRight0_a65_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a12_combout,
	dataout => ShiftRight0_a65_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N12
ShiftRight0_a65 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a65_combout = (a_acombout(3) & (ShiftRight1_a8_combout & ((ShiftLeft0_a12_combout)))) # (!a_acombout(3) & (((ShiftRight0_a64_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a65_DATAA_driver,
	datab => ShiftRight0_a65_DATAB_driver,
	datac => ShiftRight0_a65_DATAC_driver,
	datad => ShiftRight0_a65_DATAD_driver,
	combout => ShiftRight0_a65_combout);

Mux25_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux25_a2_DATAA_driver);

Mux25_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux25_a2_DATAB_driver);

Mux25_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a29_combout,
	dataout => Mux25_a2_DATAC_driver);

Mux25_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux25_a2_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N26
Mux25_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a2_combout = (ShiftLeft0_a8_combout & (!a_acombout(4) & (ShiftLeft0_a29_combout & !a_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a2_DATAA_driver,
	datab => Mux25_a2_DATAB_driver,
	datac => Mux25_a2_DATAC_driver,
	datad => Mux25_a2_DATAD_driver,
	combout => Mux25_a2_combout);

Mux25_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(6),
	dataout => Mux25_a3_DATAA_driver);

Mux25_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(6),
	dataout => Mux25_a3_DATAB_driver);

Mux25_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux25_a3_DATAC_driver);

Mux25_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux25_a3_DATAD_driver);

-- Location: LCCOMB_X35_Y29_N2
Mux25_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a3_combout = (opcode_acombout(0) & (!opcode_acombout(1) & (b_acombout(6) $ (a_acombout(6))))) # (!opcode_acombout(0) & ((opcode_acombout(1)) # ((!b_acombout(6) & !a_acombout(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a3_DATAA_driver,
	datab => Mux25_a3_DATAB_driver,
	datac => Mux25_a3_DATAC_driver,
	datad => Mux25_a3_DATAD_driver,
	combout => Mux25_a3_combout);

Mux25_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a3_combout,
	dataout => Mux25_a4_DATAA_driver);

Mux25_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a65_combout,
	dataout => Mux25_a4_DATAB_driver);

Mux25_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux25_a4_DATAC_driver);

Mux25_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a2_combout,
	dataout => Mux25_a4_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N8
Mux25_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a4_combout = (Mux25_a3_combout & (((Mux25_a2_combout) # (!Mux29_a8_combout)))) # (!Mux25_a3_combout & (ShiftRight0_a65_combout & (Mux29_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a4_DATAA_driver,
	datab => Mux25_a4_DATAB_driver,
	datac => Mux25_a4_DATAC_driver,
	datad => Mux25_a4_DATAD_driver,
	combout => Mux25_a4_combout);

Mux25_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux25_a5_DATAA_driver);

Mux25_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a4_combout,
	dataout => Mux25_a5_DATAB_driver);

Mux25_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux25_a5_DATAC_driver);

Mux25_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a1_combout,
	dataout => Mux25_a5_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N18
Mux25_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a5_combout = (Mux29_a11_combout & (((opcode_acombout(3) & Mux25_a1_combout)))) # (!Mux29_a11_combout & ((Mux25_a4_combout) # ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a5_DATAA_driver,
	datab => Mux25_a5_DATAB_driver,
	datac => Mux25_a5_DATAC_driver,
	datad => Mux25_a5_DATAD_driver,
	combout => Mux25_a5_combout);

Mux25_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(6),
	dataout => Mux25_a6_DATAA_driver);

Mux25_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(6),
	dataout => Mux25_a6_DATAB_driver);

Mux25_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux25_a6_DATAC_driver);

Mux25_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a5_combout,
	dataout => Mux25_a6_DATAD_driver);

-- Location: LCCOMB_X35_Y29_N4
Mux25_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a6_combout = (Mux9_a2_combout & ((b_acombout(6) & ((a_acombout(6)) # (!Mux25_a5_combout))) # (!b_acombout(6) & (a_acombout(6) & !Mux25_a5_combout)))) # (!Mux9_a2_combout & (((Mux25_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a6_DATAA_driver,
	datab => Mux25_a6_DATAB_driver,
	datac => Mux25_a6_DATAC_driver,
	datad => Mux25_a6_DATAD_driver,
	combout => Mux25_a6_combout);

Mux25_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a34_combout,
	dataout => Mux25_a7_DATAA_driver);

Mux25_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a6_combout,
	dataout => Mux25_a7_DATAB_driver);

Mux25_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a0_combout,
	dataout => Mux25_a7_DATAC_driver);

Mux25_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a8_combout,
	dataout => Mux25_a7_DATAD_driver);

-- Location: LCCOMB_X35_Y29_N6
Mux25_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a7_combout = (Mux27_a0_combout & (((Mux27_a8_combout)))) # (!Mux27_a0_combout & ((Mux27_a8_combout & ((Mux25_a6_combout))) # (!Mux27_a8_combout & (ShiftRight1_a34_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a7_DATAA_driver,
	datab => Mux25_a7_DATAB_driver,
	datac => Mux25_a7_DATAC_driver,
	datad => Mux25_a7_DATAD_driver,
	combout => Mux25_a7_combout);

Add0_a93_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a93_DATAA_driver);

Add0_a93_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(7),
	dataout => Add0_a93_DATAD_driver);

-- Location: LCCOMB_X36_Y29_N0
Add0_a93 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a93_combout = (Add0_a54_combout & a_acombout(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a93_DATAA_driver,
	datad => Add0_a93_DATAD_driver,
	combout => Add0_a93_combout);

Mux24_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a55_combout,
	dataout => Mux24_a0_DATAA_driver);

Mux24_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux24_a0_DATAB_driver);

Mux24_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a14_combout,
	dataout => Mux24_a0_DATAC_driver);

Mux24_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux24_a0_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N14
Mux24_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a0_combout = (Mux29_a3_combout & (((Add30_a14_combout) # (Mux29_a2_combout)))) # (!Mux29_a3_combout & (ShiftRight1_a55_combout & ((!Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a0_DATAA_driver,
	datab => Mux24_a0_DATAB_driver,
	datac => Mux24_a0_DATAC_driver,
	datad => Mux24_a0_DATAD_driver,
	combout => Mux24_a0_combout);

Mux24_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a14_combout,
	dataout => Mux24_a1_DATAA_driver);

Mux24_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux24_a1_DATAB_driver);

Mux24_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a0_combout,
	dataout => Mux24_a1_DATAC_driver);

Mux24_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux24_a1_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N24
Mux24_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a1_combout = (Mux29_a2_combout & ((Mux24_a0_combout & (Add61_a14_combout)) # (!Mux24_a0_combout & ((b_acombout(31)))))) # (!Mux29_a2_combout & (((Mux24_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a1_DATAA_driver,
	datab => Mux24_a1_DATAB_driver,
	datac => Mux24_a1_DATAC_driver,
	datad => Mux24_a1_DATAD_driver,
	combout => Mux24_a1_combout);

ShiftRight0_a68_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight0_a68_DATAA_driver);

ShiftRight0_a68_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a67_combout,
	dataout => ShiftRight0_a68_DATAB_driver);

ShiftRight0_a68_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a68_DATAC_driver);

ShiftRight0_a68_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a10_combout,
	dataout => ShiftRight0_a68_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N0
ShiftRight0_a68 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a68_combout = (a_acombout(3) & (b_acombout(31) & ((!ShiftLeft0_a10_combout)))) # (!a_acombout(3) & (((ShiftRight0_a67_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a68_DATAA_driver,
	datab => ShiftRight0_a68_DATAB_driver,
	datac => ShiftRight0_a68_DATAC_driver,
	datad => ShiftRight0_a68_DATAD_driver,
	combout => ShiftRight0_a68_combout);

Mux24_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux24_a2_DATAA_driver);

Mux24_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux24_a2_DATAB_driver);

Mux24_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a32_combout,
	dataout => Mux24_a2_DATAC_driver);

Mux24_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux24_a2_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N10
Mux24_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a2_combout = (!a_acombout(3) & (!a_acombout(4) & (ShiftLeft0_a32_combout & ShiftLeft0_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a2_DATAA_driver,
	datab => Mux24_a2_DATAB_driver,
	datac => Mux24_a2_DATAC_driver,
	datad => Mux24_a2_DATAD_driver,
	combout => Mux24_a2_combout);

Mux24_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(7),
	dataout => Mux24_a3_DATAA_driver);

Mux24_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux24_a3_DATAB_driver);

Mux24_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux24_a3_DATAC_driver);

Mux24_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(7),
	dataout => Mux24_a3_DATAD_driver);

-- Location: LCCOMB_X36_Y29_N2
Mux24_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a3_combout = (opcode_acombout(1) & (((!opcode_acombout(0))))) # (!opcode_acombout(1) & ((b_acombout(7) & (opcode_acombout(0) & !a_acombout(7))) # (!b_acombout(7) & (opcode_acombout(0) $ (!a_acombout(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a3_DATAA_driver,
	datab => Mux24_a3_DATAB_driver,
	datac => Mux24_a3_DATAC_driver,
	datad => Mux24_a3_DATAD_driver,
	combout => Mux24_a3_combout);

Mux24_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a2_combout,
	dataout => Mux24_a4_DATAA_driver);

Mux24_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a3_combout,
	dataout => Mux24_a4_DATAB_driver);

Mux24_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a68_combout,
	dataout => Mux24_a4_DATAC_driver);

Mux24_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux24_a4_DATAD_driver);

-- Location: LCCOMB_X36_Y29_N4
Mux24_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a4_combout = (Mux24_a3_combout & ((Mux24_a2_combout) # ((!Mux29_a8_combout)))) # (!Mux24_a3_combout & (((ShiftRight0_a68_combout & Mux29_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a4_DATAA_driver,
	datab => Mux24_a4_DATAB_driver,
	datac => Mux24_a4_DATAC_driver,
	datad => Mux24_a4_DATAD_driver,
	combout => Mux24_a4_combout);

Mux24_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux24_a5_DATAA_driver);

Mux24_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a1_combout,
	dataout => Mux24_a5_DATAB_driver);

Mux24_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a4_combout,
	dataout => Mux24_a5_DATAC_driver);

Mux24_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux24_a5_DATAD_driver);

-- Location: LCCOMB_X36_Y29_N6
Mux24_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a5_combout = (opcode_acombout(3) & ((Mux29_a11_combout & (Mux24_a1_combout)) # (!Mux29_a11_combout & ((Mux24_a4_combout))))) # (!opcode_acombout(3) & (((!Mux29_a11_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a5_DATAA_driver,
	datab => Mux24_a5_DATAB_driver,
	datac => Mux24_a5_DATAC_driver,
	datad => Mux24_a5_DATAD_driver,
	combout => Mux24_a5_combout);

Mux24_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a47_combout,
	dataout => Mux24_a7_DATAA_driver);

Mux24_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a8_combout,
	dataout => Mux24_a7_DATAB_driver);

Mux24_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a45_combout,
	dataout => Mux24_a7_DATAC_driver);

Mux24_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a0_combout,
	dataout => Mux24_a7_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N16
Mux24_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a7_combout = (Mux27_a8_combout & (((Mux27_a0_combout)))) # (!Mux27_a8_combout & ((Mux27_a0_combout & (ShiftRight1_a47_combout)) # (!Mux27_a0_combout & ((ShiftRight1_a45_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a7_DATAA_driver,
	datab => Mux24_a7_DATAB_driver,
	datac => Mux24_a7_DATAC_driver,
	datad => Mux24_a7_DATAD_driver,
	combout => Mux24_a7_combout);

ShiftRight1_a56_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a56_DATAA_driver);

ShiftRight1_a56_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a56_DATAC_driver);

ShiftRight1_a56_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a70_combout,
	dataout => ShiftRight1_a56_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N16
ShiftRight1_a56 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a56_combout = (ShiftRight0_a70_combout) # ((b_acombout(31) & a_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a56_DATAA_driver,
	datac => ShiftRight1_a56_DATAC_driver,
	datad => ShiftRight1_a56_DATAD_driver,
	combout => ShiftRight1_a56_combout);

ShiftLeft0_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a33_combout,
	dataout => ShiftLeft0_a34_DATAA_driver);

ShiftLeft0_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a30_combout,
	dataout => ShiftLeft0_a34_DATAB_driver);

ShiftLeft0_a34_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a34_DATAC_driver);

-- Location: LCCOMB_X45_Y29_N12
ShiftLeft0_a34 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a34_combout = (a_acombout(0) & ((ShiftLeft0_a30_combout))) # (!a_acombout(0) & (ShiftLeft0_a33_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a34_DATAA_driver,
	datab => ShiftLeft0_a34_DATAB_driver,
	datac => ShiftLeft0_a34_DATAC_driver,
	combout => ShiftLeft0_a34_combout);

ShiftLeft0_a35_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a35_DATAB_driver);

ShiftLeft0_a35_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a22_combout,
	dataout => ShiftLeft0_a35_DATAC_driver);

ShiftLeft0_a35_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a34_combout,
	dataout => ShiftLeft0_a35_DATAD_driver);

-- Location: LCCOMB_X40_Y35_N2
ShiftLeft0_a35 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a35_combout = (a_acombout(2) & (ShiftLeft0_a22_combout)) # (!a_acombout(2) & ((ShiftLeft0_a34_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a35_DATAB_driver,
	datac => ShiftLeft0_a35_DATAC_driver,
	datad => ShiftLeft0_a35_DATAD_driver,
	combout => ShiftLeft0_a35_combout);

ShiftLeft0_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a10_combout,
	dataout => ShiftLeft0_a36_DATAA_driver);

ShiftLeft0_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => ShiftLeft0_a36_DATAB_driver);

ShiftLeft0_a36_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a36_DATAC_driver);

ShiftLeft0_a36_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a35_combout,
	dataout => ShiftLeft0_a36_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N26
ShiftLeft0_a36 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a36_combout = (a_acombout(3) & (!ShiftLeft0_a10_combout & (b_acombout(0)))) # (!a_acombout(3) & (((ShiftLeft0_a35_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a36_DATAA_driver,
	datab => ShiftLeft0_a36_DATAB_driver,
	datac => ShiftLeft0_a36_DATAC_driver,
	datad => ShiftLeft0_a36_DATAD_driver,
	combout => ShiftLeft0_a36_combout);

Add0_a98_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a98_DATAC_driver);

Add0_a98_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(8),
	dataout => Add0_a98_DATAD_driver);

-- Location: LCCOMB_X44_Y23_N2
Add0_a98 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a98_combout = (Add0_a54_combout & a_acombout(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Add0_a98_DATAC_driver,
	datad => Add0_a98_DATAD_driver,
	combout => Add0_a98_combout);

Mux22_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(9),
	dataout => Mux22_a4_DATAA_driver);

Mux22_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(9),
	dataout => Mux22_a4_DATAB_driver);

Mux22_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux22_a4_DATAC_driver);

Mux22_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux22_a4_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N10
Mux22_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux22_a4_combout = (opcode_acombout(1) & (((!opcode_acombout(0))))) # (!opcode_acombout(1) & ((b_acombout(9) & (!a_acombout(9) & opcode_acombout(0))) # (!b_acombout(9) & (a_acombout(9) $ (!opcode_acombout(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux22_a4_DATAA_driver,
	datab => Mux22_a4_DATAB_driver,
	datac => Mux22_a4_DATAC_driver,
	datad => Mux22_a4_DATAD_driver,
	combout => Mux22_a4_combout);

Add0_a103_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a103_DATAC_driver);

Add0_a103_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(9),
	dataout => Add0_a103_DATAD_driver);

-- Location: LCCOMB_X44_Y23_N12
Add0_a103 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a103_combout = (Add0_a54_combout & a_acombout(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Add0_a103_DATAC_driver,
	datad => Add0_a103_DATAD_driver,
	combout => Add0_a103_combout);

ShiftLeft0_a41_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(8),
	dataout => ShiftLeft0_a41_DATAB_driver);

ShiftLeft0_a41_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a41_DATAC_driver);

ShiftLeft0_a41_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(10),
	dataout => ShiftLeft0_a41_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N20
ShiftLeft0_a41 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a41_combout = (a_acombout(1) & (b_acombout(8))) # (!a_acombout(1) & ((b_acombout(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a41_DATAB_driver,
	datac => ShiftLeft0_a41_DATAC_driver,
	datad => ShiftLeft0_a41_DATAD_driver,
	combout => ShiftLeft0_a41_combout);

Add0_a106_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a106_DATAA_driver);

Add0_a106_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a106_DATAB_driver);

Add0_a106_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(10),
	dataout => Add0_a106_DATAC_driver);

Add0_a106_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a106_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N16
Add0_a106 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a106_combout = (opcode_acombout(3) & (opcode_acombout(0) & (b_acombout(10) & opcode_acombout(1)))) # (!opcode_acombout(3) & ((b_acombout(10) $ (!opcode_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a106_DATAA_driver,
	datab => Add0_a106_DATAB_driver,
	datac => Add0_a106_DATAC_driver,
	datad => Add0_a106_DATAD_driver,
	combout => Add0_a106_combout);

Add0_a108_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a108_DATAC_driver);

Add0_a108_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(10),
	dataout => Add0_a108_DATAD_driver);

-- Location: LCCOMB_X44_Y27_N2
Add0_a108 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a108_combout = (Add0_a54_combout & a_acombout(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Add0_a108_DATAC_driver,
	datad => Add0_a108_DATAD_driver,
	combout => Add0_a108_combout);

ShiftLeft0_a48_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a48_DATAA_driver);

ShiftLeft0_a48_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a19_combout,
	dataout => ShiftLeft0_a48_DATAB_driver);

ShiftLeft0_a48_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a48_DATAC_driver);

ShiftLeft0_a48_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a47_combout,
	dataout => ShiftLeft0_a48_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N30
ShiftLeft0_a48 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a48_combout = (a_acombout(3) & (!a_acombout(2) & (ShiftLeft0_a19_combout))) # (!a_acombout(3) & (((ShiftLeft0_a47_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a48_DATAA_driver,
	datab => ShiftLeft0_a48_DATAB_driver,
	datac => ShiftLeft0_a48_DATAC_driver,
	datad => ShiftLeft0_a48_DATAD_driver,
	combout => ShiftLeft0_a48_combout);

Add0_a111_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a111_DATAA_driver);

Add0_a111_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(11),
	dataout => Add0_a111_DATAB_driver);

Add0_a111_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a111_DATAC_driver);

Add0_a111_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a111_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N10
Add0_a111 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a111_combout = (opcode_acombout(1) & (b_acombout(11) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!b_acombout(11) & ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a111_DATAA_driver,
	datab => Add0_a111_DATAB_driver,
	datac => Add0_a111_DATAC_driver,
	datad => Add0_a111_DATAD_driver,
	combout => Add0_a111_combout);

Add0_a112_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a112_DATAA_driver);

Add0_a112_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a234_combout,
	dataout => Add0_a112_DATAB_driver);

Add0_a112_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a22_combout,
	dataout => Add0_a112_DATAC_driver);

Add0_a112_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a111_combout,
	dataout => Add0_a112_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N28
Add0_a112 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a112_combout = (Add0_a234_combout) # ((Add0_a111_combout) # ((Add0_a61_combout & Add30_a22_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a112_DATAA_driver,
	datab => Add0_a112_DATAB_driver,
	datac => Add0_a112_DATAC_driver,
	datad => Add0_a112_DATAD_driver,
	combout => Add0_a112_combout);

Mux19_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a62_combout,
	dataout => Mux19_a0_DATAA_driver);

Mux19_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux19_a0_DATAB_driver);

Mux19_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a24_combout,
	dataout => Mux19_a0_DATAC_driver);

Mux19_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux19_a0_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N6
Mux19_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux19_a0_combout = (Mux29_a3_combout & (((Add30_a24_combout) # (Mux29_a2_combout)))) # (!Mux29_a3_combout & (ShiftRight1_a62_combout & ((!Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux19_a0_DATAA_driver,
	datab => Mux19_a0_DATAB_driver,
	datac => Mux19_a0_DATAC_driver,
	datad => Mux19_a0_DATAD_driver,
	combout => Mux19_a0_combout);

Mux19_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a0_combout,
	dataout => Mux19_a1_DATAA_driver);

Mux19_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a24_combout,
	dataout => Mux19_a1_DATAB_driver);

Mux19_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux19_a1_DATAC_driver);

Mux19_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux19_a1_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N16
Mux19_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux19_a1_combout = (Mux19_a0_combout & ((Add61_a24_combout) # ((!Mux29_a2_combout)))) # (!Mux19_a0_combout & (((b_acombout(31) & Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux19_a1_DATAA_driver,
	datab => Mux19_a1_DATAB_driver,
	datac => Mux19_a1_DATAC_driver,
	datad => Mux19_a1_DATAD_driver,
	combout => Mux19_a1_combout);

ShiftLeft0_a49_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(12),
	dataout => ShiftLeft0_a49_DATAB_driver);

ShiftLeft0_a49_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a49_DATAC_driver);

ShiftLeft0_a49_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(10),
	dataout => ShiftLeft0_a49_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N4
ShiftLeft0_a49 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a49_combout = (a_acombout(1) & ((b_acombout(10)))) # (!a_acombout(1) & (b_acombout(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a49_DATAB_driver,
	datac => ShiftLeft0_a49_DATAC_driver,
	datad => ShiftLeft0_a49_DATAD_driver,
	combout => ShiftLeft0_a49_combout);

ShiftLeft0_a50_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a50_DATAB_driver);

ShiftLeft0_a50_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a49_combout,
	dataout => ShiftLeft0_a50_DATAC_driver);

ShiftLeft0_a50_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a45_combout,
	dataout => ShiftLeft0_a50_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N6
ShiftLeft0_a50 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a50_combout = (a_acombout(0) & ((ShiftLeft0_a45_combout))) # (!a_acombout(0) & (ShiftLeft0_a49_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a50_DATAB_driver,
	datac => ShiftLeft0_a50_DATAC_driver,
	datad => ShiftLeft0_a50_DATAD_driver,
	combout => ShiftLeft0_a50_combout);

ShiftLeft0_a51_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a51_DATAA_driver);

ShiftLeft0_a51_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a50_combout,
	dataout => ShiftLeft0_a51_DATAB_driver);

ShiftLeft0_a51_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a34_combout,
	dataout => ShiftLeft0_a51_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N26
ShiftLeft0_a51 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a51_combout = (a_acombout(2) & ((ShiftLeft0_a34_combout))) # (!a_acombout(2) & (ShiftLeft0_a50_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a51_DATAA_driver,
	datab => ShiftLeft0_a51_DATAB_driver,
	datad => ShiftLeft0_a51_DATAD_driver,
	combout => ShiftLeft0_a51_combout);

Mux19_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a51_combout,
	dataout => Mux19_a2_DATAA_driver);

Mux19_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux19_a2_DATAB_driver);

Mux19_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => Mux19_a2_DATAC_driver);

Mux19_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a23_combout,
	dataout => Mux19_a2_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N30
Mux19_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux19_a2_combout = (ShiftLeft0_a9_combout & ((a_acombout(3) & ((ShiftLeft0_a23_combout))) # (!a_acombout(3) & (ShiftLeft0_a51_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux19_a2_DATAA_driver,
	datab => Mux19_a2_DATAB_driver,
	datac => Mux19_a2_DATAC_driver,
	datad => Mux19_a2_DATAD_driver,
	combout => Mux19_a2_combout);

Add0_a116_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a116_DATAA_driver);

Add0_a116_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a116_DATAB_driver);

Add0_a116_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a116_DATAC_driver);

Add0_a116_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(12),
	dataout => Add0_a116_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N8
Add0_a116 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a116_combout = (opcode_acombout(3) & (opcode_acombout(0) & (opcode_acombout(1) & b_acombout(12)))) # (!opcode_acombout(3) & ((opcode_acombout(1) $ (!b_acombout(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a116_DATAA_driver,
	datab => Add0_a116_DATAB_driver,
	datac => Add0_a116_DATAC_driver,
	datad => Add0_a116_DATAD_driver,
	combout => Add0_a116_combout);

Add0_a117_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a24_combout,
	dataout => Add0_a117_DATAA_driver);

Add0_a117_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a116_combout,
	dataout => Add0_a117_DATAB_driver);

Add0_a117_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a117_DATAC_driver);

Add0_a117_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a235_combout,
	dataout => Add0_a117_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N2
Add0_a117 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a117_combout = (Add0_a116_combout) # ((Add0_a235_combout) # ((Add30_a24_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a117_DATAA_driver,
	datab => Add0_a117_DATAB_driver,
	datac => Add0_a117_DATAC_driver,
	datad => Add0_a117_DATAD_driver,
	combout => Add0_a117_combout);

ShiftRight1_a59_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a59_DATAA_driver);

ShiftRight1_a59_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a59_DATAB_driver);

ShiftRight1_a59_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a17_combout,
	dataout => ShiftRight1_a59_DATAC_driver);

ShiftRight1_a59_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a12_combout,
	dataout => ShiftRight1_a59_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N20
ShiftRight1_a59 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a59_combout = (a_acombout(3) & (b_acombout(31))) # (!a_acombout(3) & ((ShiftLeft0_a12_combout & ((ShiftRight1_a17_combout))) # (!ShiftLeft0_a12_combout & (b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a59_DATAA_driver,
	datab => ShiftRight1_a59_DATAB_driver,
	datac => ShiftRight1_a59_DATAC_driver,
	datad => ShiftRight1_a59_DATAD_driver,
	combout => ShiftRight1_a59_combout);

Mux18_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux18_a0_DATAA_driver);

Mux18_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a59_combout,
	dataout => Mux18_a0_DATAB_driver);

Mux18_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a26_combout,
	dataout => Mux18_a0_DATAC_driver);

Mux18_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux18_a0_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N8
Mux18_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux18_a0_combout = (Mux29_a3_combout & (((Add30_a26_combout) # (Mux29_a2_combout)))) # (!Mux29_a3_combout & (ShiftRight1_a59_combout & ((!Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux18_a0_DATAA_driver,
	datab => Mux18_a0_DATAB_driver,
	datac => Mux18_a0_DATAC_driver,
	datad => Mux18_a0_DATAD_driver,
	combout => Mux18_a0_combout);

Mux18_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a26_combout,
	dataout => Mux18_a1_DATAA_driver);

Mux18_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a0_combout,
	dataout => Mux18_a1_DATAB_driver);

Mux18_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux18_a1_DATAC_driver);

Mux18_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux18_a1_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N26
Mux18_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux18_a1_combout = (Mux18_a0_combout & ((Add61_a26_combout) # ((!Mux29_a2_combout)))) # (!Mux18_a0_combout & (((b_acombout(31) & Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux18_a1_DATAA_driver,
	datab => Mux18_a1_DATAB_driver,
	datac => Mux18_a1_DATAC_driver,
	datad => Mux18_a1_DATAD_driver,
	combout => Mux18_a1_combout);

ShiftLeft0_a53_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a53_DATAA_driver);

ShiftLeft0_a53_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a52_combout,
	dataout => ShiftLeft0_a53_DATAB_driver);

ShiftLeft0_a53_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a49_combout,
	dataout => ShiftLeft0_a53_DATAC_driver);

-- Location: LCCOMB_X40_Y28_N24
ShiftLeft0_a53 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a53_combout = (a_acombout(0) & ((ShiftLeft0_a49_combout))) # (!a_acombout(0) & (ShiftLeft0_a52_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a53_DATAA_driver,
	datab => ShiftLeft0_a53_DATAB_driver,
	datac => ShiftLeft0_a53_DATAC_driver,
	combout => ShiftLeft0_a53_combout);

ShiftLeft0_a54_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a54_DATAA_driver);

ShiftLeft0_a54_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a38_combout,
	dataout => ShiftLeft0_a54_DATAB_driver);

ShiftLeft0_a54_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a53_combout,
	dataout => ShiftLeft0_a54_DATAC_driver);

-- Location: LCCOMB_X41_Y31_N12
ShiftLeft0_a54 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a54_combout = (a_acombout(2) & (ShiftLeft0_a38_combout)) # (!a_acombout(2) & ((ShiftLeft0_a53_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a54_DATAA_driver,
	datab => ShiftLeft0_a54_DATAB_driver,
	datac => ShiftLeft0_a54_DATAC_driver,
	combout => ShiftLeft0_a54_combout);

Mux18_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux18_a2_DATAA_driver);

Mux18_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a26_combout,
	dataout => Mux18_a2_DATAB_driver);

Mux18_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => Mux18_a2_DATAC_driver);

Mux18_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a54_combout,
	dataout => Mux18_a2_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N6
Mux18_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux18_a2_combout = (ShiftLeft0_a9_combout & ((a_acombout(3) & (ShiftLeft0_a26_combout)) # (!a_acombout(3) & ((ShiftLeft0_a54_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux18_a2_DATAA_driver,
	datab => Mux18_a2_DATAB_driver,
	datac => Mux18_a2_DATAC_driver,
	datad => Mux18_a2_DATAD_driver,
	combout => Mux18_a2_combout);

Mux18_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux18_a3_DATAA_driver);

Mux18_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(13),
	dataout => Mux18_a3_DATAB_driver);

Mux18_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(13),
	dataout => Mux18_a3_DATAC_driver);

Mux18_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux18_a3_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N20
Mux18_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux18_a3_combout = (opcode_acombout(1) & (((!opcode_acombout(0))))) # (!opcode_acombout(1) & ((a_acombout(13) & (!b_acombout(13) & opcode_acombout(0))) # (!a_acombout(13) & (b_acombout(13) $ (!opcode_acombout(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux18_a3_DATAA_driver,
	datab => Mux18_a3_DATAB_driver,
	datac => Mux18_a3_DATAC_driver,
	datad => Mux18_a3_DATAD_driver,
	combout => Mux18_a3_combout);

Mux18_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a2_combout,
	dataout => Mux18_a4_DATAA_driver);

Mux18_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a79_combout,
	dataout => Mux18_a4_DATAB_driver);

Mux18_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a3_combout,
	dataout => Mux18_a4_DATAC_driver);

Mux18_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux18_a4_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N6
Mux18_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux18_a4_combout = (Mux18_a3_combout & ((Mux18_a2_combout) # ((!Mux29_a8_combout)))) # (!Mux18_a3_combout & (((ShiftRight0_a79_combout & Mux29_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux18_a4_DATAA_driver,
	datab => Mux18_a4_DATAB_driver,
	datac => Mux18_a4_DATAC_driver,
	datad => Mux18_a4_DATAD_driver,
	combout => Mux18_a4_combout);

Mux18_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a4_combout,
	dataout => Mux18_a5_DATAA_driver);

Mux18_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux18_a5_DATAB_driver);

Mux18_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux18_a5_DATAC_driver);

Mux18_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a1_combout,
	dataout => Mux18_a5_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N16
Mux18_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux18_a5_combout = (opcode_acombout(3) & ((Mux29_a11_combout & ((Mux18_a1_combout))) # (!Mux29_a11_combout & (Mux18_a4_combout)))) # (!opcode_acombout(3) & (((!Mux29_a11_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux18_a5_DATAA_driver,
	datab => Mux18_a5_DATAB_driver,
	datac => Mux18_a5_DATAC_driver,
	datad => Mux18_a5_DATAD_driver,
	combout => Mux18_a5_combout);

Mux18_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a5_combout,
	dataout => Mux18_a6_DATAA_driver);

Mux18_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(13),
	dataout => Mux18_a6_DATAB_driver);

Mux18_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(13),
	dataout => Mux18_a6_DATAC_driver);

Mux18_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux18_a6_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N12
Mux18_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux18_a6_combout = (Mux18_a5_combout & (((b_acombout(13) & a_acombout(13))) # (!Mux9_a2_combout))) # (!Mux18_a5_combout & (Mux9_a2_combout & ((b_acombout(13)) # (a_acombout(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux18_a6_DATAA_driver,
	datab => Mux18_a6_DATAB_driver,
	datac => Mux18_a6_DATAC_driver,
	datad => Mux18_a6_DATAD_driver,
	combout => Mux18_a6_combout);

Add0_a121_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a121_DATAA_driver);

Add0_a121_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a121_DATAB_driver);

Add0_a121_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(13),
	dataout => Add0_a121_DATAC_driver);

Add0_a121_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a121_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N18
Add0_a121 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a121_combout = (opcode_acombout(1) & (b_acombout(13) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!opcode_acombout(3) & (!b_acombout(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a121_DATAA_driver,
	datab => Add0_a121_DATAB_driver,
	datac => Add0_a121_DATAC_driver,
	datad => Add0_a121_DATAD_driver,
	combout => Add0_a121_combout);

Add0_a122_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a122_DATAA_driver);

Add0_a122_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a121_combout,
	dataout => Add0_a122_DATAB_driver);

Add0_a122_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a26_combout,
	dataout => Add0_a122_DATAC_driver);

Add0_a122_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a236_combout,
	dataout => Add0_a122_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N4
Add0_a122 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a122_combout = (Add0_a121_combout) # ((Add0_a236_combout) # ((Add0_a61_combout & Add30_a26_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a122_DATAA_driver,
	datab => Add0_a122_DATAB_driver,
	datac => Add0_a122_DATAC_driver,
	datad => Add0_a122_DATAD_driver,
	combout => Add0_a122_combout);

ShiftRight1_a60_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a60_DATAA_driver);

ShiftRight1_a60_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a60_DATAB_driver);

ShiftRight1_a60_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => ShiftRight1_a60_DATAC_driver);

ShiftRight1_a60_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a10_combout,
	dataout => ShiftRight1_a60_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N22
ShiftRight1_a60 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a60_combout = (a_acombout(3) & (b_acombout(31))) # (!a_acombout(3) & ((ShiftLeft0_a10_combout & (b_acombout(31))) # (!ShiftLeft0_a10_combout & ((b_acombout(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a60_DATAA_driver,
	datab => ShiftRight1_a60_DATAB_driver,
	datac => ShiftRight1_a60_DATAC_driver,
	datad => ShiftRight1_a60_DATAD_driver,
	combout => ShiftRight1_a60_combout);

Mux17_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux17_a0_DATAA_driver);

Mux17_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a60_combout,
	dataout => Mux17_a0_DATAB_driver);

Mux17_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a28_combout,
	dataout => Mux17_a0_DATAC_driver);

Mux17_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux17_a0_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N0
Mux17_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux17_a0_combout = (Mux29_a3_combout & (((Add30_a28_combout) # (Mux29_a2_combout)))) # (!Mux29_a3_combout & (ShiftRight1_a60_combout & ((!Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux17_a0_DATAA_driver,
	datab => Mux17_a0_DATAB_driver,
	datac => Mux17_a0_DATAC_driver,
	datad => Mux17_a0_DATAD_driver,
	combout => Mux17_a0_combout);

Mux17_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux17_a1_DATAA_driver);

Mux17_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a0_combout,
	dataout => Mux17_a1_DATAB_driver);

Mux17_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a28_combout,
	dataout => Mux17_a1_DATAC_driver);

Mux17_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux17_a1_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N10
Mux17_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux17_a1_combout = (Mux17_a0_combout & (((Add61_a28_combout) # (!Mux29_a2_combout)))) # (!Mux17_a0_combout & (b_acombout(31) & ((Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux17_a1_DATAA_driver,
	datab => Mux17_a1_DATAB_driver,
	datac => Mux17_a1_DATAC_driver,
	datad => Mux17_a1_DATAD_driver,
	combout => Mux17_a1_combout);

Mux17_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => Mux17_a2_DATAA_driver);

Mux17_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux17_a2_DATAB_driver);

Mux17_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a29_combout,
	dataout => Mux17_a2_DATAC_driver);

Mux17_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a57_combout,
	dataout => Mux17_a2_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N24
Mux17_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux17_a2_combout = (ShiftLeft0_a9_combout & ((a_acombout(3) & (ShiftLeft0_a29_combout)) # (!a_acombout(3) & ((ShiftLeft0_a57_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux17_a2_DATAA_driver,
	datab => Mux17_a2_DATAB_driver,
	datac => Mux17_a2_DATAC_driver,
	datad => Mux17_a2_DATAD_driver,
	combout => Mux17_a2_combout);

Mux17_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(14),
	dataout => Mux17_a3_DATAA_driver);

Mux17_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux17_a3_DATAB_driver);

Mux17_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux17_a3_DATAC_driver);

Mux17_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(14),
	dataout => Mux17_a3_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N26
Mux17_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux17_a3_combout = (opcode_acombout(1) & (((!opcode_acombout(0))))) # (!opcode_acombout(1) & ((a_acombout(14) & (opcode_acombout(0) & !b_acombout(14))) # (!a_acombout(14) & (opcode_acombout(0) $ (!b_acombout(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux17_a3_DATAA_driver,
	datab => Mux17_a3_DATAB_driver,
	datac => Mux17_a3_DATAC_driver,
	datad => Mux17_a3_DATAD_driver,
	combout => Mux17_a3_combout);

Mux17_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a3_combout,
	dataout => Mux17_a4_DATAA_driver);

Mux17_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a80_combout,
	dataout => Mux17_a4_DATAB_driver);

Mux17_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a2_combout,
	dataout => Mux17_a4_DATAC_driver);

Mux17_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux17_a4_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N18
Mux17_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux17_a4_combout = (Mux17_a3_combout & (((Mux17_a2_combout) # (!Mux29_a8_combout)))) # (!Mux17_a3_combout & (ShiftRight0_a80_combout & ((Mux29_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux17_a4_DATAA_driver,
	datab => Mux17_a4_DATAB_driver,
	datac => Mux17_a4_DATAC_driver,
	datad => Mux17_a4_DATAD_driver,
	combout => Mux17_a4_combout);

Mux17_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a1_combout,
	dataout => Mux17_a5_DATAA_driver);

Mux17_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux17_a5_DATAB_driver);

Mux17_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux17_a5_DATAC_driver);

Mux17_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a4_combout,
	dataout => Mux17_a5_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N12
Mux17_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux17_a5_combout = (opcode_acombout(3) & ((Mux29_a11_combout & (Mux17_a1_combout)) # (!Mux29_a11_combout & ((Mux17_a4_combout))))) # (!opcode_acombout(3) & (((!Mux29_a11_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux17_a5_DATAA_driver,
	datab => Mux17_a5_DATAB_driver,
	datac => Mux17_a5_DATAC_driver,
	datad => Mux17_a5_DATAD_driver,
	combout => Mux17_a5_combout);

Add0_a126_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(14),
	dataout => Add0_a126_DATAA_driver);

Add0_a126_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a126_DATAB_driver);

Add0_a126_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a126_DATAC_driver);

Add0_a126_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a126_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N30
Add0_a126 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a126_combout = (b_acombout(14) & (opcode_acombout(1) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!b_acombout(14) & (!opcode_acombout(3) & (!opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a126_DATAA_driver,
	datab => Add0_a126_DATAB_driver,
	datac => Add0_a126_DATAC_driver,
	datad => Add0_a126_DATAD_driver,
	combout => Add0_a126_combout);

Add0_a127_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a127_DATAA_driver);

Add0_a127_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a237_combout,
	dataout => Add0_a127_DATAB_driver);

Add0_a127_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a28_combout,
	dataout => Add0_a127_DATAC_driver);

Add0_a127_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a126_combout,
	dataout => Add0_a127_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N24
Add0_a127 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a127_combout = (Add0_a237_combout) # ((Add0_a126_combout) # ((Add0_a61_combout & Add30_a28_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a127_DATAA_driver,
	datab => Add0_a127_DATAB_driver,
	datac => Add0_a127_DATAC_driver,
	datad => Add0_a127_DATAD_driver,
	combout => Add0_a127_combout);

ShiftRight0_a75_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a69_combout,
	dataout => ShiftRight0_a75_DATAA_driver);

ShiftRight0_a75_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftRight0_a75_DATAB_driver);

ShiftRight0_a75_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a75_DATAC_driver);

ShiftRight0_a75_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a67_combout,
	dataout => ShiftRight0_a75_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N30
ShiftRight0_a75 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a75_combout = (!a_acombout(4) & ((a_acombout(3) & ((ShiftRight0_a67_combout))) # (!a_acombout(3) & (ShiftRight0_a69_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a75_DATAA_driver,
	datab => ShiftRight0_a75_DATAB_driver,
	datac => ShiftRight0_a75_DATAC_driver,
	datad => ShiftRight0_a75_DATAD_driver,
	combout => ShiftRight0_a75_combout);

ShiftRight0_a76_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftRight0_a76_DATAB_driver);

ShiftRight0_a76_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a76_DATAC_driver);

ShiftRight0_a76_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a10_combout,
	dataout => ShiftRight0_a76_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N8
ShiftRight0_a76 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a76_combout = (a_acombout(4) & (!a_acombout(3) & !ShiftLeft0_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a76_DATAB_driver,
	datac => ShiftRight0_a76_DATAC_driver,
	datad => ShiftRight0_a76_DATAD_driver,
	combout => ShiftRight0_a76_combout);

Mux16_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux16_a0_DATAA_driver);

Mux16_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a75_combout,
	dataout => Mux16_a0_DATAB_driver);

Mux16_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a76_combout,
	dataout => Mux16_a0_DATAC_driver);

Mux16_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux16_a0_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N10
Mux16_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a0_combout = (ShiftLeft0_a8_combout & ((ShiftRight0_a75_combout) # ((b_acombout(31) & ShiftRight0_a76_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux16_a0_DATAA_driver,
	datab => Mux16_a0_DATAB_driver,
	datac => Mux16_a0_DATAC_driver,
	datad => Mux16_a0_DATAD_driver,
	combout => Mux16_a0_combout);

Add0_a133_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a133_DATAA_driver);

Add0_a133_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(15),
	dataout => Add0_a133_DATAC_driver);

-- Location: LCCOMB_X47_Y23_N0
Add0_a133 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a133_combout = (Add0_a54_combout & a_acombout(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a133_DATAA_driver,
	datac => Add0_a133_DATAC_driver,
	combout => Add0_a133_combout);

Mux16_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(15),
	dataout => Mux16_a3_DATAB_driver);

Mux16_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux16_a3_DATAC_driver);

Mux16_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(15),
	dataout => Mux16_a3_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N6
Mux16_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a3_combout = (b_acombout(15) & ((opcode_acombout(0)) # (a_acombout(15)))) # (!b_acombout(15) & (opcode_acombout(0) & a_acombout(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux16_a3_DATAB_driver,
	datac => Mux16_a3_DATAC_driver,
	datad => Mux16_a3_DATAD_driver,
	combout => Mux16_a3_combout);

Mux16_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux16_a7_DATAB_driver);

Mux16_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a134_combout,
	dataout => Mux16_a7_DATAC_driver);

Mux16_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a30_combout,
	dataout => Mux16_a7_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N30
Mux16_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a7_combout = (a_acombout(0) & (Add0_a134_combout)) # (!a_acombout(0) & ((Add61_a30_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux16_a7_DATAB_driver,
	datac => Mux16_a7_DATAC_driver,
	datad => Mux16_a7_DATAD_driver,
	combout => Mux16_a7_combout);

ShiftRight0_a77_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a67_combout,
	dataout => ShiftRight0_a77_DATAB_driver);

ShiftRight0_a77_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a77_DATAC_driver);

ShiftRight0_a77_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a69_combout,
	dataout => ShiftRight0_a77_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N14
ShiftRight0_a77 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a77_combout = (a_acombout(3) & (ShiftRight0_a67_combout)) # (!a_acombout(3) & ((ShiftRight0_a69_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a77_DATAB_driver,
	datac => ShiftRight0_a77_DATAC_driver,
	datad => ShiftRight0_a77_DATAD_driver,
	combout => ShiftRight0_a77_combout);

Mux16_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux16_a8_DATAA_driver);

Mux16_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux16_a8_DATAB_driver);

Mux16_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a63_combout,
	dataout => Mux16_a8_DATAC_driver);

Mux16_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a7_combout,
	dataout => Mux16_a8_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N24
Mux16_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a8_combout = (opcode_acombout(0) & (opcode_acombout(1))) # (!opcode_acombout(0) & ((opcode_acombout(1) & ((Mux16_a7_combout))) # (!opcode_acombout(1) & (ShiftRight1_a63_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux16_a8_DATAA_driver,
	datab => Mux16_a8_DATAB_driver,
	datac => Mux16_a8_DATAC_driver,
	datad => Mux16_a8_DATAD_driver,
	combout => Mux16_a8_combout);

Add0_a136_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a136_DATAA_driver);

Add0_a136_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(16),
	dataout => Add0_a136_DATAB_driver);

Add0_a136_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a136_DATAC_driver);

Add0_a136_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a136_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N16
Add0_a136 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a136_combout = (opcode_acombout(1) & (b_acombout(16) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!b_acombout(16) & (!opcode_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a136_DATAA_driver,
	datab => Add0_a136_DATAB_driver,
	datac => Add0_a136_DATAC_driver,
	datad => Add0_a136_DATAD_driver,
	combout => Add0_a136_combout);

Add0_a137_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a136_combout,
	dataout => Add0_a137_DATAA_driver);

Add0_a137_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a137_DATAB_driver);

Add0_a137_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a32_combout,
	dataout => Add0_a137_DATAC_driver);

Add0_a137_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a239_combout,
	dataout => Add0_a137_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N26
Add0_a137 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a137_combout = (Add0_a136_combout) # ((Add0_a239_combout) # ((Add0_a61_combout & Add30_a32_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a137_DATAA_driver,
	datab => Add0_a137_DATAB_driver,
	datac => Add0_a137_DATAC_driver,
	datad => Add0_a137_DATAD_driver,
	combout => Add0_a137_combout);

ShiftLeft0_a64_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a64_DATAA_driver);

ShiftLeft0_a64_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a63_combout,
	dataout => ShiftLeft0_a64_DATAC_driver);

ShiftLeft0_a64_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a50_combout,
	dataout => ShiftLeft0_a64_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N20
ShiftLeft0_a64 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a64_combout = (a_acombout(2) & ((ShiftLeft0_a50_combout))) # (!a_acombout(2) & (ShiftLeft0_a63_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a64_DATAA_driver,
	datac => ShiftLeft0_a64_DATAC_driver,
	datad => ShiftLeft0_a64_DATAD_driver,
	combout => ShiftLeft0_a64_combout);

ShiftLeft0_a65_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a35_combout,
	dataout => ShiftLeft0_a65_DATAA_driver);

ShiftLeft0_a65_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftLeft0_a65_DATAB_driver);

ShiftLeft0_a65_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a65_DATAC_driver);

ShiftLeft0_a65_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a64_combout,
	dataout => ShiftLeft0_a65_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N16
ShiftLeft0_a65 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a65_combout = (!a_acombout(4) & ((a_acombout(3) & (ShiftLeft0_a35_combout)) # (!a_acombout(3) & ((ShiftLeft0_a64_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a65_DATAA_driver,
	datab => ShiftLeft0_a65_DATAB_driver,
	datac => ShiftLeft0_a65_DATAC_driver,
	datad => ShiftLeft0_a65_DATAD_driver,
	combout => ShiftLeft0_a65_combout);

ShiftLeft0_a66_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftLeft0_a66_DATAA_driver);

ShiftLeft0_a66_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a76_combout,
	dataout => ShiftLeft0_a66_DATAB_driver);

ShiftLeft0_a66_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a65_combout,
	dataout => ShiftLeft0_a66_DATAC_driver);

ShiftLeft0_a66_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => ShiftLeft0_a66_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N2
ShiftLeft0_a66 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a66_combout = (ShiftLeft0_a8_combout & ((ShiftLeft0_a65_combout) # ((ShiftRight0_a76_combout & b_acombout(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a66_DATAA_driver,
	datab => ShiftLeft0_a66_DATAB_driver,
	datac => ShiftLeft0_a66_DATAC_driver,
	datad => ShiftLeft0_a66_DATAD_driver,
	combout => ShiftLeft0_a66_combout);

Mux15_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a9_combout,
	dataout => Mux15_a1_DATAA_driver);

Mux15_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux15_a1_DATAB_driver);

Mux15_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a16_combout,
	dataout => Mux15_a1_DATAC_driver);

Mux15_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => Mux15_a1_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N16
Mux15_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a1_combout = (ShiftLeft0_a9_combout & ((a_acombout(3) & (ShiftRight0_a9_combout)) # (!a_acombout(3) & ((ShiftRight0_a16_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a1_DATAA_driver,
	datab => Mux15_a1_DATAB_driver,
	datac => Mux15_a1_DATAC_driver,
	datad => Mux15_a1_DATAD_driver,
	combout => Mux15_a1_combout);

Mux15_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux15_a2_DATAA_driver);

Mux15_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(16),
	dataout => Mux15_a2_DATAB_driver);

Mux15_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(16),
	dataout => Mux15_a2_DATAC_driver);

Mux15_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux15_a2_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N6
Mux15_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a2_combout = (opcode_acombout(1) & (((opcode_acombout(0))))) # (!opcode_acombout(1) & ((b_acombout(16) & ((a_acombout(16)) # (!opcode_acombout(0)))) # (!b_acombout(16) & (a_acombout(16) $ (opcode_acombout(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a2_DATAA_driver,
	datab => Mux15_a2_DATAB_driver,
	datac => Mux15_a2_DATAC_driver,
	datad => Mux15_a2_DATAD_driver,
	combout => Mux15_a2_combout);

Mux15_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a2_combout,
	dataout => Mux15_a3_DATAA_driver);

Mux15_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux15_a3_DATAB_driver);

Mux15_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a1_combout,
	dataout => Mux15_a3_DATAC_driver);

Mux15_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a66_combout,
	dataout => Mux15_a3_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N12
Mux15_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a3_combout = (Mux15_a2_combout & (opcode_acombout(1) & (Mux15_a1_combout))) # (!Mux15_a2_combout & (((ShiftLeft0_a66_combout)) # (!opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a3_DATAA_driver,
	datab => Mux15_a3_DATAB_driver,
	datac => Mux15_a3_DATAC_driver,
	datad => Mux15_a3_DATAD_driver,
	combout => Mux15_a3_combout);

Mux15_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux15_a8_DATAA_driver);

Mux15_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a32_combout,
	dataout => Mux15_a8_DATAB_driver);

Mux15_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a139_combout,
	dataout => Mux15_a8_DATAC_driver);

-- Location: LCCOMB_X43_Y34_N24
Mux15_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a8_combout = (a_acombout(0) & ((Add0_a139_combout))) # (!a_acombout(0) & (Add61_a32_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a8_DATAA_driver,
	datab => Mux15_a8_DATAB_driver,
	datac => Mux15_a8_DATAC_driver,
	combout => Mux15_a8_combout);

Mux15_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux15_a9_DATAA_driver);

Mux15_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a64_combout,
	dataout => Mux15_a9_DATAB_driver);

Mux15_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a8_combout,
	dataout => Mux15_a9_DATAC_driver);

Mux15_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux15_a9_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N10
Mux15_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a9_combout = (opcode_acombout(1) & (((Mux15_a8_combout) # (opcode_acombout(0))))) # (!opcode_acombout(1) & (ShiftRight1_a64_combout & ((!opcode_acombout(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a9_DATAA_driver,
	datab => Mux15_a9_DATAB_driver,
	datac => Mux15_a9_DATAC_driver,
	datad => Mux15_a9_DATAD_driver,
	combout => Mux15_a9_combout);

ShiftLeft0_a67_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(17),
	dataout => ShiftLeft0_a67_DATAA_driver);

ShiftLeft0_a67_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(15),
	dataout => ShiftLeft0_a67_DATAB_driver);

ShiftLeft0_a67_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a67_DATAC_driver);

-- Location: LCCOMB_X39_Y29_N18
ShiftLeft0_a67 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a67_combout = (a_acombout(1) & ((b_acombout(15)))) # (!a_acombout(1) & (b_acombout(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a67_DATAA_driver,
	datab => ShiftLeft0_a67_DATAB_driver,
	datac => ShiftLeft0_a67_DATAC_driver,
	combout => ShiftLeft0_a67_combout);

ShiftLeft0_a68_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a68_DATAA_driver);

ShiftLeft0_a68_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a67_combout,
	dataout => ShiftLeft0_a68_DATAC_driver);

ShiftLeft0_a68_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a62_combout,
	dataout => ShiftLeft0_a68_DATAD_driver);

-- Location: LCCOMB_X40_Y28_N22
ShiftLeft0_a68 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a68_combout = (a_acombout(0) & ((ShiftLeft0_a62_combout))) # (!a_acombout(0) & (ShiftLeft0_a67_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a68_DATAA_driver,
	datac => ShiftLeft0_a68_DATAC_driver,
	datad => ShiftLeft0_a68_DATAD_driver,
	combout => ShiftLeft0_a68_combout);

ShiftLeft0_a69_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a68_combout,
	dataout => ShiftLeft0_a69_DATAA_driver);

ShiftLeft0_a69_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a53_combout,
	dataout => ShiftLeft0_a69_DATAC_driver);

ShiftLeft0_a69_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a69_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N8
ShiftLeft0_a69 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a69_combout = (a_acombout(2) & ((ShiftLeft0_a53_combout))) # (!a_acombout(2) & (ShiftLeft0_a68_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a69_DATAA_driver,
	datac => ShiftLeft0_a69_DATAC_driver,
	datad => ShiftLeft0_a69_DATAD_driver,
	combout => ShiftLeft0_a69_combout);

Mux14_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a13_combout,
	dataout => Mux14_a0_DATAA_driver);

Mux14_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux14_a0_DATAB_driver);

Mux14_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a12_combout,
	dataout => Mux14_a0_DATAC_driver);

Mux14_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux14_a0_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N26
Mux14_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux14_a0_combout = (ShiftLeft0_a13_combout & (ShiftLeft0_a8_combout & (ShiftLeft0_a12_combout & !a_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux14_a0_DATAA_driver,
	datab => Mux14_a0_DATAB_driver,
	datac => Mux14_a0_DATAC_driver,
	datad => Mux14_a0_DATAD_driver,
	combout => Mux14_a0_combout);

Mux14_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a6_combout,
	dataout => Mux14_a1_DATAA_driver);

Mux14_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a47_combout,
	dataout => Mux14_a1_DATAB_driver);

Mux14_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a5_combout,
	dataout => Mux14_a1_DATAC_driver);

Mux14_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_a0_combout,
	dataout => Mux14_a1_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N4
Mux14_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux14_a1_combout = (Mux9_a6_combout & (ShiftRight0_a47_combout & (Mux9_a5_combout))) # (!Mux9_a6_combout & (((Mux14_a0_combout) # (!Mux9_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux14_a1_DATAA_driver,
	datab => Mux14_a1_DATAB_driver,
	datac => Mux14_a1_DATAC_driver,
	datad => Mux14_a1_DATAD_driver,
	combout => Mux14_a1_combout);

Mux14_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a4_combout,
	dataout => Mux14_a2_DATAA_driver);

Mux14_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a69_combout,
	dataout => Mux14_a2_DATAB_driver);

Mux14_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_a1_combout,
	dataout => Mux14_a2_DATAC_driver);

Mux14_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a39_combout,
	dataout => Mux14_a2_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N30
Mux14_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux14_a2_combout = (Mux9_a4_combout & (((Mux14_a1_combout)))) # (!Mux9_a4_combout & ((Mux14_a1_combout & (ShiftLeft0_a69_combout)) # (!Mux14_a1_combout & ((ShiftLeft0_a39_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux14_a2_DATAA_driver,
	datab => Mux14_a2_DATAB_driver,
	datac => Mux14_a2_DATAC_driver,
	datad => Mux14_a2_DATAD_driver,
	combout => Mux14_a2_combout);

Add0_a141_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a141_DATAA_driver);

Add0_a141_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a141_DATAB_driver);

Add0_a141_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a141_DATAC_driver);

Add0_a141_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(17),
	dataout => Add0_a141_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N2
Add0_a141 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a141_combout = (opcode_acombout(1) & (b_acombout(17) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (((!opcode_acombout(3) & !b_acombout(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a141_DATAA_driver,
	datab => Add0_a141_DATAB_driver,
	datac => Add0_a141_DATAC_driver,
	datad => Add0_a141_DATAD_driver,
	combout => Add0_a141_combout);

Add0_a142_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a142_DATAA_driver);

Add0_a142_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a141_combout,
	dataout => Add0_a142_DATAB_driver);

Add0_a142_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a34_combout,
	dataout => Add0_a142_DATAC_driver);

Add0_a142_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a240_combout,
	dataout => Add0_a142_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N4
Add0_a142 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a142_combout = (Add0_a141_combout) # ((Add0_a240_combout) # ((Add0_a61_combout & Add30_a34_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a142_DATAA_driver,
	datab => Add0_a142_DATAB_driver,
	datac => Add0_a142_DATAC_driver,
	datad => Add0_a142_DATAD_driver,
	combout => Add0_a142_combout);

ShiftLeft0_a71_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a70_combout,
	dataout => ShiftLeft0_a71_DATAA_driver);

ShiftLeft0_a71_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a71_DATAB_driver);

ShiftLeft0_a71_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a67_combout,
	dataout => ShiftLeft0_a71_DATAD_driver);

-- Location: LCCOMB_X39_Y29_N22
ShiftLeft0_a71 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a71_combout = (a_acombout(0) & ((ShiftLeft0_a67_combout))) # (!a_acombout(0) & (ShiftLeft0_a70_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a71_DATAA_driver,
	datab => ShiftLeft0_a71_DATAB_driver,
	datad => ShiftLeft0_a71_DATAD_driver,
	combout => ShiftLeft0_a71_combout);

Mux13_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_a7_combout,
	dataout => Mux13_a2_DATAA_driver);

Mux13_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a6_combout,
	dataout => Mux13_a2_DATAB_driver);

Mux13_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a51_combout,
	dataout => Mux13_a2_DATAC_driver);

Mux13_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a5_combout,
	dataout => Mux13_a2_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N10
Mux13_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux13_a2_combout = (Mux9_a6_combout & (((ShiftRight0_a51_combout & Mux9_a5_combout)))) # (!Mux9_a6_combout & ((Mux13_a7_combout) # ((!Mux9_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux13_a2_DATAA_driver,
	datab => Mux13_a2_DATAB_driver,
	datac => Mux13_a2_DATAC_driver,
	datad => Mux13_a2_DATAD_driver,
	combout => Mux13_a2_combout);

Mux13_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_a2_combout,
	dataout => Mux13_a3_DATAA_driver);

Mux13_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a72_combout,
	dataout => Mux13_a3_DATAB_driver);

Mux13_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a43_combout,
	dataout => Mux13_a3_DATAC_driver);

Mux13_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a4_combout,
	dataout => Mux13_a3_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N20
Mux13_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux13_a3_combout = (Mux13_a2_combout & ((ShiftLeft0_a72_combout) # ((Mux9_a4_combout)))) # (!Mux13_a2_combout & (((ShiftLeft0_a43_combout & !Mux9_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux13_a3_DATAA_driver,
	datab => Mux13_a3_DATAB_driver,
	datac => Mux13_a3_DATAC_driver,
	datad => Mux13_a3_DATAD_driver,
	combout => Mux13_a3_combout);

Mux13_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a36_combout,
	dataout => Mux13_a4_DATAA_driver);

Mux13_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a31_combout,
	dataout => Mux13_a4_DATAB_driver);

Mux13_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux13_a4_DATAC_driver);

Mux13_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux13_a4_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N16
Mux13_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux13_a4_combout = (Mux9_a8_combout & (((Mux29_a3_combout)))) # (!Mux9_a8_combout & ((Mux29_a3_combout & (Add30_a36_combout)) # (!Mux29_a3_combout & ((ShiftRight1_a31_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux13_a4_DATAA_driver,
	datab => Mux13_a4_DATAB_driver,
	datac => Mux13_a4_DATAC_driver,
	datad => Mux13_a4_DATAD_driver,
	combout => Mux13_a4_combout);

Mux13_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_a4_combout,
	dataout => Mux13_a5_DATAA_driver);

Mux13_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux13_a5_DATAB_driver);

Mux13_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a36_combout,
	dataout => Mux13_a5_DATAC_driver);

Mux13_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux13_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N10
Mux13_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux13_a5_combout = (Mux13_a4_combout & (((Add61_a36_combout)) # (!Mux9_a8_combout))) # (!Mux13_a4_combout & (Mux9_a8_combout & ((b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux13_a5_DATAA_driver,
	datab => Mux13_a5_DATAB_driver,
	datac => Mux13_a5_DATAC_driver,
	datad => Mux13_a5_DATAD_driver,
	combout => Mux13_a5_combout);

Add0_a146_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a146_DATAA_driver);

Add0_a146_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(18),
	dataout => Add0_a146_DATAB_driver);

Add0_a146_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a146_DATAC_driver);

Add0_a146_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a146_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N12
Add0_a146 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a146_combout = (opcode_acombout(1) & (b_acombout(18) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!b_acombout(18) & (!opcode_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a146_DATAA_driver,
	datab => Add0_a146_DATAB_driver,
	datac => Add0_a146_DATAC_driver,
	datad => Add0_a146_DATAD_driver,
	combout => Add0_a146_combout);

Add0_a147_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a36_combout,
	dataout => Add0_a147_DATAA_driver);

Add0_a147_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a241_combout,
	dataout => Add0_a147_DATAB_driver);

Add0_a147_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a147_DATAC_driver);

Add0_a147_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a146_combout,
	dataout => Add0_a147_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N14
Add0_a147 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a147_combout = (Add0_a241_combout) # ((Add0_a146_combout) # ((Add30_a36_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a147_DATAA_driver,
	datab => Add0_a147_DATAB_driver,
	datac => Add0_a147_DATAC_driver,
	datad => Add0_a147_DATAD_driver,
	combout => Add0_a147_combout);

Add0_a151_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(19),
	dataout => Add0_a151_DATAA_driver);

Add0_a151_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a151_DATAB_driver);

Add0_a151_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a151_DATAC_driver);

Add0_a151_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a151_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N12
Add0_a151 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a151_combout = (b_acombout(19) & (opcode_acombout(1) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!b_acombout(19) & (!opcode_acombout(3) & ((!opcode_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a151_DATAA_driver,
	datab => Add0_a151_DATAB_driver,
	datac => Add0_a151_DATAC_driver,
	datad => Add0_a151_DATAD_driver,
	combout => Add0_a151_combout);

Add0_a152_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a151_combout,
	dataout => Add0_a152_DATAA_driver);

Add0_a152_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a152_DATAB_driver);

Add0_a152_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a38_combout,
	dataout => Add0_a152_DATAC_driver);

Add0_a152_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a242_combout,
	dataout => Add0_a152_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N14
Add0_a152 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a152_combout = (Add0_a151_combout) # ((Add0_a242_combout) # ((Add0_a61_combout & Add30_a38_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a152_DATAA_driver,
	datab => Add0_a152_DATAB_driver,
	datac => Add0_a152_DATAC_driver,
	datad => Add0_a152_DATAD_driver,
	combout => Add0_a152_combout);

Mux11_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux11_a0_DATAA_driver);

Mux11_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux11_a0_DATAB_driver);

Mux11_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a23_combout,
	dataout => Mux11_a0_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N2
Mux11_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux11_a0_combout = (ShiftLeft0_a8_combout & (!a_acombout(3) & ShiftLeft0_a23_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux11_a0_DATAA_driver,
	datab => Mux11_a0_DATAB_driver,
	datad => Mux11_a0_DATAD_driver,
	combout => Mux11_a0_combout);

Add0_a156_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a156_DATAA_driver);

Add0_a156_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(20),
	dataout => Add0_a156_DATAB_driver);

Add0_a156_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a156_DATAC_driver);

Add0_a156_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a156_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N24
Add0_a156 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a156_combout = (b_acombout(20) & (opcode_acombout(1) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!b_acombout(20) & (((!opcode_acombout(1) & !opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a156_DATAA_driver,
	datab => Add0_a156_DATAB_driver,
	datac => Add0_a156_DATAC_driver,
	datad => Add0_a156_DATAD_driver,
	combout => Add0_a156_combout);

Add0_a157_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a156_combout,
	dataout => Add0_a157_DATAA_driver);

Add0_a157_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a157_DATAB_driver);

Add0_a157_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a40_combout,
	dataout => Add0_a157_DATAC_driver);

Add0_a157_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a243_combout,
	dataout => Add0_a157_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N26
Add0_a157 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a157_combout = (Add0_a156_combout) # ((Add0_a243_combout) # ((Add0_a61_combout & Add30_a40_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a157_DATAA_driver,
	datab => Add0_a157_DATAB_driver,
	datac => Add0_a157_DATAC_driver,
	datad => Add0_a157_DATAD_driver,
	combout => Add0_a157_combout);

Mux10_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a42_combout,
	dataout => Mux10_a3_DATAA_driver);

Mux10_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a51_combout,
	dataout => Mux10_a3_DATAB_driver);

Mux10_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux10_a3_DATAC_driver);

Mux10_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux10_a3_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N24
Mux10_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux10_a3_combout = (Mux9_a8_combout & (((Mux29_a3_combout)))) # (!Mux9_a8_combout & ((Mux29_a3_combout & (Add30_a42_combout)) # (!Mux29_a3_combout & ((ShiftRight1_a51_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux10_a3_DATAA_driver,
	datab => Mux10_a3_DATAB_driver,
	datac => Mux10_a3_DATAC_driver,
	datad => Mux10_a3_DATAD_driver,
	combout => Mux10_a3_combout);

Mux10_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux10_a4_DATAA_driver);

Mux10_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a42_combout,
	dataout => Mux10_a4_DATAB_driver);

Mux10_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux10_a4_DATAC_driver);

Mux10_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_a3_combout,
	dataout => Mux10_a4_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N12
Mux10_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux10_a4_combout = (Mux9_a8_combout & ((Mux10_a3_combout & (Add61_a42_combout)) # (!Mux10_a3_combout & ((b_acombout(31)))))) # (!Mux9_a8_combout & (((Mux10_a3_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux10_a4_DATAA_driver,
	datab => Mux10_a4_DATAB_driver,
	datac => Mux10_a4_DATAC_driver,
	datad => Mux10_a4_DATAD_driver,
	combout => Mux10_a4_combout);

Add0_a163_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a163_DATAB_driver);

Add0_a163_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(21),
	dataout => Add0_a163_DATAC_driver);

-- Location: LCCOMB_X47_Y25_N2
Add0_a163 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a163_combout = (Add0_a54_combout & a_acombout(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a163_DATAB_driver,
	datac => Add0_a163_DATAC_driver,
	combout => Add0_a163_combout);

ShiftLeft0_a84_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a71_combout,
	dataout => ShiftLeft0_a84_DATAB_driver);

ShiftLeft0_a84_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a84_DATAC_driver);

ShiftLeft0_a84_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a83_combout,
	dataout => ShiftLeft0_a84_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N20
ShiftLeft0_a84 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a84_combout = (a_acombout(2) & (ShiftLeft0_a71_combout)) # (!a_acombout(2) & ((ShiftLeft0_a83_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a84_DATAB_driver,
	datac => ShiftLeft0_a84_DATAC_driver,
	datad => ShiftLeft0_a84_DATAD_driver,
	combout => ShiftLeft0_a84_combout);

Add0_a166_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a166_DATAA_driver);

Add0_a166_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(22),
	dataout => Add0_a166_DATAB_driver);

Add0_a166_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a166_DATAC_driver);

Add0_a166_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a166_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N30
Add0_a166 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a166_combout = (opcode_acombout(3) & (b_acombout(22) & (opcode_acombout(0) & opcode_acombout(1)))) # (!opcode_acombout(3) & (b_acombout(22) $ (((!opcode_acombout(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a166_DATAA_driver,
	datab => Add0_a166_DATAB_driver,
	datac => Add0_a166_DATAC_driver,
	datad => Add0_a166_DATAD_driver,
	combout => Add0_a166_combout);

Add0_a167_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a44_combout,
	dataout => Add0_a167_DATAA_driver);

Add0_a167_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a245_combout,
	dataout => Add0_a167_DATAB_driver);

Add0_a167_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a167_DATAC_driver);

Add0_a167_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a166_combout,
	dataout => Add0_a167_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N16
Add0_a167 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a167_combout = (Add0_a245_combout) # ((Add0_a166_combout) # ((Add30_a44_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a167_DATAA_driver,
	datab => Add0_a167_DATAB_driver,
	datac => Add0_a167_DATAC_driver,
	datad => Add0_a167_DATAD_driver,
	combout => Add0_a167_combout);

ShiftLeft0_a85_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a85_DATAA_driver);

ShiftLeft0_a85_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(23),
	dataout => ShiftLeft0_a85_DATAB_driver);

ShiftLeft0_a85_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(21),
	dataout => ShiftLeft0_a85_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N20
ShiftLeft0_a85 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a85_combout = (a_acombout(1) & ((b_acombout(21)))) # (!a_acombout(1) & (b_acombout(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a85_DATAA_driver,
	datab => ShiftLeft0_a85_DATAB_driver,
	datad => ShiftLeft0_a85_DATAD_driver,
	combout => ShiftLeft0_a85_combout);

ShiftLeft0_a86_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a85_combout,
	dataout => ShiftLeft0_a86_DATAA_driver);

ShiftLeft0_a86_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a86_DATAB_driver);

ShiftLeft0_a86_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a82_combout,
	dataout => ShiftLeft0_a86_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N30
ShiftLeft0_a86 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a86_combout = (a_acombout(0) & ((ShiftLeft0_a82_combout))) # (!a_acombout(0) & (ShiftLeft0_a85_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a86_DATAA_driver,
	datab => ShiftLeft0_a86_DATAB_driver,
	datad => ShiftLeft0_a86_DATAD_driver,
	combout => ShiftLeft0_a86_combout);

Mux8_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a32_combout,
	dataout => Mux8_a0_DATAB_driver);

Mux8_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux8_a0_DATAC_driver);

Mux8_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux8_a0_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N22
Mux8_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux8_a0_combout = (ShiftLeft0_a32_combout & (!a_acombout(3) & ShiftLeft0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux8_a0_DATAB_driver,
	datac => Mux8_a0_DATAC_driver,
	datad => Mux8_a0_DATAD_driver,
	combout => Mux8_a0_combout);

Mux8_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a6_combout,
	dataout => Mux8_a1_DATAA_driver);

Mux8_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a68_combout,
	dataout => Mux8_a1_DATAB_driver);

Mux8_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a5_combout,
	dataout => Mux8_a1_DATAC_driver);

Mux8_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_a0_combout,
	dataout => Mux8_a1_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N24
Mux8_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux8_a1_combout = (Mux9_a6_combout & (ShiftRight0_a68_combout & (Mux9_a5_combout))) # (!Mux9_a6_combout & (((Mux8_a0_combout) # (!Mux9_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux8_a1_DATAA_driver,
	datab => Mux8_a1_DATAB_driver,
	datac => Mux8_a1_DATAC_driver,
	datad => Mux8_a1_DATAD_driver,
	combout => Mux8_a1_combout);

Add0_a171_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a171_DATAA_driver);

Add0_a171_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(23),
	dataout => Add0_a171_DATAB_driver);

Add0_a171_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a171_DATAC_driver);

Add0_a171_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a171_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N30
Add0_a171 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a171_combout = (opcode_acombout(1) & (b_acombout(23) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!b_acombout(23) & (!opcode_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a171_DATAA_driver,
	datab => Add0_a171_DATAB_driver,
	datac => Add0_a171_DATAC_driver,
	datad => Add0_a171_DATAD_driver,
	combout => Add0_a171_combout);

Add0_a172_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a172_DATAA_driver);

Add0_a172_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a171_combout,
	dataout => Add0_a172_DATAB_driver);

Add0_a172_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a46_combout,
	dataout => Add0_a172_DATAC_driver);

Add0_a172_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a246_combout,
	dataout => Add0_a172_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N16
Add0_a172 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a172_combout = (Add0_a171_combout) # ((Add0_a246_combout) # ((Add0_a61_combout & Add30_a46_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a172_DATAA_driver,
	datab => Add0_a172_DATAB_driver,
	datac => Add0_a172_DATAC_driver,
	datad => Add0_a172_DATAD_driver,
	combout => Add0_a172_combout);

Add0_a176_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a176_DATAA_driver);

Add0_a176_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a176_DATAB_driver);

Add0_a176_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(24),
	dataout => Add0_a176_DATAC_driver);

Add0_a176_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a176_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N10
Add0_a176 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a176_combout = (opcode_acombout(1) & (b_acombout(24) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (((!b_acombout(24) & !opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a176_DATAA_driver,
	datab => Add0_a176_DATAB_driver,
	datac => Add0_a176_DATAC_driver,
	datad => Add0_a176_DATAD_driver,
	combout => Add0_a176_combout);

Add0_a178_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a178_DATAC_driver);

Add0_a178_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(24),
	dataout => Add0_a178_DATAD_driver);

-- Location: LCCOMB_X44_Y23_N10
Add0_a178 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a178_combout = (Add0_a54_combout & a_acombout(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Add0_a178_DATAC_driver,
	datad => Add0_a178_DATAD_driver,
	combout => Add0_a178_combout);

Mux7_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a56_combout,
	dataout => Mux7_a0_DATAA_driver);

Mux7_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux7_a0_DATAB_driver);

Mux7_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux7_a0_DATAC_driver);

Mux7_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a48_combout,
	dataout => Mux7_a0_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N30
Mux7_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a0_combout = (Mux9_a8_combout & (((Mux29_a3_combout)))) # (!Mux9_a8_combout & ((Mux29_a3_combout & ((Add30_a48_combout))) # (!Mux29_a3_combout & (ShiftRight1_a56_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux7_a0_DATAA_driver,
	datab => Mux7_a0_DATAB_driver,
	datac => Mux7_a0_DATAC_driver,
	datad => Mux7_a0_DATAD_driver,
	combout => Mux7_a0_combout);

Mux7_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux7_a1_DATAA_driver);

Mux7_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a48_combout,
	dataout => Mux7_a1_DATAB_driver);

Mux7_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux7_a1_DATAC_driver);

Mux7_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a0_combout,
	dataout => Mux7_a1_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N24
Mux7_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a1_combout = (Mux9_a8_combout & ((Mux7_a0_combout & ((Add61_a48_combout))) # (!Mux7_a0_combout & (b_acombout(31))))) # (!Mux9_a8_combout & (((Mux7_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux7_a1_DATAA_driver,
	datab => Mux7_a1_DATAB_driver,
	datac => Mux7_a1_DATAC_driver,
	datad => Mux7_a1_DATAD_driver,
	combout => Mux7_a1_combout);

Mux7_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux7_a2_DATAB_driver);

Mux7_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux7_a2_DATAC_driver);

-- Location: LCCOMB_X38_Y29_N2
Mux7_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a2_combout = (a_acombout(4)) # (a_acombout(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux7_a2_DATAB_driver,
	datac => Mux7_a2_DATAC_driver,
	combout => Mux7_a2_combout);

ShiftLeft0_a88_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(24),
	dataout => ShiftLeft0_a88_DATAA_driver);

ShiftLeft0_a88_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a88_DATAB_driver);

ShiftLeft0_a88_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(22),
	dataout => ShiftLeft0_a88_DATAC_driver);

-- Location: LCCOMB_X38_Y28_N18
ShiftLeft0_a88 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a88_combout = (a_acombout(1) & ((b_acombout(22)))) # (!a_acombout(1) & (b_acombout(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a88_DATAA_driver,
	datab => ShiftLeft0_a88_DATAB_driver,
	datac => ShiftLeft0_a88_DATAC_driver,
	combout => ShiftLeft0_a88_combout);

ShiftLeft0_a89_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a85_combout,
	dataout => ShiftLeft0_a89_DATAA_driver);

ShiftLeft0_a89_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a88_combout,
	dataout => ShiftLeft0_a89_DATAB_driver);

ShiftLeft0_a89_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a89_DATAC_driver);

-- Location: LCCOMB_X39_Y28_N16
ShiftLeft0_a89 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a89_combout = (a_acombout(0) & (ShiftLeft0_a85_combout)) # (!a_acombout(0) & ((ShiftLeft0_a88_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a89_DATAA_driver,
	datab => ShiftLeft0_a89_DATAB_driver,
	datac => ShiftLeft0_a89_DATAC_driver,
	combout => ShiftLeft0_a89_combout);

Mux7_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a3_combout,
	dataout => Mux7_a4_DATAA_driver);

Mux7_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a2_combout,
	dataout => Mux7_a4_DATAB_driver);

Mux7_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a89_combout,
	dataout => Mux7_a4_DATAC_driver);

Mux7_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a77_combout,
	dataout => Mux7_a4_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N10
Mux7_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a4_combout = (Mux7_a3_combout & ((Mux7_a2_combout) # ((ShiftLeft0_a77_combout)))) # (!Mux7_a3_combout & (!Mux7_a2_combout & (ShiftLeft0_a89_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux7_a4_DATAA_driver,
	datab => Mux7_a4_DATAB_driver,
	datac => Mux7_a4_DATAC_driver,
	datad => Mux7_a4_DATAD_driver,
	combout => Mux7_a4_combout);

Mux7_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a4_combout,
	dataout => Mux7_a5_DATAA_driver);

Mux7_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a2_combout,
	dataout => Mux7_a5_DATAB_driver);

Mux7_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a64_combout,
	dataout => Mux7_a5_DATAC_driver);

Mux7_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a36_combout,
	dataout => Mux7_a5_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N28
Mux7_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a5_combout = (Mux7_a4_combout & (((ShiftLeft0_a36_combout)) # (!Mux7_a2_combout))) # (!Mux7_a4_combout & (Mux7_a2_combout & (ShiftLeft0_a64_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux7_a5_DATAA_driver,
	datab => Mux7_a5_DATAB_driver,
	datac => Mux7_a5_DATAC_driver,
	datad => Mux7_a5_DATAD_driver,
	combout => Mux7_a5_combout);

Mux7_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a5_combout,
	dataout => Mux7_a6_DATAB_driver);

Mux7_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux7_a6_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N0
Mux7_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a6_combout = (Mux7_a5_combout & ShiftLeft0_a8_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux7_a6_DATAB_driver,
	datad => Mux7_a6_DATAD_driver,
	combout => Mux7_a6_combout);

Mux7_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(24),
	dataout => Mux7_a8_DATAA_driver);

Mux7_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux7_a8_DATAB_driver);

Mux7_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(24),
	dataout => Mux7_a8_DATAC_driver);

Mux7_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux7_a8_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N4
Mux7_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a8_combout = (opcode_acombout(0) & (!opcode_acombout(1) & (a_acombout(24) $ (b_acombout(24))))) # (!opcode_acombout(0) & ((opcode_acombout(1)) # ((!a_acombout(24) & !b_acombout(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001101001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux7_a8_DATAA_driver,
	datab => Mux7_a8_DATAB_driver,
	datac => Mux7_a8_DATAC_driver,
	datad => Mux7_a8_DATAD_driver,
	combout => Mux7_a8_combout);

Mux7_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a70_combout,
	dataout => Mux7_a9_DATAA_driver);

Mux7_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a6_combout,
	dataout => Mux7_a9_DATAB_driver);

Mux7_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a8_combout,
	dataout => Mux7_a9_DATAC_driver);

Mux7_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a7_combout,
	dataout => Mux7_a9_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N30
Mux7_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a9_combout = (Mux7_a8_combout & (((Mux7_a6_combout) # (!Mux7_a7_combout)))) # (!Mux7_a8_combout & (ShiftRight0_a70_combout & ((Mux7_a7_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux7_a9_DATAA_driver,
	datab => Mux7_a9_DATAB_driver,
	datac => Mux7_a9_DATAC_driver,
	datad => Mux7_a9_DATAD_driver,
	combout => Mux7_a9_combout);

Mux7_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux7_a10_DATAA_driver);

Mux7_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a9_combout,
	dataout => Mux7_a10_DATAB_driver);

Mux7_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a1_combout,
	dataout => Mux7_a10_DATAC_driver);

Mux7_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux7_a10_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N24
Mux7_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a10_combout = (Mux29_a11_combout & (((Mux7_a1_combout & opcode_acombout(3))))) # (!Mux29_a11_combout & ((Mux7_a9_combout) # ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux7_a10_DATAA_driver,
	datab => Mux7_a10_DATAB_driver,
	datac => Mux7_a10_DATAC_driver,
	datad => Mux7_a10_DATAD_driver,
	combout => Mux7_a10_combout);

Add0_a181_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(25),
	dataout => Add0_a181_DATAA_driver);

Add0_a181_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a181_DATAB_driver);

Add0_a181_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a181_DATAC_driver);

Add0_a181_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a181_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N16
Add0_a181 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a181_combout = (b_acombout(25) & (opcode_acombout(1) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!b_acombout(25) & (!opcode_acombout(3) & (!opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a181_DATAA_driver,
	datab => Add0_a181_DATAB_driver,
	datac => Add0_a181_DATAC_driver,
	datad => Add0_a181_DATAD_driver,
	combout => Add0_a181_combout);

Add0_a182_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a181_combout,
	dataout => Add0_a182_DATAA_driver);

Add0_a182_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a248_combout,
	dataout => Add0_a182_DATAB_driver);

Add0_a182_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a50_combout,
	dataout => Add0_a182_DATAC_driver);

Add0_a182_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a182_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N18
Add0_a182 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a182_combout = (Add0_a181_combout) # ((Add0_a248_combout) # ((Add30_a50_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a182_DATAA_driver,
	datab => Add0_a182_DATAB_driver,
	datac => Add0_a182_DATAC_driver,
	datad => Add0_a182_DATAD_driver,
	combout => Add0_a182_combout);

ShiftLeft0_a90_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(25),
	dataout => ShiftLeft0_a90_DATAA_driver);

ShiftLeft0_a90_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a90_DATAB_driver);

ShiftLeft0_a90_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a90_DATAC_driver);

ShiftLeft0_a90_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(23),
	dataout => ShiftLeft0_a90_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N12
ShiftLeft0_a90 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a90_combout = (!a_acombout(0) & ((a_acombout(1) & ((b_acombout(23)))) # (!a_acombout(1) & (b_acombout(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a90_DATAA_driver,
	datab => ShiftLeft0_a90_DATAB_driver,
	datac => ShiftLeft0_a90_DATAC_driver,
	datad => ShiftLeft0_a90_DATAD_driver,
	combout => ShiftLeft0_a90_combout);

ShiftLeft0_a91_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a90_combout,
	dataout => ShiftLeft0_a91_DATAA_driver);

ShiftLeft0_a91_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a91_DATAC_driver);

ShiftLeft0_a91_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a88_combout,
	dataout => ShiftLeft0_a91_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N6
ShiftLeft0_a91 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a91_combout = (ShiftLeft0_a90_combout) # ((a_acombout(0) & ShiftLeft0_a88_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a91_DATAA_driver,
	datac => ShiftLeft0_a91_DATAC_driver,
	datad => ShiftLeft0_a91_DATAD_driver,
	combout => ShiftLeft0_a91_combout);

Mux6_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a2_combout,
	dataout => Mux6_a2_DATAA_driver);

Mux6_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a3_combout,
	dataout => Mux6_a2_DATAB_driver);

Mux6_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a69_combout,
	dataout => Mux6_a2_DATAC_driver);

Mux6_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a91_combout,
	dataout => Mux6_a2_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N20
Mux6_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a2_combout = (Mux7_a2_combout & ((Mux7_a3_combout) # ((ShiftLeft0_a69_combout)))) # (!Mux7_a2_combout & (!Mux7_a3_combout & ((ShiftLeft0_a91_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux6_a2_DATAA_driver,
	datab => Mux6_a2_DATAB_driver,
	datac => Mux6_a2_DATAC_driver,
	datad => Mux6_a2_DATAD_driver,
	combout => Mux6_a2_combout);

Mux6_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(25),
	dataout => Mux6_a5_DATAA_driver);

Mux6_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(25),
	dataout => Mux6_a5_DATAB_driver);

Mux6_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux6_a5_DATAC_driver);

Mux6_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux6_a5_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N20
Mux6_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a5_combout = (opcode_acombout(1) & (((!opcode_acombout(0))))) # (!opcode_acombout(1) & ((b_acombout(25) & (!a_acombout(25) & opcode_acombout(0))) # (!b_acombout(25) & (a_acombout(25) $ (!opcode_acombout(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux6_a5_DATAA_driver,
	datab => Mux6_a5_DATAB_driver,
	datac => Mux6_a5_DATAC_driver,
	datad => Mux6_a5_DATAD_driver,
	combout => Mux6_a5_combout);

Add0_a188_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a188_DATAC_driver);

Add0_a188_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => Add0_a188_DATAD_driver);

-- Location: LCCOMB_X44_Y23_N4
Add0_a188 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a188_combout = (Add0_a54_combout & a_acombout(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Add0_a188_DATAC_driver,
	datad => Add0_a188_DATAD_driver,
	combout => Add0_a188_combout);

Mux5_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a52_combout,
	dataout => Mux5_a0_DATAA_driver);

Mux5_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux5_a0_DATAB_driver);

Mux5_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a58_combout,
	dataout => Mux5_a0_DATAC_driver);

Mux5_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux5_a0_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N16
Mux5_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a0_combout = (Mux9_a8_combout & (((Mux29_a3_combout)))) # (!Mux9_a8_combout & ((Mux29_a3_combout & (Add30_a52_combout)) # (!Mux29_a3_combout & ((ShiftRight1_a58_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux5_a0_DATAA_driver,
	datab => Mux5_a0_DATAB_driver,
	datac => Mux5_a0_DATAC_driver,
	datad => Mux5_a0_DATAD_driver,
	combout => Mux5_a0_combout);

ShiftLeft0_a92_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(24),
	dataout => ShiftLeft0_a92_DATAA_driver);

ShiftLeft0_a92_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a92_DATAB_driver);

ShiftLeft0_a92_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a92_DATAC_driver);

ShiftLeft0_a92_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(23),
	dataout => ShiftLeft0_a92_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N16
ShiftLeft0_a92 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a92_combout = (a_acombout(1) & ((a_acombout(0) & ((b_acombout(23)))) # (!a_acombout(0) & (b_acombout(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a92_DATAA_driver,
	datab => ShiftLeft0_a92_DATAB_driver,
	datac => ShiftLeft0_a92_DATAC_driver,
	datad => ShiftLeft0_a92_DATAD_driver,
	combout => ShiftLeft0_a92_combout);

Mux5_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(26),
	dataout => Mux5_a5_DATAA_driver);

Mux5_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux5_a5_DATAB_driver);

Mux5_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => Mux5_a5_DATAC_driver);

Mux5_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux5_a5_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N6
Mux5_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a5_combout = (opcode_acombout(1) & (((!opcode_acombout(0))))) # (!opcode_acombout(1) & ((b_acombout(26) & (!a_acombout(26) & opcode_acombout(0))) # (!b_acombout(26) & (a_acombout(26) $ (!opcode_acombout(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux5_a5_DATAA_driver,
	datab => Mux5_a5_DATAB_driver,
	datac => Mux5_a5_DATAC_driver,
	datad => Mux5_a5_DATAD_driver,
	combout => Mux5_a5_combout);

Add0_a191_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(27),
	dataout => Add0_a191_DATAA_driver);

Add0_a191_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a191_DATAB_driver);

Add0_a191_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a191_DATAC_driver);

Add0_a191_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a191_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N10
Add0_a191 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a191_combout = (b_acombout(27) & (opcode_acombout(1) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!b_acombout(27) & (!opcode_acombout(1) & ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a191_DATAA_driver,
	datab => Add0_a191_DATAB_driver,
	datac => Add0_a191_DATAC_driver,
	datad => Add0_a191_DATAD_driver,
	combout => Add0_a191_combout);

Add0_a193_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => Add0_a193_DATAA_driver);

Add0_a193_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a193_DATAC_driver);

-- Location: LCCOMB_X42_Y29_N14
Add0_a193 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a193_combout = (a_acombout(27) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a193_DATAA_driver,
	datac => Add0_a193_DATAC_driver,
	combout => Add0_a193_combout);

Mux4_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux4_a0_DATAA_driver);

Mux4_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a61_combout,
	dataout => Mux4_a0_DATAB_driver);

Mux4_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux4_a0_DATAC_driver);

Mux4_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a54_combout,
	dataout => Mux4_a0_DATAD_driver);

-- Location: LCCOMB_X41_Y34_N28
Mux4_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a0_combout = (Mux9_a8_combout & (((Mux29_a3_combout)))) # (!Mux9_a8_combout & ((Mux29_a3_combout & ((Add30_a54_combout))) # (!Mux29_a3_combout & (ShiftRight1_a61_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a0_DATAA_driver,
	datab => Mux4_a0_DATAB_driver,
	datac => Mux4_a0_DATAC_driver,
	datad => Mux4_a0_DATAD_driver,
	combout => Mux4_a0_combout);

Mux4_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux4_a1_DATAA_driver);

Mux4_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a54_combout,
	dataout => Mux4_a1_DATAB_driver);

Mux4_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux4_a1_DATAC_driver);

Mux4_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a0_combout,
	dataout => Mux4_a1_DATAD_driver);

-- Location: LCCOMB_X41_Y34_N30
Mux4_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a1_combout = (Mux9_a8_combout & ((Mux4_a0_combout & (Add61_a54_combout)) # (!Mux4_a0_combout & ((b_acombout(31)))))) # (!Mux9_a8_combout & (((Mux4_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a1_DATAA_driver,
	datab => Mux4_a1_DATAB_driver,
	datac => Mux4_a1_DATAC_driver,
	datad => Mux4_a1_DATAD_driver,
	combout => Mux4_a1_combout);

ShiftLeft0_a95_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a95_DATAA_driver);

ShiftLeft0_a95_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(25),
	dataout => ShiftLeft0_a95_DATAB_driver);

ShiftLeft0_a95_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a95_DATAC_driver);

ShiftLeft0_a95_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(24),
	dataout => ShiftLeft0_a95_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N28
ShiftLeft0_a95 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a95_combout = (a_acombout(1) & ((a_acombout(0) & ((b_acombout(24)))) # (!a_acombout(0) & (b_acombout(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a95_DATAA_driver,
	datab => ShiftLeft0_a95_DATAB_driver,
	datac => ShiftLeft0_a95_DATAC_driver,
	datad => ShiftLeft0_a95_DATAD_driver,
	combout => ShiftLeft0_a95_combout);

ShiftLeft0_a96_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(26),
	dataout => ShiftLeft0_a96_DATAB_driver);

ShiftLeft0_a96_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(27),
	dataout => ShiftLeft0_a96_DATAC_driver);

ShiftLeft0_a96_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a96_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N14
ShiftLeft0_a96 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a96_combout = (a_acombout(0) & (b_acombout(26))) # (!a_acombout(0) & ((b_acombout(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a96_DATAB_driver,
	datac => ShiftLeft0_a96_DATAC_driver,
	datad => ShiftLeft0_a96_DATAD_driver,
	combout => ShiftLeft0_a96_combout);

ShiftLeft0_a97_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a97_DATAB_driver);

ShiftLeft0_a97_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a96_combout,
	dataout => ShiftLeft0_a97_DATAC_driver);

ShiftLeft0_a97_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a95_combout,
	dataout => ShiftLeft0_a97_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N8
ShiftLeft0_a97 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a97_combout = (ShiftLeft0_a95_combout) # ((!a_acombout(1) & ShiftLeft0_a96_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a97_DATAB_driver,
	datac => ShiftLeft0_a97_DATAC_driver,
	datad => ShiftLeft0_a97_DATAD_driver,
	combout => ShiftLeft0_a97_combout);

Mux4_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a2_combout,
	dataout => Mux4_a2_DATAA_driver);

Mux4_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a75_combout,
	dataout => Mux4_a2_DATAB_driver);

Mux4_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a3_combout,
	dataout => Mux4_a2_DATAC_driver);

Mux4_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a97_combout,
	dataout => Mux4_a2_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N22
Mux4_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a2_combout = (Mux7_a2_combout & ((ShiftLeft0_a75_combout) # ((Mux7_a3_combout)))) # (!Mux7_a2_combout & (((!Mux7_a3_combout & ShiftLeft0_a97_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a2_DATAA_driver,
	datab => Mux4_a2_DATAB_driver,
	datac => Mux4_a2_DATAC_driver,
	datad => Mux4_a2_DATAD_driver,
	combout => Mux4_a2_combout);

Mux4_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a86_combout,
	dataout => Mux4_a3_DATAA_driver);

Mux4_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a48_combout,
	dataout => Mux4_a3_DATAB_driver);

Mux4_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a3_combout,
	dataout => Mux4_a3_DATAC_driver);

Mux4_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a2_combout,
	dataout => Mux4_a3_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N8
Mux4_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a3_combout = (Mux7_a3_combout & ((Mux4_a2_combout & ((ShiftLeft0_a48_combout))) # (!Mux4_a2_combout & (ShiftLeft0_a86_combout)))) # (!Mux7_a3_combout & (((Mux4_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a3_DATAA_driver,
	datab => Mux4_a3_DATAB_driver,
	datac => Mux4_a3_DATAC_driver,
	datad => Mux4_a3_DATAD_driver,
	combout => Mux4_a3_combout);

Add0_a197_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => Add0_a197_DATAA_driver);

Add0_a197_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a197_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N4
Add0_a197 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a197_combout = (a_acombout(28) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a197_DATAA_driver,
	datad => Add0_a197_DATAD_driver,
	combout => Add0_a197_combout);

Mux9_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux9_a16_DATAA_driver);

Mux9_a16_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux9_a16_DATAC_driver);

Mux9_a16_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux9_a16_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N20
Mux9_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a16_combout = (!opcode_acombout(0) & ((a_acombout(4)) # (!ShiftLeft0_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a16_DATAA_driver,
	datac => Mux9_a16_DATAC_driver,
	datad => Mux9_a16_DATAD_driver,
	combout => Mux9_a16_combout);

ShiftLeft0_a98_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a51_combout,
	dataout => ShiftLeft0_a98_DATAA_driver);

ShiftLeft0_a98_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a98_DATAB_driver);

ShiftLeft0_a98_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a23_combout,
	dataout => ShiftLeft0_a98_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N20
ShiftLeft0_a98 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a98_combout = (a_acombout(3) & ((ShiftLeft0_a23_combout))) # (!a_acombout(3) & (ShiftLeft0_a51_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a98_DATAA_driver,
	datab => ShiftLeft0_a98_DATAB_driver,
	datad => ShiftLeft0_a98_DATAD_driver,
	combout => ShiftLeft0_a98_combout);

ShiftLeft0_a99_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(27),
	dataout => ShiftLeft0_a99_DATAA_driver);

ShiftLeft0_a99_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => ShiftLeft0_a99_DATAC_driver);

ShiftLeft0_a99_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a99_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N18
ShiftLeft0_a99 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a99_combout = (a_acombout(0) & (b_acombout(27))) # (!a_acombout(0) & ((b_acombout(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a99_DATAA_driver,
	datac => ShiftLeft0_a99_DATAC_driver,
	datad => ShiftLeft0_a99_DATAD_driver,
	combout => ShiftLeft0_a99_combout);

Mux3_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a6_combout,
	dataout => Mux3_a8_DATAA_driver);

Mux3_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a17_combout,
	dataout => Mux3_a8_DATAB_driver);

Mux3_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a99_combout,
	dataout => Mux3_a8_DATAC_driver);

Mux3_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a89_combout,
	dataout => Mux3_a8_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N14
Mux3_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a8_combout = (Mux29_a6_combout & ((Mux29_a17_combout) # ((ShiftLeft0_a89_combout)))) # (!Mux29_a6_combout & (!Mux29_a17_combout & (ShiftLeft0_a99_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a8_DATAA_driver,
	datab => Mux3_a8_DATAB_driver,
	datac => Mux3_a8_DATAC_driver,
	datad => Mux3_a8_DATAD_driver,
	combout => Mux3_a8_combout);

Mux3_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a93_combout,
	dataout => Mux3_a9_DATAA_driver);

Mux3_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a78_combout,
	dataout => Mux3_a9_DATAB_driver);

Mux3_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a8_combout,
	dataout => Mux3_a9_DATAC_driver);

Mux3_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a17_combout,
	dataout => Mux3_a9_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N24
Mux3_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a9_combout = (Mux3_a8_combout & (((ShiftLeft0_a78_combout) # (!Mux29_a17_combout)))) # (!Mux3_a8_combout & (ShiftLeft0_a93_combout & ((Mux29_a17_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a9_DATAA_driver,
	datab => Mux3_a9_DATAB_driver,
	datac => Mux3_a9_DATAC_driver,
	datad => Mux3_a9_DATAD_driver,
	combout => Mux3_a9_combout);

Mux3_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux3_a10_DATAA_driver);

Mux3_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux3_a10_DATAB_driver);

Mux3_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux3_a10_DATAC_driver);

Mux3_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux3_a10_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N0
Mux3_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a10_combout = ((opcode_acombout(0) & (!a_acombout(4) & ShiftLeft0_a8_combout))) # (!opcode_acombout(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a10_DATAA_driver,
	datab => Mux3_a10_DATAB_driver,
	datac => Mux3_a10_DATAC_driver,
	datad => Mux3_a10_DATAD_driver,
	combout => Mux3_a10_combout);

Mux3_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux3_a11_DATAA_driver);

Mux3_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux3_a11_DATAC_driver);

Mux3_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux3_a11_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N2
Mux3_a11 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a11_combout = (opcode_acombout(1) & ((a_acombout(4)) # (opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a11_DATAA_driver,
	datac => Mux3_a11_DATAC_driver,
	datad => Mux3_a11_DATAD_driver,
	combout => Mux3_a11_combout);

Mux3_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a74_combout,
	dataout => Mux3_a12_DATAA_driver);

Mux3_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a17_combout,
	dataout => Mux3_a12_DATAB_driver);

Mux3_a12_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a11_combout,
	dataout => Mux3_a12_DATAC_driver);

Mux3_a12_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a10_combout,
	dataout => Mux3_a12_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N12
Mux3_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a12_combout = (Mux3_a11_combout & (((!Mux3_a10_combout)) # (!ShiftRight0_a74_combout))) # (!Mux3_a11_combout & (((Mux3_a17_combout & Mux3_a10_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a12_DATAA_driver,
	datab => Mux3_a12_DATAB_driver,
	datac => Mux3_a12_DATAC_driver,
	datad => Mux3_a12_DATAD_driver,
	combout => Mux3_a12_combout);

Mux3_a13_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a12_combout,
	dataout => Mux3_a13_DATAA_driver);

Mux3_a13_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a98_combout,
	dataout => Mux3_a13_DATAB_driver);

Mux3_a13_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a4_combout,
	dataout => Mux3_a13_DATAC_driver);

Mux3_a13_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a9_combout,
	dataout => Mux3_a13_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N6
Mux3_a13 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a13_combout = (Mux3_a12_combout & (ShiftLeft0_a98_combout & (!Mux3_a4_combout))) # (!Mux3_a12_combout & (((Mux3_a4_combout) # (Mux3_a9_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a13_DATAA_driver,
	datab => Mux3_a13_DATAB_driver,
	datac => Mux3_a13_DATAC_driver,
	datad => Mux3_a13_DATAD_driver,
	combout => Mux3_a13_combout);

Add0_a201_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => Add0_a201_DATAC_driver);

Add0_a201_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a201_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N22
Add0_a201 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a201_combout = (a_acombout(29) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Add0_a201_DATAC_driver,
	datad => Add0_a201_DATAD_driver,
	combout => Add0_a201_combout);

Mux2_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => Mux2_a2_DATAA_driver);

Mux2_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a59_combout,
	dataout => Mux2_a2_DATAB_driver);

Mux2_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux2_a2_DATAC_driver);

Mux2_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux2_a2_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N30
Mux2_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a2_combout = (opcode_acombout(1)) # ((ShiftLeft0_a9_combout & (ShiftRight1_a59_combout & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a2_DATAA_driver,
	datab => Mux2_a2_DATAB_driver,
	datac => Mux2_a2_DATAC_driver,
	datad => Mux2_a2_DATAD_driver,
	combout => Mux2_a2_combout);

Mux2_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a16_combout,
	dataout => Mux2_a3_DATAA_driver);

Mux2_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux2_a3_DATAB_driver);

Mux2_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux2_a3_DATAC_driver);

Mux2_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a2_combout,
	dataout => Mux2_a3_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N16
Mux2_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a3_combout = (Mux2_a2_combout & (!Mux9_a16_combout & (!opcode_acombout(1)))) # (!Mux2_a2_combout & (b_acombout(31) & ((Mux9_a16_combout) # (opcode_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a3_DATAA_driver,
	datab => Mux2_a3_DATAB_driver,
	datac => Mux2_a3_DATAC_driver,
	datad => Mux2_a3_DATAD_driver,
	combout => Mux2_a3_combout);

ShiftLeft0_a100_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a100_DATAA_driver);

ShiftLeft0_a100_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a54_combout,
	dataout => ShiftLeft0_a100_DATAB_driver);

ShiftLeft0_a100_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a26_combout,
	dataout => ShiftLeft0_a100_DATAC_driver);

-- Location: LCCOMB_X34_Y31_N20
ShiftLeft0_a100 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a100_combout = (a_acombout(3) & ((ShiftLeft0_a26_combout))) # (!a_acombout(3) & (ShiftLeft0_a54_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a100_DATAA_driver,
	datab => ShiftLeft0_a100_DATAB_driver,
	datac => ShiftLeft0_a100_DATAC_driver,
	combout => ShiftLeft0_a100_combout);

ShiftLeft0_a101_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => ShiftLeft0_a101_DATAA_driver);

ShiftLeft0_a101_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(29),
	dataout => ShiftLeft0_a101_DATAB_driver);

ShiftLeft0_a101_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a101_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N12
ShiftLeft0_a101 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a101_combout = (a_acombout(0) & (b_acombout(28))) # (!a_acombout(0) & ((b_acombout(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a101_DATAA_driver,
	datab => ShiftLeft0_a101_DATAB_driver,
	datad => ShiftLeft0_a101_DATAD_driver,
	combout => ShiftLeft0_a101_combout);

Mux2_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a101_combout,
	dataout => Mux2_a5_DATAA_driver);

Mux2_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a17_combout,
	dataout => Mux2_a5_DATAB_driver);

Mux2_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a6_combout,
	dataout => Mux2_a5_DATAC_driver);

Mux2_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a91_combout,
	dataout => Mux2_a5_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N10
Mux2_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a5_combout = (Mux29_a17_combout & (((Mux29_a6_combout)))) # (!Mux29_a17_combout & ((Mux29_a6_combout & ((ShiftLeft0_a91_combout))) # (!Mux29_a6_combout & (ShiftLeft0_a101_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a5_DATAA_driver,
	datab => Mux2_a5_DATAB_driver,
	datac => Mux2_a5_DATAC_driver,
	datad => Mux2_a5_DATAD_driver,
	combout => Mux2_a5_combout);

Mux2_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a5_combout,
	dataout => Mux2_a6_DATAA_driver);

Mux2_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a17_combout,
	dataout => Mux2_a6_DATAB_driver);

Mux2_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a96_combout,
	dataout => Mux2_a6_DATAC_driver);

Mux2_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a81_combout,
	dataout => Mux2_a6_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N4
Mux2_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a6_combout = (Mux2_a5_combout & (((ShiftLeft0_a81_combout)) # (!Mux29_a17_combout))) # (!Mux2_a5_combout & (Mux29_a17_combout & (ShiftLeft0_a96_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a6_DATAA_driver,
	datab => Mux2_a6_DATAB_driver,
	datac => Mux2_a6_DATAC_driver,
	datad => Mux2_a6_DATAD_driver,
	combout => Mux2_a6_combout);

Mux2_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a79_combout,
	dataout => Mux2_a7_DATAA_driver);

Mux2_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a10_combout,
	dataout => Mux2_a7_DATAB_driver);

Mux2_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a11_combout,
	dataout => Mux2_a7_DATAC_driver);

Mux2_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a12_combout,
	dataout => Mux2_a7_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N30
Mux2_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a7_combout = (Mux3_a10_combout & ((Mux3_a11_combout & (!ShiftRight0_a79_combout)) # (!Mux3_a11_combout & ((Mux2_a12_combout))))) # (!Mux3_a10_combout & (((Mux3_a11_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a7_DATAA_driver,
	datab => Mux2_a7_DATAB_driver,
	datac => Mux2_a7_DATAC_driver,
	datad => Mux2_a7_DATAD_driver,
	combout => Mux2_a7_combout);

Mux2_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a100_combout,
	dataout => Mux2_a8_DATAA_driver);

Mux2_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a7_combout,
	dataout => Mux2_a8_DATAB_driver);

Mux2_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a4_combout,
	dataout => Mux2_a8_DATAC_driver);

Mux2_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a6_combout,
	dataout => Mux2_a8_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N24
Mux2_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a8_combout = (Mux2_a7_combout & (ShiftLeft0_a100_combout & (!Mux3_a4_combout))) # (!Mux2_a7_combout & (((Mux3_a4_combout) # (Mux2_a6_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a8_DATAA_driver,
	datab => Mux2_a8_DATAB_driver,
	datac => Mux2_a8_DATAC_driver,
	datad => Mux2_a8_DATAD_driver,
	combout => Mux2_a8_combout);

ShiftLeft0_a102_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a84_combout,
	dataout => ShiftLeft0_a102_DATAA_driver);

ShiftLeft0_a102_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftLeft0_a102_DATAB_driver);

ShiftLeft0_a102_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a29_combout,
	dataout => ShiftLeft0_a102_DATAC_driver);

ShiftLeft0_a102_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a102_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N6
ShiftLeft0_a102 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a102_combout = (a_acombout(3) & ((a_acombout(4) & ((ShiftLeft0_a29_combout))) # (!a_acombout(4) & (ShiftLeft0_a84_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a102_DATAA_driver,
	datab => ShiftLeft0_a102_DATAB_driver,
	datac => ShiftLeft0_a102_DATAC_driver,
	datad => ShiftLeft0_a102_DATAD_driver,
	combout => ShiftLeft0_a102_combout);

ShiftLeft0_a103_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a103_DATAA_driver);

ShiftLeft0_a103_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => ShiftLeft0_a103_DATAB_driver);

ShiftLeft0_a103_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a103_DATAC_driver);

ShiftLeft0_a103_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(29),
	dataout => ShiftLeft0_a103_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N6
ShiftLeft0_a103 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a103_combout = (!a_acombout(1) & ((a_acombout(0) & ((b_acombout(29)))) # (!a_acombout(0) & (b_acombout(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a103_DATAA_driver,
	datab => ShiftLeft0_a103_DATAB_driver,
	datac => ShiftLeft0_a103_DATAC_driver,
	datad => ShiftLeft0_a103_DATAD_driver,
	combout => ShiftLeft0_a103_combout);

ShiftLeft0_a104_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a103_combout,
	dataout => ShiftLeft0_a104_DATAA_driver);

ShiftLeft0_a104_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a99_combout,
	dataout => ShiftLeft0_a104_DATAB_driver);

ShiftLeft0_a104_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a104_DATAC_driver);

ShiftLeft0_a104_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a104_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N16
ShiftLeft0_a104 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a104_combout = (!a_acombout(2) & ((ShiftLeft0_a103_combout) # ((ShiftLeft0_a99_combout & a_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a104_DATAA_driver,
	datab => ShiftLeft0_a104_DATAB_driver,
	datac => ShiftLeft0_a104_DATAC_driver,
	datad => ShiftLeft0_a104_DATAD_driver,
	combout => ShiftLeft0_a104_combout);

ShiftLeft0_a105_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a105_DATAA_driver);

ShiftLeft0_a105_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftLeft0_a105_DATAB_driver);

ShiftLeft0_a105_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a94_combout,
	dataout => ShiftLeft0_a105_DATAC_driver);

ShiftLeft0_a105_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a104_combout,
	dataout => ShiftLeft0_a105_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N0
ShiftLeft0_a105 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a105_combout = (!a_acombout(4) & ((ShiftLeft0_a104_combout) # ((a_acombout(2) & ShiftLeft0_a94_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a105_DATAA_driver,
	datab => ShiftLeft0_a105_DATAB_driver,
	datac => ShiftLeft0_a105_DATAC_driver,
	datad => ShiftLeft0_a105_DATAD_driver,
	combout => ShiftLeft0_a105_combout);

ShiftLeft0_a106_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a57_combout,
	dataout => ShiftLeft0_a106_DATAA_driver);

ShiftLeft0_a106_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a106_DATAB_driver);

ShiftLeft0_a106_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftLeft0_a106_DATAC_driver);

ShiftLeft0_a106_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a105_combout,
	dataout => ShiftLeft0_a106_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N2
ShiftLeft0_a106 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a106_combout = (!a_acombout(3) & ((ShiftLeft0_a105_combout) # ((ShiftLeft0_a57_combout & a_acombout(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a106_DATAA_driver,
	datab => ShiftLeft0_a106_DATAB_driver,
	datac => ShiftLeft0_a106_DATAC_driver,
	datad => ShiftLeft0_a106_DATAD_driver,
	combout => ShiftLeft0_a106_combout);

ShiftLeft0_a107_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a106_combout,
	dataout => ShiftLeft0_a107_DATAA_driver);

ShiftLeft0_a107_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a102_combout,
	dataout => ShiftLeft0_a107_DATAC_driver);

ShiftLeft0_a107_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftLeft0_a107_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N16
ShiftLeft0_a107 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a107_combout = (ShiftLeft0_a8_combout & ((ShiftLeft0_a106_combout) # (ShiftLeft0_a102_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a107_DATAA_driver,
	datac => ShiftLeft0_a107_DATAC_driver,
	datad => ShiftLeft0_a107_DATAD_driver,
	combout => ShiftLeft0_a107_combout);

Add0_a205_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a205_DATAB_driver);

Add0_a205_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => Add0_a205_DATAD_driver);

-- Location: LCCOMB_X43_Y29_N20
Add0_a205 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a205_combout = (Add0_a54_combout & a_acombout(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a205_DATAB_driver,
	datad => Add0_a205_DATAD_driver,
	combout => Add0_a205_combout);

Mux1_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => Mux1_a0_DATAA_driver);

Mux1_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux1_a0_DATAC_driver);

Mux1_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => Mux1_a0_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N20
Mux1_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux1_a0_combout = (b_acombout(30) & ((opcode_acombout(0)) # (a_acombout(30)))) # (!b_acombout(30) & (opcode_acombout(0) & a_acombout(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux1_a0_DATAA_driver,
	datac => Mux1_a0_DATAC_driver,
	datad => Mux1_a0_DATAD_driver,
	combout => Mux1_a0_combout);

ShiftLeft0_a108_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a10_combout,
	dataout => ShiftLeft0_a108_DATAA_driver);

ShiftLeft0_a108_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftLeft0_a108_DATAB_driver);

ShiftLeft0_a108_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a108_DATAC_driver);

ShiftLeft0_a108_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftLeft0_a108_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N18
ShiftLeft0_a108 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a108_combout = (ShiftLeft0_a10_combout) # ((a_acombout(4)) # ((a_acombout(3)) # (!ShiftLeft0_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a108_DATAA_driver,
	datab => ShiftLeft0_a108_DATAB_driver,
	datac => ShiftLeft0_a108_DATAC_driver,
	datad => ShiftLeft0_a108_DATAD_driver,
	combout => ShiftLeft0_a108_combout);

Mux1_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => Mux1_a3_DATAB_driver);

Mux1_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux1_a3_DATAC_driver);

Mux1_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a108_combout,
	dataout => Mux1_a3_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N24
Mux1_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux1_a3_combout = (ShiftLeft0_a108_combout & ((b_acombout(31)))) # (!ShiftLeft0_a108_combout & (b_acombout(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux1_a3_DATAB_driver,
	datac => Mux1_a3_DATAC_driver,
	datad => Mux1_a3_DATAD_driver,
	combout => Mux1_a3_combout);

Add0_a209_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Add0_a209_DATAA_driver);

Add0_a209_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a209_DATAC_driver);

Add0_a209_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a209_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N16
Add0_a209 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a209_combout = (opcode_acombout(2) & ((opcode_acombout(0)) # (!opcode_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a209_DATAA_driver,
	datac => Add0_a209_DATAC_driver,
	datad => Add0_a209_DATAD_driver,
	combout => Add0_a209_combout);

Add0_a210_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a209_combout,
	dataout => Add0_a210_DATAA_driver);

Add0_a210_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Add0_a210_DATAB_driver);

Add0_a210_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a210_DATAC_driver);

Add0_a210_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a210_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N18
Add0_a210 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a210_combout = (b_acombout(31) & (opcode_acombout(1) & (Add0_a209_combout $ (!opcode_acombout(3))))) # (!b_acombout(31) & (Add0_a209_combout & (!opcode_acombout(3) & !opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a210_DATAA_driver,
	datab => Add0_a210_DATAB_driver,
	datac => Add0_a210_DATAC_driver,
	datad => Add0_a210_DATAD_driver,
	combout => Add0_a210_combout);

Add0_a215_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Add0_a215_DATAA_driver);

Add0_a215_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a87_combout,
	dataout => Add0_a215_DATAB_driver);

Add0_a215_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a32_combout,
	dataout => Add0_a215_DATAC_driver);

Add0_a215_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Add0_a215_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N18
Add0_a215 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a215_combout = (a_acombout(3) & ((a_acombout(4) & ((ShiftLeft0_a32_combout))) # (!a_acombout(4) & (ShiftLeft0_a87_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a215_DATAA_driver,
	datab => Add0_a215_DATAB_driver,
	datac => Add0_a215_DATAC_driver,
	datad => Add0_a215_DATAD_driver,
	combout => Add0_a215_combout);

Add0_a216_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Add0_a216_DATAA_driver);

Add0_a216_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Add0_a216_DATAB_driver);

Add0_a216_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => Add0_a216_DATAC_driver);

Add0_a216_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => Add0_a216_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N26
Add0_a216 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a216_combout = (!a_acombout(1) & ((a_acombout(0) & ((b_acombout(30)))) # (!a_acombout(0) & (b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a216_DATAA_driver,
	datab => Add0_a216_DATAB_driver,
	datac => Add0_a216_DATAC_driver,
	datad => Add0_a216_DATAD_driver,
	combout => Add0_a216_combout);

Add0_a217_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a101_combout,
	dataout => Add0_a217_DATAA_driver);

Add0_a217_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a216_combout,
	dataout => Add0_a217_DATAB_driver);

Add0_a217_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => Add0_a217_DATAC_driver);

Add0_a217_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Add0_a217_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N4
Add0_a217 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a217_combout = (!a_acombout(2) & ((Add0_a216_combout) # ((ShiftLeft0_a101_combout & a_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a217_DATAA_driver,
	datab => Add0_a217_DATAB_driver,
	datac => Add0_a217_DATAC_driver,
	datad => Add0_a217_DATAD_driver,
	combout => Add0_a217_combout);

Add0_a218_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Add0_a218_DATAA_driver);

Add0_a218_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a217_combout,
	dataout => Add0_a218_DATAB_driver);

Add0_a218_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Add0_a218_DATAC_driver);

Add0_a218_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a97_combout,
	dataout => Add0_a218_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N20
Add0_a218 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a218_combout = (!a_acombout(4) & ((Add0_a217_combout) # ((a_acombout(2) & ShiftLeft0_a97_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a218_DATAA_driver,
	datab => Add0_a218_DATAB_driver,
	datac => Add0_a218_DATAC_driver,
	datad => Add0_a218_DATAD_driver,
	combout => Add0_a218_combout);

Add0_a219_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Add0_a219_DATAA_driver);

Add0_a219_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Add0_a219_DATAB_driver);

Add0_a219_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a218_combout,
	dataout => Add0_a219_DATAC_driver);

Add0_a219_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a60_combout,
	dataout => Add0_a219_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N6
Add0_a219 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a219_combout = (!a_acombout(3) & ((Add0_a218_combout) # ((a_acombout(4) & ShiftLeft0_a60_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a219_DATAA_driver,
	datab => Add0_a219_DATAB_driver,
	datac => Add0_a219_DATAC_driver,
	datad => Add0_a219_DATAD_driver,
	combout => Add0_a219_combout);

Add0_a220_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a219_combout,
	dataout => Add0_a220_DATAA_driver);

Add0_a220_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a215_combout,
	dataout => Add0_a220_DATAB_driver);

Add0_a220_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Add0_a220_DATAC_driver);

Add0_a220_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Add0_a220_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N16
Add0_a220 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a220_combout = (ShiftLeft0_a8_combout & (!opcode_acombout(2) & ((Add0_a219_combout) # (Add0_a215_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a220_DATAA_driver,
	datab => Add0_a220_DATAB_driver,
	datac => Add0_a220_DATAC_driver,
	datad => Add0_a220_DATAD_driver,
	combout => Add0_a220_combout);

Add0_a222_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => Add0_a222_DATAB_driver);

Add0_a222_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Add0_a222_DATAC_driver);

Add0_a222_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Add0_a222_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N12
Add0_a222 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a222_combout = (b_acombout(31) & ((opcode_acombout(2)))) # (!b_acombout(31) & (!a_acombout(31) & !opcode_acombout(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a222_DATAB_driver,
	datac => Add0_a222_DATAC_driver,
	datad => Add0_a222_DATAD_driver,
	combout => Add0_a222_combout);

Add0_a223_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a108_combout,
	dataout => Add0_a223_DATAA_driver);

Add0_a223_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a212_combout,
	dataout => Add0_a223_DATAB_driver);

Add0_a223_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Add0_a223_DATAC_driver);

Add0_a223_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Add0_a223_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N8
Add0_a223 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a223_combout = (opcode_acombout(2) & (((Add0_a212_combout)))) # (!opcode_acombout(2) & (!ShiftLeft0_a108_combout & ((b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a223_DATAA_driver,
	datab => Add0_a223_DATAB_driver,
	datac => Add0_a223_DATAC_driver,
	datad => Add0_a223_DATAD_driver,
	combout => Add0_a223_combout);

Mux0_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux0_a2_DATAA_driver);

Mux0_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux0_a2_DATAB_driver);

Mux0_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux0_a2_DATAC_driver);

Mux0_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => Mux0_a2_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N20
Mux0_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux0_a2_combout = (!opcode_acombout(1) & ((opcode_acombout(0) & ((b_acombout(31)) # (a_acombout(31)))) # (!opcode_acombout(0) & (b_acombout(31) & a_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux0_a2_DATAA_driver,
	datab => Mux0_a2_DATAB_driver,
	datac => Mux0_a2_DATAC_driver,
	datad => Mux0_a2_DATAD_driver,
	combout => Mux0_a2_combout);

Equal0_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a202_combout,
	dataout => Equal0_a0_DATAA_driver);

Equal0_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a16_combout,
	dataout => Equal0_a0_DATAB_driver);

Equal0_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Equal0_a0_DATAC_driver);

Equal0_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a10_combout,
	dataout => Equal0_a0_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N22
Equal0_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a0_combout = (!Mux3_a16_combout & ((Mux29_a15_combout & (!Add0_a202_combout)) # (!Mux29_a15_combout & ((!Mux2_a10_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a0_DATAA_driver,
	datab => Equal0_a0_DATAB_driver,
	datac => Equal0_a0_DATAC_driver,
	datad => Equal0_a0_DATAD_driver,
	combout => Equal0_a0_combout);

Equal0_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a9_combout,
	dataout => Equal0_a9_DATAA_driver);

Equal0_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a9_combout,
	dataout => Equal0_a9_DATAB_driver);

Equal0_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a9_combout,
	dataout => Equal0_a9_DATAC_driver);

Equal0_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a11_combout,
	dataout => Equal0_a9_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N12
Equal0_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a9_combout = (!Mux25_a9_combout & (!Mux26_a9_combout & (!Mux24_a9_combout & !Mux27_a11_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a9_DATAA_driver,
	datab => Equal0_a9_DATAB_driver,
	datac => Equal0_a9_DATAC_driver,
	datad => Equal0_a9_DATAD_driver,
	combout => Equal0_a9_combout);

Add0_a224_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a2_combout,
	dataout => Add0_a224_DATAA_driver);

Add0_a224_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a224_DATAB_driver);

Add0_a224_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a224_DATAC_driver);

Add0_a224_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a224_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N10
Add0_a224 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a224_combout = (Add61_a2_combout & (opcode_acombout(3) & (!opcode_acombout(0) & opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a224_DATAA_driver,
	datab => Add0_a224_DATAB_driver,
	datac => Add0_a224_DATAC_driver,
	datad => Add0_a224_DATAD_driver,
	combout => Add0_a224_combout);

Add0_a225_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a225_DATAA_driver);

Add0_a225_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a225_DATAB_driver);

Add0_a225_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a4_combout,
	dataout => Add0_a225_DATAC_driver);

Add0_a225_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a225_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N2
Add0_a225 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a225_combout = (opcode_acombout(1) & (opcode_acombout(3) & (Add61_a4_combout & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a225_DATAA_driver,
	datab => Add0_a225_DATAB_driver,
	datac => Add0_a225_DATAC_driver,
	datad => Add0_a225_DATAD_driver,
	combout => Add0_a225_combout);

Add0_a226_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a6_combout,
	dataout => Add0_a226_DATAA_driver);

Add0_a226_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a226_DATAB_driver);

Add0_a226_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a226_DATAC_driver);

Add0_a226_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a226_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N28
Add0_a226 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a226_combout = (Add61_a6_combout & (opcode_acombout(3) & (opcode_acombout(1) & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a226_DATAA_driver,
	datab => Add0_a226_DATAB_driver,
	datac => Add0_a226_DATAC_driver,
	datad => Add0_a226_DATAD_driver,
	combout => Add0_a226_combout);

Add0_a231_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a231_DATAA_driver);

Add0_a231_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a16_combout,
	dataout => Add0_a231_DATAB_driver);

Add0_a231_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a231_DATAC_driver);

Add0_a231_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a231_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N12
Add0_a231 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a231_combout = (opcode_acombout(3) & (Add61_a16_combout & (opcode_acombout(1) & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a231_DATAA_driver,
	datab => Add0_a231_DATAB_driver,
	datac => Add0_a231_DATAC_driver,
	datad => Add0_a231_DATAD_driver,
	combout => Add0_a231_combout);

Mux20_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a48_combout,
	dataout => Mux20_a10_DATAB_driver);

Mux20_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux20_a10_DATAC_driver);

Mux20_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux20_a10_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N12
Mux20_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux20_a10_combout = (ShiftLeft0_a48_combout & (!a_acombout(4) & ShiftLeft0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux20_a10_DATAB_driver,
	datac => Mux20_a10_DATAC_driver,
	datad => Mux20_a10_DATAD_driver,
	combout => Mux20_a10_combout);

Add0_a234_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a22_combout,
	dataout => Add0_a234_DATAA_driver);

Add0_a234_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a234_DATAB_driver);

Add0_a234_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a234_DATAC_driver);

Add0_a234_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a234_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N30
Add0_a234 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a234_combout = (Add61_a22_combout & (opcode_acombout(3) & (!opcode_acombout(0) & opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a234_DATAA_driver,
	datab => Add0_a234_DATAB_driver,
	datac => Add0_a234_DATAC_driver,
	datad => Add0_a234_DATAD_driver,
	combout => Add0_a234_combout);

Add0_a235_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a235_DATAA_driver);

Add0_a235_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a235_DATAB_driver);

Add0_a235_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a235_DATAC_driver);

Add0_a235_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a24_combout,
	dataout => Add0_a235_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N28
Add0_a235 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a235_combout = (!opcode_acombout(0) & (opcode_acombout(3) & (opcode_acombout(1) & Add61_a24_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a235_DATAA_driver,
	datab => Add0_a235_DATAB_driver,
	datac => Add0_a235_DATAC_driver,
	datad => Add0_a235_DATAD_driver,
	combout => Add0_a235_combout);

ShiftRight0_a79_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a79_DATAA_driver);

ShiftRight0_a79_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a42_combout,
	dataout => ShiftRight0_a79_DATAB_driver);

ShiftRight0_a79_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a79_DATAC_driver);

-- Location: LCCOMB_X42_Y31_N12
ShiftRight0_a79 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a79_combout = (!a_acombout(3) & (ShiftRight0_a42_combout & !a_acombout(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a79_DATAA_driver,
	datab => ShiftRight0_a79_DATAB_driver,
	datac => ShiftRight0_a79_DATAC_driver,
	combout => ShiftRight0_a79_combout);

Add0_a236_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a26_combout,
	dataout => Add0_a236_DATAA_driver);

Add0_a236_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a236_DATAB_driver);

Add0_a236_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a236_DATAC_driver);

Add0_a236_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a236_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N2
Add0_a236 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a236_combout = (Add61_a26_combout & (opcode_acombout(3) & (opcode_acombout(1) & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a236_DATAA_driver,
	datab => Add0_a236_DATAB_driver,
	datac => Add0_a236_DATAC_driver,
	datad => Add0_a236_DATAD_driver,
	combout => Add0_a236_combout);

ShiftRight0_a80_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a80_DATAA_driver);

ShiftRight0_a80_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a80_DATAB_driver);

ShiftRight0_a80_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a80_DATAC_driver);

ShiftRight0_a80_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a8_combout,
	dataout => ShiftRight0_a80_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N22
ShiftRight0_a80 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a80_combout = (!a_acombout(1) & (!a_acombout(3) & (!a_acombout(2) & ShiftRight1_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a80_DATAA_driver,
	datab => ShiftRight0_a80_DATAB_driver,
	datac => ShiftRight0_a80_DATAC_driver,
	datad => ShiftRight0_a80_DATAD_driver,
	combout => ShiftRight0_a80_combout);

Add0_a237_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a237_DATAA_driver);

Add0_a237_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a237_DATAB_driver);

Add0_a237_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a28_combout,
	dataout => Add0_a237_DATAC_driver);

Add0_a237_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a237_DATAD_driver);

-- Location: LCCOMB_X41_Y29_N28
Add0_a237 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a237_combout = (opcode_acombout(1) & (opcode_acombout(3) & (Add61_a28_combout & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a237_DATAA_driver,
	datab => Add0_a237_DATAB_driver,
	datac => Add0_a237_DATAC_driver,
	datad => Add0_a237_DATAD_driver,
	combout => Add0_a237_combout);

ShiftRight1_a63_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a63_DATAA_driver);

ShiftRight1_a63_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a77_combout,
	dataout => ShiftRight1_a63_DATAB_driver);

ShiftRight1_a63_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftRight1_a63_DATAC_driver);

ShiftRight1_a63_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftRight1_a63_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N28
ShiftRight1_a63 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a63_combout = (a_acombout(4) & (b_acombout(31))) # (!a_acombout(4) & ((ShiftLeft0_a8_combout & ((ShiftRight0_a77_combout))) # (!ShiftLeft0_a8_combout & (b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a63_DATAA_driver,
	datab => ShiftRight1_a63_DATAB_driver,
	datac => ShiftRight1_a63_DATAC_driver,
	datad => ShiftRight1_a63_DATAD_driver,
	combout => ShiftRight1_a63_combout);

Add0_a239_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a239_DATAA_driver);

Add0_a239_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a32_combout,
	dataout => Add0_a239_DATAB_driver);

Add0_a239_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a239_DATAC_driver);

Add0_a239_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a239_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N12
Add0_a239 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a239_combout = (opcode_acombout(1) & (Add61_a32_combout & (opcode_acombout(3) & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a239_DATAA_driver,
	datab => Add0_a239_DATAB_driver,
	datac => Add0_a239_DATAC_driver,
	datad => Add0_a239_DATAD_driver,
	combout => Add0_a239_combout);

ShiftRight1_a64_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a64_DATAA_driver);

ShiftRight1_a64_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a1_combout,
	dataout => ShiftRight1_a64_DATAB_driver);

ShiftRight1_a64_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftRight1_a64_DATAC_driver);

ShiftRight1_a64_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftRight1_a64_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N6
ShiftRight1_a64 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a64_combout = (Mux15_a1_combout) # ((b_acombout(31) & ((a_acombout(4)) # (!ShiftLeft0_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a64_DATAA_driver,
	datab => ShiftRight1_a64_DATAB_driver,
	datac => ShiftRight1_a64_DATAC_driver,
	datad => ShiftRight1_a64_DATAD_driver,
	combout => ShiftRight1_a64_combout);

Add0_a240_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a240_DATAA_driver);

Add0_a240_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a240_DATAB_driver);

Add0_a240_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a240_DATAC_driver);

Add0_a240_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a34_combout,
	dataout => Add0_a240_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N26
Add0_a240 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a240_combout = (opcode_acombout(1) & (opcode_acombout(3) & (!opcode_acombout(0) & Add61_a34_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a240_DATAA_driver,
	datab => Add0_a240_DATAB_driver,
	datac => Add0_a240_DATAC_driver,
	datad => Add0_a240_DATAD_driver,
	combout => Add0_a240_combout);

Mux13_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Mux13_a7_DATAA_driver);

Mux13_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a17_combout,
	dataout => Mux13_a7_DATAB_driver);

Mux13_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux13_a7_DATAC_driver);

Mux13_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux13_a7_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N6
Mux13_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux13_a7_combout = (!a_acombout(2) & (ShiftLeft0_a17_combout & (ShiftLeft0_a8_combout & !a_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux13_a7_DATAA_driver,
	datab => Mux13_a7_DATAB_driver,
	datac => Mux13_a7_DATAC_driver,
	datad => Mux13_a7_DATAD_driver,
	combout => Mux13_a7_combout);

Add0_a241_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a241_DATAA_driver);

Add0_a241_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a36_combout,
	dataout => Add0_a241_DATAB_driver);

Add0_a241_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a241_DATAC_driver);

Add0_a241_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a241_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N30
Add0_a241 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a241_combout = (opcode_acombout(1) & (Add61_a36_combout & (opcode_acombout(3) & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a241_DATAA_driver,
	datab => Add0_a241_DATAB_driver,
	datac => Add0_a241_DATAC_driver,
	datad => Add0_a241_DATAD_driver,
	combout => Add0_a241_combout);

Mux12_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Mux12_a7_DATAA_driver);

Mux12_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a19_combout,
	dataout => Mux12_a7_DATAB_driver);

Mux12_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux12_a7_DATAC_driver);

Mux12_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux12_a7_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N6
Mux12_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux12_a7_combout = (!a_acombout(2) & (ShiftLeft0_a19_combout & (ShiftLeft0_a8_combout & !a_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux12_a7_DATAA_driver,
	datab => Mux12_a7_DATAB_driver,
	datac => Mux12_a7_DATAC_driver,
	datad => Mux12_a7_DATAD_driver,
	combout => Mux12_a7_combout);

Add0_a242_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a242_DATAA_driver);

Add0_a242_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a242_DATAB_driver);

Add0_a242_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a242_DATAC_driver);

Add0_a242_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a38_combout,
	dataout => Add0_a242_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N30
Add0_a242 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a242_combout = (opcode_acombout(1) & (opcode_acombout(3) & (!opcode_acombout(0) & Add61_a38_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a242_DATAA_driver,
	datab => Add0_a242_DATAB_driver,
	datac => Add0_a242_DATAC_driver,
	datad => Add0_a242_DATAD_driver,
	combout => Add0_a242_combout);

Add0_a243_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a243_DATAA_driver);

Add0_a243_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a243_DATAB_driver);

Add0_a243_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a243_DATAC_driver);

Add0_a243_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a40_combout,
	dataout => Add0_a243_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N30
Add0_a243 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a243_combout = (opcode_acombout(1) & (opcode_acombout(3) & (!opcode_acombout(0) & Add61_a40_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a243_DATAA_driver,
	datab => Add0_a243_DATAB_driver,
	datac => Add0_a243_DATAC_driver,
	datad => Add0_a243_DATAD_driver,
	combout => Add0_a243_combout);

Add0_a245_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a245_DATAA_driver);

Add0_a245_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a44_combout,
	dataout => Add0_a245_DATAB_driver);

Add0_a245_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a245_DATAC_driver);

Add0_a245_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a245_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N22
Add0_a245 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a245_combout = (opcode_acombout(3) & (Add61_a44_combout & (!opcode_acombout(0) & opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a245_DATAA_driver,
	datab => Add0_a245_DATAB_driver,
	datac => Add0_a245_DATAC_driver,
	datad => Add0_a245_DATAD_driver,
	combout => Add0_a245_combout);

Add0_a246_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a246_DATAA_driver);

Add0_a246_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a246_DATAB_driver);

Add0_a246_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a46_combout,
	dataout => Add0_a246_DATAC_driver);

Add0_a246_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a246_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N6
Add0_a246 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a246_combout = (opcode_acombout(1) & (opcode_acombout(3) & (Add61_a46_combout & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a246_DATAA_driver,
	datab => Add0_a246_DATAB_driver,
	datac => Add0_a246_DATAC_driver,
	datad => Add0_a246_DATAD_driver,
	combout => Add0_a246_combout);

Add0_a248_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a50_combout,
	dataout => Add0_a248_DATAA_driver);

Add0_a248_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a248_DATAB_driver);

Add0_a248_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a248_DATAC_driver);

Add0_a248_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a248_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N14
Add0_a248 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a248_combout = (Add61_a50_combout & (opcode_acombout(3) & (opcode_acombout(1) & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a248_DATAA_driver,
	datab => Add0_a248_DATAB_driver,
	datac => Add0_a248_DATAC_driver,
	datad => Add0_a248_DATAD_driver,
	combout => Add0_a248_combout);

Mux13_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(18),
	dataout => Mux13_a8_DATAA_driver);

Mux13_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux13_a8_DATAB_driver);

Mux13_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_a3_combout,
	dataout => Mux13_a8_DATAC_driver);

Mux13_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux13_a8_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N12
Mux13_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux13_a8_combout = (Mux9_a3_combout & ((Add0_a61_combout & (a_acombout(18))) # (!Add0_a61_combout & ((Mux13_a3_combout))))) # (!Mux9_a3_combout & (a_acombout(18) $ (((Add0_a61_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux13_a8_DATAA_driver,
	datab => Mux13_a8_DATAB_driver,
	datac => Mux13_a8_DATAC_driver,
	datad => Mux13_a8_DATAD_driver,
	combout => Mux13_a8_combout);

Mux14_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_a2_combout,
	dataout => Mux14_a6_DATAA_driver);

Mux14_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux14_a6_DATAB_driver);

Mux14_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(17),
	dataout => Mux14_a6_DATAC_driver);

Mux14_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux14_a6_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N16
Mux14_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux14_a6_combout = (Mux9_a3_combout & ((Add0_a61_combout & ((a_acombout(17)))) # (!Add0_a61_combout & (Mux14_a2_combout)))) # (!Mux9_a3_combout & ((a_acombout(17) $ (Add0_a61_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux14_a6_DATAA_driver,
	datab => Mux14_a6_DATAB_driver,
	datac => Mux14_a6_DATAC_driver,
	datad => Mux14_a6_DATAD_driver,
	combout => Mux14_a6_combout);

Add0_a251_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => Add0_a251_DATAA_driver);

Add0_a251_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a0_combout,
	dataout => Add0_a251_DATAB_driver);

Add0_a251_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a251_DATAC_driver);

Add0_a251_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a251_DATAD_driver);

-- Location: LCCOMB_X43_Y31_N12
Add0_a251 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a251_combout = (opcode_acombout(3) & ((opcode_acombout(0) & (b_acombout(0))) # (!opcode_acombout(0) & ((Add61_a0_combout))))) # (!opcode_acombout(3) & (!b_acombout(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a251_DATAA_driver,
	datab => Add0_a251_DATAB_driver,
	datac => Add0_a251_DATAC_driver,
	datad => Add0_a251_DATAD_driver,
	combout => Add0_a251_combout);

Add0_a252_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a0_combout,
	dataout => Add0_a252_DATAA_driver);

Add0_a252_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a252_DATAB_driver);

Add0_a252_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a252_DATAC_driver);

Add0_a252_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a251_combout,
	dataout => Add0_a252_DATAD_driver);

-- Location: LCCOMB_X43_Y31_N6
Add0_a252 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a252_combout = (opcode_acombout(3) & ((opcode_acombout(1) & ((Add0_a251_combout))) # (!opcode_acombout(1) & (Add30_a0_combout)))) # (!opcode_acombout(3) & ((opcode_acombout(1) $ (Add0_a251_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a252_DATAA_driver,
	datab => Add0_a252_DATAB_driver,
	datac => Add0_a252_DATAC_driver,
	datad => Add0_a252_DATAD_driver,
	combout => Add0_a252_combout);

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a28_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(28),
	combout => a_acombout(28));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
opcode_a1_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_opcode(1),
	combout => opcode_acombout(1));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a0_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(0),
	combout => a_acombout(0));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a0_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(0),
	combout => b_acombout(0));

Mux31_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux31_a9_DATAA_driver);

Mux31_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux31_a9_DATAB_driver);

Mux31_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux31_a9_DATAC_driver);

Mux31_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => Mux31_a9_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N28
Mux31_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a9_combout = (opcode_acombout(0) & (!opcode_acombout(1) & (a_acombout(0) $ (b_acombout(0))))) # (!opcode_acombout(0) & ((opcode_acombout(1)) # ((!a_acombout(0) & !b_acombout(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux31_a9_DATAA_driver,
	datab => Mux31_a9_DATAB_driver,
	datac => Mux31_a9_DATAC_driver,
	datad => Mux31_a9_DATAD_driver,
	combout => Mux31_a9_combout);

-- Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a3_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(3),
	combout => a_acombout(3));

-- Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a4_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(4),
	combout => a_acombout(4));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a7_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(7),
	combout => a_acombout(7));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a6_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(6),
	combout => a_acombout(6));

-- Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a8_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(8),
	combout => a_acombout(8));

ShiftLeft0_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(5),
	dataout => ShiftLeft0_a0_DATAA_driver);

ShiftLeft0_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(7),
	dataout => ShiftLeft0_a0_DATAB_driver);

ShiftLeft0_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(6),
	dataout => ShiftLeft0_a0_DATAC_driver);

ShiftLeft0_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(8),
	dataout => ShiftLeft0_a0_DATAD_driver);

-- Location: LCCOMB_X42_Y25_N0
ShiftLeft0_a0 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a0_combout = (!a_acombout(5) & (!a_acombout(7) & (!a_acombout(6) & !a_acombout(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a0_DATAA_driver,
	datab => ShiftLeft0_a0_DATAB_driver,
	datac => ShiftLeft0_a0_DATAC_driver,
	datad => ShiftLeft0_a0_DATAD_driver,
	combout => ShiftLeft0_a0_combout);

-- Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a15_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(15),
	combout => a_acombout(15));

-- Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a14_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(14),
	combout => a_acombout(14));

-- Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a13_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(13),
	combout => a_acombout(13));

ShiftLeft0_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(16),
	dataout => ShiftLeft0_a2_DATAA_driver);

ShiftLeft0_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(15),
	dataout => ShiftLeft0_a2_DATAB_driver);

ShiftLeft0_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(14),
	dataout => ShiftLeft0_a2_DATAC_driver);

ShiftLeft0_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(13),
	dataout => ShiftLeft0_a2_DATAD_driver);

-- Location: LCCOMB_X42_Y25_N4
ShiftLeft0_a2 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a2_combout = (!a_acombout(16) & (!a_acombout(15) & (!a_acombout(14) & !a_acombout(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a2_DATAA_driver,
	datab => ShiftLeft0_a2_DATAB_driver,
	datac => ShiftLeft0_a2_DATAC_driver,
	datad => ShiftLeft0_a2_DATAD_driver,
	combout => ShiftLeft0_a2_combout);

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a12_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(12),
	combout => a_acombout(12));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a11_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(11),
	combout => a_acombout(11));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a10_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(10),
	combout => a_acombout(10));

ShiftLeft0_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(9),
	dataout => ShiftLeft0_a1_DATAA_driver);

ShiftLeft0_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(12),
	dataout => ShiftLeft0_a1_DATAB_driver);

ShiftLeft0_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(11),
	dataout => ShiftLeft0_a1_DATAC_driver);

ShiftLeft0_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(10),
	dataout => ShiftLeft0_a1_DATAD_driver);

-- Location: LCCOMB_X42_Y25_N10
ShiftLeft0_a1 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a1_combout = (!a_acombout(9) & (!a_acombout(12) & (!a_acombout(11) & !a_acombout(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a1_DATAA_driver,
	datab => ShiftLeft0_a1_DATAB_driver,
	datac => ShiftLeft0_a1_DATAC_driver,
	datad => ShiftLeft0_a1_DATAD_driver,
	combout => ShiftLeft0_a1_combout);

ShiftLeft0_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a3_combout,
	dataout => ShiftLeft0_a4_DATAA_driver);

ShiftLeft0_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a0_combout,
	dataout => ShiftLeft0_a4_DATAB_driver);

ShiftLeft0_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a2_combout,
	dataout => ShiftLeft0_a4_DATAC_driver);

ShiftLeft0_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a1_combout,
	dataout => ShiftLeft0_a4_DATAD_driver);

-- Location: LCCOMB_X42_Y25_N8
ShiftLeft0_a4 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a4_combout = (ShiftLeft0_a3_combout & (ShiftLeft0_a0_combout & (ShiftLeft0_a2_combout & ShiftLeft0_a1_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a4_DATAA_driver,
	datab => ShiftLeft0_a4_DATAB_driver,
	datac => ShiftLeft0_a4_DATAC_driver,
	datad => ShiftLeft0_a4_DATAD_driver,
	combout => ShiftLeft0_a4_combout);

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a30_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(30),
	combout => a_acombout(30));

ShiftLeft0_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => ShiftLeft0_a7_DATAA_driver);

ShiftLeft0_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => ShiftLeft0_a7_DATAC_driver);

-- Location: LCCOMB_X43_Y26_N6
ShiftLeft0_a7 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a7_combout = (!a_acombout(29) & !a_acombout(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a7_DATAA_driver,
	datac => ShiftLeft0_a7_DATAC_driver,
	combout => ShiftLeft0_a7_combout);

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a27_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(27),
	combout => a_acombout(27));

-- Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a26_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(26),
	combout => a_acombout(26));

-- Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a25_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(25),
	combout => a_acombout(25));

ShiftLeft0_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => ShiftLeft0_a6_DATAA_driver);

ShiftLeft0_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => ShiftLeft0_a6_DATAB_driver);

ShiftLeft0_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => ShiftLeft0_a6_DATAC_driver);

ShiftLeft0_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(25),
	dataout => ShiftLeft0_a6_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N12
ShiftLeft0_a6 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a6_combout = (!a_acombout(28) & (!a_acombout(27) & (!a_acombout(26) & !a_acombout(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a6_DATAA_driver,
	datab => ShiftLeft0_a6_DATAB_driver,
	datac => ShiftLeft0_a6_DATAC_driver,
	datad => ShiftLeft0_a6_DATAD_driver,
	combout => ShiftLeft0_a6_combout);

ShiftLeft0_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a5_combout,
	dataout => ShiftLeft0_a8_DATAA_driver);

ShiftLeft0_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a4_combout,
	dataout => ShiftLeft0_a8_DATAB_driver);

ShiftLeft0_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a7_combout,
	dataout => ShiftLeft0_a8_DATAC_driver);

ShiftLeft0_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a6_combout,
	dataout => ShiftLeft0_a8_DATAD_driver);

-- Location: LCCOMB_X42_Y25_N2
ShiftLeft0_a8 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a8_combout = (ShiftLeft0_a5_combout & (ShiftLeft0_a4_combout & (ShiftLeft0_a7_combout & ShiftLeft0_a6_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a8_DATAA_driver,
	datab => ShiftLeft0_a8_DATAB_driver,
	datac => ShiftLeft0_a8_DATAC_driver,
	datad => ShiftLeft0_a8_DATAD_driver,
	combout => ShiftLeft0_a8_combout);

ShiftLeft0_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftLeft0_a9_DATAB_driver);

ShiftLeft0_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftLeft0_a9_DATAD_driver);

-- Location: LCCOMB_X34_Y33_N0
ShiftLeft0_a9 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a9_combout = (!a_acombout(4) & ShiftLeft0_a8_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a9_DATAB_driver,
	datad => ShiftLeft0_a9_DATAD_driver,
	combout => ShiftLeft0_a9_combout);

ShiftLeft0_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a10_combout,
	dataout => ShiftLeft0_a11_DATAA_driver);

ShiftLeft0_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a11_DATAB_driver);

ShiftLeft0_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => ShiftLeft0_a11_DATAC_driver);

ShiftLeft0_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => ShiftLeft0_a11_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N8
ShiftLeft0_a11 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a11_combout = (!ShiftLeft0_a10_combout & (!a_acombout(3) & (ShiftLeft0_a9_combout & b_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a11_DATAA_driver,
	datab => ShiftLeft0_a11_DATAB_driver,
	datac => ShiftLeft0_a11_DATAC_driver,
	datad => ShiftLeft0_a11_DATAD_driver,
	combout => ShiftLeft0_a11_combout);

-- Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a19_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(19),
	combout => b_acombout(19));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a17_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(17),
	combout => b_acombout(17));

ShiftRight0_a13_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a13_DATAA_driver);

ShiftRight0_a13_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(19),
	dataout => ShiftRight0_a13_DATAB_driver);

ShiftRight0_a13_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(17),
	dataout => ShiftRight0_a13_DATAC_driver);

-- Location: LCCOMB_X39_Y28_N24
ShiftRight0_a13 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a13_combout = (a_acombout(1) & (b_acombout(19))) # (!a_acombout(1) & ((b_acombout(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a13_DATAA_driver,
	datab => ShiftRight0_a13_DATAB_driver,
	datac => ShiftRight0_a13_DATAC_driver,
	combout => ShiftRight0_a13_combout);

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a1_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(1),
	combout => a_acombout(1));

-- Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a18_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(18),
	combout => b_acombout(18));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a16_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(16),
	combout => b_acombout(16));

ShiftRight0_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a14_DATAB_driver);

ShiftRight0_a14_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(18),
	dataout => ShiftRight0_a14_DATAC_driver);

ShiftRight0_a14_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(16),
	dataout => ShiftRight0_a14_DATAD_driver);

-- Location: LCCOMB_X39_Y29_N0
ShiftRight0_a14 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a14_combout = (a_acombout(1) & (b_acombout(18))) # (!a_acombout(1) & ((b_acombout(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a14_DATAB_driver,
	datac => ShiftRight0_a14_DATAC_driver,
	datad => ShiftRight0_a14_DATAD_driver,
	combout => ShiftRight0_a14_combout);

ShiftRight0_a15_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a15_DATAB_driver);

ShiftRight0_a15_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a13_combout,
	dataout => ShiftRight0_a15_DATAC_driver);

ShiftRight0_a15_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a14_combout,
	dataout => ShiftRight0_a15_DATAD_driver);

-- Location: LCCOMB_X39_Y29_N26
ShiftRight0_a15 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a15_combout = (a_acombout(0) & (ShiftRight0_a13_combout)) # (!a_acombout(0) & ((ShiftRight0_a14_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a15_DATAB_driver,
	datac => ShiftRight0_a15_DATAC_driver,
	datad => ShiftRight0_a15_DATAD_driver,
	combout => ShiftRight0_a15_combout);

-- Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a22_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(22),
	combout => b_acombout(22));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a20_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(20),
	combout => b_acombout(20));

ShiftRight0_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(22),
	dataout => ShiftRight0_a11_DATAB_driver);

ShiftRight0_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a11_DATAC_driver);

ShiftRight0_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(20),
	dataout => ShiftRight0_a11_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N26
ShiftRight0_a11 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a11_combout = (a_acombout(1) & (b_acombout(22))) # (!a_acombout(1) & ((b_acombout(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a11_DATAB_driver,
	datac => ShiftRight0_a11_DATAC_driver,
	datad => ShiftRight0_a11_DATAD_driver,
	combout => ShiftRight0_a11_combout);

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a23_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(23),
	combout => b_acombout(23));

-- Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a21_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(21),
	combout => b_acombout(21));

ShiftRight0_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(23),
	dataout => ShiftRight0_a10_DATAB_driver);

ShiftRight0_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a10_DATAC_driver);

ShiftRight0_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(21),
	dataout => ShiftRight0_a10_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N8
ShiftRight0_a10 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a10_combout = (a_acombout(1) & (b_acombout(23))) # (!a_acombout(1) & ((b_acombout(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a10_DATAB_driver,
	datac => ShiftRight0_a10_DATAC_driver,
	datad => ShiftRight0_a10_DATAD_driver,
	combout => ShiftRight0_a10_combout);

ShiftRight0_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a11_combout,
	dataout => ShiftRight0_a12_DATAB_driver);

ShiftRight0_a12_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a10_combout,
	dataout => ShiftRight0_a12_DATAC_driver);

ShiftRight0_a12_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a12_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N4
ShiftRight0_a12 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a12_combout = (a_acombout(0) & ((ShiftRight0_a10_combout))) # (!a_acombout(0) & (ShiftRight0_a11_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a12_DATAB_driver,
	datac => ShiftRight0_a12_DATAC_driver,
	datad => ShiftRight0_a12_DATAD_driver,
	combout => ShiftRight0_a12_combout);

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a2_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(2),
	combout => a_acombout(2));

ShiftRight0_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a15_combout,
	dataout => ShiftRight0_a16_DATAB_driver);

ShiftRight0_a16_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a12_combout,
	dataout => ShiftRight0_a16_DATAC_driver);

ShiftRight0_a16_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a16_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N14
ShiftRight0_a16 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a16_combout = (a_acombout(2) & ((ShiftRight0_a12_combout))) # (!a_acombout(2) & (ShiftRight0_a15_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a16_DATAB_driver,
	datac => ShiftRight0_a16_DATAC_driver,
	datad => ShiftRight0_a16_DATAD_driver,
	combout => ShiftRight0_a16_combout);

ShiftRight0_a17_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a9_combout,
	dataout => ShiftRight0_a17_DATAA_driver);

ShiftRight0_a17_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => ShiftRight0_a17_DATAB_driver);

ShiftRight0_a17_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a16_combout,
	dataout => ShiftRight0_a17_DATAC_driver);

ShiftRight0_a17_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a17_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N18
ShiftRight0_a17 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a17_combout = (a_acombout(4) & ((a_acombout(3) & (ShiftRight0_a9_combout)) # (!a_acombout(3) & ((ShiftRight0_a16_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a17_DATAA_driver,
	datab => ShiftRight0_a17_DATAB_driver,
	datac => ShiftRight0_a17_DATAC_driver,
	datad => ShiftRight0_a17_DATAD_driver,
	combout => ShiftRight0_a17_combout);

ShiftRight0_a31_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a30_combout,
	dataout => ShiftRight0_a31_DATAA_driver);

ShiftRight0_a31_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a17_combout,
	dataout => ShiftRight0_a31_DATAB_driver);

ShiftRight0_a31_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => ShiftRight0_a31_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N14
ShiftRight0_a31 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a31_combout = (ShiftLeft0_a8_combout & ((ShiftRight0_a30_combout) # (ShiftRight0_a17_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a31_DATAA_driver,
	datab => ShiftRight0_a31_DATAB_driver,
	datad => ShiftRight0_a31_DATAD_driver,
	combout => ShiftRight0_a31_combout);

Mux31_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux31_a10_DATAA_driver);

Mux31_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a9_combout,
	dataout => Mux31_a10_DATAB_driver);

Mux31_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a11_combout,
	dataout => Mux31_a10_DATAC_driver);

Mux31_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a31_combout,
	dataout => Mux31_a10_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N22
Mux31_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a10_combout = (opcode_acombout(1) & ((Mux31_a9_combout & (ShiftLeft0_a11_combout)) # (!Mux31_a9_combout & ((ShiftRight0_a31_combout))))) # (!opcode_acombout(1) & (Mux31_a9_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux31_a10_DATAA_driver,
	datab => Mux31_a10_DATAB_driver,
	datac => Mux31_a10_DATAC_driver,
	datad => Mux31_a10_DATAD_driver,
	combout => Mux31_a10_combout);

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
opcode_a3_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_opcode(3),
	combout => opcode_acombout(3));

-- Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
opcode_a2_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_opcode(2),
	combout => opcode_acombout(2));

Mux31_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a2_combout,
	dataout => Mux31_a3_DATAA_driver);

Mux31_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a10_combout,
	dataout => Mux31_a3_DATAB_driver);

Mux31_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux31_a3_DATAC_driver);

Mux31_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux31_a3_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N16
Mux31_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a3_combout = (opcode_acombout(3) & (((Mux31_a10_combout) # (opcode_acombout(2))))) # (!opcode_acombout(3) & (Mux31_a2_combout & ((!opcode_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux31_a3_DATAA_driver,
	datab => Mux31_a3_DATAB_driver,
	datac => Mux31_a3_DATAC_driver,
	datad => Mux31_a3_DATAD_driver,
	combout => Mux31_a3_combout);

-- Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a31_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(31),
	combout => b_acombout(31));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a29_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(29),
	combout => a_acombout(29));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a28_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(28),
	combout => b_acombout(28));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a24_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(24),
	combout => b_acombout(24));

-- Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a22_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(22),
	combout => a_acombout(22));

-- Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a20_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(20),
	combout => a_acombout(20));

-- Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a19_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(19),
	combout => a_acombout(19));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a18_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(18),
	combout => a_acombout(18));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a17_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(17),
	combout => a_acombout(17));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a14_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(14),
	combout => b_acombout(14));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a13_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(13),
	combout => b_acombout(13));

-- Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a11_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(11),
	combout => b_acombout(11));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a10_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(10),
	combout => b_acombout(10));

-- Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a9_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(9),
	combout => a_acombout(9));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a8_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(8),
	combout => b_acombout(8));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a7_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(7),
	combout => b_acombout(7));

-- Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a5_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(5),
	combout => b_acombout(5));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a4_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(4),
	combout => b_acombout(4));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a3_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(3),
	combout => b_acombout(3));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a1_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(1),
	combout => b_acombout(1));

LessThan0_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => LessThan0_a1_DATAA_driver);

LessThan0_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => LessThan0_a1_DATAB_driver);

-- Location: LCCOMB_X42_Y28_N0
LessThan0_a1 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a1_cout = CARRY((b_acombout(0) & !a_acombout(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a1_DATAA_driver,
	datab => LessThan0_a1_DATAB_driver,
	datad => VCC,
	cout => LessThan0_a1_cout);

LessThan0_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => LessThan0_a3_DATAA_driver);

LessThan0_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(1),
	dataout => LessThan0_a3_DATAB_driver);

LessThan0_a3_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a1_cout,
	dataout => LessThan0_a3_CIN_driver);

-- Location: LCCOMB_X42_Y28_N2
LessThan0_a3 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a3_cout = CARRY((a_acombout(1) & ((!LessThan0_a1_cout) # (!b_acombout(1)))) # (!a_acombout(1) & (!b_acombout(1) & !LessThan0_a1_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a3_DATAA_driver,
	datab => LessThan0_a3_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a3_CIN_driver,
	cout => LessThan0_a3_cout);

LessThan0_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(2),
	dataout => LessThan0_a5_DATAA_driver);

LessThan0_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => LessThan0_a5_DATAB_driver);

LessThan0_a5_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a3_cout,
	dataout => LessThan0_a5_CIN_driver);

-- Location: LCCOMB_X42_Y28_N4
LessThan0_a5 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a5_cout = CARRY((b_acombout(2) & ((!LessThan0_a3_cout) # (!a_acombout(2)))) # (!b_acombout(2) & (!a_acombout(2) & !LessThan0_a3_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a5_DATAA_driver,
	datab => LessThan0_a5_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a5_CIN_driver,
	cout => LessThan0_a5_cout);

LessThan0_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => LessThan0_a7_DATAA_driver);

LessThan0_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(3),
	dataout => LessThan0_a7_DATAB_driver);

LessThan0_a7_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a5_cout,
	dataout => LessThan0_a7_CIN_driver);

-- Location: LCCOMB_X42_Y28_N6
LessThan0_a7 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a7_cout = CARRY((a_acombout(3) & ((!LessThan0_a5_cout) # (!b_acombout(3)))) # (!a_acombout(3) & (!b_acombout(3) & !LessThan0_a5_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a7_DATAA_driver,
	datab => LessThan0_a7_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a7_CIN_driver,
	cout => LessThan0_a7_cout);

LessThan0_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => LessThan0_a9_DATAA_driver);

LessThan0_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(4),
	dataout => LessThan0_a9_DATAB_driver);

LessThan0_a9_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a7_cout,
	dataout => LessThan0_a9_CIN_driver);

-- Location: LCCOMB_X42_Y28_N8
LessThan0_a9 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a9_cout = CARRY((a_acombout(4) & (b_acombout(4) & !LessThan0_a7_cout)) # (!a_acombout(4) & ((b_acombout(4)) # (!LessThan0_a7_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a9_DATAA_driver,
	datab => LessThan0_a9_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a9_CIN_driver,
	cout => LessThan0_a9_cout);

LessThan0_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(5),
	dataout => LessThan0_a11_DATAA_driver);

LessThan0_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(5),
	dataout => LessThan0_a11_DATAB_driver);

LessThan0_a11_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a9_cout,
	dataout => LessThan0_a11_CIN_driver);

-- Location: LCCOMB_X42_Y28_N10
LessThan0_a11 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a11_cout = CARRY((a_acombout(5) & ((!LessThan0_a9_cout) # (!b_acombout(5)))) # (!a_acombout(5) & (!b_acombout(5) & !LessThan0_a9_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a11_DATAA_driver,
	datab => LessThan0_a11_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a11_CIN_driver,
	cout => LessThan0_a11_cout);

LessThan0_a13_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(6),
	dataout => LessThan0_a13_DATAA_driver);

LessThan0_a13_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(6),
	dataout => LessThan0_a13_DATAB_driver);

LessThan0_a13_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a11_cout,
	dataout => LessThan0_a13_CIN_driver);

-- Location: LCCOMB_X42_Y28_N12
LessThan0_a13 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a13_cout = CARRY((b_acombout(6) & ((!LessThan0_a11_cout) # (!a_acombout(6)))) # (!b_acombout(6) & (!a_acombout(6) & !LessThan0_a11_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a13_DATAA_driver,
	datab => LessThan0_a13_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a13_CIN_driver,
	cout => LessThan0_a13_cout);

LessThan0_a15_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(7),
	dataout => LessThan0_a15_DATAA_driver);

LessThan0_a15_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(7),
	dataout => LessThan0_a15_DATAB_driver);

LessThan0_a15_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a13_cout,
	dataout => LessThan0_a15_CIN_driver);

-- Location: LCCOMB_X42_Y28_N14
LessThan0_a15 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a15_cout = CARRY((a_acombout(7) & ((!LessThan0_a13_cout) # (!b_acombout(7)))) # (!a_acombout(7) & (!b_acombout(7) & !LessThan0_a13_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a15_DATAA_driver,
	datab => LessThan0_a15_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a15_CIN_driver,
	cout => LessThan0_a15_cout);

LessThan0_a17_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(8),
	dataout => LessThan0_a17_DATAA_driver);

LessThan0_a17_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(8),
	dataout => LessThan0_a17_DATAB_driver);

LessThan0_a17_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a15_cout,
	dataout => LessThan0_a17_CIN_driver);

-- Location: LCCOMB_X42_Y28_N16
LessThan0_a17 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a17_cout = CARRY((a_acombout(8) & (b_acombout(8) & !LessThan0_a15_cout)) # (!a_acombout(8) & ((b_acombout(8)) # (!LessThan0_a15_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a17_DATAA_driver,
	datab => LessThan0_a17_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a17_CIN_driver,
	cout => LessThan0_a17_cout);

LessThan0_a19_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(9),
	dataout => LessThan0_a19_DATAA_driver);

LessThan0_a19_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(9),
	dataout => LessThan0_a19_DATAB_driver);

LessThan0_a19_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a17_cout,
	dataout => LessThan0_a19_CIN_driver);

-- Location: LCCOMB_X42_Y28_N18
LessThan0_a19 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a19_cout = CARRY((b_acombout(9) & (a_acombout(9) & !LessThan0_a17_cout)) # (!b_acombout(9) & ((a_acombout(9)) # (!LessThan0_a17_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a19_DATAA_driver,
	datab => LessThan0_a19_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a19_CIN_driver,
	cout => LessThan0_a19_cout);

LessThan0_a21_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(10),
	dataout => LessThan0_a21_DATAA_driver);

LessThan0_a21_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(10),
	dataout => LessThan0_a21_DATAB_driver);

LessThan0_a21_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a19_cout,
	dataout => LessThan0_a21_CIN_driver);

-- Location: LCCOMB_X42_Y28_N20
LessThan0_a21 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a21_cout = CARRY((a_acombout(10) & (b_acombout(10) & !LessThan0_a19_cout)) # (!a_acombout(10) & ((b_acombout(10)) # (!LessThan0_a19_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a21_DATAA_driver,
	datab => LessThan0_a21_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a21_CIN_driver,
	cout => LessThan0_a21_cout);

LessThan0_a23_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(11),
	dataout => LessThan0_a23_DATAA_driver);

LessThan0_a23_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(11),
	dataout => LessThan0_a23_DATAB_driver);

LessThan0_a23_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a21_cout,
	dataout => LessThan0_a23_CIN_driver);

-- Location: LCCOMB_X42_Y28_N22
LessThan0_a23 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a23_cout = CARRY((a_acombout(11) & ((!LessThan0_a21_cout) # (!b_acombout(11)))) # (!a_acombout(11) & (!b_acombout(11) & !LessThan0_a21_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a23_DATAA_driver,
	datab => LessThan0_a23_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a23_CIN_driver,
	cout => LessThan0_a23_cout);

LessThan0_a25_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(12),
	dataout => LessThan0_a25_DATAA_driver);

LessThan0_a25_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(12),
	dataout => LessThan0_a25_DATAB_driver);

LessThan0_a25_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a23_cout,
	dataout => LessThan0_a25_CIN_driver);

-- Location: LCCOMB_X42_Y28_N24
LessThan0_a25 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a25_cout = CARRY((b_acombout(12) & ((!LessThan0_a23_cout) # (!a_acombout(12)))) # (!b_acombout(12) & (!a_acombout(12) & !LessThan0_a23_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a25_DATAA_driver,
	datab => LessThan0_a25_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a25_CIN_driver,
	cout => LessThan0_a25_cout);

LessThan0_a27_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(13),
	dataout => LessThan0_a27_DATAA_driver);

LessThan0_a27_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(13),
	dataout => LessThan0_a27_DATAB_driver);

LessThan0_a27_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a25_cout,
	dataout => LessThan0_a27_CIN_driver);

-- Location: LCCOMB_X42_Y28_N26
LessThan0_a27 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a27_cout = CARRY((a_acombout(13) & ((!LessThan0_a25_cout) # (!b_acombout(13)))) # (!a_acombout(13) & (!b_acombout(13) & !LessThan0_a25_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a27_DATAA_driver,
	datab => LessThan0_a27_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a27_CIN_driver,
	cout => LessThan0_a27_cout);

LessThan0_a29_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(14),
	dataout => LessThan0_a29_DATAA_driver);

LessThan0_a29_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(14),
	dataout => LessThan0_a29_DATAB_driver);

LessThan0_a29_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a27_cout,
	dataout => LessThan0_a29_CIN_driver);

-- Location: LCCOMB_X42_Y28_N28
LessThan0_a29 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a29_cout = CARRY((a_acombout(14) & (b_acombout(14) & !LessThan0_a27_cout)) # (!a_acombout(14) & ((b_acombout(14)) # (!LessThan0_a27_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a29_DATAA_driver,
	datab => LessThan0_a29_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a29_CIN_driver,
	cout => LessThan0_a29_cout);

LessThan0_a31_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(15),
	dataout => LessThan0_a31_DATAA_driver);

LessThan0_a31_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(15),
	dataout => LessThan0_a31_DATAB_driver);

LessThan0_a31_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a29_cout,
	dataout => LessThan0_a31_CIN_driver);

-- Location: LCCOMB_X42_Y28_N30
LessThan0_a31 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a31_cout = CARRY((b_acombout(15) & (a_acombout(15) & !LessThan0_a29_cout)) # (!b_acombout(15) & ((a_acombout(15)) # (!LessThan0_a29_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a31_DATAA_driver,
	datab => LessThan0_a31_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a31_CIN_driver,
	cout => LessThan0_a31_cout);

LessThan0_a33_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(16),
	dataout => LessThan0_a33_DATAA_driver);

LessThan0_a33_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(16),
	dataout => LessThan0_a33_DATAB_driver);

LessThan0_a33_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a31_cout,
	dataout => LessThan0_a33_CIN_driver);

-- Location: LCCOMB_X42_Y27_N0
LessThan0_a33 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a33_cout = CARRY((a_acombout(16) & (b_acombout(16) & !LessThan0_a31_cout)) # (!a_acombout(16) & ((b_acombout(16)) # (!LessThan0_a31_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a33_DATAA_driver,
	datab => LessThan0_a33_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a33_CIN_driver,
	cout => LessThan0_a33_cout);

LessThan0_a35_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(17),
	dataout => LessThan0_a35_DATAA_driver);

LessThan0_a35_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(17),
	dataout => LessThan0_a35_DATAB_driver);

LessThan0_a35_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a33_cout,
	dataout => LessThan0_a35_CIN_driver);

-- Location: LCCOMB_X42_Y27_N2
LessThan0_a35 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a35_cout = CARRY((b_acombout(17) & (a_acombout(17) & !LessThan0_a33_cout)) # (!b_acombout(17) & ((a_acombout(17)) # (!LessThan0_a33_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a35_DATAA_driver,
	datab => LessThan0_a35_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a35_CIN_driver,
	cout => LessThan0_a35_cout);

LessThan0_a37_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(18),
	dataout => LessThan0_a37_DATAA_driver);

LessThan0_a37_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(18),
	dataout => LessThan0_a37_DATAB_driver);

LessThan0_a37_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a35_cout,
	dataout => LessThan0_a37_CIN_driver);

-- Location: LCCOMB_X42_Y27_N4
LessThan0_a37 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a37_cout = CARRY((b_acombout(18) & ((!LessThan0_a35_cout) # (!a_acombout(18)))) # (!b_acombout(18) & (!a_acombout(18) & !LessThan0_a35_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a37_DATAA_driver,
	datab => LessThan0_a37_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a37_CIN_driver,
	cout => LessThan0_a37_cout);

LessThan0_a39_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(19),
	dataout => LessThan0_a39_DATAA_driver);

LessThan0_a39_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(19),
	dataout => LessThan0_a39_DATAB_driver);

LessThan0_a39_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a37_cout,
	dataout => LessThan0_a39_CIN_driver);

-- Location: LCCOMB_X42_Y27_N6
LessThan0_a39 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a39_cout = CARRY((b_acombout(19) & (a_acombout(19) & !LessThan0_a37_cout)) # (!b_acombout(19) & ((a_acombout(19)) # (!LessThan0_a37_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a39_DATAA_driver,
	datab => LessThan0_a39_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a39_CIN_driver,
	cout => LessThan0_a39_cout);

LessThan0_a41_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(20),
	dataout => LessThan0_a41_DATAA_driver);

LessThan0_a41_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(20),
	dataout => LessThan0_a41_DATAB_driver);

LessThan0_a41_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a39_cout,
	dataout => LessThan0_a41_CIN_driver);

-- Location: LCCOMB_X42_Y27_N8
LessThan0_a41 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a41_cout = CARRY((b_acombout(20) & ((!LessThan0_a39_cout) # (!a_acombout(20)))) # (!b_acombout(20) & (!a_acombout(20) & !LessThan0_a39_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a41_DATAA_driver,
	datab => LessThan0_a41_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a41_CIN_driver,
	cout => LessThan0_a41_cout);

LessThan0_a43_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(21),
	dataout => LessThan0_a43_DATAA_driver);

LessThan0_a43_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(21),
	dataout => LessThan0_a43_DATAB_driver);

LessThan0_a43_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a41_cout,
	dataout => LessThan0_a43_CIN_driver);

-- Location: LCCOMB_X42_Y27_N10
LessThan0_a43 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a43_cout = CARRY((a_acombout(21) & ((!LessThan0_a41_cout) # (!b_acombout(21)))) # (!a_acombout(21) & (!b_acombout(21) & !LessThan0_a41_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a43_DATAA_driver,
	datab => LessThan0_a43_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a43_CIN_driver,
	cout => LessThan0_a43_cout);

LessThan0_a45_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(22),
	dataout => LessThan0_a45_DATAA_driver);

LessThan0_a45_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(22),
	dataout => LessThan0_a45_DATAB_driver);

LessThan0_a45_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a43_cout,
	dataout => LessThan0_a45_CIN_driver);

-- Location: LCCOMB_X42_Y27_N12
LessThan0_a45 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a45_cout = CARRY((b_acombout(22) & ((!LessThan0_a43_cout) # (!a_acombout(22)))) # (!b_acombout(22) & (!a_acombout(22) & !LessThan0_a43_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a45_DATAA_driver,
	datab => LessThan0_a45_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a45_CIN_driver,
	cout => LessThan0_a45_cout);

LessThan0_a47_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(23),
	dataout => LessThan0_a47_DATAA_driver);

LessThan0_a47_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(23),
	dataout => LessThan0_a47_DATAB_driver);

LessThan0_a47_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a45_cout,
	dataout => LessThan0_a47_CIN_driver);

-- Location: LCCOMB_X42_Y27_N14
LessThan0_a47 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a47_cout = CARRY((a_acombout(23) & ((!LessThan0_a45_cout) # (!b_acombout(23)))) # (!a_acombout(23) & (!b_acombout(23) & !LessThan0_a45_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a47_DATAA_driver,
	datab => LessThan0_a47_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a47_CIN_driver,
	cout => LessThan0_a47_cout);

LessThan0_a49_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(24),
	dataout => LessThan0_a49_DATAA_driver);

LessThan0_a49_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(24),
	dataout => LessThan0_a49_DATAB_driver);

LessThan0_a49_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a47_cout,
	dataout => LessThan0_a49_CIN_driver);

-- Location: LCCOMB_X42_Y27_N16
LessThan0_a49 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a49_cout = CARRY((a_acombout(24) & (b_acombout(24) & !LessThan0_a47_cout)) # (!a_acombout(24) & ((b_acombout(24)) # (!LessThan0_a47_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a49_DATAA_driver,
	datab => LessThan0_a49_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a49_CIN_driver,
	cout => LessThan0_a49_cout);

LessThan0_a51_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(25),
	dataout => LessThan0_a51_DATAA_driver);

LessThan0_a51_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(25),
	dataout => LessThan0_a51_DATAB_driver);

LessThan0_a51_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a49_cout,
	dataout => LessThan0_a51_CIN_driver);

-- Location: LCCOMB_X42_Y27_N18
LessThan0_a51 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a51_cout = CARRY((b_acombout(25) & (a_acombout(25) & !LessThan0_a49_cout)) # (!b_acombout(25) & ((a_acombout(25)) # (!LessThan0_a49_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a51_DATAA_driver,
	datab => LessThan0_a51_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a51_CIN_driver,
	cout => LessThan0_a51_cout);

LessThan0_a53_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(26),
	dataout => LessThan0_a53_DATAA_driver);

LessThan0_a53_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => LessThan0_a53_DATAB_driver);

LessThan0_a53_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a51_cout,
	dataout => LessThan0_a53_CIN_driver);

-- Location: LCCOMB_X42_Y27_N20
LessThan0_a53 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a53_cout = CARRY((b_acombout(26) & ((!LessThan0_a51_cout) # (!a_acombout(26)))) # (!b_acombout(26) & (!a_acombout(26) & !LessThan0_a51_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a53_DATAA_driver,
	datab => LessThan0_a53_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a53_CIN_driver,
	cout => LessThan0_a53_cout);

LessThan0_a55_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(27),
	dataout => LessThan0_a55_DATAA_driver);

LessThan0_a55_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => LessThan0_a55_DATAB_driver);

LessThan0_a55_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a53_cout,
	dataout => LessThan0_a55_CIN_driver);

-- Location: LCCOMB_X42_Y27_N22
LessThan0_a55 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a55_cout = CARRY((b_acombout(27) & (a_acombout(27) & !LessThan0_a53_cout)) # (!b_acombout(27) & ((a_acombout(27)) # (!LessThan0_a53_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a55_DATAA_driver,
	datab => LessThan0_a55_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a55_CIN_driver,
	cout => LessThan0_a55_cout);

LessThan0_a57_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => LessThan0_a57_DATAA_driver);

LessThan0_a57_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => LessThan0_a57_DATAB_driver);

LessThan0_a57_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a55_cout,
	dataout => LessThan0_a57_CIN_driver);

-- Location: LCCOMB_X42_Y27_N24
LessThan0_a57 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a57_cout = CARRY((a_acombout(28) & (b_acombout(28) & !LessThan0_a55_cout)) # (!a_acombout(28) & ((b_acombout(28)) # (!LessThan0_a55_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a57_DATAA_driver,
	datab => LessThan0_a57_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a57_CIN_driver,
	cout => LessThan0_a57_cout);

LessThan0_a59_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(29),
	dataout => LessThan0_a59_DATAA_driver);

LessThan0_a59_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => LessThan0_a59_DATAB_driver);

LessThan0_a59_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a57_cout,
	dataout => LessThan0_a59_CIN_driver);

-- Location: LCCOMB_X42_Y27_N26
LessThan0_a59 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a59_cout = CARRY((b_acombout(29) & (a_acombout(29) & !LessThan0_a57_cout)) # (!b_acombout(29) & ((a_acombout(29)) # (!LessThan0_a57_cout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a59_DATAA_driver,
	datab => LessThan0_a59_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a59_CIN_driver,
	cout => LessThan0_a59_cout);

LessThan0_a61_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => LessThan0_a61_DATAA_driver);

LessThan0_a61_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => LessThan0_a61_DATAB_driver);

LessThan0_a61_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a59_cout,
	dataout => LessThan0_a61_CIN_driver);

-- Location: LCCOMB_X42_Y27_N28
LessThan0_a61 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a61_cout = CARRY((b_acombout(30) & ((!LessThan0_a59_cout) # (!a_acombout(30)))) # (!b_acombout(30) & (!a_acombout(30) & !LessThan0_a59_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a61_DATAA_driver,
	datab => LessThan0_a61_DATAB_driver,
	datad => VCC,
	cin => LessThan0_a61_CIN_driver,
	cout => LessThan0_a61_cout);

LessThan0_a62_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => LessThan0_a62_DATAA_driver);

LessThan0_a62_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => LessThan0_a62_DATAB_driver);

LessThan0_a62_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a61_cout,
	dataout => LessThan0_a62_CIN_driver);

-- Location: LCCOMB_X42_Y27_N30
LessThan0_a62 : cycloneii_lcell_comb
-- Equation(s):
-- LessThan0_a62_combout = (a_acombout(31) & (b_acombout(31) & LessThan0_a61_cout)) # (!a_acombout(31) & ((b_acombout(31)) # (LessThan0_a61_cout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011010100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => LessThan0_a62_DATAA_driver,
	datab => LessThan0_a62_DATAB_driver,
	cin => LessThan0_a62_CIN_driver,
	combout => LessThan0_a62_combout);

-- Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
opcode_a0_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_opcode(0),
	combout => opcode_acombout(0));

Add0_a54_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Add0_a54_DATAA_driver);

Add0_a54_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a54_DATAB_driver);

Add0_a54_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a54_DATAC_driver);

Add0_a54_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a54_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N24
Add0_a54 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a54_combout = (((opcode_acombout(1) & opcode_acombout(0))) # (!opcode_acombout(3))) # (!opcode_acombout(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a54_DATAA_driver,
	datab => Add0_a54_DATAB_driver,
	datac => Add0_a54_DATAC_driver,
	datad => Add0_a54_DATAD_driver,
	combout => Add0_a54_combout);

Add0_a55_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a55_DATAB_driver);

Add0_a55_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Add0_a55_DATAD_driver);

-- Location: LCCOMB_X43_Y31_N8
Add0_a55 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a55_combout = (a_acombout(0)) # (!Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a55_DATAB_driver,
	datad => Add0_a55_DATAD_driver,
	combout => Add0_a55_combout);

Add0_a57_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a57_DATAA_driver);

Add0_a57_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a57_DATAB_driver);

-- Location: LCCOMB_X43_Y31_N16
Add0_a57 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a57_cout = CARRY((!opcode_acombout(1) & !opcode_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a57_DATAA_driver,
	datab => Add0_a57_DATAB_driver,
	datad => VCC,
	cout => Add0_a57_cout);

Add0_a58_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a252_combout,
	dataout => Add0_a58_DATAA_driver);

Add0_a58_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a55_combout,
	dataout => Add0_a58_DATAB_driver);

Add0_a58_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a57_cout,
	dataout => Add0_a58_CIN_driver);

-- Location: LCCOMB_X43_Y31_N18
Add0_a58 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a58_combout = (Add0_a252_combout & ((Add0_a55_combout & (Add0_a57_cout & VCC)) # (!Add0_a55_combout & (!Add0_a57_cout)))) # (!Add0_a252_combout & ((Add0_a55_combout & (!Add0_a57_cout)) # (!Add0_a55_combout & ((Add0_a57_cout) # (GND)))))
-- Add0_a59 = CARRY((Add0_a252_combout & (!Add0_a55_combout & !Add0_a57_cout)) # (!Add0_a252_combout & ((!Add0_a57_cout) # (!Add0_a55_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a58_DATAA_driver,
	datab => Add0_a58_DATAB_driver,
	datad => VCC,
	cin => Add0_a58_CIN_driver,
	combout => Add0_a58_combout,
	cout => Add0_a59);

Mux31_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => LessThan0_a62_combout,
	dataout => Mux31_a0_DATAB_driver);

Mux31_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux31_a0_DATAC_driver);

Mux31_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a58_combout,
	dataout => Mux31_a0_DATAD_driver);

-- Location: LCCOMB_X43_Y31_N10
Mux31_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a0_combout = (opcode_acombout(1) & (LessThan0_a62_combout)) # (!opcode_acombout(1) & ((Add0_a58_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux31_a0_DATAB_driver,
	datac => Mux31_a0_DATAC_driver,
	datad => Mux31_a0_DATAD_driver,
	combout => Mux31_a0_combout);

Mux31_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a0_combout,
	dataout => Mux31_a4_DATAA_driver);

Mux31_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux31_a4_DATAB_driver);

Mux31_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a58_combout,
	dataout => Mux31_a4_DATAD_driver);

-- Location: LCCOMB_X43_Y31_N4
Mux31_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a4_combout = (a_acombout(0) & (Add30_a0_combout)) # (!a_acombout(0) & ((Add0_a58_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux31_a4_DATAA_driver,
	datab => Mux31_a4_DATAB_driver,
	datad => Mux31_a4_DATAD_driver,
	combout => Mux31_a4_combout);

Mux31_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a6_combout,
	dataout => Mux31_a7_DATAA_driver);

Mux31_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a58_combout,
	dataout => Mux31_a7_DATAB_driver);

Mux31_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a4_combout,
	dataout => Mux31_a7_DATAC_driver);

Mux31_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux31_a7_DATAD_driver);

-- Location: LCCOMB_X43_Y31_N2
Mux31_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a7_combout = (Mux31_a6_combout & ((Add0_a58_combout) # ((!opcode_acombout(0))))) # (!Mux31_a6_combout & (((Mux31_a4_combout & opcode_acombout(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux31_a7_DATAA_driver,
	datab => Mux31_a7_DATAB_driver,
	datac => Mux31_a7_DATAC_driver,
	datad => Mux31_a7_DATAD_driver,
	combout => Mux31_a7_combout);

Mux31_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a3_combout,
	dataout => Mux31_a8_DATAA_driver);

Mux31_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a0_combout,
	dataout => Mux31_a8_DATAB_driver);

Mux31_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a7_combout,
	dataout => Mux31_a8_DATAC_driver);

Mux31_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux31_a8_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N2
Mux31_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux31_a8_combout = (Mux31_a3_combout & (((Mux31_a7_combout) # (!opcode_acombout(2))))) # (!Mux31_a3_combout & (Mux31_a0_combout & ((opcode_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux31_a8_DATAA_driver,
	datab => Mux31_a8_DATAB_driver,
	datac => Mux31_a8_DATAC_driver,
	datad => Mux31_a8_DATAD_driver,
	combout => Mux31_a8_combout);

Add0_a61_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a61_DATAB_driver);

Add0_a61_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a61_DATAC_driver);

-- Location: LCCOMB_X42_Y32_N20
Add0_a61 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a61_combout = (!opcode_acombout(1) & opcode_acombout(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a61_DATAB_driver,
	datac => Add0_a61_DATAC_driver,
	combout => Add0_a61_combout);

Add0_a60_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(1),
	dataout => Add0_a60_DATAA_driver);

Add0_a60_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a60_DATAB_driver);

Add0_a60_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a60_DATAC_driver);

Add0_a60_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a60_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N0
Add0_a60 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a60_combout = (b_acombout(1) & (opcode_acombout(1) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!b_acombout(1) & (!opcode_acombout(3) & ((!opcode_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a60_DATAA_driver,
	datab => Add0_a60_DATAB_driver,
	datac => Add0_a60_DATAC_driver,
	datad => Add0_a60_DATAD_driver,
	combout => Add0_a60_combout);

Add29_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a0_combout,
	dataout => Add29_a0_DATAA_driver);

Add29_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Add29_a0_DATAB_driver);

-- Location: LCCOMB_X40_Y35_N6
Add29_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a0_combout = (Add28_a0_combout & (a_acombout(2) $ (GND))) # (!Add28_a0_combout & (!a_acombout(2) & VCC))
-- Add29_a1 = CARRY((Add28_a0_combout & !a_acombout(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a0_DATAA_driver,
	datab => Add29_a0_DATAB_driver,
	datad => VCC,
	combout => Add29_a0_combout,
	cout => Add29_a1);

Add30_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a2_combout,
	dataout => Add30_a2_DATAA_driver);

Add30_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a1,
	dataout => Add30_a2_CIN_driver);

-- Location: LCCOMB_X41_Y35_N6
Add30_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a2_combout = (Add29_a2_combout & (!Add30_a1)) # (!Add29_a2_combout & ((Add30_a1) # (GND)))
-- Add30_a3 = CARRY((!Add30_a1) # (!Add29_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a2_DATAA_driver,
	datad => VCC,
	cin => Add30_a2_CIN_driver,
	combout => Add30_a2_combout,
	cout => Add30_a3);

Add0_a62_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a224_combout,
	dataout => Add0_a62_DATAA_driver);

Add0_a62_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a62_DATAB_driver);

Add0_a62_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a60_combout,
	dataout => Add0_a62_DATAC_driver);

Add0_a62_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a2_combout,
	dataout => Add0_a62_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N26
Add0_a62 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a62_combout = (Add0_a224_combout) # ((Add0_a60_combout) # ((Add0_a61_combout & Add30_a2_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a62_DATAA_driver,
	datab => Add0_a62_DATAB_driver,
	datac => Add0_a62_DATAC_driver,
	datad => Add0_a62_DATAD_driver,
	combout => Add0_a62_combout);

Add0_a64_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a63_combout,
	dataout => Add0_a64_DATAA_driver);

Add0_a64_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a62_combout,
	dataout => Add0_a64_DATAB_driver);

Add0_a64_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a59,
	dataout => Add0_a64_CIN_driver);

-- Location: LCCOMB_X43_Y31_N20
Add0_a64 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a64_combout = ((Add0_a63_combout $ (Add0_a62_combout $ (!Add0_a59)))) # (GND)
-- Add0_a65 = CARRY((Add0_a63_combout & ((Add0_a62_combout) # (!Add0_a59))) # (!Add0_a63_combout & (Add0_a62_combout & !Add0_a59)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a64_DATAA_driver,
	datab => Add0_a64_DATAB_driver,
	datad => VCC,
	cin => Add0_a64_CIN_driver,
	combout => Add0_a64_combout,
	cout => Add0_a65);

Mux30_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux30_a0_DATAB_driver);

Mux30_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a64_combout,
	dataout => Mux30_a0_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N12
Mux30_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a0_combout = (!opcode_acombout(1) & Add0_a64_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux30_a0_DATAB_driver,
	datad => Mux30_a0_DATAD_driver,
	combout => Mux30_a0_combout);

Mux30_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => Mux30_a1_DATAA_driver);

Mux30_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux30_a1_DATAB_driver);

Mux30_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux30_a1_DATAC_driver);

Mux30_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(1),
	dataout => Mux30_a1_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N30
Mux30_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a1_combout = (!opcode_acombout(1) & ((a_acombout(1) & ((opcode_acombout(0)) # (b_acombout(1)))) # (!a_acombout(1) & (opcode_acombout(0) & b_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux30_a1_DATAA_driver,
	datab => Mux30_a1_DATAB_driver,
	datac => Mux30_a1_DATAC_driver,
	datad => Mux30_a1_DATAD_driver,
	combout => Mux30_a1_combout);

Mux30_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a64_combout,
	dataout => Mux30_a2_DATAB_driver);

Mux30_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux30_a2_DATAC_driver);

Mux30_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a1_combout,
	dataout => Mux30_a2_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N8
Mux30_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a2_combout = (Mux30_a1_combout) # ((Add0_a64_combout & opcode_acombout(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux30_a2_DATAB_driver,
	datac => Mux30_a2_DATAC_driver,
	datad => Mux30_a2_DATAD_driver,
	combout => Mux30_a2_combout);

Mux30_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => Mux30_a9_DATAA_driver);

Mux30_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux30_a9_DATAB_driver);

Mux30_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux30_a9_DATAC_driver);

Mux30_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(1),
	dataout => Mux30_a9_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N20
Mux30_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a9_combout = (opcode_acombout(1) & (((!opcode_acombout(0))))) # (!opcode_acombout(1) & ((a_acombout(1) & (opcode_acombout(0) & !b_acombout(1))) # (!a_acombout(1) & (opcode_acombout(0) $ (!b_acombout(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux30_a9_DATAA_driver,
	datab => Mux30_a9_DATAB_driver,
	datac => Mux30_a9_DATAC_driver,
	datad => Mux30_a9_DATAD_driver,
	combout => Mux30_a9_combout);

ShiftLeft0_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a12_DATAB_driver);

ShiftLeft0_a12_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a12_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N16
ShiftLeft0_a12 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a12_combout = (!a_acombout(1) & !a_acombout(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a12_DATAB_driver,
	datad => ShiftLeft0_a12_DATAD_driver,
	combout => ShiftLeft0_a12_combout);

ShiftLeft0_a13_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a13_DATAA_driver);

ShiftLeft0_a13_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(1),
	dataout => ShiftLeft0_a13_DATAB_driver);

ShiftLeft0_a13_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => ShiftLeft0_a13_DATAC_driver);

-- Location: LCCOMB_X41_Y28_N6
ShiftLeft0_a13 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a13_combout = (a_acombout(0) & ((b_acombout(0)))) # (!a_acombout(0) & (b_acombout(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a13_DATAA_driver,
	datab => ShiftLeft0_a13_DATAB_driver,
	datac => ShiftLeft0_a13_DATAC_driver,
	combout => ShiftLeft0_a13_combout);

ShiftLeft0_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a14_DATAA_driver);

ShiftLeft0_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => ShiftLeft0_a14_DATAB_driver);

ShiftLeft0_a14_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a12_combout,
	dataout => ShiftLeft0_a14_DATAC_driver);

ShiftLeft0_a14_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a13_combout,
	dataout => ShiftLeft0_a14_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N2
ShiftLeft0_a14 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a14_combout = (!a_acombout(3) & (ShiftLeft0_a9_combout & (ShiftLeft0_a12_combout & ShiftLeft0_a13_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a14_DATAA_driver,
	datab => ShiftLeft0_a14_DATAB_driver,
	datac => ShiftLeft0_a14_DATAC_driver,
	datad => ShiftLeft0_a14_DATAD_driver,
	combout => ShiftLeft0_a14_combout);

Mux30_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a48_combout,
	dataout => Mux30_a10_DATAA_driver);

Mux30_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux30_a10_DATAB_driver);

Mux30_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a9_combout,
	dataout => Mux30_a10_DATAC_driver);

Mux30_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a14_combout,
	dataout => Mux30_a10_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N14
Mux30_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a10_combout = (opcode_acombout(1) & ((Mux30_a9_combout & ((ShiftLeft0_a14_combout))) # (!Mux30_a9_combout & (ShiftRight0_a48_combout)))) # (!opcode_acombout(1) & (((Mux30_a9_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux30_a10_DATAA_driver,
	datab => Mux30_a10_DATAB_driver,
	datac => Mux30_a10_DATAC_driver,
	datad => Mux30_a10_DATAD_driver,
	combout => Mux30_a10_combout);

Mux30_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux30_a3_DATAA_driver);

Mux30_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a2_combout,
	dataout => Mux30_a3_DATAB_driver);

Mux30_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a10_combout,
	dataout => Mux30_a3_DATAC_driver);

Mux30_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux30_a3_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N2
Mux30_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a3_combout = (opcode_acombout(3) & (((Mux30_a10_combout) # (opcode_acombout(2))))) # (!opcode_acombout(3) & (Mux30_a2_combout & ((!opcode_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux30_a3_DATAA_driver,
	datab => Mux30_a3_DATAB_driver,
	datac => Mux30_a3_DATAC_driver,
	datad => Mux30_a3_DATAD_driver,
	combout => Mux30_a3_combout);

Mux30_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a2_combout,
	dataout => Mux30_a5_DATAA_driver);

Mux30_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux30_a5_DATAC_driver);

Mux30_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a64_combout,
	dataout => Mux30_a5_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N6
Mux30_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a5_combout = (a_acombout(0) & ((Add0_a64_combout))) # (!a_acombout(0) & (Add61_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux30_a5_DATAA_driver,
	datac => Mux30_a5_DATAC_driver,
	datad => Mux30_a5_DATAD_driver,
	combout => Mux30_a5_combout);

Mux30_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a23_combout,
	dataout => Mux30_a6_DATAA_driver);

Mux30_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux30_a6_DATAB_driver);

Mux30_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux30_a6_DATAC_driver);

Mux30_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a5_combout,
	dataout => Mux30_a6_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N18
Mux30_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a6_combout = (opcode_acombout(1) & (((opcode_acombout(0)) # (Mux30_a5_combout)))) # (!opcode_acombout(1) & (ShiftRight1_a23_combout & (!opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux30_a6_DATAA_driver,
	datab => Mux30_a6_DATAB_driver,
	datac => Mux30_a6_DATAC_driver,
	datad => Mux30_a6_DATAD_driver,
	combout => Mux30_a6_combout);

Mux30_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a4_combout,
	dataout => Mux30_a7_DATAA_driver);

Mux30_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a6_combout,
	dataout => Mux30_a7_DATAB_driver);

Mux30_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux30_a7_DATAC_driver);

Mux30_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a64_combout,
	dataout => Mux30_a7_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N4
Mux30_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a7_combout = (Mux30_a6_combout & (((Add0_a64_combout) # (!opcode_acombout(0))))) # (!Mux30_a6_combout & (Mux30_a4_combout & (opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux30_a7_DATAA_driver,
	datab => Mux30_a7_DATAB_driver,
	datac => Mux30_a7_DATAC_driver,
	datad => Mux30_a7_DATAD_driver,
	combout => Mux30_a7_combout);

Mux30_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a0_combout,
	dataout => Mux30_a8_DATAA_driver);

Mux30_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a3_combout,
	dataout => Mux30_a8_DATAB_driver);

Mux30_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a7_combout,
	dataout => Mux30_a8_DATAC_driver);

Mux30_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux30_a8_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N22
Mux30_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux30_a8_combout = (Mux30_a3_combout & (((Mux30_a7_combout) # (!opcode_acombout(2))))) # (!Mux30_a3_combout & (Mux30_a0_combout & ((opcode_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux30_a8_DATAA_driver,
	datab => Mux30_a8_DATAB_driver,
	datac => Mux30_a8_DATAC_driver,
	datad => Mux30_a8_DATAD_driver,
	combout => Mux30_a8_combout);

ShiftRight1_a37_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a37_DATAB_driver);

ShiftRight1_a37_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(13),
	dataout => ShiftRight1_a37_DATAC_driver);

ShiftRight1_a37_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(11),
	dataout => ShiftRight1_a37_DATAD_driver);

-- Location: LCCOMB_X40_Y28_N10
ShiftRight1_a37 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a37_combout = (a_acombout(1) & (b_acombout(13))) # (!a_acombout(1) & ((b_acombout(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a37_DATAB_driver,
	datac => ShiftRight1_a37_DATAC_driver,
	datad => ShiftRight1_a37_DATAD_driver,
	combout => ShiftRight1_a37_combout);

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a12_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(12),
	combout => b_acombout(12));

ShiftRight1_a15_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(12),
	dataout => ShiftRight1_a15_DATAB_driver);

ShiftRight1_a15_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a15_DATAC_driver);

ShiftRight1_a15_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(10),
	dataout => ShiftRight1_a15_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N28
ShiftRight1_a15 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a15_combout = (a_acombout(1) & (b_acombout(12))) # (!a_acombout(1) & ((b_acombout(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a15_DATAB_driver,
	datac => ShiftRight1_a15_DATAC_driver,
	datad => ShiftRight1_a15_DATAD_driver,
	combout => ShiftRight1_a15_combout);

ShiftRight1_a38_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a38_DATAB_driver);

ShiftRight1_a38_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a37_combout,
	dataout => ShiftRight1_a38_DATAC_driver);

ShiftRight1_a38_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a15_combout,
	dataout => ShiftRight1_a38_DATAD_driver);

-- Location: LCCOMB_X39_Y29_N8
ShiftRight1_a38 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a38_combout = (a_acombout(0) & (ShiftRight1_a37_combout)) # (!a_acombout(0) & ((ShiftRight1_a15_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a38_DATAB_driver,
	datac => ShiftRight1_a38_DATAC_driver,
	datad => ShiftRight1_a38_DATAD_driver,
	combout => ShiftRight1_a38_combout);

ShiftRight0_a52_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a36_combout,
	dataout => ShiftRight0_a52_DATAA_driver);

ShiftRight0_a52_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a38_combout,
	dataout => ShiftRight0_a52_DATAB_driver);

ShiftRight0_a52_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a52_DATAC_driver);

-- Location: LCCOMB_X39_Y29_N10
ShiftRight0_a52 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a52_combout = (a_acombout(2) & (ShiftRight1_a36_combout)) # (!a_acombout(2) & ((ShiftRight1_a38_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a52_DATAA_driver,
	datab => ShiftRight0_a52_DATAB_driver,
	datac => ShiftRight0_a52_DATAC_driver,
	combout => ShiftRight0_a52_combout);

ShiftRight1_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(5),
	dataout => ShiftRight1_a10_DATAA_driver);

ShiftRight1_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(4),
	dataout => ShiftRight1_a10_DATAB_driver);

ShiftRight1_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a10_DATAC_driver);

-- Location: LCCOMB_X36_Y33_N0
ShiftRight1_a10 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a10_combout = (a_acombout(0) & (b_acombout(5))) # (!a_acombout(0) & ((b_acombout(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a10_DATAA_driver,
	datab => ShiftRight1_a10_DATAB_driver,
	datac => ShiftRight1_a10_DATAC_driver,
	combout => ShiftRight1_a10_combout);

Mux29_a17_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux29_a17_DATAA_driver);

Mux29_a17_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Mux29_a17_DATAB_driver);

Mux29_a17_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => Mux29_a17_DATAC_driver);

-- Location: LCCOMB_X40_Y31_N26
Mux29_a17 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a17_combout = (a_acombout(3)) # ((!a_acombout(2) & a_acombout(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a17_DATAA_driver,
	datab => Mux29_a17_DATAB_driver,
	datac => Mux29_a17_DATAC_driver,
	combout => Mux29_a17_combout);

Mux29_a19_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a18_combout,
	dataout => Mux29_a19_DATAA_driver);

Mux29_a19_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a52_combout,
	dataout => Mux29_a19_DATAB_driver);

Mux29_a19_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a10_combout,
	dataout => Mux29_a19_DATAC_driver);

Mux29_a19_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a17_combout,
	dataout => Mux29_a19_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N6
Mux29_a19 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a19_combout = (Mux29_a18_combout & ((ShiftRight0_a52_combout) # ((!Mux29_a17_combout)))) # (!Mux29_a18_combout & (((ShiftRight1_a10_combout & Mux29_a17_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a19_DATAA_driver,
	datab => Mux29_a19_DATAB_driver,
	datac => Mux29_a19_DATAC_driver,
	datad => Mux29_a19_DATAD_driver,
	combout => Mux29_a19_combout);

Mux29_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux29_a0_DATAA_driver);

Mux29_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux29_a0_DATAB_driver);

Mux29_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux29_a0_DATAC_driver);

Mux29_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux29_a0_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N2
Mux29_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a0_combout = ((opcode_acombout(2) & ((opcode_acombout(1)) # (opcode_acombout(0)))) # (!opcode_acombout(2) & ((!opcode_acombout(0)) # (!opcode_acombout(1))))) # (!opcode_acombout(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a0_DATAA_driver,
	datab => Mux29_a0_DATAB_driver,
	datac => Mux29_a0_DATAC_driver,
	datad => Mux29_a0_DATAD_driver,
	combout => Mux29_a0_combout);

Mux29_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux29_a1_DATAA_driver);

Mux29_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a0_combout,
	dataout => Mux29_a1_DATAB_driver);

Mux29_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux29_a1_DATAC_driver);

-- Location: LCCOMB_X35_Y31_N12
Mux29_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a1_combout = (a_acombout(4)) # ((Mux29_a0_combout) # (!ShiftLeft0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a1_DATAA_driver,
	datab => Mux29_a1_DATAB_driver,
	datac => Mux29_a1_DATAC_driver,
	combout => Mux29_a1_combout);

Mux29_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux29_a14_DATAA_driver);

Mux29_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux29_a14_DATAB_driver);

Mux29_a14_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux29_a14_DATAC_driver);

-- Location: LCCOMB_X42_Y33_N0
Mux29_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a14_combout = (a_acombout(0) & ((opcode_acombout(1)))) # (!a_acombout(0) & (opcode_acombout(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a14_DATAA_driver,
	datab => Mux29_a14_DATAB_driver,
	datac => Mux29_a14_DATAC_driver,
	combout => Mux29_a14_combout);

Mux29_a15_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux29_a15_DATAA_driver);

Mux29_a15_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux29_a15_DATAB_driver);

Mux29_a15_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux29_a15_DATAC_driver);

Mux29_a15_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a14_combout,
	dataout => Mux29_a15_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N18
Mux29_a15 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a15_combout = (opcode_acombout(3) & (opcode_acombout(2) & ((Mux29_a14_combout)))) # (!opcode_acombout(3) & (opcode_acombout(2) $ ((opcode_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a15_DATAA_driver,
	datab => Mux29_a15_DATAB_driver,
	datac => Mux29_a15_DATAC_driver,
	datad => Mux29_a15_DATAD_driver,
	combout => Mux29_a15_combout);

Add0_a68_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a68_DATAB_driver);

Add0_a68_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Add0_a68_DATAC_driver);

-- Location: LCCOMB_X44_Y23_N8
Add0_a68 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a68_combout = (Add0_a54_combout & a_acombout(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a68_DATAB_driver,
	datac => Add0_a68_DATAC_driver,
	combout => Add0_a68_combout);

Add0_a69_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a67_combout,
	dataout => Add0_a69_DATAA_driver);

Add0_a69_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a68_combout,
	dataout => Add0_a69_DATAB_driver);

Add0_a69_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a65,
	dataout => Add0_a69_CIN_driver);

-- Location: LCCOMB_X43_Y31_N22
Add0_a69 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a69_combout = (Add0_a67_combout & ((Add0_a68_combout & (Add0_a65 & VCC)) # (!Add0_a68_combout & (!Add0_a65)))) # (!Add0_a67_combout & ((Add0_a68_combout & (!Add0_a65)) # (!Add0_a68_combout & ((Add0_a65) # (GND)))))
-- Add0_a70 = CARRY((Add0_a67_combout & (!Add0_a68_combout & !Add0_a65)) # (!Add0_a67_combout & ((!Add0_a65) # (!Add0_a68_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a69_DATAA_driver,
	datab => Add0_a69_DATAB_driver,
	datad => VCC,
	cin => Add0_a69_CIN_driver,
	combout => Add0_a69_combout,
	cout => Add0_a70);

Mux29_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a13_combout,
	dataout => Mux29_a16_DATAA_driver);

Mux29_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux29_a16_DATAB_driver);

Mux29_a16_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux29_a16_DATAC_driver);

Mux29_a16_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a69_combout,
	dataout => Mux29_a16_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N16
Mux29_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a16_combout = (Mux29_a1_combout & ((Mux29_a15_combout & ((Add0_a69_combout))) # (!Mux29_a15_combout & (Mux29_a13_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a16_DATAA_driver,
	datab => Mux29_a16_DATAB_driver,
	datac => Mux29_a16_DATAC_driver,
	datad => Mux29_a16_DATAD_driver,
	combout => Mux29_a16_combout);

Mux29_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a19_combout,
	dataout => Mux29_a20_DATAA_driver);

Mux29_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux29_a20_DATAB_driver);

Mux29_a20_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a16_combout,
	dataout => Mux29_a20_DATAC_driver);

-- Location: LCCOMB_X40_Y31_N0
Mux29_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a20_combout = (Mux29_a16_combout) # ((Mux29_a19_combout & !Mux29_a1_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a20_DATAA_driver,
	datab => Mux29_a20_DATAB_driver,
	datac => Mux29_a20_DATAC_driver,
	combout => Mux29_a20_combout);

Mux9_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux9_a2_DATAC_driver);

Mux9_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux9_a2_DATAD_driver);

-- Location: LCCOMB_X44_Y33_N16
Mux9_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a2_combout = (!opcode_acombout(3) & !opcode_acombout(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Mux9_a2_DATAC_driver,
	datad => Mux9_a2_DATAD_driver,
	combout => Mux9_a2_combout);

Mux28_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a5_combout,
	dataout => Mux28_a6_DATAA_driver);

Mux28_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux28_a6_DATAB_driver);

Mux28_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux28_a6_DATAC_driver);

Mux28_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(3),
	dataout => Mux28_a6_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N22
Mux28_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a6_combout = (Mux28_a5_combout & (((a_acombout(3) & b_acombout(3))) # (!Mux9_a2_combout))) # (!Mux28_a5_combout & (Mux9_a2_combout & ((a_acombout(3)) # (b_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a6_DATAA_driver,
	datab => Mux28_a6_DATAB_driver,
	datac => Mux28_a6_DATAC_driver,
	datad => Mux28_a6_DATAD_driver,
	combout => Mux28_a6_combout);

Add0_a73_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Add0_a73_DATAA_driver);

Add0_a73_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a73_DATAC_driver);

-- Location: LCCOMB_X44_Y27_N8
Add0_a73 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a73_combout = (a_acombout(3) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a73_DATAA_driver,
	datac => Add0_a73_DATAC_driver,
	combout => Add0_a73_combout);

Add0_a74_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a72_combout,
	dataout => Add0_a74_DATAA_driver);

Add0_a74_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a73_combout,
	dataout => Add0_a74_DATAB_driver);

Add0_a74_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a70,
	dataout => Add0_a74_CIN_driver);

-- Location: LCCOMB_X43_Y31_N24
Add0_a74 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a74_combout = ((Add0_a72_combout $ (Add0_a73_combout $ (!Add0_a70)))) # (GND)
-- Add0_a75 = CARRY((Add0_a72_combout & ((Add0_a73_combout) # (!Add0_a70))) # (!Add0_a72_combout & (Add0_a73_combout & !Add0_a70)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a74_DATAA_driver,
	datab => Add0_a74_DATAB_driver,
	datad => VCC,
	cin => Add0_a74_CIN_driver,
	combout => Add0_a74_combout,
	cout => Add0_a75);

Mux28_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux28_a7_DATAA_driver);

Mux28_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux28_a7_DATAB_driver);

Mux28_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a6_combout,
	dataout => Mux28_a7_DATAC_driver);

Mux28_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a74_combout,
	dataout => Mux28_a7_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N2
Mux28_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a7_combout = (Mux29_a1_combout & ((Mux29_a15_combout & ((Add0_a74_combout))) # (!Mux29_a15_combout & (Mux28_a6_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a7_DATAA_driver,
	datab => Mux28_a7_DATAB_driver,
	datac => Mux28_a7_DATAC_driver,
	datad => Mux28_a7_DATAD_driver,
	combout => Mux28_a7_combout);

ShiftRight1_a46_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a35_combout,
	dataout => ShiftRight1_a46_DATAA_driver);

ShiftRight1_a46_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a46_DATAB_driver);

ShiftRight1_a46_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a14_combout,
	dataout => ShiftRight1_a46_DATAD_driver);

-- Location: LCCOMB_X39_Y29_N28
ShiftRight1_a46 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a46_combout = (a_acombout(0) & ((ShiftRight0_a14_combout))) # (!a_acombout(0) & (ShiftRight1_a35_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a46_DATAA_driver,
	datab => ShiftRight1_a46_DATAB_driver,
	datad => ShiftRight1_a46_DATAD_driver,
	combout => ShiftRight1_a46_combout);

ShiftRight0_a56_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a47_combout,
	dataout => ShiftRight0_a56_DATAA_driver);

ShiftRight0_a56_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a46_combout,
	dataout => ShiftRight0_a56_DATAB_driver);

ShiftRight0_a56_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a56_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N30
ShiftRight0_a56 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a56_combout = (a_acombout(2) & ((ShiftRight1_a46_combout))) # (!a_acombout(2) & (ShiftRight1_a47_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a56_DATAA_driver,
	datab => ShiftRight0_a56_DATAB_driver,
	datad => ShiftRight0_a56_DATAD_driver,
	combout => ShiftRight0_a56_combout);

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a6_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(6),
	combout => b_acombout(6));

ShiftRight1_a13_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a13_DATAA_driver);

ShiftRight1_a13_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(6),
	dataout => ShiftRight1_a13_DATAC_driver);

ShiftRight1_a13_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(5),
	dataout => ShiftRight1_a13_DATAD_driver);

-- Location: LCCOMB_X45_Y29_N0
ShiftRight1_a13 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a13_combout = (a_acombout(0) & (b_acombout(6))) # (!a_acombout(0) & ((b_acombout(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a13_DATAA_driver,
	datac => ShiftRight1_a13_DATAC_driver,
	datad => ShiftRight1_a13_DATAD_driver,
	combout => ShiftRight1_a13_combout);

Mux28_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a8_combout,
	dataout => Mux28_a9_DATAA_driver);

Mux28_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a17_combout,
	dataout => Mux28_a9_DATAB_driver);

Mux28_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a56_combout,
	dataout => Mux28_a9_DATAC_driver);

Mux28_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a13_combout,
	dataout => Mux28_a9_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N30
Mux28_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a9_combout = (Mux28_a8_combout & (((ShiftRight0_a56_combout)) # (!Mux29_a17_combout))) # (!Mux28_a8_combout & (Mux29_a17_combout & ((ShiftRight1_a13_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux28_a9_DATAA_driver,
	datab => Mux28_a9_DATAB_driver,
	datac => Mux28_a9_DATAC_driver,
	datad => Mux28_a9_DATAD_driver,
	combout => Mux28_a9_combout);

Mux28_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a7_combout,
	dataout => Mux28_a10_DATAB_driver);

Mux28_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux28_a10_DATAC_driver);

Mux28_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a9_combout,
	dataout => Mux28_a10_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N8
Mux28_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux28_a10_combout = (Mux28_a7_combout) # ((!Mux29_a1_combout & Mux28_a9_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux28_a10_DATAB_driver,
	datac => Mux28_a10_DATAC_driver,
	datad => Mux28_a10_DATAD_driver,
	combout => Mux28_a10_combout);

ShiftRight0_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(9),
	dataout => ShiftRight0_a26_DATAA_driver);

ShiftRight0_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(11),
	dataout => ShiftRight0_a26_DATAB_driver);

ShiftRight0_a26_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a26_DATAC_driver);

-- Location: LCCOMB_X39_Y29_N4
ShiftRight0_a26 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a26_combout = (a_acombout(1) & ((b_acombout(11)))) # (!a_acombout(1) & (b_acombout(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a26_DATAA_driver,
	datab => ShiftRight0_a26_DATAB_driver,
	datac => ShiftRight0_a26_DATAC_driver,
	combout => ShiftRight0_a26_combout);

ShiftRight0_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a27_combout,
	dataout => ShiftRight0_a28_DATAA_driver);

ShiftRight0_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a28_DATAB_driver);

ShiftRight0_a28_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a26_combout,
	dataout => ShiftRight0_a28_DATAC_driver);

-- Location: LCCOMB_X39_Y29_N30
ShiftRight0_a28 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a28_combout = (a_acombout(0) & ((ShiftRight0_a26_combout))) # (!a_acombout(0) & (ShiftRight0_a27_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a28_DATAA_driver,
	datab => ShiftRight0_a28_DATAB_driver,
	datac => ShiftRight0_a28_DATAC_driver,
	combout => ShiftRight0_a28_combout);

Mux27_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux27_a0_DATAB_driver);

Mux27_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux27_a0_DATAC_driver);

Mux27_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Mux27_a0_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N20
Mux27_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a0_combout = (!Mux29_a1_combout & ((a_acombout(3)) # (a_acombout(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux27_a0_DATAB_driver,
	datac => Mux27_a0_DATAC_driver,
	datad => Mux27_a0_DATAD_driver,
	combout => Mux27_a0_combout);

Mux27_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux27_a8_DATAA_driver);

Mux27_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a0_combout,
	dataout => Mux27_a8_DATAB_driver);

Mux27_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux27_a8_DATAC_driver);

Mux27_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux27_a8_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N8
Mux27_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a8_combout = (a_acombout(4)) # ((Mux29_a0_combout) # ((a_acombout(3)) # (!ShiftLeft0_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a8_DATAA_driver,
	datab => Mux27_a8_DATAB_driver,
	datac => Mux27_a8_DATAC_driver,
	datad => Mux27_a8_DATAD_driver,
	combout => Mux27_a8_combout);

ShiftRight0_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a20_DATAA_driver);

ShiftRight0_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(6),
	dataout => ShiftRight0_a20_DATAB_driver);

ShiftRight0_a20_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(7),
	dataout => ShiftRight0_a20_DATAC_driver);

ShiftRight0_a20_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a20_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N4
ShiftRight0_a20 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a20_combout = (a_acombout(1) & ((a_acombout(0) & ((b_acombout(7)))) # (!a_acombout(0) & (b_acombout(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a20_DATAA_driver,
	datab => ShiftRight0_a20_DATAB_driver,
	datac => ShiftRight0_a20_DATAC_driver,
	datad => ShiftRight0_a20_DATAD_driver,
	combout => ShiftRight0_a20_combout);

ShiftRight0_a21_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a21_DATAB_driver);

ShiftRight0_a21_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a20_combout,
	dataout => ShiftRight0_a21_DATAC_driver);

ShiftRight0_a21_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a10_combout,
	dataout => ShiftRight0_a21_DATAD_driver);

-- Location: LCCOMB_X36_Y33_N2
ShiftRight0_a21 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a21_combout = (ShiftRight0_a20_combout) # ((!a_acombout(1) & ShiftRight1_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a21_DATAB_driver,
	datac => ShiftRight0_a21_DATAC_driver,
	datad => ShiftRight0_a21_DATAD_driver,
	combout => ShiftRight0_a21_combout);

Mux27_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a6_combout,
	dataout => Mux27_a7_DATAA_driver);

Mux27_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux27_a7_DATAB_driver);

Mux27_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux27_a7_DATAC_driver);

Mux27_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(4),
	dataout => Mux27_a7_DATAD_driver);

-- Location: LCCOMB_X45_Y29_N4
Mux27_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a7_combout = (Mux27_a6_combout & (((a_acombout(4) & b_acombout(4))) # (!Mux9_a2_combout))) # (!Mux27_a6_combout & (Mux9_a2_combout & ((a_acombout(4)) # (b_acombout(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a7_DATAA_driver,
	datab => Mux27_a7_DATAB_driver,
	datac => Mux27_a7_DATAC_driver,
	datad => Mux27_a7_DATAD_driver,
	combout => Mux27_a7_combout);

Mux27_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a0_combout,
	dataout => Mux27_a9_DATAA_driver);

Mux27_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a8_combout,
	dataout => Mux27_a9_DATAB_driver);

Mux27_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a21_combout,
	dataout => Mux27_a9_DATAC_driver);

Mux27_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a7_combout,
	dataout => Mux27_a9_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N24
Mux27_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a9_combout = (Mux27_a0_combout & (Mux27_a8_combout)) # (!Mux27_a0_combout & ((Mux27_a8_combout & ((Mux27_a7_combout))) # (!Mux27_a8_combout & (ShiftRight0_a21_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a9_DATAA_driver,
	datab => Mux27_a9_DATAB_driver,
	datac => Mux27_a9_DATAC_driver,
	datad => Mux27_a9_DATAD_driver,
	combout => Mux27_a9_combout);

Mux27_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a59_combout,
	dataout => Mux27_a10_DATAA_driver);

Mux27_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a28_combout,
	dataout => Mux27_a10_DATAB_driver);

Mux27_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a0_combout,
	dataout => Mux27_a10_DATAC_driver);

Mux27_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a9_combout,
	dataout => Mux27_a10_DATAD_driver);

-- Location: LCCOMB_X39_Y29_N24
Mux27_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a10_combout = (Mux27_a0_combout & ((Mux27_a9_combout & (ShiftRight0_a59_combout)) # (!Mux27_a9_combout & ((ShiftRight0_a28_combout))))) # (!Mux27_a0_combout & (((Mux27_a9_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a10_DATAA_driver,
	datab => Mux27_a10_DATAB_driver,
	datac => Mux27_a10_DATAC_driver,
	datad => Mux27_a10_DATAD_driver,
	combout => Mux27_a10_combout);

Add30_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a8_combout,
	dataout => Add30_a8_DATAA_driver);

Add30_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a7,
	dataout => Add30_a8_CIN_driver);

-- Location: LCCOMB_X41_Y35_N12
Add30_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a8_combout = (Add29_a8_combout & (Add30_a7 $ (GND))) # (!Add29_a8_combout & (!Add30_a7 & VCC))
-- Add30_a9 = CARRY((Add29_a8_combout & !Add30_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a8_DATAA_driver,
	datad => VCC,
	cin => Add30_a8_CIN_driver,
	combout => Add30_a8_combout,
	cout => Add30_a9);

Add59_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a0_combout,
	dataout => Add59_a0_DATAA_driver);

Add59_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Add59_a0_DATAB_driver);

-- Location: LCCOMB_X35_Y33_N6
Add59_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a0_combout = (Add58_a0_combout & (a_acombout(3) $ (VCC))) # (!Add58_a0_combout & (a_acombout(3) & VCC))
-- Add59_a1 = CARRY((Add58_a0_combout & a_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a0_DATAA_driver,
	datab => Add59_a0_DATAB_driver,
	datad => VCC,
	combout => Add59_a0_combout,
	cout => Add59_a1);

Add60_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Add60_a0_DATAA_driver);

Add60_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a0_combout,
	dataout => Add60_a0_DATAB_driver);

-- Location: LCCOMB_X36_Y33_N6
Add60_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a0_combout = (a_acombout(2) & (Add59_a0_combout $ (VCC))) # (!a_acombout(2) & (Add59_a0_combout & VCC))
-- Add60_a1 = CARRY((a_acombout(2) & Add59_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a0_DATAA_driver,
	datab => Add60_a0_DATAB_driver,
	datad => VCC,
	combout => Add60_a0_combout,
	cout => Add60_a1);

Add60_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a2_combout,
	dataout => Add60_a2_DATAA_driver);

Add60_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a1,
	dataout => Add60_a2_CIN_driver);

-- Location: LCCOMB_X36_Y33_N8
Add60_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a2_combout = (Add59_a2_combout & (!Add60_a1)) # (!Add59_a2_combout & ((Add60_a1) # (GND)))
-- Add60_a3 = CARRY((!Add60_a1) # (!Add59_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a2_DATAA_driver,
	datad => VCC,
	cin => Add60_a2_CIN_driver,
	combout => Add60_a2_combout,
	cout => Add60_a3);

Add60_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a4_combout,
	dataout => Add60_a4_DATAA_driver);

Add60_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a3,
	dataout => Add60_a4_CIN_driver);

-- Location: LCCOMB_X36_Y33_N10
Add60_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a4_combout = (Add59_a4_combout & (Add60_a3 $ (GND))) # (!Add59_a4_combout & (!Add60_a3 & VCC))
-- Add60_a5 = CARRY((Add59_a4_combout & !Add60_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a4_DATAA_driver,
	datad => VCC,
	cin => Add60_a4_CIN_driver,
	combout => Add60_a4_combout,
	cout => Add60_a5);

Add60_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a6_combout,
	dataout => Add60_a6_DATAA_driver);

Add60_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a5,
	dataout => Add60_a6_CIN_driver);

-- Location: LCCOMB_X36_Y33_N12
Add60_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a6_combout = (Add59_a6_combout & (!Add60_a5)) # (!Add59_a6_combout & ((Add60_a5) # (GND)))
-- Add60_a7 = CARRY((!Add60_a5) # (!Add59_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a6_DATAA_driver,
	datad => VCC,
	cin => Add60_a6_CIN_driver,
	combout => Add60_a6_combout,
	cout => Add60_a7);

Add60_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a8_combout,
	dataout => Add60_a8_DATAA_driver);

Add60_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a7,
	dataout => Add60_a8_CIN_driver);

-- Location: LCCOMB_X36_Y33_N14
Add60_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a8_combout = (Add59_a8_combout & (Add60_a7 $ (GND))) # (!Add59_a8_combout & (!Add60_a7 & VCC))
-- Add60_a9 = CARRY((Add59_a8_combout & !Add60_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a8_DATAA_driver,
	datad => VCC,
	cin => Add60_a8_CIN_driver,
	combout => Add60_a8_combout,
	cout => Add60_a9);

Add61_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a8_combout,
	dataout => Add61_a8_DATAB_driver);

Add61_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a7,
	dataout => Add61_a8_CIN_driver);

-- Location: LCCOMB_X40_Y33_N12
Add61_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a8_combout = (Add60_a8_combout & (Add61_a7 $ (GND))) # (!Add60_a8_combout & (!Add61_a7 & VCC))
-- Add61_a9 = CARRY((Add60_a8_combout & !Add61_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a8_DATAB_driver,
	datad => VCC,
	cin => Add61_a8_CIN_driver,
	combout => Add61_a8_combout,
	cout => Add61_a9);

Add0_a227_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a227_DATAA_driver);

Add0_a227_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a227_DATAB_driver);

Add0_a227_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a227_DATAC_driver);

Add0_a227_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a8_combout,
	dataout => Add0_a227_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N8
Add0_a227 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a227_combout = (opcode_acombout(1) & (opcode_acombout(3) & (!opcode_acombout(0) & Add61_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a227_DATAA_driver,
	datab => Add0_a227_DATAB_driver,
	datac => Add0_a227_DATAC_driver,
	datad => Add0_a227_DATAD_driver,
	combout => Add0_a227_combout);

Add0_a76_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a76_DATAA_driver);

Add0_a76_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a76_DATAB_driver);

Add0_a76_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a76_DATAC_driver);

Add0_a76_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(4),
	dataout => Add0_a76_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N28
Add0_a76 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a76_combout = (opcode_acombout(1) & (b_acombout(4) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!opcode_acombout(3) & ((!b_acombout(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a76_DATAA_driver,
	datab => Add0_a76_DATAB_driver,
	datac => Add0_a76_DATAC_driver,
	datad => Add0_a76_DATAD_driver,
	combout => Add0_a76_combout);

Add0_a77_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a77_DATAA_driver);

Add0_a77_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a8_combout,
	dataout => Add0_a77_DATAB_driver);

Add0_a77_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a227_combout,
	dataout => Add0_a77_DATAC_driver);

Add0_a77_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a76_combout,
	dataout => Add0_a77_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N6
Add0_a77 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a77_combout = (Add0_a227_combout) # ((Add0_a76_combout) # ((Add0_a61_combout & Add30_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a77_DATAA_driver,
	datab => Add0_a77_DATAB_driver,
	datac => Add0_a77_DATAC_driver,
	datad => Add0_a77_DATAD_driver,
	combout => Add0_a77_combout);

Add0_a79_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a78_combout,
	dataout => Add0_a79_DATAA_driver);

Add0_a79_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a77_combout,
	dataout => Add0_a79_DATAB_driver);

Add0_a79_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a75,
	dataout => Add0_a79_CIN_driver);

-- Location: LCCOMB_X43_Y31_N26
Add0_a79 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a79_combout = (Add0_a78_combout & ((Add0_a77_combout & (Add0_a75 & VCC)) # (!Add0_a77_combout & (!Add0_a75)))) # (!Add0_a78_combout & ((Add0_a77_combout & (!Add0_a75)) # (!Add0_a77_combout & ((Add0_a75) # (GND)))))
-- Add0_a80 = CARRY((Add0_a78_combout & (!Add0_a77_combout & !Add0_a75)) # (!Add0_a78_combout & ((!Add0_a75) # (!Add0_a77_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a79_DATAA_driver,
	datab => Add0_a79_DATAB_driver,
	datad => VCC,
	cin => Add0_a79_CIN_driver,
	combout => Add0_a79_combout,
	cout => Add0_a80);

Mux27_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux27_a11_DATAA_driver);

Mux27_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a10_combout,
	dataout => Mux27_a11_DATAB_driver);

Mux27_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux27_a11_DATAC_driver);

Mux27_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a79_combout,
	dataout => Mux27_a11_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N2
Mux27_a11 : cycloneii_lcell_comb
-- Equation(s):
-- Mux27_a11_combout = (Mux29_a15_combout & ((Mux29_a1_combout & ((Add0_a79_combout))) # (!Mux29_a1_combout & (Mux27_a10_combout)))) # (!Mux29_a15_combout & (Mux27_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux27_a11_DATAA_driver,
	datab => Mux27_a11_DATAB_driver,
	datac => Mux27_a11_DATAC_driver,
	datad => Mux27_a11_DATAD_driver,
	combout => Mux27_a11_combout);

ShiftRight0_a23_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(15),
	dataout => ShiftRight0_a23_DATAA_driver);

ShiftRight0_a23_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a23_DATAB_driver);

ShiftRight0_a23_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(13),
	dataout => ShiftRight0_a23_DATAC_driver);

-- Location: LCCOMB_X40_Y28_N8
ShiftRight0_a23 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a23_combout = (a_acombout(1) & (b_acombout(15))) # (!a_acombout(1) & ((b_acombout(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a23_DATAA_driver,
	datab => ShiftRight0_a23_DATAB_driver,
	datac => ShiftRight0_a23_DATAC_driver,
	combout => ShiftRight0_a23_combout);

ShiftRight1_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(14),
	dataout => ShiftRight1_a14_DATAB_driver);

ShiftRight1_a14_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a14_DATAC_driver);

ShiftRight1_a14_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(16),
	dataout => ShiftRight1_a14_DATAD_driver);

-- Location: LCCOMB_X40_Y28_N6
ShiftRight1_a14 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a14_combout = (a_acombout(1) & ((b_acombout(16)))) # (!a_acombout(1) & (b_acombout(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a14_DATAB_driver,
	datac => ShiftRight1_a14_DATAC_driver,
	datad => ShiftRight1_a14_DATAD_driver,
	combout => ShiftRight1_a14_combout);

ShiftRight0_a37_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a37_DATAA_driver);

ShiftRight0_a37_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a23_combout,
	dataout => ShiftRight0_a37_DATAC_driver);

ShiftRight0_a37_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a14_combout,
	dataout => ShiftRight0_a37_DATAD_driver);

-- Location: LCCOMB_X40_Y28_N0
ShiftRight0_a37 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a37_combout = (a_acombout(0) & ((ShiftRight1_a14_combout))) # (!a_acombout(0) & (ShiftRight0_a23_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a37_DATAA_driver,
	datac => ShiftRight0_a37_DATAC_driver,
	datad => ShiftRight0_a37_DATAD_driver,
	combout => ShiftRight0_a37_combout);

ShiftRight1_a19_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(20),
	dataout => ShiftRight1_a19_DATAA_driver);

ShiftRight1_a19_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(18),
	dataout => ShiftRight1_a19_DATAB_driver);

ShiftRight1_a19_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a19_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N8
ShiftRight1_a19 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a19_combout = (a_acombout(1) & (b_acombout(20))) # (!a_acombout(1) & ((b_acombout(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a19_DATAA_driver,
	datab => ShiftRight1_a19_DATAB_driver,
	datad => ShiftRight1_a19_DATAD_driver,
	combout => ShiftRight1_a19_combout);

ShiftRight0_a45_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a45_DATAA_driver);

ShiftRight0_a45_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a13_combout,
	dataout => ShiftRight0_a45_DATAB_driver);

ShiftRight0_a45_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a19_combout,
	dataout => ShiftRight0_a45_DATAC_driver);

-- Location: LCCOMB_X39_Y31_N18
ShiftRight0_a45 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a45_combout = (a_acombout(0) & ((ShiftRight1_a19_combout))) # (!a_acombout(0) & (ShiftRight0_a13_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a45_DATAA_driver,
	datab => ShiftRight0_a45_DATAB_driver,
	datac => ShiftRight0_a45_DATAC_driver,
	combout => ShiftRight0_a45_combout);

ShiftRight0_a63_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a37_combout,
	dataout => ShiftRight0_a63_DATAB_driver);

ShiftRight0_a63_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a45_combout,
	dataout => ShiftRight0_a63_DATAC_driver);

ShiftRight0_a63_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a63_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N28
ShiftRight0_a63 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a63_combout = (a_acombout(2) & ((ShiftRight0_a45_combout))) # (!a_acombout(2) & (ShiftRight0_a37_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a63_DATAB_driver,
	datac => ShiftRight0_a63_DATAC_driver,
	datad => ShiftRight0_a63_DATAD_driver,
	combout => ShiftRight0_a63_combout);

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a5_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(5),
	combout => a_acombout(5));

Mux26_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a5_combout,
	dataout => Mux26_a6_DATAA_driver);

Mux26_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux26_a6_DATAB_driver);

Mux26_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(5),
	dataout => Mux26_a6_DATAC_driver);

Mux26_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(5),
	dataout => Mux26_a6_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N18
Mux26_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a6_combout = (Mux26_a5_combout & (((a_acombout(5) & b_acombout(5))) # (!Mux9_a2_combout))) # (!Mux26_a5_combout & (Mux9_a2_combout & ((a_acombout(5)) # (b_acombout(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a6_DATAA_driver,
	datab => Mux26_a6_DATAB_driver,
	datac => Mux26_a6_DATAC_driver,
	datad => Mux26_a6_DATAD_driver,
	combout => Mux26_a6_combout);

ShiftRight0_a38_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a26_combout,
	dataout => ShiftRight0_a38_DATAB_driver);

ShiftRight0_a38_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a38_DATAC_driver);

ShiftRight0_a38_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a15_combout,
	dataout => ShiftRight0_a38_DATAD_driver);

-- Location: LCCOMB_X39_Y29_N2
ShiftRight0_a38 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a38_combout = (a_acombout(0) & ((ShiftRight1_a15_combout))) # (!a_acombout(0) & (ShiftRight0_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a38_DATAB_driver,
	datac => ShiftRight0_a38_DATAC_driver,
	datad => ShiftRight0_a38_DATAD_driver,
	combout => ShiftRight0_a38_combout);

ShiftRight0_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(7),
	dataout => ShiftRight0_a34_DATAA_driver);

ShiftRight0_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a34_DATAB_driver);

ShiftRight0_a34_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a34_DATAC_driver);

ShiftRight0_a34_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(8),
	dataout => ShiftRight0_a34_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N18
ShiftRight0_a34 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a34_combout = (a_acombout(1) & ((a_acombout(0) & ((b_acombout(8)))) # (!a_acombout(0) & (b_acombout(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a34_DATAA_driver,
	datab => ShiftRight0_a34_DATAB_driver,
	datac => ShiftRight0_a34_DATAC_driver,
	datad => ShiftRight0_a34_DATAD_driver,
	combout => ShiftRight0_a34_combout);

ShiftRight0_a35_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a35_DATAA_driver);

ShiftRight0_a35_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a34_combout,
	dataout => ShiftRight0_a35_DATAB_driver);

ShiftRight0_a35_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a13_combout,
	dataout => ShiftRight0_a35_DATAD_driver);

-- Location: LCCOMB_X45_Y29_N2
ShiftRight0_a35 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a35_combout = (ShiftRight0_a34_combout) # ((!a_acombout(1) & ShiftRight1_a13_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a35_DATAA_driver,
	datab => ShiftRight0_a35_DATAB_driver,
	datad => ShiftRight0_a35_DATAD_driver,
	combout => ShiftRight0_a35_combout);

Mux26_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a0_combout,
	dataout => Mux26_a7_DATAA_driver);

Mux26_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a8_combout,
	dataout => Mux26_a7_DATAB_driver);

Mux26_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a38_combout,
	dataout => Mux26_a7_DATAC_driver);

Mux26_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a35_combout,
	dataout => Mux26_a7_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N26
Mux26_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a7_combout = (Mux27_a0_combout & ((Mux27_a8_combout) # ((ShiftRight0_a38_combout)))) # (!Mux27_a0_combout & (!Mux27_a8_combout & ((ShiftRight0_a35_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a7_DATAA_driver,
	datab => Mux26_a7_DATAB_driver,
	datac => Mux26_a7_DATAC_driver,
	datad => Mux26_a7_DATAD_driver,
	combout => Mux26_a7_combout);

Mux26_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a8_combout,
	dataout => Mux26_a8_DATAA_driver);

Mux26_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a63_combout,
	dataout => Mux26_a8_DATAB_driver);

Mux26_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a6_combout,
	dataout => Mux26_a8_DATAC_driver);

Mux26_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a7_combout,
	dataout => Mux26_a8_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N6
Mux26_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a8_combout = (Mux27_a8_combout & ((Mux26_a7_combout & (ShiftRight0_a63_combout)) # (!Mux26_a7_combout & ((Mux26_a6_combout))))) # (!Mux27_a8_combout & (((Mux26_a7_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a8_DATAA_driver,
	datab => Mux26_a8_DATAB_driver,
	datac => Mux26_a8_DATAC_driver,
	datad => Mux26_a8_DATAD_driver,
	combout => Mux26_a8_combout);

Add51_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a0_combout,
	dataout => Add51_a0_DATAA_driver);

Add51_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(11),
	dataout => Add51_a0_DATAB_driver);

-- Location: LCCOMB_X43_Y23_N14
Add51_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a0_combout = (Add50_a0_combout & (a_acombout(11) $ (VCC))) # (!Add50_a0_combout & (a_acombout(11) & VCC))
-- Add51_a1 = CARRY((Add50_a0_combout & a_acombout(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add51_a0_DATAA_driver,
	datab => Add51_a0_DATAB_driver,
	datad => VCC,
	combout => Add51_a0_combout,
	cout => Add51_a1);

Add52_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(10),
	dataout => Add52_a0_DATAA_driver);

Add52_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a0_combout,
	dataout => Add52_a0_DATAB_driver);

-- Location: LCCOMB_X42_Y23_N14
Add52_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a0_combout = (a_acombout(10) & (Add51_a0_combout $ (VCC))) # (!a_acombout(10) & (Add51_a0_combout & VCC))
-- Add52_a1 = CARRY((a_acombout(10) & Add51_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add52_a0_DATAA_driver,
	datab => Add52_a0_DATAB_driver,
	datad => VCC,
	combout => Add52_a0_combout,
	cout => Add52_a1);

Add52_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a2_combout,
	dataout => Add52_a2_DATAA_driver);

Add52_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a1,
	dataout => Add52_a2_CIN_driver);

-- Location: LCCOMB_X42_Y23_N16
Add52_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a2_combout = (Add51_a2_combout & (!Add52_a1)) # (!Add51_a2_combout & ((Add52_a1) # (GND)))
-- Add52_a3 = CARRY((!Add52_a1) # (!Add51_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add52_a2_DATAA_driver,
	datad => VCC,
	cin => Add52_a2_CIN_driver,
	combout => Add52_a2_combout,
	cout => Add52_a3);

Add53_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a2_combout,
	dataout => Add53_a2_DATAB_driver);

Add53_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a1,
	dataout => Add53_a2_CIN_driver);

-- Location: LCCOMB_X42_Y25_N14
Add53_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a2_combout = (Add52_a2_combout & (!Add53_a1)) # (!Add52_a2_combout & ((Add53_a1) # (GND)))
-- Add53_a3 = CARRY((!Add53_a1) # (!Add52_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a2_DATAB_driver,
	datad => VCC,
	cin => Add53_a2_CIN_driver,
	combout => Add53_a2_combout,
	cout => Add53_a3);

Add54_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a0_combout,
	dataout => Add54_a0_DATAA_driver);

Add54_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(8),
	dataout => Add54_a0_DATAB_driver);

-- Location: LCCOMB_X41_Y25_N12
Add54_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a0_combout = (Add53_a0_combout & (a_acombout(8) $ (VCC))) # (!Add53_a0_combout & (a_acombout(8) & VCC))
-- Add54_a1 = CARRY((Add53_a0_combout & a_acombout(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add54_a0_DATAA_driver,
	datab => Add54_a0_DATAB_driver,
	datad => VCC,
	combout => Add54_a0_combout,
	cout => Add54_a1);

Add54_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a2_combout,
	dataout => Add54_a2_DATAB_driver);

Add54_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a1,
	dataout => Add54_a2_CIN_driver);

-- Location: LCCOMB_X41_Y25_N14
Add54_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a2_combout = (Add53_a2_combout & (!Add54_a1)) # (!Add53_a2_combout & ((Add54_a1) # (GND)))
-- Add54_a3 = CARRY((!Add54_a1) # (!Add53_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a2_DATAB_driver,
	datad => VCC,
	cin => Add54_a2_CIN_driver,
	combout => Add54_a2_combout,
	cout => Add54_a3);

Add54_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a4_combout,
	dataout => Add54_a4_DATAA_driver);

Add54_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a3,
	dataout => Add54_a4_CIN_driver);

-- Location: LCCOMB_X41_Y25_N16
Add54_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a4_combout = (Add53_a4_combout & (Add54_a3 $ (GND))) # (!Add53_a4_combout & (!Add54_a3 & VCC))
-- Add54_a5 = CARRY((Add53_a4_combout & !Add54_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add54_a4_DATAA_driver,
	datad => VCC,
	cin => Add54_a4_CIN_driver,
	combout => Add54_a4_combout,
	cout => Add54_a5);

Add55_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a2_combout,
	dataout => Add55_a2_DATAB_driver);

Add55_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a1,
	dataout => Add55_a2_CIN_driver);

-- Location: LCCOMB_X36_Y29_N12
Add55_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a2_combout = (Add54_a2_combout & (!Add55_a1)) # (!Add54_a2_combout & ((Add55_a1) # (GND)))
-- Add55_a3 = CARRY((!Add55_a1) # (!Add54_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a2_DATAB_driver,
	datad => VCC,
	cin => Add55_a2_CIN_driver,
	combout => Add55_a2_combout,
	cout => Add55_a3);

Add55_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a4_combout,
	dataout => Add55_a4_DATAB_driver);

Add55_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a3,
	dataout => Add55_a4_CIN_driver);

-- Location: LCCOMB_X36_Y29_N14
Add55_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a4_combout = (Add54_a4_combout & (Add55_a3 $ (GND))) # (!Add54_a4_combout & (!Add55_a3 & VCC))
-- Add55_a5 = CARRY((Add54_a4_combout & !Add55_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a4_DATAB_driver,
	datad => VCC,
	cin => Add55_a4_CIN_driver,
	combout => Add55_a4_combout,
	cout => Add55_a5);

Add56_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a0_combout,
	dataout => Add56_a0_DATAA_driver);

Add56_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(6),
	dataout => Add56_a0_DATAB_driver);

-- Location: LCCOMB_X35_Y29_N10
Add56_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a0_combout = (Add55_a0_combout & (a_acombout(6) $ (VCC))) # (!Add55_a0_combout & (a_acombout(6) & VCC))
-- Add56_a1 = CARRY((Add55_a0_combout & a_acombout(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add56_a0_DATAA_driver,
	datab => Add56_a0_DATAB_driver,
	datad => VCC,
	combout => Add56_a0_combout,
	cout => Add56_a1);

Add56_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a2_combout,
	dataout => Add56_a2_DATAB_driver);

Add56_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a1,
	dataout => Add56_a2_CIN_driver);

-- Location: LCCOMB_X35_Y29_N12
Add56_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a2_combout = (Add55_a2_combout & (!Add56_a1)) # (!Add55_a2_combout & ((Add56_a1) # (GND)))
-- Add56_a3 = CARRY((!Add56_a1) # (!Add55_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a2_DATAB_driver,
	datad => VCC,
	cin => Add56_a2_CIN_driver,
	combout => Add56_a2_combout,
	cout => Add56_a3);

Add56_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a4_combout,
	dataout => Add56_a4_DATAB_driver);

Add56_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a3,
	dataout => Add56_a4_CIN_driver);

-- Location: LCCOMB_X35_Y29_N14
Add56_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a4_combout = (Add55_a4_combout & (Add56_a3 $ (GND))) # (!Add55_a4_combout & (!Add56_a3 & VCC))
-- Add56_a5 = CARRY((Add55_a4_combout & !Add56_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a4_DATAB_driver,
	datad => VCC,
	cin => Add56_a4_CIN_driver,
	combout => Add56_a4_combout,
	cout => Add56_a5);

Add57_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a2_combout,
	dataout => Add57_a2_DATAB_driver);

Add57_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a1,
	dataout => Add57_a2_CIN_driver);

-- Location: LCCOMB_X34_Y29_N10
Add57_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a2_combout = (Add56_a2_combout & (!Add57_a1)) # (!Add56_a2_combout & ((Add57_a1) # (GND)))
-- Add57_a3 = CARRY((!Add57_a1) # (!Add56_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a2_DATAB_driver,
	datad => VCC,
	cin => Add57_a2_CIN_driver,
	combout => Add57_a2_combout,
	cout => Add57_a3);

Add57_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a6_combout,
	dataout => Add57_a6_DATAA_driver);

Add57_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a5,
	dataout => Add57_a6_CIN_driver);

-- Location: LCCOMB_X34_Y29_N14
Add57_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a6_combout = (Add56_a6_combout & (!Add57_a5)) # (!Add56_a6_combout & ((Add57_a5) # (GND)))
-- Add57_a7 = CARRY((!Add57_a5) # (!Add56_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a6_DATAA_driver,
	datad => VCC,
	cin => Add57_a6_CIN_driver,
	combout => Add57_a6_combout,
	cout => Add57_a7);

Add58_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a8_combout,
	dataout => Add58_a8_DATAA_driver);

Add58_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a7,
	dataout => Add58_a8_CIN_driver);

-- Location: LCCOMB_X34_Y33_N16
Add58_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a8_combout = (Add57_a8_combout & (Add58_a7 $ (GND))) # (!Add57_a8_combout & (!Add58_a7 & VCC))
-- Add58_a9 = CARRY((Add57_a8_combout & !Add58_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a8_DATAA_driver,
	datad => VCC,
	cin => Add58_a8_CIN_driver,
	combout => Add58_a8_combout,
	cout => Add58_a9);

Add58_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a10_combout,
	dataout => Add58_a10_DATAA_driver);

Add58_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a9,
	dataout => Add58_a10_CIN_driver);

-- Location: LCCOMB_X34_Y33_N18
Add58_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a10_combout = (Add57_a10_combout & (!Add58_a9)) # (!Add57_a10_combout & ((Add58_a9) # (GND)))
-- Add58_a11 = CARRY((!Add58_a9) # (!Add57_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a10_DATAA_driver,
	datad => VCC,
	cin => Add58_a10_CIN_driver,
	combout => Add58_a10_combout,
	cout => Add58_a11);

Add59_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a10_combout,
	dataout => Add59_a10_DATAB_driver);

Add59_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a9,
	dataout => Add59_a10_CIN_driver);

-- Location: LCCOMB_X35_Y33_N16
Add59_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a10_combout = (Add58_a10_combout & (!Add59_a9)) # (!Add58_a10_combout & ((Add59_a9) # (GND)))
-- Add59_a11 = CARRY((!Add59_a9) # (!Add58_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a10_DATAB_driver,
	datad => VCC,
	cin => Add59_a10_CIN_driver,
	combout => Add59_a10_combout,
	cout => Add59_a11);

Add60_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a10_combout,
	dataout => Add60_a10_DATAB_driver);

Add60_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a9,
	dataout => Add60_a10_CIN_driver);

-- Location: LCCOMB_X36_Y33_N16
Add60_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a10_combout = (Add59_a10_combout & (!Add60_a9)) # (!Add59_a10_combout & ((Add60_a9) # (GND)))
-- Add60_a11 = CARRY((!Add60_a9) # (!Add59_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a10_DATAB_driver,
	datad => VCC,
	cin => Add60_a10_CIN_driver,
	combout => Add60_a10_combout,
	cout => Add60_a11);

Add61_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a10_combout,
	dataout => Add61_a10_DATAB_driver);

Add61_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a9,
	dataout => Add61_a10_CIN_driver);

-- Location: LCCOMB_X40_Y33_N14
Add61_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a10_combout = (Add60_a10_combout & (!Add61_a9)) # (!Add60_a10_combout & ((Add61_a9) # (GND)))
-- Add61_a11 = CARRY((!Add61_a9) # (!Add60_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a10_DATAB_driver,
	datad => VCC,
	cin => Add61_a10_CIN_driver,
	combout => Add61_a10_combout,
	cout => Add61_a11);

Add0_a228_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a228_DATAA_driver);

Add0_a228_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a10_combout,
	dataout => Add0_a228_DATAB_driver);

Add0_a228_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a228_DATAC_driver);

Add0_a228_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a228_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N28
Add0_a228 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a228_combout = (opcode_acombout(1) & (Add61_a10_combout & (opcode_acombout(3) & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a228_DATAA_driver,
	datab => Add0_a228_DATAB_driver,
	datac => Add0_a228_DATAC_driver,
	datad => Add0_a228_DATAD_driver,
	combout => Add0_a228_combout);

Add0_a81_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a81_DATAA_driver);

Add0_a81_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a81_DATAB_driver);

Add0_a81_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(5),
	dataout => Add0_a81_DATAC_driver);

Add0_a81_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a81_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N0
Add0_a81 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a81_combout = (opcode_acombout(1) & (b_acombout(5) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!opcode_acombout(3) & (!b_acombout(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a81_DATAA_driver,
	datab => Add0_a81_DATAB_driver,
	datac => Add0_a81_DATAC_driver,
	datad => Add0_a81_DATAD_driver,
	combout => Add0_a81_combout);

Add0_a82_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a10_combout,
	dataout => Add0_a82_DATAA_driver);

Add0_a82_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a228_combout,
	dataout => Add0_a82_DATAB_driver);

Add0_a82_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a82_DATAC_driver);

Add0_a82_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a81_combout,
	dataout => Add0_a82_DATAD_driver);

-- Location: LCCOMB_X42_Y34_N26
Add0_a82 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a82_combout = (Add0_a228_combout) # ((Add0_a81_combout) # ((Add30_a10_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a82_DATAA_driver,
	datab => Add0_a82_DATAB_driver,
	datac => Add0_a82_DATAC_driver,
	datad => Add0_a82_DATAD_driver,
	combout => Add0_a82_combout);

Add0_a84_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a83_combout,
	dataout => Add0_a84_DATAA_driver);

Add0_a84_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a82_combout,
	dataout => Add0_a84_DATAB_driver);

Add0_a84_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a80,
	dataout => Add0_a84_CIN_driver);

-- Location: LCCOMB_X43_Y31_N28
Add0_a84 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a84_combout = ((Add0_a83_combout $ (Add0_a82_combout $ (!Add0_a80)))) # (GND)
-- Add0_a85 = CARRY((Add0_a83_combout & ((Add0_a82_combout) # (!Add0_a80))) # (!Add0_a83_combout & (Add0_a82_combout & !Add0_a80)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a84_DATAA_driver,
	datab => Add0_a84_DATAB_driver,
	datad => VCC,
	cin => Add0_a84_CIN_driver,
	combout => Add0_a84_combout,
	cout => Add0_a85);

Mux26_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux26_a9_DATAA_driver);

Mux26_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a8_combout,
	dataout => Mux26_a9_DATAB_driver);

Mux26_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux26_a9_DATAC_driver);

Mux26_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a84_combout,
	dataout => Mux26_a9_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N28
Mux26_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux26_a9_combout = (Mux29_a15_combout & ((Mux29_a1_combout & ((Add0_a84_combout))) # (!Mux29_a1_combout & (Mux26_a8_combout)))) # (!Mux29_a15_combout & (Mux26_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux26_a9_DATAA_driver,
	datab => Mux26_a9_DATAB_driver,
	datac => Mux26_a9_DATAC_driver,
	datad => Mux26_a9_DATAD_driver,
	combout => Mux26_a9_combout);

ShiftRight1_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a26_DATAA_driver);

ShiftRight1_a26_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(19),
	dataout => ShiftRight1_a26_DATAC_driver);

ShiftRight1_a26_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(21),
	dataout => ShiftRight1_a26_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N2
ShiftRight1_a26 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a26_combout = (a_acombout(1) & ((b_acombout(21)))) # (!a_acombout(1) & (b_acombout(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a26_DATAA_driver,
	datac => ShiftRight1_a26_DATAC_driver,
	datad => ShiftRight1_a26_DATAD_driver,
	combout => ShiftRight1_a26_combout);

ShiftRight1_a27_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a19_combout,
	dataout => ShiftRight1_a27_DATAB_driver);

ShiftRight1_a27_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a27_DATAC_driver);

ShiftRight1_a27_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a26_combout,
	dataout => ShiftRight1_a27_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N6
ShiftRight1_a27 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a27_combout = (a_acombout(0) & ((ShiftRight1_a26_combout))) # (!a_acombout(0) & (ShiftRight1_a19_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a27_DATAB_driver,
	datac => ShiftRight1_a27_DATAC_driver,
	datad => ShiftRight1_a27_DATAD_driver,
	combout => ShiftRight1_a27_combout);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a15_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(15),
	combout => b_acombout(15));

ShiftRight1_a35_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(17),
	dataout => ShiftRight1_a35_DATAA_driver);

ShiftRight1_a35_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(15),
	dataout => ShiftRight1_a35_DATAB_driver);

ShiftRight1_a35_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a35_DATAC_driver);

-- Location: LCCOMB_X39_Y29_N20
ShiftRight1_a35 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a35_combout = (a_acombout(1) & (b_acombout(17))) # (!a_acombout(1) & ((b_acombout(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a35_DATAA_driver,
	datab => ShiftRight1_a35_DATAB_driver,
	datac => ShiftRight1_a35_DATAC_driver,
	combout => ShiftRight1_a35_combout);

ShiftRight1_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a36_DATAB_driver);

ShiftRight1_a36_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a35_combout,
	dataout => ShiftRight1_a36_DATAC_driver);

ShiftRight1_a36_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a14_combout,
	dataout => ShiftRight1_a36_DATAD_driver);

-- Location: LCCOMB_X39_Y29_N6
ShiftRight1_a36 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a36_combout = (a_acombout(0) & (ShiftRight1_a35_combout)) # (!a_acombout(0) & ((ShiftRight1_a14_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a36_DATAB_driver,
	datac => ShiftRight1_a36_DATAC_driver,
	datad => ShiftRight1_a36_DATAD_driver,
	combout => ShiftRight1_a36_combout);

ShiftRight0_a66_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a27_combout,
	dataout => ShiftRight0_a66_DATAB_driver);

ShiftRight0_a66_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a36_combout,
	dataout => ShiftRight0_a66_DATAC_driver);

ShiftRight0_a66_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a66_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N6
ShiftRight0_a66 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a66_combout = (a_acombout(2) & (ShiftRight1_a27_combout)) # (!a_acombout(2) & ((ShiftRight1_a36_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a66_DATAB_driver,
	datac => ShiftRight0_a66_DATAC_driver,
	datad => ShiftRight0_a66_DATAD_driver,
	combout => ShiftRight0_a66_combout);

Mux25_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a7_combout,
	dataout => Mux25_a8_DATAA_driver);

Mux25_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a66_combout,
	dataout => Mux25_a8_DATAB_driver);

Mux25_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a0_combout,
	dataout => Mux25_a8_DATAC_driver);

Mux25_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a38_combout,
	dataout => Mux25_a8_DATAD_driver);

-- Location: LCCOMB_X35_Y29_N8
Mux25_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a8_combout = (Mux25_a7_combout & ((ShiftRight0_a66_combout) # ((!Mux27_a0_combout)))) # (!Mux25_a7_combout & (((Mux27_a0_combout & ShiftRight1_a38_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a8_DATAA_driver,
	datab => Mux25_a8_DATAB_driver,
	datac => Mux25_a8_DATAC_driver,
	datad => Mux25_a8_DATAD_driver,
	combout => Mux25_a8_combout);

Add0_a86_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a86_DATAA_driver);

Add0_a86_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a86_DATAB_driver);

Add0_a86_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a86_DATAC_driver);

Add0_a86_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(6),
	dataout => Add0_a86_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N0
Add0_a86 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a86_combout = (opcode_acombout(1) & (b_acombout(6) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!opcode_acombout(3) & ((!b_acombout(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a86_DATAA_driver,
	datab => Add0_a86_DATAB_driver,
	datac => Add0_a86_DATAC_driver,
	datad => Add0_a86_DATAD_driver,
	combout => Add0_a86_combout);

Add59_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a12_combout,
	dataout => Add59_a12_DATAA_driver);

Add59_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a11,
	dataout => Add59_a12_CIN_driver);

-- Location: LCCOMB_X35_Y33_N18
Add59_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a12_combout = (Add58_a12_combout & (Add59_a11 $ (GND))) # (!Add58_a12_combout & (!Add59_a11 & VCC))
-- Add59_a13 = CARRY((Add58_a12_combout & !Add59_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a12_DATAA_driver,
	datad => VCC,
	cin => Add59_a12_CIN_driver,
	combout => Add59_a12_combout,
	cout => Add59_a13);

Add60_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a12_combout,
	dataout => Add60_a12_DATAB_driver);

Add60_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a11,
	dataout => Add60_a12_CIN_driver);

-- Location: LCCOMB_X36_Y33_N18
Add60_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a12_combout = (Add59_a12_combout & (Add60_a11 $ (GND))) # (!Add59_a12_combout & (!Add60_a11 & VCC))
-- Add60_a13 = CARRY((Add59_a12_combout & !Add60_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a12_DATAB_driver,
	datad => VCC,
	cin => Add60_a12_CIN_driver,
	combout => Add60_a12_combout,
	cout => Add60_a13);

Add61_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a12_combout,
	dataout => Add61_a12_DATAB_driver);

Add61_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a11,
	dataout => Add61_a12_CIN_driver);

-- Location: LCCOMB_X40_Y33_N16
Add61_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a12_combout = (Add60_a12_combout & (Add61_a11 $ (GND))) # (!Add60_a12_combout & (!Add61_a11 & VCC))
-- Add61_a13 = CARRY((Add60_a12_combout & !Add61_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a12_DATAB_driver,
	datad => VCC,
	cin => Add61_a12_CIN_driver,
	combout => Add61_a12_combout,
	cout => Add61_a13);

Add0_a229_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a229_DATAA_driver);

Add0_a229_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a229_DATAB_driver);

Add0_a229_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a229_DATAC_driver);

Add0_a229_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a12_combout,
	dataout => Add0_a229_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N28
Add0_a229 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a229_combout = (!opcode_acombout(0) & (opcode_acombout(3) & (opcode_acombout(1) & Add61_a12_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a229_DATAA_driver,
	datab => Add0_a229_DATAB_driver,
	datac => Add0_a229_DATAC_driver,
	datad => Add0_a229_DATAD_driver,
	combout => Add0_a229_combout);

Add0_a87_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a12_combout,
	dataout => Add0_a87_DATAA_driver);

Add0_a87_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a86_combout,
	dataout => Add0_a87_DATAB_driver);

Add0_a87_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a87_DATAC_driver);

Add0_a87_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a229_combout,
	dataout => Add0_a87_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N2
Add0_a87 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a87_combout = (Add0_a86_combout) # ((Add0_a229_combout) # ((Add30_a12_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a87_DATAA_driver,
	datab => Add0_a87_DATAB_driver,
	datac => Add0_a87_DATAC_driver,
	datad => Add0_a87_DATAD_driver,
	combout => Add0_a87_combout);

Add0_a89_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a88_combout,
	dataout => Add0_a89_DATAA_driver);

Add0_a89_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a87_combout,
	dataout => Add0_a89_DATAB_driver);

Add0_a89_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a85,
	dataout => Add0_a89_CIN_driver);

-- Location: LCCOMB_X43_Y31_N30
Add0_a89 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a89_combout = (Add0_a88_combout & ((Add0_a87_combout & (Add0_a85 & VCC)) # (!Add0_a87_combout & (!Add0_a85)))) # (!Add0_a88_combout & ((Add0_a87_combout & (!Add0_a85)) # (!Add0_a87_combout & ((Add0_a85) # (GND)))))
-- Add0_a90 = CARRY((Add0_a88_combout & (!Add0_a87_combout & !Add0_a85)) # (!Add0_a88_combout & ((!Add0_a85) # (!Add0_a87_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a89_DATAA_driver,
	datab => Add0_a89_DATAB_driver,
	datad => VCC,
	cin => Add0_a89_CIN_driver,
	combout => Add0_a89_combout,
	cout => Add0_a90);

Mux25_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux25_a9_DATAA_driver);

Mux25_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a8_combout,
	dataout => Mux25_a9_DATAB_driver);

Mux25_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux25_a9_DATAC_driver);

Mux25_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a89_combout,
	dataout => Mux25_a9_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N6
Mux25_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux25_a9_combout = (Mux29_a15_combout & ((Mux29_a1_combout & ((Add0_a89_combout))) # (!Mux29_a1_combout & (Mux25_a8_combout)))) # (!Mux29_a15_combout & (Mux25_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux25_a9_DATAA_driver,
	datab => Mux25_a9_DATAB_driver,
	datac => Mux25_a9_DATAC_driver,
	datad => Mux25_a9_DATAD_driver,
	combout => Mux25_a9_combout);

Mux24_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a5_combout,
	dataout => Mux24_a6_DATAA_driver);

Mux24_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux24_a6_DATAB_driver);

Mux24_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(7),
	dataout => Mux24_a6_DATAC_driver);

Mux24_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(7),
	dataout => Mux24_a6_DATAD_driver);

-- Location: LCCOMB_X36_Y29_N8
Mux24_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a6_combout = (Mux24_a5_combout & (((b_acombout(7) & a_acombout(7))) # (!Mux9_a2_combout))) # (!Mux24_a5_combout & (Mux9_a2_combout & ((b_acombout(7)) # (a_acombout(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a6_DATAA_driver,
	datab => Mux24_a6_DATAB_driver,
	datac => Mux24_a6_DATAC_driver,
	datad => Mux24_a6_DATAD_driver,
	combout => Mux24_a6_combout);

ShiftRight1_a43_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a11_combout,
	dataout => ShiftRight1_a43_DATAB_driver);

ShiftRight1_a43_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a43_DATAC_driver);

ShiftRight1_a43_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a26_combout,
	dataout => ShiftRight1_a43_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N0
ShiftRight1_a43 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a43_combout = (a_acombout(0) & (ShiftRight0_a11_combout)) # (!a_acombout(0) & ((ShiftRight1_a26_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a43_DATAB_driver,
	datac => ShiftRight1_a43_DATAC_driver,
	datad => ShiftRight1_a43_DATAD_driver,
	combout => ShiftRight1_a43_combout);

ShiftRight0_a69_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a46_combout,
	dataout => ShiftRight0_a69_DATAB_driver);

ShiftRight0_a69_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a43_combout,
	dataout => ShiftRight0_a69_DATAC_driver);

ShiftRight0_a69_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a69_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N2
ShiftRight0_a69 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a69_combout = (a_acombout(2) & ((ShiftRight1_a43_combout))) # (!a_acombout(2) & (ShiftRight1_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a69_DATAB_driver,
	datac => ShiftRight0_a69_DATAC_driver,
	datad => ShiftRight0_a69_DATAD_driver,
	combout => ShiftRight0_a69_combout);

Mux24_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a7_combout,
	dataout => Mux24_a8_DATAA_driver);

Mux24_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a8_combout,
	dataout => Mux24_a8_DATAB_driver);

Mux24_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a6_combout,
	dataout => Mux24_a8_DATAC_driver);

Mux24_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a69_combout,
	dataout => Mux24_a8_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N4
Mux24_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a8_combout = (Mux24_a7_combout & (((ShiftRight0_a69_combout)) # (!Mux27_a8_combout))) # (!Mux24_a7_combout & (Mux27_a8_combout & (Mux24_a6_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a8_DATAA_driver,
	datab => Mux24_a8_DATAB_driver,
	datac => Mux24_a8_DATAC_driver,
	datad => Mux24_a8_DATAD_driver,
	combout => Mux24_a8_combout);

Add0_a91_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a91_DATAA_driver);

Add0_a91_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(7),
	dataout => Add0_a91_DATAB_driver);

Add0_a91_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a91_DATAC_driver);

Add0_a91_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a91_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N0
Add0_a91 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a91_combout = (opcode_acombout(1) & (b_acombout(7) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!b_acombout(7) & (!opcode_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a91_DATAA_driver,
	datab => Add0_a91_DATAB_driver,
	datac => Add0_a91_DATAC_driver,
	datad => Add0_a91_DATAD_driver,
	combout => Add0_a91_combout);

Add19_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a0_combout,
	dataout => Add19_a0_DATAA_driver);

Add19_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(12),
	dataout => Add19_a0_DATAB_driver);

-- Location: LCCOMB_X45_Y29_N16
Add19_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a0_combout = (Add18_a0_combout & (a_acombout(12) $ (GND))) # (!Add18_a0_combout & (!a_acombout(12) & VCC))
-- Add19_a1 = CARRY((Add18_a0_combout & !a_acombout(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add19_a0_DATAA_driver,
	datab => Add19_a0_DATAB_driver,
	datad => VCC,
	combout => Add19_a0_combout,
	cout => Add19_a1);

Add20_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(11),
	dataout => Add20_a0_DATAA_driver);

Add20_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a0_combout,
	dataout => Add20_a0_DATAB_driver);

-- Location: LCCOMB_X45_Y27_N14
Add20_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a0_combout = (a_acombout(11) & (Add19_a0_combout & VCC)) # (!a_acombout(11) & (Add19_a0_combout $ (VCC)))
-- Add20_a1 = CARRY((!a_acombout(11) & Add19_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add20_a0_DATAA_driver,
	datab => Add20_a0_DATAB_driver,
	datad => VCC,
	combout => Add20_a0_combout,
	cout => Add20_a1);

Add21_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(10),
	dataout => Add21_a0_DATAA_driver);

Add21_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a0_combout,
	dataout => Add21_a0_DATAB_driver);

-- Location: LCCOMB_X44_Y27_N14
Add21_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a0_combout = (a_acombout(10) & (Add20_a0_combout & VCC)) # (!a_acombout(10) & (Add20_a0_combout $ (VCC)))
-- Add21_a1 = CARRY((!a_acombout(10) & Add20_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add21_a0_DATAA_driver,
	datab => Add21_a0_DATAB_driver,
	datad => VCC,
	combout => Add21_a0_combout,
	cout => Add21_a1);

Add21_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a2_combout,
	dataout => Add21_a2_DATAA_driver);

Add21_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a1,
	dataout => Add21_a2_CIN_driver);

-- Location: LCCOMB_X44_Y27_N16
Add21_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a2_combout = (Add20_a2_combout & (!Add21_a1)) # (!Add20_a2_combout & ((Add21_a1) # (GND)))
-- Add21_a3 = CARRY((!Add21_a1) # (!Add20_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add21_a2_DATAA_driver,
	datad => VCC,
	cin => Add21_a2_CIN_driver,
	combout => Add21_a2_combout,
	cout => Add21_a3);

Add22_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(9),
	dataout => Add22_a0_DATAA_driver);

Add22_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a0_combout,
	dataout => Add22_a0_DATAB_driver);

-- Location: LCCOMB_X41_Y27_N12
Add22_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a0_combout = (a_acombout(9) & (Add21_a0_combout & VCC)) # (!a_acombout(9) & (Add21_a0_combout $ (VCC)))
-- Add22_a1 = CARRY((!a_acombout(9) & Add21_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add22_a0_DATAA_driver,
	datab => Add22_a0_DATAB_driver,
	datad => VCC,
	combout => Add22_a0_combout,
	cout => Add22_a1);

Add22_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a2_combout,
	dataout => Add22_a2_DATAB_driver);

Add22_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a1,
	dataout => Add22_a2_CIN_driver);

-- Location: LCCOMB_X41_Y27_N14
Add22_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a2_combout = (Add21_a2_combout & (!Add22_a1)) # (!Add21_a2_combout & ((Add22_a1) # (GND)))
-- Add22_a3 = CARRY((!Add22_a1) # (!Add21_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a2_DATAB_driver,
	datad => VCC,
	cin => Add22_a2_CIN_driver,
	combout => Add22_a2_combout,
	cout => Add22_a3);

Add23_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(8),
	dataout => Add23_a0_DATAA_driver);

Add23_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a0_combout,
	dataout => Add23_a0_DATAB_driver);

-- Location: LCCOMB_X40_Y27_N12
Add23_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a0_combout = (a_acombout(8) & (Add22_a0_combout & VCC)) # (!a_acombout(8) & (Add22_a0_combout $ (VCC)))
-- Add23_a1 = CARRY((!a_acombout(8) & Add22_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add23_a0_DATAA_driver,
	datab => Add23_a0_DATAB_driver,
	datad => VCC,
	combout => Add23_a0_combout,
	cout => Add23_a1);

Add23_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a2_combout,
	dataout => Add23_a2_DATAB_driver);

Add23_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a1,
	dataout => Add23_a2_CIN_driver);

-- Location: LCCOMB_X40_Y27_N14
Add23_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a2_combout = (Add22_a2_combout & (!Add23_a1)) # (!Add22_a2_combout & ((Add23_a1) # (GND)))
-- Add23_a3 = CARRY((!Add23_a1) # (!Add22_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a2_DATAB_driver,
	datad => VCC,
	cin => Add23_a2_CIN_driver,
	combout => Add23_a2_combout,
	cout => Add23_a3);

Add24_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(7),
	dataout => Add24_a0_DATAA_driver);

Add24_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a0_combout,
	dataout => Add24_a0_DATAB_driver);

-- Location: LCCOMB_X39_Y27_N10
Add24_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a0_combout = (a_acombout(7) & (Add23_a0_combout & VCC)) # (!a_acombout(7) & (Add23_a0_combout $ (VCC)))
-- Add24_a1 = CARRY((!a_acombout(7) & Add23_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add24_a0_DATAA_driver,
	datab => Add24_a0_DATAB_driver,
	datad => VCC,
	combout => Add24_a0_combout,
	cout => Add24_a1);

Add24_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a2_combout,
	dataout => Add24_a2_DATAB_driver);

Add24_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a1,
	dataout => Add24_a2_CIN_driver);

-- Location: LCCOMB_X39_Y27_N12
Add24_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a2_combout = (Add23_a2_combout & (!Add24_a1)) # (!Add23_a2_combout & ((Add24_a1) # (GND)))
-- Add24_a3 = CARRY((!Add24_a1) # (!Add23_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a2_DATAB_driver,
	datad => VCC,
	cin => Add24_a2_CIN_driver,
	combout => Add24_a2_combout,
	cout => Add24_a3);

Add25_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(6),
	dataout => Add25_a0_DATAA_driver);

Add25_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a0_combout,
	dataout => Add25_a0_DATAB_driver);

-- Location: LCCOMB_X38_Y27_N10
Add25_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a0_combout = (a_acombout(6) & (Add24_a0_combout & VCC)) # (!a_acombout(6) & (Add24_a0_combout $ (VCC)))
-- Add25_a1 = CARRY((!a_acombout(6) & Add24_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add25_a0_DATAA_driver,
	datab => Add25_a0_DATAB_driver,
	datad => VCC,
	combout => Add25_a0_combout,
	cout => Add25_a1);

Add25_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a2_combout,
	dataout => Add25_a2_DATAB_driver);

Add25_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a1,
	dataout => Add25_a2_CIN_driver);

-- Location: LCCOMB_X38_Y27_N12
Add25_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a2_combout = (Add24_a2_combout & (!Add25_a1)) # (!Add24_a2_combout & ((Add25_a1) # (GND)))
-- Add25_a3 = CARRY((!Add25_a1) # (!Add24_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a2_DATAB_driver,
	datad => VCC,
	cin => Add25_a2_CIN_driver,
	combout => Add25_a2_combout,
	cout => Add25_a3);

Add26_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a2_combout,
	dataout => Add26_a2_DATAB_driver);

Add26_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a1,
	dataout => Add26_a2_CIN_driver);

-- Location: LCCOMB_X38_Y31_N10
Add26_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a2_combout = (Add25_a2_combout & (!Add26_a1)) # (!Add25_a2_combout & ((Add26_a1) # (GND)))
-- Add26_a3 = CARRY((!Add26_a1) # (!Add25_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a2_DATAB_driver,
	datad => VCC,
	cin => Add26_a2_CIN_driver,
	combout => Add26_a2_combout,
	cout => Add26_a3);

Add26_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a4_combout,
	dataout => Add26_a4_DATAA_driver);

Add26_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a3,
	dataout => Add26_a4_CIN_driver);

-- Location: LCCOMB_X38_Y31_N12
Add26_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a4_combout = (Add25_a4_combout & (Add26_a3 $ (GND))) # (!Add25_a4_combout & (!Add26_a3 & VCC))
-- Add26_a5 = CARRY((Add25_a4_combout & !Add26_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a4_DATAA_driver,
	datad => VCC,
	cin => Add26_a4_CIN_driver,
	combout => Add26_a4_combout,
	cout => Add26_a5);

Add26_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a8_combout,
	dataout => Add26_a8_DATAA_driver);

Add26_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a7,
	dataout => Add26_a8_CIN_driver);

-- Location: LCCOMB_X38_Y31_N16
Add26_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a8_combout = (Add25_a8_combout & (Add26_a7 $ (GND))) # (!Add25_a8_combout & (!Add26_a7 & VCC))
-- Add26_a9 = CARRY((Add25_a8_combout & !Add26_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a8_DATAA_driver,
	datad => VCC,
	cin => Add26_a8_CIN_driver,
	combout => Add26_a8_combout,
	cout => Add26_a9);

Add27_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a8_combout,
	dataout => Add27_a8_DATAB_driver);

Add27_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a7,
	dataout => Add27_a8_CIN_driver);

-- Location: LCCOMB_X38_Y35_N16
Add27_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a8_combout = (Add26_a8_combout & (Add27_a7 $ (GND))) # (!Add26_a8_combout & (!Add27_a7 & VCC))
-- Add27_a9 = CARRY((Add26_a8_combout & !Add27_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a8_DATAB_driver,
	datad => VCC,
	cin => Add27_a8_CIN_driver,
	combout => Add27_a8_combout,
	cout => Add27_a9);

Add27_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a10_combout,
	dataout => Add27_a10_DATAA_driver);

Add27_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a9,
	dataout => Add27_a10_CIN_driver);

-- Location: LCCOMB_X38_Y35_N18
Add27_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a10_combout = (Add26_a10_combout & (!Add27_a9)) # (!Add26_a10_combout & ((Add27_a9) # (GND)))
-- Add27_a11 = CARRY((!Add27_a9) # (!Add26_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a10_DATAA_driver,
	datad => VCC,
	cin => Add27_a10_CIN_driver,
	combout => Add27_a10_combout,
	cout => Add27_a11);

Add28_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a10_combout,
	dataout => Add28_a10_DATAB_driver);

Add28_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a9,
	dataout => Add28_a10_CIN_driver);

-- Location: LCCOMB_X39_Y35_N16
Add28_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a10_combout = (Add27_a10_combout & (!Add28_a9)) # (!Add27_a10_combout & ((Add28_a9) # (GND)))
-- Add28_a11 = CARRY((!Add28_a9) # (!Add27_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a10_DATAB_driver,
	datad => VCC,
	cin => Add28_a10_CIN_driver,
	combout => Add28_a10_combout,
	cout => Add28_a11);

Add28_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a12_combout,
	dataout => Add28_a12_DATAA_driver);

Add28_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a11,
	dataout => Add28_a12_CIN_driver);

-- Location: LCCOMB_X39_Y35_N18
Add28_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a12_combout = (Add27_a12_combout & (Add28_a11 $ (GND))) # (!Add27_a12_combout & (!Add28_a11 & VCC))
-- Add28_a13 = CARRY((Add27_a12_combout & !Add28_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a12_DATAA_driver,
	datad => VCC,
	cin => Add28_a12_CIN_driver,
	combout => Add28_a12_combout,
	cout => Add28_a13);

Add29_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a10_combout,
	dataout => Add29_a10_DATAB_driver);

Add29_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a9,
	dataout => Add29_a10_CIN_driver);

-- Location: LCCOMB_X40_Y35_N16
Add29_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a10_combout = (Add28_a10_combout & (!Add29_a9)) # (!Add28_a10_combout & ((Add29_a9) # (GND)))
-- Add29_a11 = CARRY((!Add29_a9) # (!Add28_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a10_DATAB_driver,
	datad => VCC,
	cin => Add29_a10_CIN_driver,
	combout => Add29_a10_combout,
	cout => Add29_a11);

Add29_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a12_combout,
	dataout => Add29_a12_DATAB_driver);

Add29_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a11,
	dataout => Add29_a12_CIN_driver);

-- Location: LCCOMB_X40_Y35_N18
Add29_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a12_combout = (Add28_a12_combout & (Add29_a11 $ (GND))) # (!Add28_a12_combout & (!Add29_a11 & VCC))
-- Add29_a13 = CARRY((Add28_a12_combout & !Add29_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a12_DATAB_driver,
	datad => VCC,
	cin => Add29_a12_CIN_driver,
	combout => Add29_a12_combout,
	cout => Add29_a13);

Add30_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a14_combout,
	dataout => Add30_a14_DATAA_driver);

Add30_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a13,
	dataout => Add30_a14_CIN_driver);

-- Location: LCCOMB_X41_Y35_N18
Add30_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a14_combout = (Add29_a14_combout & (!Add30_a13)) # (!Add29_a14_combout & ((Add30_a13) # (GND)))
-- Add30_a15 = CARRY((!Add30_a13) # (!Add29_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a14_DATAA_driver,
	datad => VCC,
	cin => Add30_a14_CIN_driver,
	combout => Add30_a14_combout,
	cout => Add30_a15);

Add61_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a14_combout,
	dataout => Add61_a14_DATAA_driver);

Add61_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a13,
	dataout => Add61_a14_CIN_driver);

-- Location: LCCOMB_X40_Y33_N18
Add61_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a14_combout = (Add60_a14_combout & (!Add61_a13)) # (!Add60_a14_combout & ((Add61_a13) # (GND)))
-- Add61_a15 = CARRY((!Add61_a13) # (!Add60_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add61_a14_DATAA_driver,
	datad => VCC,
	cin => Add61_a14_CIN_driver,
	combout => Add61_a14_combout,
	cout => Add61_a15);

Add0_a230_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a230_DATAA_driver);

Add0_a230_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a230_DATAB_driver);

Add0_a230_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a230_DATAC_driver);

Add0_a230_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a14_combout,
	dataout => Add0_a230_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N26
Add0_a230 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a230_combout = (opcode_acombout(1) & (!opcode_acombout(0) & (opcode_acombout(3) & Add61_a14_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a230_DATAA_driver,
	datab => Add0_a230_DATAB_driver,
	datac => Add0_a230_DATAC_driver,
	datad => Add0_a230_DATAD_driver,
	combout => Add0_a230_combout);

Add0_a92_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a92_DATAA_driver);

Add0_a92_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a91_combout,
	dataout => Add0_a92_DATAB_driver);

Add0_a92_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a14_combout,
	dataout => Add0_a92_DATAC_driver);

Add0_a92_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a230_combout,
	dataout => Add0_a92_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N18
Add0_a92 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a92_combout = (Add0_a91_combout) # ((Add0_a230_combout) # ((Add0_a61_combout & Add30_a14_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a92_DATAA_driver,
	datab => Add0_a92_DATAB_driver,
	datac => Add0_a92_DATAC_driver,
	datad => Add0_a92_DATAD_driver,
	combout => Add0_a92_combout);

Add0_a94_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a93_combout,
	dataout => Add0_a94_DATAA_driver);

Add0_a94_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a92_combout,
	dataout => Add0_a94_DATAB_driver);

Add0_a94_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a90,
	dataout => Add0_a94_CIN_driver);

-- Location: LCCOMB_X43_Y30_N0
Add0_a94 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a94_combout = ((Add0_a93_combout $ (Add0_a92_combout $ (!Add0_a90)))) # (GND)
-- Add0_a95 = CARRY((Add0_a93_combout & ((Add0_a92_combout) # (!Add0_a90))) # (!Add0_a93_combout & (Add0_a92_combout & !Add0_a90)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a94_DATAA_driver,
	datab => Add0_a94_DATAB_driver,
	datad => VCC,
	cin => Add0_a94_CIN_driver,
	combout => Add0_a94_combout,
	cout => Add0_a95);

Mux24_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux24_a9_DATAA_driver);

Mux24_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a8_combout,
	dataout => Mux24_a9_DATAB_driver);

Mux24_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux24_a9_DATAC_driver);

Mux24_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a94_combout,
	dataout => Mux24_a9_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N0
Mux24_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux24_a9_combout = (Mux29_a1_combout & ((Mux29_a15_combout & ((Add0_a94_combout))) # (!Mux29_a15_combout & (Mux24_a8_combout)))) # (!Mux29_a1_combout & (Mux24_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux24_a9_DATAA_driver,
	datab => Mux24_a9_DATAB_driver,
	datac => Mux24_a9_DATAC_driver,
	datad => Mux24_a9_DATAD_driver,
	combout => Mux24_a9_combout);

Mux23_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => Mux23_a2_DATAA_driver);

Mux23_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a0_combout,
	dataout => Mux23_a2_DATAB_driver);

Mux23_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux23_a2_DATAC_driver);

Mux23_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux23_a2_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N10
Mux23_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a2_combout = (ShiftLeft0_a9_combout & ((Mux29_a0_combout & (Mux29_a15_combout)) # (!Mux29_a0_combout & ((a_acombout(3)))))) # (!ShiftLeft0_a9_combout & (((Mux29_a15_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a2_DATAA_driver,
	datab => Mux23_a2_DATAB_driver,
	datac => Mux23_a2_DATAC_driver,
	datad => Mux23_a2_DATAD_driver,
	combout => Mux23_a2_combout);

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a25_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(25),
	combout => b_acombout(25));

ShiftRight0_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(27),
	dataout => ShiftRight0_a6_DATAA_driver);

ShiftRight0_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(25),
	dataout => ShiftRight0_a6_DATAB_driver);

ShiftRight0_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a6_DATAC_driver);

-- Location: LCCOMB_X36_Y31_N2
ShiftRight0_a6 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a6_combout = (a_acombout(1) & (b_acombout(27))) # (!a_acombout(1) & ((b_acombout(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a6_DATAA_driver,
	datab => ShiftRight0_a6_DATAB_driver,
	datac => ShiftRight0_a6_DATAC_driver,
	combout => ShiftRight0_a6_combout);

ShiftRight0_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a7_combout,
	dataout => ShiftRight0_a8_DATAA_driver);

ShiftRight0_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a6_combout,
	dataout => ShiftRight0_a8_DATAB_driver);

ShiftRight0_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a8_DATAC_driver);

-- Location: LCCOMB_X39_Y31_N2
ShiftRight0_a8 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a8_combout = (a_acombout(0) & ((ShiftRight0_a6_combout))) # (!a_acombout(0) & (ShiftRight0_a7_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a8_DATAA_driver,
	datab => ShiftRight0_a8_DATAB_driver,
	datac => ShiftRight0_a8_DATAC_driver,
	combout => ShiftRight0_a8_combout);

ShiftRight0_a70_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a5_combout,
	dataout => ShiftRight0_a70_DATAA_driver);

ShiftRight0_a70_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a70_DATAB_driver);

ShiftRight0_a70_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a70_DATAC_driver);

ShiftRight0_a70_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a8_combout,
	dataout => ShiftRight0_a70_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N4
ShiftRight0_a70 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a70_combout = (!a_acombout(3) & ((a_acombout(2) & (ShiftRight0_a5_combout)) # (!a_acombout(2) & ((ShiftRight0_a8_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a70_DATAA_driver,
	datab => ShiftRight0_a70_DATAB_driver,
	datac => ShiftRight0_a70_DATAC_driver,
	datad => ShiftRight0_a70_DATAD_driver,
	combout => ShiftRight0_a70_combout);

Mux23_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(8),
	dataout => Mux23_a5_DATAA_driver);

Mux23_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux23_a5_DATAB_driver);

Mux23_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux23_a5_DATAC_driver);

Mux23_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(8),
	dataout => Mux23_a5_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N14
Mux23_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a5_combout = (opcode_acombout(0) & (!opcode_acombout(1) & (a_acombout(8) $ (b_acombout(8))))) # (!opcode_acombout(0) & ((opcode_acombout(1)) # ((!a_acombout(8) & !b_acombout(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010000111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a5_DATAA_driver,
	datab => Mux23_a5_DATAB_driver,
	datac => Mux23_a5_DATAC_driver,
	datad => Mux23_a5_DATAD_driver,
	combout => Mux23_a5_combout);

Mux23_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a36_combout,
	dataout => Mux23_a11_DATAA_driver);

Mux23_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux23_a11_DATAB_driver);

Mux23_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux23_a11_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N18
Mux23_a11 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a11_combout = (ShiftLeft0_a36_combout & (!a_acombout(4) & ShiftLeft0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a11_DATAA_driver,
	datab => Mux23_a11_DATAB_driver,
	datad => Mux23_a11_DATAD_driver,
	combout => Mux23_a11_combout);

Mux23_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux23_a6_DATAA_driver);

Mux23_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a70_combout,
	dataout => Mux23_a6_DATAB_driver);

Mux23_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a5_combout,
	dataout => Mux23_a6_DATAC_driver);

Mux23_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a11_combout,
	dataout => Mux23_a6_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N0
Mux23_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a6_combout = (Mux29_a8_combout & ((Mux23_a5_combout & ((Mux23_a11_combout))) # (!Mux23_a5_combout & (ShiftRight0_a70_combout)))) # (!Mux29_a8_combout & (((Mux23_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a6_DATAA_driver,
	datab => Mux23_a6_DATAB_driver,
	datac => Mux23_a6_DATAC_driver,
	datad => Mux23_a6_DATAD_driver,
	combout => Mux23_a6_combout);

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a16_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(16),
	combout => a_acombout(16));

Add15_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a0_combout,
	dataout => Add15_a0_DATAA_driver);

Add15_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(16),
	dataout => Add15_a0_DATAB_driver);

-- Location: LCCOMB_X47_Y26_N0
Add15_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a0_combout = (Add14_a0_combout & (a_acombout(16) $ (GND))) # (!Add14_a0_combout & (!a_acombout(16) & VCC))
-- Add15_a1 = CARRY((Add14_a0_combout & !a_acombout(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add15_a0_DATAA_driver,
	datab => Add15_a0_DATAB_driver,
	datad => VCC,
	combout => Add15_a0_combout,
	cout => Add15_a1);

Add15_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a2_combout,
	dataout => Add15_a2_DATAA_driver);

Add15_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a1,
	dataout => Add15_a2_CIN_driver);

-- Location: LCCOMB_X47_Y26_N2
Add15_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a2_combout = (Add14_a2_combout & (!Add15_a1)) # (!Add14_a2_combout & ((Add15_a1) # (GND)))
-- Add15_a3 = CARRY((!Add15_a1) # (!Add14_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add15_a2_DATAA_driver,
	datad => VCC,
	cin => Add15_a2_CIN_driver,
	combout => Add15_a2_combout,
	cout => Add15_a3);

Add16_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(15),
	dataout => Add16_a0_DATAA_driver);

Add16_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a0_combout,
	dataout => Add16_a0_DATAB_driver);

-- Location: LCCOMB_X47_Y27_N4
Add16_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a0_combout = (a_acombout(15) & (Add15_a0_combout & VCC)) # (!a_acombout(15) & (Add15_a0_combout $ (VCC)))
-- Add16_a1 = CARRY((!a_acombout(15) & Add15_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add16_a0_DATAA_driver,
	datab => Add16_a0_DATAB_driver,
	datad => VCC,
	combout => Add16_a0_combout,
	cout => Add16_a1);

Add16_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a2_combout,
	dataout => Add16_a2_DATAB_driver);

Add16_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a1,
	dataout => Add16_a2_CIN_driver);

-- Location: LCCOMB_X47_Y27_N6
Add16_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a2_combout = (Add15_a2_combout & (!Add16_a1)) # (!Add15_a2_combout & ((Add16_a1) # (GND)))
-- Add16_a3 = CARRY((!Add16_a1) # (!Add15_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add16_a2_DATAB_driver,
	datad => VCC,
	cin => Add16_a2_CIN_driver,
	combout => Add16_a2_combout,
	cout => Add16_a3);

Add17_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a4_combout,
	dataout => Add17_a4_DATAA_driver);

Add17_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a3,
	dataout => Add17_a4_CIN_driver);

-- Location: LCCOMB_X48_Y27_N4
Add17_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a4_combout = (Add16_a4_combout & (Add17_a3 $ (GND))) # (!Add16_a4_combout & (!Add17_a3 & VCC))
-- Add17_a5 = CARRY((Add16_a4_combout & !Add17_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add17_a4_DATAA_driver,
	datad => VCC,
	cin => Add17_a4_CIN_driver,
	combout => Add17_a4_combout,
	cout => Add17_a5);

Add17_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a6_combout,
	dataout => Add17_a6_DATAA_driver);

Add17_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a5,
	dataout => Add17_a6_CIN_driver);

-- Location: LCCOMB_X48_Y27_N6
Add17_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a6_combout = (Add16_a6_combout & (!Add17_a5)) # (!Add16_a6_combout & ((Add17_a5) # (GND)))
-- Add17_a7 = CARRY((!Add17_a5) # (!Add16_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add17_a6_DATAA_driver,
	datad => VCC,
	cin => Add17_a6_CIN_driver,
	combout => Add17_a6_combout,
	cout => Add17_a7);

Add18_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a2_combout,
	dataout => Add18_a2_DATAA_driver);

Add18_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a1,
	dataout => Add18_a2_CIN_driver);

-- Location: LCCOMB_X49_Y27_N2
Add18_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a2_combout = (Add17_a2_combout & (!Add18_a1)) # (!Add17_a2_combout & ((Add18_a1) # (GND)))
-- Add18_a3 = CARRY((!Add18_a1) # (!Add17_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add18_a2_DATAA_driver,
	datad => VCC,
	cin => Add18_a2_CIN_driver,
	combout => Add18_a2_combout,
	cout => Add18_a3);

Add18_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a4_combout,
	dataout => Add18_a4_DATAB_driver);

Add18_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a3,
	dataout => Add18_a4_CIN_driver);

-- Location: LCCOMB_X49_Y27_N4
Add18_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a4_combout = (Add17_a4_combout & (Add18_a3 $ (GND))) # (!Add17_a4_combout & (!Add18_a3 & VCC))
-- Add18_a5 = CARRY((Add17_a4_combout & !Add18_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add18_a4_DATAB_driver,
	datad => VCC,
	cin => Add18_a4_CIN_driver,
	combout => Add18_a4_combout,
	cout => Add18_a5);

Add18_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a8_combout,
	dataout => Add18_a8_DATAA_driver);

Add18_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a7,
	dataout => Add18_a8_CIN_driver);

-- Location: LCCOMB_X49_Y27_N8
Add18_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a8_combout = (Add17_a8_combout & (Add18_a7 $ (GND))) # (!Add17_a8_combout & (!Add18_a7 & VCC))
-- Add18_a9 = CARRY((Add17_a8_combout & !Add18_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add18_a8_DATAA_driver,
	datad => VCC,
	cin => Add18_a8_CIN_driver,
	combout => Add18_a8_combout,
	cout => Add18_a9);

Add19_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a2_combout,
	dataout => Add19_a2_DATAB_driver);

Add19_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a1,
	dataout => Add19_a2_CIN_driver);

-- Location: LCCOMB_X45_Y29_N18
Add19_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a2_combout = (Add18_a2_combout & (!Add19_a1)) # (!Add18_a2_combout & ((Add19_a1) # (GND)))
-- Add19_a3 = CARRY((!Add19_a1) # (!Add18_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add19_a2_DATAB_driver,
	datad => VCC,
	cin => Add19_a2_CIN_driver,
	combout => Add19_a2_combout,
	cout => Add19_a3);

Add19_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a4_combout,
	dataout => Add19_a4_DATAB_driver);

Add19_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a3,
	dataout => Add19_a4_CIN_driver);

-- Location: LCCOMB_X45_Y29_N20
Add19_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a4_combout = (Add18_a4_combout & (Add19_a3 $ (GND))) # (!Add18_a4_combout & (!Add19_a3 & VCC))
-- Add19_a5 = CARRY((Add18_a4_combout & !Add19_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add19_a4_DATAB_driver,
	datad => VCC,
	cin => Add19_a4_CIN_driver,
	combout => Add19_a4_combout,
	cout => Add19_a5);

Add19_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a8_combout,
	dataout => Add19_a8_DATAB_driver);

Add19_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a7,
	dataout => Add19_a8_CIN_driver);

-- Location: LCCOMB_X45_Y29_N24
Add19_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a8_combout = (Add18_a8_combout & (Add19_a7 $ (GND))) # (!Add18_a8_combout & (!Add19_a7 & VCC))
-- Add19_a9 = CARRY((Add18_a8_combout & !Add19_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add19_a8_DATAB_driver,
	datad => VCC,
	cin => Add19_a8_CIN_driver,
	combout => Add19_a8_combout,
	cout => Add19_a9);

Add19_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a10_combout,
	dataout => Add19_a10_DATAA_driver);

Add19_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a9,
	dataout => Add19_a10_CIN_driver);

-- Location: LCCOMB_X45_Y29_N26
Add19_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a10_combout = (Add18_a10_combout & (!Add19_a9)) # (!Add18_a10_combout & ((Add19_a9) # (GND)))
-- Add19_a11 = CARRY((!Add19_a9) # (!Add18_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add19_a10_DATAA_driver,
	datad => VCC,
	cin => Add19_a10_CIN_driver,
	combout => Add19_a10_combout,
	cout => Add19_a11);

Add20_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a4_combout,
	dataout => Add20_a4_DATAB_driver);

Add20_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a3,
	dataout => Add20_a4_CIN_driver);

-- Location: LCCOMB_X45_Y27_N18
Add20_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a4_combout = (Add19_a4_combout & (Add20_a3 $ (GND))) # (!Add19_a4_combout & (!Add20_a3 & VCC))
-- Add20_a5 = CARRY((Add19_a4_combout & !Add20_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a4_DATAB_driver,
	datad => VCC,
	cin => Add20_a4_CIN_driver,
	combout => Add20_a4_combout,
	cout => Add20_a5);

Add20_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a6_combout,
	dataout => Add20_a6_DATAA_driver);

Add20_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a5,
	dataout => Add20_a6_CIN_driver);

-- Location: LCCOMB_X45_Y27_N20
Add20_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a6_combout = (Add19_a6_combout & (!Add20_a5)) # (!Add19_a6_combout & ((Add20_a5) # (GND)))
-- Add20_a7 = CARRY((!Add20_a5) # (!Add19_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add20_a6_DATAA_driver,
	datad => VCC,
	cin => Add20_a6_CIN_driver,
	combout => Add20_a6_combout,
	cout => Add20_a7);

Add20_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a8_combout,
	dataout => Add20_a8_DATAB_driver);

Add20_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a7,
	dataout => Add20_a8_CIN_driver);

-- Location: LCCOMB_X45_Y27_N22
Add20_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a8_combout = (Add19_a8_combout & (Add20_a7 $ (GND))) # (!Add19_a8_combout & (!Add20_a7 & VCC))
-- Add20_a9 = CARRY((Add19_a8_combout & !Add20_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a8_DATAB_driver,
	datad => VCC,
	cin => Add20_a8_CIN_driver,
	combout => Add20_a8_combout,
	cout => Add20_a9);

Add20_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a10_combout,
	dataout => Add20_a10_DATAB_driver);

Add20_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a9,
	dataout => Add20_a10_CIN_driver);

-- Location: LCCOMB_X45_Y27_N24
Add20_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a10_combout = (Add19_a10_combout & (!Add20_a9)) # (!Add19_a10_combout & ((Add20_a9) # (GND)))
-- Add20_a11 = CARRY((!Add20_a9) # (!Add19_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a10_DATAB_driver,
	datad => VCC,
	cin => Add20_a10_CIN_driver,
	combout => Add20_a10_combout,
	cout => Add20_a11);

Add21_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a6_combout,
	dataout => Add21_a6_DATAB_driver);

Add21_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a5,
	dataout => Add21_a6_CIN_driver);

-- Location: LCCOMB_X44_Y27_N20
Add21_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a6_combout = (Add20_a6_combout & (!Add21_a5)) # (!Add20_a6_combout & ((Add21_a5) # (GND)))
-- Add21_a7 = CARRY((!Add21_a5) # (!Add20_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a6_DATAB_driver,
	datad => VCC,
	cin => Add21_a6_CIN_driver,
	combout => Add21_a6_combout,
	cout => Add21_a7);

Add21_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a10_combout,
	dataout => Add21_a10_DATAB_driver);

Add21_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a9,
	dataout => Add21_a10_CIN_driver);

-- Location: LCCOMB_X44_Y27_N24
Add21_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a10_combout = (Add20_a10_combout & (!Add21_a9)) # (!Add20_a10_combout & ((Add21_a9) # (GND)))
-- Add21_a11 = CARRY((!Add21_a9) # (!Add20_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a10_DATAB_driver,
	datad => VCC,
	cin => Add21_a10_CIN_driver,
	combout => Add21_a10_combout,
	cout => Add21_a11);

Add21_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a12_combout,
	dataout => Add21_a12_DATAA_driver);

Add21_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a11,
	dataout => Add21_a12_CIN_driver);

-- Location: LCCOMB_X44_Y27_N26
Add21_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a12_combout = (Add20_a12_combout & (Add21_a11 $ (GND))) # (!Add20_a12_combout & (!Add21_a11 & VCC))
-- Add21_a13 = CARRY((Add20_a12_combout & !Add21_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add21_a12_DATAA_driver,
	datad => VCC,
	cin => Add21_a12_CIN_driver,
	combout => Add21_a12_combout,
	cout => Add21_a13);

Add22_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a6_combout,
	dataout => Add22_a6_DATAB_driver);

Add22_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a5,
	dataout => Add22_a6_CIN_driver);

-- Location: LCCOMB_X41_Y27_N18
Add22_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a6_combout = (Add21_a6_combout & (!Add22_a5)) # (!Add21_a6_combout & ((Add22_a5) # (GND)))
-- Add22_a7 = CARRY((!Add22_a5) # (!Add21_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a6_DATAB_driver,
	datad => VCC,
	cin => Add22_a6_CIN_driver,
	combout => Add22_a6_combout,
	cout => Add22_a7);

Add22_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a8_combout,
	dataout => Add22_a8_DATAA_driver);

Add22_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a7,
	dataout => Add22_a8_CIN_driver);

-- Location: LCCOMB_X41_Y27_N20
Add22_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a8_combout = (Add21_a8_combout & (Add22_a7 $ (GND))) # (!Add21_a8_combout & (!Add22_a7 & VCC))
-- Add22_a9 = CARRY((Add21_a8_combout & !Add22_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add22_a8_DATAA_driver,
	datad => VCC,
	cin => Add22_a8_CIN_driver,
	combout => Add22_a8_combout,
	cout => Add22_a9);

Add22_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a10_combout,
	dataout => Add22_a10_DATAB_driver);

Add22_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a9,
	dataout => Add22_a10_CIN_driver);

-- Location: LCCOMB_X41_Y27_N22
Add22_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a10_combout = (Add21_a10_combout & (!Add22_a9)) # (!Add21_a10_combout & ((Add22_a9) # (GND)))
-- Add22_a11 = CARRY((!Add22_a9) # (!Add21_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a10_DATAB_driver,
	datad => VCC,
	cin => Add22_a10_CIN_driver,
	combout => Add22_a10_combout,
	cout => Add22_a11);

Add22_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a12_combout,
	dataout => Add22_a12_DATAB_driver);

Add22_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a11,
	dataout => Add22_a12_CIN_driver);

-- Location: LCCOMB_X41_Y27_N24
Add22_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a12_combout = (Add21_a12_combout & (Add22_a11 $ (GND))) # (!Add21_a12_combout & (!Add22_a11 & VCC))
-- Add22_a13 = CARRY((Add21_a12_combout & !Add22_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a12_DATAB_driver,
	datad => VCC,
	cin => Add22_a12_CIN_driver,
	combout => Add22_a12_combout,
	cout => Add22_a13);

Add23_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a6_combout,
	dataout => Add23_a6_DATAB_driver);

Add23_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a5,
	dataout => Add23_a6_CIN_driver);

-- Location: LCCOMB_X40_Y27_N18
Add23_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a6_combout = (Add22_a6_combout & (!Add23_a5)) # (!Add22_a6_combout & ((Add23_a5) # (GND)))
-- Add23_a7 = CARRY((!Add23_a5) # (!Add22_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a6_DATAB_driver,
	datad => VCC,
	cin => Add23_a6_CIN_driver,
	combout => Add23_a6_combout,
	cout => Add23_a7);

Add23_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a8_combout,
	dataout => Add23_a8_DATAB_driver);

Add23_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a7,
	dataout => Add23_a8_CIN_driver);

-- Location: LCCOMB_X40_Y27_N20
Add23_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a8_combout = (Add22_a8_combout & (Add23_a7 $ (GND))) # (!Add22_a8_combout & (!Add23_a7 & VCC))
-- Add23_a9 = CARRY((Add22_a8_combout & !Add23_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a8_DATAB_driver,
	datad => VCC,
	cin => Add23_a8_CIN_driver,
	combout => Add23_a8_combout,
	cout => Add23_a9);

Add23_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a10_combout,
	dataout => Add23_a10_DATAB_driver);

Add23_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a9,
	dataout => Add23_a10_CIN_driver);

-- Location: LCCOMB_X40_Y27_N22
Add23_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a10_combout = (Add22_a10_combout & (!Add23_a9)) # (!Add22_a10_combout & ((Add23_a9) # (GND)))
-- Add23_a11 = CARRY((!Add23_a9) # (!Add22_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a10_DATAB_driver,
	datad => VCC,
	cin => Add23_a10_CIN_driver,
	combout => Add23_a10_combout,
	cout => Add23_a11);

Add23_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a12_combout,
	dataout => Add23_a12_DATAB_driver);

Add23_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a11,
	dataout => Add23_a12_CIN_driver);

-- Location: LCCOMB_X40_Y27_N24
Add23_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a12_combout = (Add22_a12_combout & (Add23_a11 $ (GND))) # (!Add22_a12_combout & (!Add23_a11 & VCC))
-- Add23_a13 = CARRY((Add22_a12_combout & !Add23_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a12_DATAB_driver,
	datad => VCC,
	cin => Add23_a12_CIN_driver,
	combout => Add23_a12_combout,
	cout => Add23_a13);

Add24_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a4_combout,
	dataout => Add24_a4_DATAA_driver);

Add24_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a3,
	dataout => Add24_a4_CIN_driver);

-- Location: LCCOMB_X39_Y27_N14
Add24_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a4_combout = (Add23_a4_combout & (Add24_a3 $ (GND))) # (!Add23_a4_combout & (!Add24_a3 & VCC))
-- Add24_a5 = CARRY((Add23_a4_combout & !Add24_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add24_a4_DATAA_driver,
	datad => VCC,
	cin => Add24_a4_CIN_driver,
	combout => Add24_a4_combout,
	cout => Add24_a5);

Add24_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a8_combout,
	dataout => Add24_a8_DATAB_driver);

Add24_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a7,
	dataout => Add24_a8_CIN_driver);

-- Location: LCCOMB_X39_Y27_N18
Add24_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a8_combout = (Add23_a8_combout & (Add24_a7 $ (GND))) # (!Add23_a8_combout & (!Add24_a7 & VCC))
-- Add24_a9 = CARRY((Add23_a8_combout & !Add24_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a8_DATAB_driver,
	datad => VCC,
	cin => Add24_a8_CIN_driver,
	combout => Add24_a8_combout,
	cout => Add24_a9);

Add24_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a10_combout,
	dataout => Add24_a10_DATAB_driver);

Add24_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a9,
	dataout => Add24_a10_CIN_driver);

-- Location: LCCOMB_X39_Y27_N20
Add24_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a10_combout = (Add23_a10_combout & (!Add24_a9)) # (!Add23_a10_combout & ((Add24_a9) # (GND)))
-- Add24_a11 = CARRY((!Add24_a9) # (!Add23_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a10_DATAB_driver,
	datad => VCC,
	cin => Add24_a10_CIN_driver,
	combout => Add24_a10_combout,
	cout => Add24_a11);

Add24_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a12_combout,
	dataout => Add24_a12_DATAB_driver);

Add24_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a11,
	dataout => Add24_a12_CIN_driver);

-- Location: LCCOMB_X39_Y27_N22
Add24_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a12_combout = (Add23_a12_combout & (Add24_a11 $ (GND))) # (!Add23_a12_combout & (!Add24_a11 & VCC))
-- Add24_a13 = CARRY((Add23_a12_combout & !Add24_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a12_DATAB_driver,
	datad => VCC,
	cin => Add24_a12_CIN_driver,
	combout => Add24_a12_combout,
	cout => Add24_a13);

Add25_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a10_combout,
	dataout => Add25_a10_DATAB_driver);

Add25_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a9,
	dataout => Add25_a10_CIN_driver);

-- Location: LCCOMB_X38_Y27_N20
Add25_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a10_combout = (Add24_a10_combout & (!Add25_a9)) # (!Add24_a10_combout & ((Add25_a9) # (GND)))
-- Add25_a11 = CARRY((!Add25_a9) # (!Add24_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a10_DATAB_driver,
	datad => VCC,
	cin => Add25_a10_CIN_driver,
	combout => Add25_a10_combout,
	cout => Add25_a11);

Add25_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a12_combout,
	dataout => Add25_a12_DATAB_driver);

Add25_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a11,
	dataout => Add25_a12_CIN_driver);

-- Location: LCCOMB_X38_Y27_N22
Add25_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a12_combout = (Add24_a12_combout & (Add25_a11 $ (GND))) # (!Add24_a12_combout & (!Add25_a11 & VCC))
-- Add25_a13 = CARRY((Add24_a12_combout & !Add25_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a12_DATAB_driver,
	datad => VCC,
	cin => Add25_a12_CIN_driver,
	combout => Add25_a12_combout,
	cout => Add25_a13);

Add26_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a14_combout,
	dataout => Add26_a14_DATAA_driver);

Add26_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a13,
	dataout => Add26_a14_CIN_driver);

-- Location: LCCOMB_X38_Y31_N22
Add26_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a14_combout = (Add25_a14_combout & (!Add26_a13)) # (!Add25_a14_combout & ((Add26_a13) # (GND)))
-- Add26_a15 = CARRY((!Add26_a13) # (!Add25_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a14_DATAA_driver,
	datad => VCC,
	cin => Add26_a14_CIN_driver,
	combout => Add26_a14_combout,
	cout => Add26_a15);

Add27_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a14_combout,
	dataout => Add27_a14_DATAB_driver);

Add27_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a13,
	dataout => Add27_a14_CIN_driver);

-- Location: LCCOMB_X38_Y35_N22
Add27_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a14_combout = (Add26_a14_combout & (!Add27_a13)) # (!Add26_a14_combout & ((Add27_a13) # (GND)))
-- Add27_a15 = CARRY((!Add27_a13) # (!Add26_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a14_DATAB_driver,
	datad => VCC,
	cin => Add27_a14_CIN_driver,
	combout => Add27_a14_combout,
	cout => Add27_a15);

Add27_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a16_combout,
	dataout => Add27_a16_DATAA_driver);

Add27_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a15,
	dataout => Add27_a16_CIN_driver);

-- Location: LCCOMB_X38_Y35_N24
Add27_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a16_combout = (Add26_a16_combout & (Add27_a15 $ (GND))) # (!Add26_a16_combout & (!Add27_a15 & VCC))
-- Add27_a17 = CARRY((Add26_a16_combout & !Add27_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a16_DATAA_driver,
	datad => VCC,
	cin => Add27_a16_CIN_driver,
	combout => Add27_a16_combout,
	cout => Add27_a17);

Add28_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a16_combout,
	dataout => Add28_a16_DATAB_driver);

Add28_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a15,
	dataout => Add28_a16_CIN_driver);

-- Location: LCCOMB_X39_Y35_N22
Add28_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a16_combout = (Add27_a16_combout & (Add28_a15 $ (GND))) # (!Add27_a16_combout & (!Add28_a15 & VCC))
-- Add28_a17 = CARRY((Add27_a16_combout & !Add28_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a16_DATAB_driver,
	datad => VCC,
	cin => Add28_a16_CIN_driver,
	combout => Add28_a16_combout,
	cout => Add28_a17);

Add29_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a16_combout,
	dataout => Add29_a16_DATAB_driver);

Add29_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a15,
	dataout => Add29_a16_CIN_driver);

-- Location: LCCOMB_X40_Y35_N22
Add29_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a16_combout = (Add28_a16_combout & (Add29_a15 $ (GND))) # (!Add28_a16_combout & (!Add29_a15 & VCC))
-- Add29_a17 = CARRY((Add28_a16_combout & !Add29_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a16_DATAB_driver,
	datad => VCC,
	cin => Add29_a16_CIN_driver,
	combout => Add29_a16_combout,
	cout => Add29_a17);

Add30_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a16_combout,
	dataout => Add30_a16_DATAB_driver);

Add30_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a15,
	dataout => Add30_a16_CIN_driver);

-- Location: LCCOMB_X41_Y35_N20
Add30_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a16_combout = (Add29_a16_combout & (Add30_a15 $ (GND))) # (!Add29_a16_combout & (!Add30_a15 & VCC))
-- Add30_a17 = CARRY((Add29_a16_combout & !Add30_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a16_DATAB_driver,
	datad => VCC,
	cin => Add30_a16_CIN_driver,
	combout => Add30_a16_combout,
	cout => Add30_a17);

Mux29_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux29_a3_DATAB_driver);

Mux29_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux29_a3_DATAC_driver);

-- Location: LCCOMB_X42_Y29_N24
Mux29_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a3_combout = (opcode_acombout(1)) # (opcode_acombout(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux29_a3_DATAB_driver,
	datac => Mux29_a3_DATAC_driver,
	combout => Mux29_a3_combout);

Mux29_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux29_a2_DATAA_driver);

Mux29_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux29_a2_DATAB_driver);

Mux29_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux29_a2_DATAC_driver);

-- Location: LCCOMB_X43_Y33_N8
Mux29_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a2_combout = (opcode_acombout(1)) # ((!ShiftLeft0_a8_combout & !opcode_acombout(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a2_DATAA_driver,
	datab => Mux29_a2_DATAB_driver,
	datac => Mux29_a2_DATAC_driver,
	combout => Mux29_a2_combout);

Mux23_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a56_combout,
	dataout => Mux23_a3_DATAA_driver);

Mux23_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a16_combout,
	dataout => Mux23_a3_DATAB_driver);

Mux23_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux23_a3_DATAC_driver);

Mux23_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux23_a3_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N2
Mux23_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a3_combout = (Mux29_a3_combout & (((Add30_a16_combout) # (Mux29_a2_combout)))) # (!Mux29_a3_combout & (ShiftRight1_a56_combout & ((!Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a3_DATAA_driver,
	datab => Mux23_a3_DATAB_driver,
	datac => Mux23_a3_DATAC_driver,
	datad => Mux23_a3_DATAD_driver,
	combout => Mux23_a3_combout);

Add44_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a0_combout,
	dataout => Add44_a0_DATAA_driver);

Add44_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(18),
	dataout => Add44_a0_DATAB_driver);

-- Location: LCCOMB_X44_Y24_N6
Add44_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a0_combout = (Add43_a0_combout & (a_acombout(18) $ (VCC))) # (!Add43_a0_combout & (a_acombout(18) & VCC))
-- Add44_a1 = CARRY((Add43_a0_combout & a_acombout(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add44_a0_DATAA_driver,
	datab => Add44_a0_DATAB_driver,
	datad => VCC,
	combout => Add44_a0_combout,
	cout => Add44_a1);

Add45_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a2_combout,
	dataout => Add45_a2_DATAA_driver);

Add45_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a1,
	dataout => Add45_a2_CIN_driver);

-- Location: LCCOMB_X45_Y24_N6
Add45_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a2_combout = (Add44_a2_combout & (!Add45_a1)) # (!Add44_a2_combout & ((Add45_a1) # (GND)))
-- Add45_a3 = CARRY((!Add45_a1) # (!Add44_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add45_a2_DATAA_driver,
	datad => VCC,
	cin => Add45_a2_CIN_driver,
	combout => Add45_a2_combout,
	cout => Add45_a3);

Add45_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a4_combout,
	dataout => Add45_a4_DATAA_driver);

Add45_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a3,
	dataout => Add45_a4_CIN_driver);

-- Location: LCCOMB_X45_Y24_N8
Add45_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a4_combout = (Add44_a4_combout & (Add45_a3 $ (GND))) # (!Add44_a4_combout & (!Add45_a3 & VCC))
-- Add45_a5 = CARRY((Add44_a4_combout & !Add45_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add45_a4_DATAA_driver,
	datad => VCC,
	cin => Add45_a4_CIN_driver,
	combout => Add45_a4_combout,
	cout => Add45_a5);

Add46_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a4_combout,
	dataout => Add46_a4_DATAB_driver);

Add46_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a3,
	dataout => Add46_a4_CIN_driver);

-- Location: LCCOMB_X47_Y24_N8
Add46_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a4_combout = (Add45_a4_combout & (Add46_a3 $ (GND))) # (!Add45_a4_combout & (!Add46_a3 & VCC))
-- Add46_a5 = CARRY((Add45_a4_combout & !Add46_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add46_a4_DATAB_driver,
	datad => VCC,
	cin => Add46_a4_CIN_driver,
	combout => Add46_a4_combout,
	cout => Add46_a5);

Add47_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a2_combout,
	dataout => Add47_a2_DATAA_driver);

Add47_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a1,
	dataout => Add47_a2_CIN_driver);

-- Location: LCCOMB_X47_Y23_N4
Add47_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a2_combout = (Add46_a2_combout & (!Add47_a1)) # (!Add46_a2_combout & ((Add47_a1) # (GND)))
-- Add47_a3 = CARRY((!Add47_a1) # (!Add46_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add47_a2_DATAA_driver,
	datad => VCC,
	cin => Add47_a2_CIN_driver,
	combout => Add47_a2_combout,
	cout => Add47_a3);

Add47_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a4_combout,
	dataout => Add47_a4_DATAB_driver);

Add47_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a3,
	dataout => Add47_a4_CIN_driver);

-- Location: LCCOMB_X47_Y23_N6
Add47_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a4_combout = (Add46_a4_combout & (Add47_a3 $ (GND))) # (!Add46_a4_combout & (!Add47_a3 & VCC))
-- Add47_a5 = CARRY((Add46_a4_combout & !Add47_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add47_a4_DATAB_driver,
	datad => VCC,
	cin => Add47_a4_CIN_driver,
	combout => Add47_a4_combout,
	cout => Add47_a5);

Add48_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a0_combout,
	dataout => Add48_a0_DATAA_driver);

Add48_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(14),
	dataout => Add48_a0_DATAB_driver);

-- Location: LCCOMB_X48_Y23_N0
Add48_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a0_combout = (Add47_a0_combout & (a_acombout(14) $ (VCC))) # (!Add47_a0_combout & (a_acombout(14) & VCC))
-- Add48_a1 = CARRY((Add47_a0_combout & a_acombout(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add48_a0_DATAA_driver,
	datab => Add48_a0_DATAB_driver,
	datad => VCC,
	combout => Add48_a0_combout,
	cout => Add48_a1);

Add48_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a2_combout,
	dataout => Add48_a2_DATAB_driver);

Add48_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a1,
	dataout => Add48_a2_CIN_driver);

-- Location: LCCOMB_X48_Y23_N2
Add48_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a2_combout = (Add47_a2_combout & (!Add48_a1)) # (!Add47_a2_combout & ((Add48_a1) # (GND)))
-- Add48_a3 = CARRY((!Add48_a1) # (!Add47_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add48_a2_DATAB_driver,
	datad => VCC,
	cin => Add48_a2_CIN_driver,
	combout => Add48_a2_combout,
	cout => Add48_a3);

Add48_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a4_combout,
	dataout => Add48_a4_DATAB_driver);

Add48_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a3,
	dataout => Add48_a4_CIN_driver);

-- Location: LCCOMB_X48_Y23_N4
Add48_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a4_combout = (Add47_a4_combout & (Add48_a3 $ (GND))) # (!Add47_a4_combout & (!Add48_a3 & VCC))
-- Add48_a5 = CARRY((Add47_a4_combout & !Add48_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add48_a4_DATAB_driver,
	datad => VCC,
	cin => Add48_a4_CIN_driver,
	combout => Add48_a4_combout,
	cout => Add48_a5);

Add49_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(13),
	dataout => Add49_a0_DATAA_driver);

Add49_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a0_combout,
	dataout => Add49_a0_DATAB_driver);

-- Location: LCCOMB_X45_Y23_N0
Add49_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a0_combout = (a_acombout(13) & (Add48_a0_combout $ (VCC))) # (!a_acombout(13) & (Add48_a0_combout & VCC))
-- Add49_a1 = CARRY((a_acombout(13) & Add48_a0_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add49_a0_DATAA_driver,
	datab => Add49_a0_DATAB_driver,
	datad => VCC,
	combout => Add49_a0_combout,
	cout => Add49_a1);

Add49_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a8_combout,
	dataout => Add49_a8_DATAA_driver);

Add49_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a7,
	dataout => Add49_a8_CIN_driver);

-- Location: LCCOMB_X45_Y23_N8
Add49_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a8_combout = (Add48_a8_combout & (Add49_a7 $ (GND))) # (!Add48_a8_combout & (!Add49_a7 & VCC))
-- Add49_a9 = CARRY((Add48_a8_combout & !Add49_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add49_a8_DATAA_driver,
	datad => VCC,
	cin => Add49_a8_CIN_driver,
	combout => Add49_a8_combout,
	cout => Add49_a9);

Add50_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a2_combout,
	dataout => Add50_a2_DATAA_driver);

Add50_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a1,
	dataout => Add50_a2_CIN_driver);

-- Location: LCCOMB_X44_Y23_N18
Add50_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a2_combout = (Add49_a2_combout & (!Add50_a1)) # (!Add49_a2_combout & ((Add50_a1) # (GND)))
-- Add50_a3 = CARRY((!Add50_a1) # (!Add49_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add50_a2_DATAA_driver,
	datad => VCC,
	cin => Add50_a2_CIN_driver,
	combout => Add50_a2_combout,
	cout => Add50_a3);

Add50_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a4_combout,
	dataout => Add50_a4_DATAA_driver);

Add50_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a3,
	dataout => Add50_a4_CIN_driver);

-- Location: LCCOMB_X44_Y23_N20
Add50_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a4_combout = (Add49_a4_combout & (Add50_a3 $ (GND))) # (!Add49_a4_combout & (!Add50_a3 & VCC))
-- Add50_a5 = CARRY((Add49_a4_combout & !Add50_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add50_a4_DATAA_driver,
	datad => VCC,
	cin => Add50_a4_CIN_driver,
	combout => Add50_a4_combout,
	cout => Add50_a5);

Add50_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a6_combout,
	dataout => Add50_a6_DATAA_driver);

Add50_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a5,
	dataout => Add50_a6_CIN_driver);

-- Location: LCCOMB_X44_Y23_N22
Add50_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a6_combout = (Add49_a6_combout & (!Add50_a5)) # (!Add49_a6_combout & ((Add50_a5) # (GND)))
-- Add50_a7 = CARRY((!Add50_a5) # (!Add49_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add50_a6_DATAA_driver,
	datad => VCC,
	cin => Add50_a6_CIN_driver,
	combout => Add50_a6_combout,
	cout => Add50_a7);

Add50_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a8_combout,
	dataout => Add50_a8_DATAB_driver);

Add50_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a7,
	dataout => Add50_a8_CIN_driver);

-- Location: LCCOMB_X44_Y23_N24
Add50_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a8_combout = (Add49_a8_combout & (Add50_a7 $ (GND))) # (!Add49_a8_combout & (!Add50_a7 & VCC))
-- Add50_a9 = CARRY((Add49_a8_combout & !Add50_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a8_DATAB_driver,
	datad => VCC,
	cin => Add50_a8_CIN_driver,
	combout => Add50_a8_combout,
	cout => Add50_a9);

Add51_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a4_combout,
	dataout => Add51_a4_DATAB_driver);

Add51_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a3,
	dataout => Add51_a4_CIN_driver);

-- Location: LCCOMB_X43_Y23_N18
Add51_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a4_combout = (Add50_a4_combout & (Add51_a3 $ (GND))) # (!Add50_a4_combout & (!Add51_a3 & VCC))
-- Add51_a5 = CARRY((Add50_a4_combout & !Add51_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a4_DATAB_driver,
	datad => VCC,
	cin => Add51_a4_CIN_driver,
	combout => Add51_a4_combout,
	cout => Add51_a5);

Add51_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a6_combout,
	dataout => Add51_a6_DATAB_driver);

Add51_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a5,
	dataout => Add51_a6_CIN_driver);

-- Location: LCCOMB_X43_Y23_N20
Add51_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a6_combout = (Add50_a6_combout & (!Add51_a5)) # (!Add50_a6_combout & ((Add51_a5) # (GND)))
-- Add51_a7 = CARRY((!Add51_a5) # (!Add50_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a6_DATAB_driver,
	datad => VCC,
	cin => Add51_a6_CIN_driver,
	combout => Add51_a6_combout,
	cout => Add51_a7);

Add51_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a10_combout,
	dataout => Add51_a10_DATAA_driver);

Add51_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a9,
	dataout => Add51_a10_CIN_driver);

-- Location: LCCOMB_X43_Y23_N24
Add51_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a10_combout = (Add50_a10_combout & (!Add51_a9)) # (!Add50_a10_combout & ((Add51_a9) # (GND)))
-- Add51_a11 = CARRY((!Add51_a9) # (!Add50_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add51_a10_DATAA_driver,
	datad => VCC,
	cin => Add51_a10_CIN_driver,
	combout => Add51_a10_combout,
	cout => Add51_a11);

Add52_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a8_combout,
	dataout => Add52_a8_DATAA_driver);

Add52_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a7,
	dataout => Add52_a8_CIN_driver);

-- Location: LCCOMB_X42_Y23_N22
Add52_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a8_combout = (Add51_a8_combout & (Add52_a7 $ (GND))) # (!Add51_a8_combout & (!Add52_a7 & VCC))
-- Add52_a9 = CARRY((Add51_a8_combout & !Add52_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add52_a8_DATAA_driver,
	datad => VCC,
	cin => Add52_a8_CIN_driver,
	combout => Add52_a8_combout,
	cout => Add52_a9);

Add52_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a10_combout,
	dataout => Add52_a10_DATAB_driver);

Add52_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a9,
	dataout => Add52_a10_CIN_driver);

-- Location: LCCOMB_X42_Y23_N24
Add52_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a10_combout = (Add51_a10_combout & (!Add52_a9)) # (!Add51_a10_combout & ((Add52_a9) # (GND)))
-- Add52_a11 = CARRY((!Add52_a9) # (!Add51_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a10_DATAB_driver,
	datad => VCC,
	cin => Add52_a10_CIN_driver,
	combout => Add52_a10_combout,
	cout => Add52_a11);

Add53_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a6_combout,
	dataout => Add53_a6_DATAA_driver);

Add53_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a5,
	dataout => Add53_a6_CIN_driver);

-- Location: LCCOMB_X42_Y25_N18
Add53_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a6_combout = (Add52_a6_combout & (!Add53_a5)) # (!Add52_a6_combout & ((Add53_a5) # (GND)))
-- Add53_a7 = CARRY((!Add53_a5) # (!Add52_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add53_a6_DATAA_driver,
	datad => VCC,
	cin => Add53_a6_CIN_driver,
	combout => Add53_a6_combout,
	cout => Add53_a7);

Add53_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a8_combout,
	dataout => Add53_a8_DATAB_driver);

Add53_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a7,
	dataout => Add53_a8_CIN_driver);

-- Location: LCCOMB_X42_Y25_N20
Add53_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a8_combout = (Add52_a8_combout & (Add53_a7 $ (GND))) # (!Add52_a8_combout & (!Add53_a7 & VCC))
-- Add53_a9 = CARRY((Add52_a8_combout & !Add53_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a8_DATAB_driver,
	datad => VCC,
	cin => Add53_a8_CIN_driver,
	combout => Add53_a8_combout,
	cout => Add53_a9);

Add53_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a10_combout,
	dataout => Add53_a10_DATAB_driver);

Add53_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a9,
	dataout => Add53_a10_CIN_driver);

-- Location: LCCOMB_X42_Y25_N22
Add53_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a10_combout = (Add52_a10_combout & (!Add53_a9)) # (!Add52_a10_combout & ((Add53_a9) # (GND)))
-- Add53_a11 = CARRY((!Add53_a9) # (!Add52_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a10_DATAB_driver,
	datad => VCC,
	cin => Add53_a10_CIN_driver,
	combout => Add53_a10_combout,
	cout => Add53_a11);

Add54_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a8_combout,
	dataout => Add54_a8_DATAB_driver);

Add54_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a7,
	dataout => Add54_a8_CIN_driver);

-- Location: LCCOMB_X41_Y25_N20
Add54_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a8_combout = (Add53_a8_combout & (Add54_a7 $ (GND))) # (!Add53_a8_combout & (!Add54_a7 & VCC))
-- Add54_a9 = CARRY((Add53_a8_combout & !Add54_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a8_DATAB_driver,
	datad => VCC,
	cin => Add54_a8_CIN_driver,
	combout => Add54_a8_combout,
	cout => Add54_a9);

Add54_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a10_combout,
	dataout => Add54_a10_DATAB_driver);

Add54_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a9,
	dataout => Add54_a10_CIN_driver);

-- Location: LCCOMB_X41_Y25_N22
Add54_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a10_combout = (Add53_a10_combout & (!Add54_a9)) # (!Add53_a10_combout & ((Add54_a9) # (GND)))
-- Add54_a11 = CARRY((!Add54_a9) # (!Add53_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a10_DATAB_driver,
	datad => VCC,
	cin => Add54_a10_CIN_driver,
	combout => Add54_a10_combout,
	cout => Add54_a11);

Add55_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a10_combout,
	dataout => Add55_a10_DATAB_driver);

Add55_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a9,
	dataout => Add55_a10_CIN_driver);

-- Location: LCCOMB_X36_Y29_N20
Add55_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a10_combout = (Add54_a10_combout & (!Add55_a9)) # (!Add54_a10_combout & ((Add55_a9) # (GND)))
-- Add55_a11 = CARRY((!Add55_a9) # (!Add54_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a10_DATAB_driver,
	datad => VCC,
	cin => Add55_a10_CIN_driver,
	combout => Add55_a10_combout,
	cout => Add55_a11);

Add55_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a12_combout,
	dataout => Add55_a12_DATAA_driver);

Add55_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a11,
	dataout => Add55_a12_CIN_driver);

-- Location: LCCOMB_X36_Y29_N22
Add55_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a12_combout = (Add54_a12_combout & (Add55_a11 $ (GND))) # (!Add54_a12_combout & (!Add55_a11 & VCC))
-- Add55_a13 = CARRY((Add54_a12_combout & !Add55_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add55_a12_DATAA_driver,
	datad => VCC,
	cin => Add55_a12_CIN_driver,
	combout => Add55_a12_combout,
	cout => Add55_a13);

Add55_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a14_combout,
	dataout => Add55_a14_DATAA_driver);

Add55_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a13,
	dataout => Add55_a14_CIN_driver);

-- Location: LCCOMB_X36_Y29_N24
Add55_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a14_combout = (Add54_a14_combout & (!Add55_a13)) # (!Add54_a14_combout & ((Add55_a13) # (GND)))
-- Add55_a15 = CARRY((!Add55_a13) # (!Add54_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add55_a14_DATAA_driver,
	datad => VCC,
	cin => Add55_a14_CIN_driver,
	combout => Add55_a14_combout,
	cout => Add55_a15);

Add56_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a8_combout,
	dataout => Add56_a8_DATAA_driver);

Add56_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a7,
	dataout => Add56_a8_CIN_driver);

-- Location: LCCOMB_X35_Y29_N18
Add56_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a8_combout = (Add55_a8_combout & (Add56_a7 $ (GND))) # (!Add55_a8_combout & (!Add56_a7 & VCC))
-- Add56_a9 = CARRY((Add55_a8_combout & !Add56_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add56_a8_DATAA_driver,
	datad => VCC,
	cin => Add56_a8_CIN_driver,
	combout => Add56_a8_combout,
	cout => Add56_a9);

Add56_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a10_combout,
	dataout => Add56_a10_DATAB_driver);

Add56_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a9,
	dataout => Add56_a10_CIN_driver);

-- Location: LCCOMB_X35_Y29_N20
Add56_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a10_combout = (Add55_a10_combout & (!Add56_a9)) # (!Add55_a10_combout & ((Add56_a9) # (GND)))
-- Add56_a11 = CARRY((!Add56_a9) # (!Add55_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a10_DATAB_driver,
	datad => VCC,
	cin => Add56_a10_CIN_driver,
	combout => Add56_a10_combout,
	cout => Add56_a11);

Add56_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a14_combout,
	dataout => Add56_a14_DATAB_driver);

Add56_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a13,
	dataout => Add56_a14_CIN_driver);

-- Location: LCCOMB_X35_Y29_N24
Add56_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a14_combout = (Add55_a14_combout & (!Add56_a13)) # (!Add55_a14_combout & ((Add56_a13) # (GND)))
-- Add56_a15 = CARRY((!Add56_a13) # (!Add55_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a14_DATAB_driver,
	datad => VCC,
	cin => Add56_a14_CIN_driver,
	combout => Add56_a14_combout,
	cout => Add56_a15);

Add57_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a14_combout,
	dataout => Add57_a14_DATAB_driver);

Add57_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a13,
	dataout => Add57_a14_CIN_driver);

-- Location: LCCOMB_X34_Y29_N22
Add57_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a14_combout = (Add56_a14_combout & (!Add57_a13)) # (!Add56_a14_combout & ((Add57_a13) # (GND)))
-- Add57_a15 = CARRY((!Add57_a13) # (!Add56_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a14_DATAB_driver,
	datad => VCC,
	cin => Add57_a14_CIN_driver,
	combout => Add57_a14_combout,
	cout => Add57_a15);

Add57_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a16_combout,
	dataout => Add57_a16_DATAA_driver);

Add57_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a15,
	dataout => Add57_a16_CIN_driver);

-- Location: LCCOMB_X34_Y29_N24
Add57_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a16_combout = (Add56_a16_combout & (Add57_a15 $ (GND))) # (!Add56_a16_combout & (!Add57_a15 & VCC))
-- Add57_a17 = CARRY((Add56_a16_combout & !Add57_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a16_DATAA_driver,
	datad => VCC,
	cin => Add57_a16_CIN_driver,
	combout => Add57_a16_combout,
	cout => Add57_a17);

Add58_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a14_combout,
	dataout => Add58_a14_DATAB_driver);

Add58_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a13,
	dataout => Add58_a14_CIN_driver);

-- Location: LCCOMB_X34_Y33_N22
Add58_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a14_combout = (Add57_a14_combout & (!Add58_a13)) # (!Add57_a14_combout & ((Add58_a13) # (GND)))
-- Add58_a15 = CARRY((!Add58_a13) # (!Add57_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a14_DATAB_driver,
	datad => VCC,
	cin => Add58_a14_CIN_driver,
	combout => Add58_a14_combout,
	cout => Add58_a15);

Add58_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a16_combout,
	dataout => Add58_a16_DATAB_driver);

Add58_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a15,
	dataout => Add58_a16_CIN_driver);

-- Location: LCCOMB_X34_Y33_N24
Add58_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a16_combout = (Add57_a16_combout & (Add58_a15 $ (GND))) # (!Add57_a16_combout & (!Add58_a15 & VCC))
-- Add58_a17 = CARRY((Add57_a16_combout & !Add58_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a16_DATAB_driver,
	datad => VCC,
	cin => Add58_a16_CIN_driver,
	combout => Add58_a16_combout,
	cout => Add58_a17);

Add59_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a16_combout,
	dataout => Add59_a16_DATAB_driver);

Add59_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a15,
	dataout => Add59_a16_CIN_driver);

-- Location: LCCOMB_X35_Y33_N22
Add59_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a16_combout = (Add58_a16_combout & (Add59_a15 $ (GND))) # (!Add58_a16_combout & (!Add59_a15 & VCC))
-- Add59_a17 = CARRY((Add58_a16_combout & !Add59_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a16_DATAB_driver,
	datad => VCC,
	cin => Add59_a16_CIN_driver,
	combout => Add59_a16_combout,
	cout => Add59_a17);

Add60_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a16_combout,
	dataout => Add60_a16_DATAB_driver);

Add60_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a15,
	dataout => Add60_a16_CIN_driver);

-- Location: LCCOMB_X36_Y33_N22
Add60_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a16_combout = (Add59_a16_combout & (Add60_a15 $ (GND))) # (!Add59_a16_combout & (!Add60_a15 & VCC))
-- Add60_a17 = CARRY((Add59_a16_combout & !Add60_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a16_DATAB_driver,
	datad => VCC,
	cin => Add60_a16_CIN_driver,
	combout => Add60_a16_combout,
	cout => Add60_a17);

Add61_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a16_combout,
	dataout => Add61_a16_DATAB_driver);

Add61_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a15,
	dataout => Add61_a16_CIN_driver);

-- Location: LCCOMB_X40_Y33_N20
Add61_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a16_combout = (Add60_a16_combout & (Add61_a15 $ (GND))) # (!Add60_a16_combout & (!Add61_a15 & VCC))
-- Add61_a17 = CARRY((Add60_a16_combout & !Add61_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a16_DATAB_driver,
	datad => VCC,
	cin => Add61_a16_CIN_driver,
	combout => Add61_a16_combout,
	cout => Add61_a17);

Mux23_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux23_a4_DATAA_driver);

Mux23_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a3_combout,
	dataout => Mux23_a4_DATAB_driver);

Mux23_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux23_a4_DATAC_driver);

Mux23_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a16_combout,
	dataout => Mux23_a4_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N4
Mux23_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a4_combout = (Mux29_a2_combout & ((Mux23_a3_combout & ((Add61_a16_combout))) # (!Mux23_a3_combout & (b_acombout(31))))) # (!Mux29_a2_combout & (Mux23_a3_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a4_DATAA_driver,
	datab => Mux23_a4_DATAB_driver,
	datac => Mux23_a4_DATAC_driver,
	datad => Mux23_a4_DATAD_driver,
	combout => Mux23_a4_combout);

Mux29_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux29_a11_DATAA_driver);

Mux29_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux29_a11_DATAB_driver);

Mux29_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux29_a11_DATAC_driver);

-- Location: LCCOMB_X42_Y32_N14
Mux29_a11 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a11_combout = (opcode_acombout(2)) # ((opcode_acombout(0) & !opcode_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a11_DATAA_driver,
	datab => Mux29_a11_DATAB_driver,
	datac => Mux29_a11_DATAC_driver,
	combout => Mux29_a11_combout);

Mux23_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux23_a7_DATAA_driver);

Mux23_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a6_combout,
	dataout => Mux23_a7_DATAB_driver);

Mux23_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a4_combout,
	dataout => Mux23_a7_DATAC_driver);

Mux23_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux23_a7_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N26
Mux23_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a7_combout = (opcode_acombout(3) & ((Mux29_a11_combout & ((Mux23_a4_combout))) # (!Mux29_a11_combout & (Mux23_a6_combout)))) # (!opcode_acombout(3) & (((!Mux29_a11_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a7_DATAA_driver,
	datab => Mux23_a7_DATAB_driver,
	datac => Mux23_a7_DATAC_driver,
	datad => Mux23_a7_DATAD_driver,
	combout => Mux23_a7_combout);

Mux23_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(8),
	dataout => Mux23_a8_DATAA_driver);

Mux23_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a7_combout,
	dataout => Mux23_a8_DATAB_driver);

Mux23_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux23_a8_DATAC_driver);

Mux23_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(8),
	dataout => Mux23_a8_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N20
Mux23_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a8_combout = (Mux23_a7_combout & (((a_acombout(8) & b_acombout(8))) # (!Mux9_a2_combout))) # (!Mux23_a7_combout & (Mux9_a2_combout & ((a_acombout(8)) # (b_acombout(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a8_DATAA_driver,
	datab => Mux23_a8_DATAB_driver,
	datac => Mux23_a8_DATAC_driver,
	datad => Mux23_a8_DATAD_driver,
	combout => Mux23_a8_combout);

Mux23_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a29_combout,
	dataout => Mux23_a9_DATAA_driver);

Mux23_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux23_a9_DATAB_driver);

Mux23_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux23_a9_DATAC_driver);

Mux23_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a8_combout,
	dataout => Mux23_a9_DATAD_driver);

-- Location: LCCOMB_X42_Y26_N0
Mux23_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a9_combout = (Mux29_a1_combout & (((Mux23_a2_combout) # (Mux23_a8_combout)))) # (!Mux29_a1_combout & (ShiftRight0_a29_combout & (!Mux23_a2_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a9_DATAA_driver,
	datab => Mux23_a9_DATAB_driver,
	datac => Mux23_a9_DATAC_driver,
	datad => Mux23_a9_DATAD_driver,
	combout => Mux23_a9_combout);

Add0_a96_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a96_DATAA_driver);

Add0_a96_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a96_DATAB_driver);

Add0_a96_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a96_DATAC_driver);

Add0_a96_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(8),
	dataout => Add0_a96_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N22
Add0_a96 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a96_combout = (opcode_acombout(3) & (opcode_acombout(0) & (opcode_acombout(1) & b_acombout(8)))) # (!opcode_acombout(3) & ((opcode_acombout(1) $ (!b_acombout(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a96_DATAA_driver,
	datab => Add0_a96_DATAB_driver,
	datac => Add0_a96_DATAC_driver,
	datad => Add0_a96_DATAD_driver,
	combout => Add0_a96_combout);

Add0_a97_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a231_combout,
	dataout => Add0_a97_DATAA_driver);

Add0_a97_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a16_combout,
	dataout => Add0_a97_DATAB_driver);

Add0_a97_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a97_DATAC_driver);

Add0_a97_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a96_combout,
	dataout => Add0_a97_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N8
Add0_a97 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a97_combout = (Add0_a231_combout) # ((Add0_a96_combout) # ((Add30_a16_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a97_DATAA_driver,
	datab => Add0_a97_DATAB_driver,
	datac => Add0_a97_DATAC_driver,
	datad => Add0_a97_DATAD_driver,
	combout => Add0_a97_combout);

Add0_a99_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a98_combout,
	dataout => Add0_a99_DATAA_driver);

Add0_a99_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a97_combout,
	dataout => Add0_a99_DATAB_driver);

Add0_a99_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a95,
	dataout => Add0_a99_CIN_driver);

-- Location: LCCOMB_X43_Y30_N2
Add0_a99 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a99_combout = (Add0_a98_combout & ((Add0_a97_combout & (Add0_a95 & VCC)) # (!Add0_a97_combout & (!Add0_a95)))) # (!Add0_a98_combout & ((Add0_a97_combout & (!Add0_a95)) # (!Add0_a97_combout & ((Add0_a95) # (GND)))))
-- Add0_a100 = CARRY((Add0_a98_combout & (!Add0_a97_combout & !Add0_a95)) # (!Add0_a98_combout & ((!Add0_a95) # (!Add0_a97_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a99_DATAA_driver,
	datab => Add0_a99_DATAB_driver,
	datad => VCC,
	cin => Add0_a99_CIN_driver,
	combout => Add0_a99_combout,
	cout => Add0_a100);

Mux23_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a9_combout,
	dataout => Mux23_a10_DATAA_driver);

Mux23_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a16_combout,
	dataout => Mux23_a10_DATAB_driver);

Mux23_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a99_combout,
	dataout => Mux23_a10_DATAC_driver);

Mux23_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux23_a10_DATAD_driver);

-- Location: LCCOMB_X35_Y33_N0
Mux23_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux23_a10_combout = (Mux23_a9_combout & (((Add0_a99_combout) # (!Mux23_a2_combout)))) # (!Mux23_a9_combout & (ShiftRight0_a16_combout & ((Mux23_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux23_a10_DATAA_driver,
	datab => Mux23_a10_DATAB_driver,
	datac => Mux23_a10_DATAC_driver,
	datad => Mux23_a10_DATAD_driver,
	combout => Mux23_a10_combout);

ShiftRight0_a44_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a18_combout,
	dataout => ShiftRight0_a44_DATAA_driver);

ShiftRight0_a44_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a10_combout,
	dataout => ShiftRight0_a44_DATAB_driver);

ShiftRight0_a44_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a44_DATAC_driver);

-- Location: LCCOMB_X38_Y28_N10
ShiftRight0_a44 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a44_combout = (a_acombout(0) & (ShiftRight1_a18_combout)) # (!a_acombout(0) & ((ShiftRight0_a10_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a44_DATAA_driver,
	datab => ShiftRight0_a44_DATAB_driver,
	datac => ShiftRight0_a44_DATAC_driver,
	combout => ShiftRight0_a44_combout);

ShiftRight0_a46_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a45_combout,
	dataout => ShiftRight0_a46_DATAB_driver);

ShiftRight0_a46_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a44_combout,
	dataout => ShiftRight0_a46_DATAC_driver);

ShiftRight0_a46_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a46_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N28
ShiftRight0_a46 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a46_combout = (a_acombout(2) & ((ShiftRight0_a44_combout))) # (!a_acombout(2) & (ShiftRight0_a45_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a46_DATAB_driver,
	datac => ShiftRight0_a46_DATAC_driver,
	datad => ShiftRight0_a46_DATAD_driver,
	combout => ShiftRight0_a46_combout);

ShiftRight0_a39_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a37_combout,
	dataout => ShiftRight0_a39_DATAB_driver);

ShiftRight0_a39_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a38_combout,
	dataout => ShiftRight0_a39_DATAC_driver);

ShiftRight0_a39_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a39_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N18
ShiftRight0_a39 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a39_combout = (a_acombout(2) & (ShiftRight0_a37_combout)) # (!a_acombout(2) & ((ShiftRight0_a38_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a39_DATAB_driver,
	datac => ShiftRight0_a39_DATAC_driver,
	datad => ShiftRight0_a39_DATAD_driver,
	combout => ShiftRight0_a39_combout);

ShiftRight0_a41_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a16_combout,
	dataout => ShiftRight0_a41_DATAA_driver);

ShiftRight0_a41_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a6_combout,
	dataout => ShiftRight0_a41_DATAB_driver);

ShiftRight0_a41_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a41_DATAC_driver);

ShiftRight0_a41_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a41_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N14
ShiftRight0_a41 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a41_combout = (!a_acombout(2) & ((a_acombout(0) & (ShiftRight1_a16_combout)) # (!a_acombout(0) & ((ShiftRight0_a6_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a41_DATAA_driver,
	datab => ShiftRight0_a41_DATAB_driver,
	datac => ShiftRight0_a41_DATAC_driver,
	datad => ShiftRight0_a41_DATAD_driver,
	combout => ShiftRight0_a41_combout);

ShiftRight0_a71_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a42_combout,
	dataout => ShiftRight0_a71_DATAA_driver);

ShiftRight0_a71_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a71_DATAB_driver);

ShiftRight0_a71_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a41_combout,
	dataout => ShiftRight0_a71_DATAC_driver);

ShiftRight0_a71_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a71_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N8
ShiftRight0_a71 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a71_combout = (!a_acombout(3) & ((ShiftRight0_a41_combout) # ((ShiftRight0_a42_combout & a_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a71_DATAA_driver,
	datab => ShiftRight0_a71_DATAB_driver,
	datac => ShiftRight0_a71_DATAC_driver,
	datad => ShiftRight0_a71_DATAD_driver,
	combout => ShiftRight0_a71_combout);

Mux29_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux29_a8_DATAA_driver);

Mux29_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux29_a8_DATAB_driver);

Mux29_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux29_a8_DATAC_driver);

-- Location: LCCOMB_X43_Y33_N18
Mux29_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a8_combout = (opcode_acombout(1) & ((ShiftLeft0_a8_combout) # (!opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a8_DATAA_driver,
	datab => Mux29_a8_DATAB_driver,
	datac => Mux29_a8_DATAC_driver,
	combout => Mux29_a8_combout);

Mux22_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a40_combout,
	dataout => Mux22_a10_DATAA_driver);

Mux22_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux22_a10_DATAC_driver);

Mux22_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux22_a10_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N12
Mux22_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux22_a10_combout = (ShiftLeft0_a40_combout & (!a_acombout(4) & ShiftLeft0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux22_a10_DATAA_driver,
	datac => Mux22_a10_DATAC_driver,
	datad => Mux22_a10_DATAD_driver,
	combout => Mux22_a10_combout);

Mux22_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a4_combout,
	dataout => Mux22_a5_DATAA_driver);

Mux22_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a71_combout,
	dataout => Mux22_a5_DATAB_driver);

Mux22_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux22_a5_DATAC_driver);

Mux22_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a10_combout,
	dataout => Mux22_a5_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N4
Mux22_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux22_a5_combout = (Mux22_a4_combout & (((Mux22_a10_combout) # (!Mux29_a8_combout)))) # (!Mux22_a4_combout & (ShiftRight0_a71_combout & (Mux29_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux22_a5_DATAA_driver,
	datab => Mux22_a5_DATAB_driver,
	datac => Mux22_a5_DATAC_driver,
	datad => Mux22_a5_DATAD_driver,
	combout => Mux22_a5_combout);

-- Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a31_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(31),
	combout => a_acombout(31));

n_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => n_a6_DATAA_driver);

n_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => n_a6_DATAB_driver);

n_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => n_a6_DATAC_driver);

n_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => n_a6_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N8
n_a6 : cycloneii_lcell_comb
-- Equation(s):
-- n_a6_combout = (((!a_acombout(31)) # (!a_acombout(29))) # (!a_acombout(30))) # (!a_acombout(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a6_DATAA_driver,
	datab => n_a6_DATAB_driver,
	datac => n_a6_DATAC_driver,
	datad => n_a6_DATAD_driver,
	combout => n_a6_combout);

n_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => n_a2_DATAA_driver);

n_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => n_a2_DATAB_driver);

n_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => n_a2_DATAC_driver);

n_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => n_a2_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N0
n_a2 : cycloneii_lcell_comb
-- Equation(s):
-- n_a2_combout = (a_acombout(28) & ((a_acombout(30) & ((!a_acombout(31)) # (!a_acombout(29)))) # (!a_acombout(30) & ((a_acombout(29)) # (a_acombout(31)))))) # (!a_acombout(28) & ((a_acombout(30) & ((a_acombout(29)) # (a_acombout(31)))) # (!a_acombout(30) & 
-- (a_acombout(29) & a_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a2_DATAA_driver,
	datab => n_a2_DATAB_driver,
	datac => n_a2_DATAC_driver,
	datad => n_a2_DATAD_driver,
	combout => n_a2_combout);

n_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a7_combout,
	dataout => n_a8_DATAA_driver);

n_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a6_combout,
	dataout => n_a8_DATAC_driver);

n_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a2_combout,
	dataout => n_a8_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N28
n_a8 : cycloneii_lcell_comb
-- Equation(s):
-- n_a8_combout = n_a6_combout $ (((!n_a2_combout) # (!n_a7_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a8_DATAA_driver,
	datac => n_a8_DATAC_driver,
	datad => n_a8_DATAD_driver,
	combout => n_a8_combout);

n_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a0_combout,
	dataout => n_a1_DATAA_driver);

n_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => n_a1_DATAB_driver);

n_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => n_a1_DATAC_driver);

-- Location: LCCOMB_X43_Y26_N18
n_a1 : cycloneii_lcell_comb
-- Equation(s):
-- n_a1_combout = n_a0_combout $ (a_acombout(27) $ (a_acombout(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a1_DATAA_driver,
	datab => n_a1_DATAB_driver,
	datac => n_a1_DATAC_driver,
	combout => n_a1_combout);

-- Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a24_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(24),
	combout => a_acombout(24));

Add38_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add37_a0_combout,
	dataout => Add38_a0_DATAA_driver);

Add38_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(24),
	dataout => Add38_a0_DATAB_driver);

-- Location: LCCOMB_X42_Y26_N22
Add38_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add38_a0_combout = (Add37_a0_combout & (a_acombout(24) $ (VCC))) # (!Add37_a0_combout & (a_acombout(24) & VCC))
-- Add38_a1 = CARRY((Add37_a0_combout & a_acombout(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add38_a0_DATAA_driver,
	datab => Add38_a0_DATAB_driver,
	datad => VCC,
	combout => Add38_a0_combout,
	cout => Add38_a1);

Add38_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add37_a4_combout,
	dataout => Add38_a4_DATAB_driver);

Add38_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add38_a3,
	dataout => Add38_a4_CIN_driver);

-- Location: LCCOMB_X42_Y26_N26
Add38_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add38_a4_combout = (Add37_a4_combout & (Add38_a3 $ (GND))) # (!Add37_a4_combout & (!Add38_a3 & VCC))
-- Add38_a5 = CARRY((Add37_a4_combout & !Add38_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add38_a4_DATAB_driver,
	datad => VCC,
	cin => Add38_a4_CIN_driver,
	combout => Add38_a4_combout,
	cout => Add38_a5);

Add38_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add37_a6_combout,
	dataout => Add38_a6_DATAA_driver);

Add38_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add38_a5,
	dataout => Add38_a6_CIN_driver);

-- Location: LCCOMB_X42_Y26_N28
Add38_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add38_a6_combout = (Add37_a6_combout & (!Add38_a5)) # (!Add37_a6_combout & ((Add38_a5) # (GND)))
-- Add38_a7 = CARRY((!Add38_a5) # (!Add37_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add38_a6_DATAA_driver,
	datad => VCC,
	cin => Add38_a6_CIN_driver,
	combout => Add38_a6_combout,
	cout => Add38_a7);

Add39_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add38_a2_combout,
	dataout => Add39_a2_DATAA_driver);

Add39_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a1,
	dataout => Add39_a2_CIN_driver);

-- Location: LCCOMB_X42_Y26_N4
Add39_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add39_a2_combout = (Add38_a2_combout & (!Add39_a1)) # (!Add38_a2_combout & ((Add39_a1) # (GND)))
-- Add39_a3 = CARRY((!Add39_a1) # (!Add38_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add39_a2_DATAA_driver,
	datad => VCC,
	cin => Add39_a2_CIN_driver,
	combout => Add39_a2_combout,
	cout => Add39_a3);

Add39_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add38_a6_combout,
	dataout => Add39_a6_DATAB_driver);

Add39_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a5,
	dataout => Add39_a6_CIN_driver);

-- Location: LCCOMB_X42_Y26_N8
Add39_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add39_a6_combout = (Add38_a6_combout & (!Add39_a5)) # (!Add38_a6_combout & ((Add39_a5) # (GND)))
-- Add39_a7 = CARRY((!Add39_a5) # (!Add38_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add39_a6_DATAB_driver,
	datad => VCC,
	cin => Add39_a6_CIN_driver,
	combout => Add39_a6_combout,
	cout => Add39_a7);

Add40_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a2_combout,
	dataout => Add40_a2_DATAB_driver);

Add40_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a1,
	dataout => Add40_a2_CIN_driver);

-- Location: LCCOMB_X41_Y22_N18
Add40_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add40_a2_combout = (Add39_a2_combout & (!Add40_a1)) # (!Add39_a2_combout & ((Add40_a1) # (GND)))
-- Add40_a3 = CARRY((!Add40_a1) # (!Add39_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add40_a2_DATAB_driver,
	datad => VCC,
	cin => Add40_a2_CIN_driver,
	combout => Add40_a2_combout,
	cout => Add40_a3);

Add40_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a6_combout,
	dataout => Add40_a6_DATAB_driver);

Add40_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a5,
	dataout => Add40_a6_CIN_driver);

-- Location: LCCOMB_X41_Y22_N22
Add40_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add40_a6_combout = (Add39_a6_combout & (!Add40_a5)) # (!Add39_a6_combout & ((Add40_a5) # (GND)))
-- Add40_a7 = CARRY((!Add40_a5) # (!Add39_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add40_a6_DATAB_driver,
	datad => VCC,
	cin => Add40_a6_CIN_driver,
	combout => Add40_a6_combout,
	cout => Add40_a7);

-- Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a21_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(21),
	combout => a_acombout(21));

Add41_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a6_combout,
	dataout => Add41_a6_DATAB_driver);

Add41_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a5,
	dataout => Add41_a6_CIN_driver);

-- Location: LCCOMB_X41_Y22_N6
Add41_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add41_a6_combout = (Add40_a6_combout & (!Add41_a5)) # (!Add40_a6_combout & ((Add41_a5) # (GND)))
-- Add41_a7 = CARRY((!Add41_a5) # (!Add40_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add41_a6_DATAB_driver,
	datad => VCC,
	cin => Add41_a6_CIN_driver,
	combout => Add41_a6_combout,
	cout => Add41_a7);

Add42_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a2_combout,
	dataout => Add42_a2_DATAA_driver);

Add42_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a1,
	dataout => Add42_a2_CIN_driver);

-- Location: LCCOMB_X41_Y21_N6
Add42_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add42_a2_combout = (Add41_a2_combout & (!Add42_a1)) # (!Add41_a2_combout & ((Add42_a1) # (GND)))
-- Add42_a3 = CARRY((!Add42_a1) # (!Add41_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add42_a2_DATAA_driver,
	datad => VCC,
	cin => Add42_a2_CIN_driver,
	combout => Add42_a2_combout,
	cout => Add42_a3);

Add42_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a4_combout,
	dataout => Add42_a4_DATAA_driver);

Add42_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a3,
	dataout => Add42_a4_CIN_driver);

-- Location: LCCOMB_X41_Y21_N8
Add42_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add42_a4_combout = (Add41_a4_combout & (Add42_a3 $ (GND))) # (!Add41_a4_combout & (!Add42_a3 & VCC))
-- Add42_a5 = CARRY((Add41_a4_combout & !Add42_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add42_a4_DATAA_driver,
	datad => VCC,
	cin => Add42_a4_CIN_driver,
	combout => Add42_a4_combout,
	cout => Add42_a5);

Add42_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a6_combout,
	dataout => Add42_a6_DATAB_driver);

Add42_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a5,
	dataout => Add42_a6_CIN_driver);

-- Location: LCCOMB_X41_Y21_N10
Add42_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add42_a6_combout = (Add41_a6_combout & (!Add42_a5)) # (!Add41_a6_combout & ((Add42_a5) # (GND)))
-- Add42_a7 = CARRY((!Add42_a5) # (!Add41_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add42_a6_DATAB_driver,
	datad => VCC,
	cin => Add42_a6_CIN_driver,
	combout => Add42_a6_combout,
	cout => Add42_a7);

Add43_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a2_combout,
	dataout => Add43_a2_DATAB_driver);

Add43_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a1,
	dataout => Add43_a2_CIN_driver);

-- Location: LCCOMB_X44_Y21_N8
Add43_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a2_combout = (Add42_a2_combout & (!Add43_a1)) # (!Add42_a2_combout & ((Add43_a1) # (GND)))
-- Add43_a3 = CARRY((!Add43_a1) # (!Add42_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add43_a2_DATAB_driver,
	datad => VCC,
	cin => Add43_a2_CIN_driver,
	combout => Add43_a2_combout,
	cout => Add43_a3);

Add43_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a6_combout,
	dataout => Add43_a6_DATAB_driver);

Add43_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a5,
	dataout => Add43_a6_CIN_driver);

-- Location: LCCOMB_X44_Y21_N12
Add43_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a6_combout = (Add42_a6_combout & (!Add43_a5)) # (!Add42_a6_combout & ((Add43_a5) # (GND)))
-- Add43_a7 = CARRY((!Add43_a5) # (!Add42_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add43_a6_DATAB_driver,
	datad => VCC,
	cin => Add43_a6_CIN_driver,
	combout => Add43_a6_combout,
	cout => Add43_a7);

Add43_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a8_combout,
	dataout => Add43_a8_DATAA_driver);

Add43_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a7,
	dataout => Add43_a8_CIN_driver);

-- Location: LCCOMB_X44_Y21_N14
Add43_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a8_combout = (Add42_a8_combout & (Add43_a7 $ (GND))) # (!Add42_a8_combout & (!Add43_a7 & VCC))
-- Add43_a9 = CARRY((Add42_a8_combout & !Add43_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add43_a8_DATAA_driver,
	datad => VCC,
	cin => Add43_a8_CIN_driver,
	combout => Add43_a8_combout,
	cout => Add43_a9);

Add44_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a10_combout,
	dataout => Add44_a10_DATAA_driver);

Add44_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a9,
	dataout => Add44_a10_CIN_driver);

-- Location: LCCOMB_X44_Y24_N16
Add44_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a10_combout = (Add43_a10_combout & (!Add44_a9)) # (!Add43_a10_combout & ((Add44_a9) # (GND)))
-- Add44_a11 = CARRY((!Add44_a9) # (!Add43_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add44_a10_DATAA_driver,
	datad => VCC,
	cin => Add44_a10_CIN_driver,
	combout => Add44_a10_combout,
	cout => Add44_a11);

Add44_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a12_combout,
	dataout => Add44_a12_DATAA_driver);

Add44_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a11,
	dataout => Add44_a12_CIN_driver);

-- Location: LCCOMB_X44_Y24_N18
Add44_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a12_combout = (Add43_a12_combout & (Add44_a11 $ (GND))) # (!Add43_a12_combout & (!Add44_a11 & VCC))
-- Add44_a13 = CARRY((Add43_a12_combout & !Add44_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add44_a12_DATAA_driver,
	datad => VCC,
	cin => Add44_a12_CIN_driver,
	combout => Add44_a12_combout,
	cout => Add44_a13);

Add45_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a8_combout,
	dataout => Add45_a8_DATAA_driver);

Add45_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a7,
	dataout => Add45_a8_CIN_driver);

-- Location: LCCOMB_X45_Y24_N12
Add45_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a8_combout = (Add44_a8_combout & (Add45_a7 $ (GND))) # (!Add44_a8_combout & (!Add45_a7 & VCC))
-- Add45_a9 = CARRY((Add44_a8_combout & !Add45_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add45_a8_DATAA_driver,
	datad => VCC,
	cin => Add45_a8_CIN_driver,
	combout => Add45_a8_combout,
	cout => Add45_a9);

Add45_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a10_combout,
	dataout => Add45_a10_DATAB_driver);

Add45_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a9,
	dataout => Add45_a10_CIN_driver);

-- Location: LCCOMB_X45_Y24_N14
Add45_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a10_combout = (Add44_a10_combout & (!Add45_a9)) # (!Add44_a10_combout & ((Add45_a9) # (GND)))
-- Add45_a11 = CARRY((!Add45_a9) # (!Add44_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add45_a10_DATAB_driver,
	datad => VCC,
	cin => Add45_a10_CIN_driver,
	combout => Add45_a10_combout,
	cout => Add45_a11);

Add45_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a12_combout,
	dataout => Add45_a12_DATAB_driver);

Add45_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a11,
	dataout => Add45_a12_CIN_driver);

-- Location: LCCOMB_X45_Y24_N16
Add45_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a12_combout = (Add44_a12_combout & (Add45_a11 $ (GND))) # (!Add44_a12_combout & (!Add45_a11 & VCC))
-- Add45_a13 = CARRY((Add44_a12_combout & !Add45_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add45_a12_DATAB_driver,
	datad => VCC,
	cin => Add45_a12_CIN_driver,
	combout => Add45_a12_combout,
	cout => Add45_a13);

Add45_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a14_combout,
	dataout => Add45_a14_DATAA_driver);

Add45_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a13,
	dataout => Add45_a14_CIN_driver);

-- Location: LCCOMB_X45_Y24_N18
Add45_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a14_combout = (Add44_a14_combout & (!Add45_a13)) # (!Add44_a14_combout & ((Add45_a13) # (GND)))
-- Add45_a15 = CARRY((!Add45_a13) # (!Add44_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add45_a14_DATAA_driver,
	datad => VCC,
	cin => Add45_a14_CIN_driver,
	combout => Add45_a14_combout,
	cout => Add45_a15);

Add46_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a10_combout,
	dataout => Add46_a10_DATAB_driver);

Add46_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a9,
	dataout => Add46_a10_CIN_driver);

-- Location: LCCOMB_X47_Y24_N14
Add46_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a10_combout = (Add45_a10_combout & (!Add46_a9)) # (!Add45_a10_combout & ((Add46_a9) # (GND)))
-- Add46_a11 = CARRY((!Add46_a9) # (!Add45_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add46_a10_DATAB_driver,
	datad => VCC,
	cin => Add46_a10_CIN_driver,
	combout => Add46_a10_combout,
	cout => Add46_a11);

Add46_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a14_combout,
	dataout => Add46_a14_DATAB_driver);

Add46_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a13,
	dataout => Add46_a14_CIN_driver);

-- Location: LCCOMB_X47_Y24_N18
Add46_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a14_combout = (Add45_a14_combout & (!Add46_a13)) # (!Add45_a14_combout & ((Add46_a13) # (GND)))
-- Add46_a15 = CARRY((!Add46_a13) # (!Add45_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add46_a14_DATAB_driver,
	datad => VCC,
	cin => Add46_a14_CIN_driver,
	combout => Add46_a14_combout,
	cout => Add46_a15);

Add47_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a14_combout,
	dataout => Add47_a14_DATAB_driver);

Add47_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a13,
	dataout => Add47_a14_CIN_driver);

-- Location: LCCOMB_X47_Y23_N16
Add47_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a14_combout = (Add46_a14_combout & (!Add47_a13)) # (!Add46_a14_combout & ((Add47_a13) # (GND)))
-- Add47_a15 = CARRY((!Add47_a13) # (!Add46_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add47_a14_DATAB_driver,
	datad => VCC,
	cin => Add47_a14_CIN_driver,
	combout => Add47_a14_combout,
	cout => Add47_a15);

Add48_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a12_combout,
	dataout => Add48_a12_DATAA_driver);

Add48_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a11,
	dataout => Add48_a12_CIN_driver);

-- Location: LCCOMB_X48_Y23_N12
Add48_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a12_combout = (Add47_a12_combout & (Add48_a11 $ (GND))) # (!Add47_a12_combout & (!Add48_a11 & VCC))
-- Add48_a13 = CARRY((Add47_a12_combout & !Add48_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add48_a12_DATAA_driver,
	datad => VCC,
	cin => Add48_a12_CIN_driver,
	combout => Add48_a12_combout,
	cout => Add48_a13);

Add48_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a14_combout,
	dataout => Add48_a14_DATAB_driver);

Add48_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a13,
	dataout => Add48_a14_CIN_driver);

-- Location: LCCOMB_X48_Y23_N14
Add48_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a14_combout = (Add47_a14_combout & (!Add48_a13)) # (!Add47_a14_combout & ((Add48_a13) # (GND)))
-- Add48_a15 = CARRY((!Add48_a13) # (!Add47_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add48_a14_DATAB_driver,
	datad => VCC,
	cin => Add48_a14_CIN_driver,
	combout => Add48_a14_combout,
	cout => Add48_a15);

Add49_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a10_combout,
	dataout => Add49_a10_DATAA_driver);

Add49_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a9,
	dataout => Add49_a10_CIN_driver);

-- Location: LCCOMB_X45_Y23_N10
Add49_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a10_combout = (Add48_a10_combout & (!Add49_a9)) # (!Add48_a10_combout & ((Add49_a9) # (GND)))
-- Add49_a11 = CARRY((!Add49_a9) # (!Add48_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add49_a10_DATAA_driver,
	datad => VCC,
	cin => Add49_a10_CIN_driver,
	combout => Add49_a10_combout,
	cout => Add49_a11);

Add49_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a12_combout,
	dataout => Add49_a12_DATAB_driver);

Add49_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a11,
	dataout => Add49_a12_CIN_driver);

-- Location: LCCOMB_X45_Y23_N12
Add49_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a12_combout = (Add48_a12_combout & (Add49_a11 $ (GND))) # (!Add48_a12_combout & (!Add49_a11 & VCC))
-- Add49_a13 = CARRY((Add48_a12_combout & !Add49_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add49_a12_DATAB_driver,
	datad => VCC,
	cin => Add49_a12_CIN_driver,
	combout => Add49_a12_combout,
	cout => Add49_a13);

Add49_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a14_combout,
	dataout => Add49_a14_DATAB_driver);

Add49_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a13,
	dataout => Add49_a14_CIN_driver);

-- Location: LCCOMB_X45_Y23_N14
Add49_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a14_combout = (Add48_a14_combout & (!Add49_a13)) # (!Add48_a14_combout & ((Add49_a13) # (GND)))
-- Add49_a15 = CARRY((!Add49_a13) # (!Add48_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add49_a14_DATAB_driver,
	datad => VCC,
	cin => Add49_a14_CIN_driver,
	combout => Add49_a14_combout,
	cout => Add49_a15);

Add50_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a12_combout,
	dataout => Add50_a12_DATAB_driver);

Add50_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a11,
	dataout => Add50_a12_CIN_driver);

-- Location: LCCOMB_X44_Y23_N28
Add50_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a12_combout = (Add49_a12_combout & (Add50_a11 $ (GND))) # (!Add49_a12_combout & (!Add50_a11 & VCC))
-- Add50_a13 = CARRY((Add49_a12_combout & !Add50_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a12_DATAB_driver,
	datad => VCC,
	cin => Add50_a12_CIN_driver,
	combout => Add50_a12_combout,
	cout => Add50_a13);

Add50_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a14_combout,
	dataout => Add50_a14_DATAB_driver);

Add50_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a13,
	dataout => Add50_a14_CIN_driver);

-- Location: LCCOMB_X44_Y23_N30
Add50_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a14_combout = (Add49_a14_combout & (!Add50_a13)) # (!Add49_a14_combout & ((Add50_a13) # (GND)))
-- Add50_a15 = CARRY((!Add50_a13) # (!Add49_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a14_DATAB_driver,
	datad => VCC,
	cin => Add50_a14_CIN_driver,
	combout => Add50_a14_combout,
	cout => Add50_a15);

Add51_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a14_combout,
	dataout => Add51_a14_DATAB_driver);

Add51_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a13,
	dataout => Add51_a14_CIN_driver);

-- Location: LCCOMB_X43_Y23_N28
Add51_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a14_combout = (Add50_a14_combout & (!Add51_a13)) # (!Add50_a14_combout & ((Add51_a13) # (GND)))
-- Add51_a15 = CARRY((!Add51_a13) # (!Add50_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a14_DATAB_driver,
	datad => VCC,
	cin => Add51_a14_CIN_driver,
	combout => Add51_a14_combout,
	cout => Add51_a15);

Add52_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a12_combout,
	dataout => Add52_a12_DATAA_driver);

Add52_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a11,
	dataout => Add52_a12_CIN_driver);

-- Location: LCCOMB_X42_Y23_N26
Add52_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a12_combout = (Add51_a12_combout & (Add52_a11 $ (GND))) # (!Add51_a12_combout & (!Add52_a11 & VCC))
-- Add52_a13 = CARRY((Add51_a12_combout & !Add52_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add52_a12_DATAA_driver,
	datad => VCC,
	cin => Add52_a12_CIN_driver,
	combout => Add52_a12_combout,
	cout => Add52_a13);

Add52_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a14_combout,
	dataout => Add52_a14_DATAB_driver);

Add52_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a13,
	dataout => Add52_a14_CIN_driver);

-- Location: LCCOMB_X42_Y23_N28
Add52_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a14_combout = (Add51_a14_combout & (!Add52_a13)) # (!Add51_a14_combout & ((Add52_a13) # (GND)))
-- Add52_a15 = CARRY((!Add52_a13) # (!Add51_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a14_DATAB_driver,
	datad => VCC,
	cin => Add52_a14_CIN_driver,
	combout => Add52_a14_combout,
	cout => Add52_a15);

Add53_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a12_combout,
	dataout => Add53_a12_DATAB_driver);

Add53_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a11,
	dataout => Add53_a12_CIN_driver);

-- Location: LCCOMB_X42_Y25_N24
Add53_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a12_combout = (Add52_a12_combout & (Add53_a11 $ (GND))) # (!Add52_a12_combout & (!Add53_a11 & VCC))
-- Add53_a13 = CARRY((Add52_a12_combout & !Add53_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a12_DATAB_driver,
	datad => VCC,
	cin => Add53_a12_CIN_driver,
	combout => Add53_a12_combout,
	cout => Add53_a13);

Add53_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a16_combout,
	dataout => Add53_a16_DATAA_driver);

Add53_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a15,
	dataout => Add53_a16_CIN_driver);

-- Location: LCCOMB_X42_Y25_N28
Add53_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a16_combout = (Add52_a16_combout & (Add53_a15 $ (GND))) # (!Add52_a16_combout & (!Add53_a15 & VCC))
-- Add53_a17 = CARRY((Add52_a16_combout & !Add53_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add53_a16_DATAA_driver,
	datad => VCC,
	cin => Add53_a16_CIN_driver,
	combout => Add53_a16_combout,
	cout => Add53_a17);

Add53_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a18_combout,
	dataout => Add53_a18_DATAA_driver);

Add53_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a17,
	dataout => Add53_a18_CIN_driver);

-- Location: LCCOMB_X42_Y25_N30
Add53_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a18_combout = (Add52_a18_combout & (!Add53_a17)) # (!Add52_a18_combout & ((Add53_a17) # (GND)))
-- Add53_a19 = CARRY((!Add53_a17) # (!Add52_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add53_a18_DATAA_driver,
	datad => VCC,
	cin => Add53_a18_CIN_driver,
	combout => Add53_a18_combout,
	cout => Add53_a19);

Add54_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a16_combout,
	dataout => Add54_a16_DATAB_driver);

Add54_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a15,
	dataout => Add54_a16_CIN_driver);

-- Location: LCCOMB_X41_Y25_N28
Add54_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a16_combout = (Add53_a16_combout & (Add54_a15 $ (GND))) # (!Add53_a16_combout & (!Add54_a15 & VCC))
-- Add54_a17 = CARRY((Add53_a16_combout & !Add54_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a16_DATAB_driver,
	datad => VCC,
	cin => Add54_a16_CIN_driver,
	combout => Add54_a16_combout,
	cout => Add54_a17);

Add54_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a18_combout,
	dataout => Add54_a18_DATAB_driver);

Add54_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a17,
	dataout => Add54_a18_CIN_driver);

-- Location: LCCOMB_X41_Y25_N30
Add54_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a18_combout = (Add53_a18_combout & (!Add54_a17)) # (!Add53_a18_combout & ((Add54_a17) # (GND)))
-- Add54_a19 = CARRY((!Add54_a17) # (!Add53_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a18_DATAB_driver,
	datad => VCC,
	cin => Add54_a18_CIN_driver,
	combout => Add54_a18_combout,
	cout => Add54_a19);

Add55_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a18_combout,
	dataout => Add55_a18_DATAB_driver);

Add55_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a17,
	dataout => Add55_a18_CIN_driver);

-- Location: LCCOMB_X36_Y29_N28
Add55_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a18_combout = (Add54_a18_combout & (!Add55_a17)) # (!Add54_a18_combout & ((Add55_a17) # (GND)))
-- Add55_a19 = CARRY((!Add55_a17) # (!Add54_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a18_DATAB_driver,
	datad => VCC,
	cin => Add55_a18_CIN_driver,
	combout => Add55_a18_combout,
	cout => Add55_a19);

Add56_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a18_combout,
	dataout => Add56_a18_DATAB_driver);

Add56_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a17,
	dataout => Add56_a18_CIN_driver);

-- Location: LCCOMB_X35_Y29_N28
Add56_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a18_combout = (Add55_a18_combout & (!Add56_a17)) # (!Add55_a18_combout & ((Add56_a17) # (GND)))
-- Add56_a19 = CARRY((!Add56_a17) # (!Add55_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a18_DATAB_driver,
	datad => VCC,
	cin => Add56_a18_CIN_driver,
	combout => Add56_a18_combout,
	cout => Add56_a19);

Add57_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a18_combout,
	dataout => Add57_a18_DATAB_driver);

Add57_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a17,
	dataout => Add57_a18_CIN_driver);

-- Location: LCCOMB_X34_Y29_N26
Add57_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a18_combout = (Add56_a18_combout & (!Add57_a17)) # (!Add56_a18_combout & ((Add57_a17) # (GND)))
-- Add57_a19 = CARRY((!Add57_a17) # (!Add56_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a18_DATAB_driver,
	datad => VCC,
	cin => Add57_a18_CIN_driver,
	combout => Add57_a18_combout,
	cout => Add57_a19);

Add58_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a18_combout,
	dataout => Add58_a18_DATAB_driver);

Add58_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a17,
	dataout => Add58_a18_CIN_driver);

-- Location: LCCOMB_X34_Y33_N26
Add58_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a18_combout = (Add57_a18_combout & (!Add58_a17)) # (!Add57_a18_combout & ((Add58_a17) # (GND)))
-- Add58_a19 = CARRY((!Add58_a17) # (!Add57_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a18_DATAB_driver,
	datad => VCC,
	cin => Add58_a18_CIN_driver,
	combout => Add58_a18_combout,
	cout => Add58_a19);

Add59_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a18_combout,
	dataout => Add59_a18_DATAB_driver);

Add59_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a17,
	dataout => Add59_a18_CIN_driver);

-- Location: LCCOMB_X35_Y33_N24
Add59_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a18_combout = (Add58_a18_combout & (!Add59_a17)) # (!Add58_a18_combout & ((Add59_a17) # (GND)))
-- Add59_a19 = CARRY((!Add59_a17) # (!Add58_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a18_DATAB_driver,
	datad => VCC,
	cin => Add59_a18_CIN_driver,
	combout => Add59_a18_combout,
	cout => Add59_a19);

Add60_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a18_combout,
	dataout => Add60_a18_DATAB_driver);

Add60_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a17,
	dataout => Add60_a18_CIN_driver);

-- Location: LCCOMB_X36_Y33_N24
Add60_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a18_combout = (Add59_a18_combout & (!Add60_a17)) # (!Add59_a18_combout & ((Add60_a17) # (GND)))
-- Add60_a19 = CARRY((!Add60_a17) # (!Add59_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a18_DATAB_driver,
	datad => VCC,
	cin => Add60_a18_CIN_driver,
	combout => Add60_a18_combout,
	cout => Add60_a19);

Add61_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a18_combout,
	dataout => Add61_a18_DATAB_driver);

Add61_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a17,
	dataout => Add61_a18_CIN_driver);

-- Location: LCCOMB_X40_Y33_N22
Add61_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a18_combout = (Add60_a18_combout & (!Add61_a17)) # (!Add60_a18_combout & ((Add61_a17) # (GND)))
-- Add61_a19 = CARRY((!Add61_a17) # (!Add60_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a18_DATAB_driver,
	datad => VCC,
	cin => Add61_a18_CIN_driver,
	combout => Add61_a18_combout,
	cout => Add61_a19);

-- Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a30_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(30),
	combout => b_acombout(30));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a29_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(29),
	combout => b_acombout(29));

ShiftRight1_a17_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a17_DATAA_driver);

ShiftRight1_a17_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => ShiftRight1_a17_DATAB_driver);

ShiftRight1_a17_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(29),
	dataout => ShiftRight1_a17_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N24
ShiftRight1_a17 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a17_combout = (a_acombout(0) & (b_acombout(30))) # (!a_acombout(0) & ((b_acombout(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a17_DATAA_driver,
	datab => ShiftRight1_a17_DATAB_driver,
	datad => ShiftRight1_a17_DATAD_driver,
	combout => ShiftRight1_a17_combout);

ShiftRight1_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a20_DATAA_driver);

ShiftRight1_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a20_DATAB_driver);

ShiftRight1_a20_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a17_combout,
	dataout => ShiftRight1_a20_DATAC_driver);

ShiftRight1_a20_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight1_a20_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N8
ShiftRight1_a20 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a20_combout = (a_acombout(2) & ((a_acombout(1) & (b_acombout(31))) # (!a_acombout(1) & ((ShiftRight1_a17_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a20_DATAA_driver,
	datab => ShiftRight1_a20_DATAB_driver,
	datac => ShiftRight1_a20_DATAC_driver,
	datad => ShiftRight1_a20_DATAD_driver,
	combout => ShiftRight1_a20_combout);

ShiftRight1_a57_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a57_DATAA_driver);

ShiftRight1_a57_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a57_DATAB_driver);

ShiftRight1_a57_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a20_combout,
	dataout => ShiftRight1_a57_DATAC_driver);

ShiftRight1_a57_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a41_combout,
	dataout => ShiftRight1_a57_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N10
ShiftRight1_a57 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a57_combout = (a_acombout(3) & (b_acombout(31))) # (!a_acombout(3) & (((ShiftRight1_a20_combout) # (ShiftRight0_a41_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a57_DATAA_driver,
	datab => ShiftRight1_a57_DATAB_driver,
	datac => ShiftRight1_a57_DATAC_driver,
	datad => ShiftRight1_a57_DATAD_driver,
	combout => ShiftRight1_a57_combout);

Mux22_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a18_combout,
	dataout => Mux22_a2_DATAA_driver);

Mux22_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux22_a2_DATAB_driver);

Mux22_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a57_combout,
	dataout => Mux22_a2_DATAC_driver);

Mux22_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux22_a2_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N10
Mux22_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux22_a2_combout = (Mux29_a3_combout & ((Add30_a18_combout) # ((Mux29_a2_combout)))) # (!Mux29_a3_combout & (((ShiftRight1_a57_combout & !Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux22_a2_DATAA_driver,
	datab => Mux22_a2_DATAB_driver,
	datac => Mux22_a2_DATAC_driver,
	datad => Mux22_a2_DATAD_driver,
	combout => Mux22_a2_combout);

Mux22_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux22_a3_DATAA_driver);

Mux22_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux22_a3_DATAB_driver);

Mux22_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a18_combout,
	dataout => Mux22_a3_DATAC_driver);

Mux22_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a2_combout,
	dataout => Mux22_a3_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N20
Mux22_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux22_a3_combout = (Mux29_a2_combout & ((Mux22_a2_combout & ((Add61_a18_combout))) # (!Mux22_a2_combout & (b_acombout(31))))) # (!Mux29_a2_combout & (((Mux22_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux22_a3_DATAA_driver,
	datab => Mux22_a3_DATAB_driver,
	datac => Mux22_a3_DATAC_driver,
	datad => Mux22_a3_DATAD_driver,
	combout => Mux22_a3_combout);

Mux22_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux22_a6_DATAA_driver);

Mux22_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a5_combout,
	dataout => Mux22_a6_DATAB_driver);

Mux22_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux22_a6_DATAC_driver);

Mux22_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a3_combout,
	dataout => Mux22_a6_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N22
Mux22_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux22_a6_combout = (Mux29_a11_combout & (((opcode_acombout(3) & Mux22_a3_combout)))) # (!Mux29_a11_combout & ((Mux22_a5_combout) # ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux22_a6_DATAA_driver,
	datab => Mux22_a6_DATAB_driver,
	datac => Mux22_a6_DATAC_driver,
	datad => Mux22_a6_DATAD_driver,
	combout => Mux22_a6_combout);

Mux22_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(9),
	dataout => Mux22_a7_DATAA_driver);

Mux22_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(9),
	dataout => Mux22_a7_DATAB_driver);

Mux22_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a6_combout,
	dataout => Mux22_a7_DATAC_driver);

Mux22_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux22_a7_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N22
Mux22_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux22_a7_combout = (Mux22_a6_combout & (((b_acombout(9) & a_acombout(9))) # (!Mux9_a2_combout))) # (!Mux22_a6_combout & (Mux9_a2_combout & ((b_acombout(9)) # (a_acombout(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux22_a7_DATAA_driver,
	datab => Mux22_a7_DATAB_driver,
	datac => Mux22_a7_DATAC_driver,
	datad => Mux22_a7_DATAD_driver,
	combout => Mux22_a7_combout);

Mux22_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux22_a8_DATAA_driver);

Mux22_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a39_combout,
	dataout => Mux22_a8_DATAB_driver);

Mux22_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux22_a8_DATAC_driver);

Mux22_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a7_combout,
	dataout => Mux22_a8_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N8
Mux22_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux22_a8_combout = (Mux23_a2_combout & (((Mux29_a1_combout)))) # (!Mux23_a2_combout & ((Mux29_a1_combout & ((Mux22_a7_combout))) # (!Mux29_a1_combout & (ShiftRight0_a39_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux22_a8_DATAA_driver,
	datab => Mux22_a8_DATAB_driver,
	datac => Mux22_a8_DATAC_driver,
	datad => Mux22_a8_DATAD_driver,
	combout => Mux22_a8_combout);

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a9_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(9),
	combout => b_acombout(9));

Add0_a101_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a101_DATAA_driver);

Add0_a101_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(9),
	dataout => Add0_a101_DATAB_driver);

Add0_a101_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a101_DATAC_driver);

Add0_a101_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a101_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N22
Add0_a101 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a101_combout = (opcode_acombout(1) & (b_acombout(9) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!b_acombout(9) & (!opcode_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a101_DATAA_driver,
	datab => Add0_a101_DATAB_driver,
	datac => Add0_a101_DATAC_driver,
	datad => Add0_a101_DATAD_driver,
	combout => Add0_a101_combout);

Add0_a232_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a232_DATAA_driver);

Add0_a232_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a232_DATAB_driver);

Add0_a232_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a18_combout,
	dataout => Add0_a232_DATAC_driver);

Add0_a232_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a232_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N28
Add0_a232 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a232_combout = (opcode_acombout(1) & (opcode_acombout(3) & (Add61_a18_combout & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a232_DATAA_driver,
	datab => Add0_a232_DATAB_driver,
	datac => Add0_a232_DATAC_driver,
	datad => Add0_a232_DATAD_driver,
	combout => Add0_a232_combout);

Add0_a102_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a18_combout,
	dataout => Add0_a102_DATAA_driver);

Add0_a102_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a101_combout,
	dataout => Add0_a102_DATAB_driver);

Add0_a102_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a102_DATAC_driver);

Add0_a102_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a232_combout,
	dataout => Add0_a102_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N8
Add0_a102 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a102_combout = (Add0_a101_combout) # ((Add0_a232_combout) # ((Add30_a18_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a102_DATAA_driver,
	datab => Add0_a102_DATAB_driver,
	datac => Add0_a102_DATAC_driver,
	datad => Add0_a102_DATAD_driver,
	combout => Add0_a102_combout);

Add0_a104_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a103_combout,
	dataout => Add0_a104_DATAA_driver);

Add0_a104_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a102_combout,
	dataout => Add0_a104_DATAB_driver);

Add0_a104_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a100,
	dataout => Add0_a104_CIN_driver);

-- Location: LCCOMB_X43_Y30_N4
Add0_a104 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a104_combout = ((Add0_a103_combout $ (Add0_a102_combout $ (!Add0_a100)))) # (GND)
-- Add0_a105 = CARRY((Add0_a103_combout & ((Add0_a102_combout) # (!Add0_a100))) # (!Add0_a103_combout & (Add0_a102_combout & !Add0_a100)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a104_DATAA_driver,
	datab => Add0_a104_DATAB_driver,
	datad => VCC,
	cin => Add0_a104_CIN_driver,
	combout => Add0_a104_combout,
	cout => Add0_a105);

Mux22_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a46_combout,
	dataout => Mux22_a9_DATAA_driver);

Mux22_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a8_combout,
	dataout => Mux22_a9_DATAB_driver);

Mux22_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a104_combout,
	dataout => Mux22_a9_DATAC_driver);

Mux22_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux22_a9_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N10
Mux22_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux22_a9_combout = (Mux22_a8_combout & (((Add0_a104_combout) # (!Mux23_a2_combout)))) # (!Mux22_a8_combout & (ShiftRight0_a46_combout & ((Mux23_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux22_a9_DATAA_driver,
	datab => Mux22_a9_DATAB_driver,
	datac => Mux22_a9_DATAC_driver,
	datad => Mux22_a9_DATAD_driver,
	combout => Mux22_a9_combout);

ShiftRight1_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(27),
	dataout => ShiftRight1_a28_DATAA_driver);

ShiftRight1_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a28_DATAB_driver);

ShiftRight1_a28_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(29),
	dataout => ShiftRight1_a28_DATAC_driver);

ShiftRight1_a28_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a28_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N22
ShiftRight1_a28 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a28_combout = (a_acombout(0) & ((a_acombout(1) & ((b_acombout(29)))) # (!a_acombout(1) & (b_acombout(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a28_DATAA_driver,
	datab => ShiftRight1_a28_DATAB_driver,
	datac => ShiftRight1_a28_DATAC_driver,
	datad => ShiftRight1_a28_DATAD_driver,
	combout => ShiftRight1_a28_combout);

ShiftRight1_a29_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a16_combout,
	dataout => ShiftRight1_a29_DATAA_driver);

ShiftRight1_a29_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a28_combout,
	dataout => ShiftRight1_a29_DATAB_driver);

ShiftRight1_a29_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a29_DATAC_driver);

ShiftRight1_a29_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight1_a29_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N28
ShiftRight1_a29 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a29_combout = (!a_acombout(2) & ((ShiftRight1_a28_combout) # ((ShiftRight1_a16_combout & !a_acombout(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a29_DATAA_driver,
	datab => ShiftRight1_a29_DATAB_driver,
	datac => ShiftRight1_a29_DATAC_driver,
	datad => ShiftRight1_a29_DATAD_driver,
	combout => ShiftRight1_a29_combout);

ShiftRight0_a50_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a8_combout,
	dataout => ShiftRight0_a50_DATAA_driver);

ShiftRight0_a50_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a29_combout,
	dataout => ShiftRight0_a50_DATAB_driver);

ShiftRight0_a50_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a50_DATAC_driver);

ShiftRight0_a50_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a50_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N8
ShiftRight0_a50 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a50_combout = (ShiftRight1_a29_combout) # ((ShiftRight1_a8_combout & (!a_acombout(1) & a_acombout(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a50_DATAA_driver,
	datab => ShiftRight0_a50_DATAB_driver,
	datac => ShiftRight0_a50_DATAC_driver,
	datad => ShiftRight0_a50_DATAD_driver,
	combout => ShiftRight0_a50_combout);

ShiftRight0_a72_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a72_DATAB_driver);

ShiftRight0_a72_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a50_combout,
	dataout => ShiftRight0_a72_DATAC_driver);

-- Location: LCCOMB_X36_Y30_N10
ShiftRight0_a72 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a72_combout = (!a_acombout(3) & ShiftRight0_a50_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight0_a72_DATAB_driver,
	datac => ShiftRight0_a72_DATAC_driver,
	combout => ShiftRight0_a72_combout);

Mux21_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux21_a4_DATAA_driver);

Mux21_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(10),
	dataout => Mux21_a4_DATAB_driver);

Mux21_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(10),
	dataout => Mux21_a4_DATAC_driver);

Mux21_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux21_a4_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N24
Mux21_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux21_a4_combout = (opcode_acombout(0) & (!opcode_acombout(1) & (a_acombout(10) $ (b_acombout(10))))) # (!opcode_acombout(0) & ((opcode_acombout(1)) # ((!a_acombout(10) & !b_acombout(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux21_a4_DATAA_driver,
	datab => Mux21_a4_DATAB_driver,
	datac => Mux21_a4_DATAC_driver,
	datad => Mux21_a4_DATAD_driver,
	combout => Mux21_a4_combout);

ShiftLeft0_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a24_DATAA_driver);

ShiftLeft0_a24_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(5),
	dataout => ShiftLeft0_a24_DATAC_driver);

ShiftLeft0_a24_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(3),
	dataout => ShiftLeft0_a24_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N18
ShiftLeft0_a24 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a24_combout = (a_acombout(1) & ((b_acombout(3)))) # (!a_acombout(1) & (b_acombout(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a24_DATAA_driver,
	datac => ShiftLeft0_a24_DATAC_driver,
	datad => ShiftLeft0_a24_DATAD_driver,
	combout => ShiftLeft0_a24_combout);

ShiftLeft0_a27_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a27_DATAA_driver);

ShiftLeft0_a27_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(6),
	dataout => ShiftLeft0_a27_DATAC_driver);

ShiftLeft0_a27_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(4),
	dataout => ShiftLeft0_a27_DATAD_driver);

-- Location: LCCOMB_X45_Y29_N14
ShiftLeft0_a27 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a27_combout = (a_acombout(1) & ((b_acombout(4)))) # (!a_acombout(1) & (b_acombout(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a27_DATAA_driver,
	datac => ShiftLeft0_a27_DATAC_driver,
	datad => ShiftLeft0_a27_DATAD_driver,
	combout => ShiftLeft0_a27_combout);

ShiftLeft0_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a28_DATAA_driver);

ShiftLeft0_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a24_combout,
	dataout => ShiftLeft0_a28_DATAB_driver);

ShiftLeft0_a28_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a27_combout,
	dataout => ShiftLeft0_a28_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N14
ShiftLeft0_a28 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a28_combout = (a_acombout(0) & (ShiftLeft0_a24_combout)) # (!a_acombout(0) & ((ShiftLeft0_a27_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a28_DATAA_driver,
	datab => ShiftLeft0_a28_DATAB_driver,
	datad => ShiftLeft0_a28_DATAD_driver,
	combout => ShiftLeft0_a28_combout);

ShiftLeft0_a37_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(9),
	dataout => ShiftLeft0_a37_DATAA_driver);

ShiftLeft0_a37_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a37_DATAC_driver);

ShiftLeft0_a37_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(7),
	dataout => ShiftLeft0_a37_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N16
ShiftLeft0_a37 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a37_combout = (a_acombout(1) & ((b_acombout(7)))) # (!a_acombout(1) & (b_acombout(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a37_DATAA_driver,
	datac => ShiftLeft0_a37_DATAC_driver,
	datad => ShiftLeft0_a37_DATAD_driver,
	combout => ShiftLeft0_a37_combout);

ShiftLeft0_a42_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a41_combout,
	dataout => ShiftLeft0_a42_DATAA_driver);

ShiftLeft0_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a42_DATAB_driver);

ShiftLeft0_a42_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a37_combout,
	dataout => ShiftLeft0_a42_DATAC_driver);

-- Location: LCCOMB_X44_Y29_N30
ShiftLeft0_a42 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a42_combout = (a_acombout(0) & ((ShiftLeft0_a37_combout))) # (!a_acombout(0) & (ShiftLeft0_a41_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a42_DATAA_driver,
	datab => ShiftLeft0_a42_DATAB_driver,
	datac => ShiftLeft0_a42_DATAC_driver,
	combout => ShiftLeft0_a42_combout);

ShiftLeft0_a43_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a28_combout,
	dataout => ShiftLeft0_a43_DATAB_driver);

ShiftLeft0_a43_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a43_DATAC_driver);

ShiftLeft0_a43_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a42_combout,
	dataout => ShiftLeft0_a43_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N4
ShiftLeft0_a43 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a43_combout = (a_acombout(2) & (ShiftLeft0_a28_combout)) # (!a_acombout(2) & ((ShiftLeft0_a42_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a43_DATAB_driver,
	datac => ShiftLeft0_a43_DATAC_driver,
	datad => ShiftLeft0_a43_DATAD_driver,
	combout => ShiftLeft0_a43_combout);

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a2_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(2),
	combout => b_acombout(2));

ShiftLeft0_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a16_DATAA_driver);

ShiftLeft0_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(2),
	dataout => ShiftLeft0_a16_DATAB_driver);

ShiftLeft0_a16_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(0),
	dataout => ShiftLeft0_a16_DATAC_driver);

ShiftLeft0_a16_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a16_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N30
ShiftLeft0_a16 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a16_combout = (!a_acombout(0) & ((a_acombout(1) & ((b_acombout(0)))) # (!a_acombout(1) & (b_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a16_DATAA_driver,
	datab => ShiftLeft0_a16_DATAB_driver,
	datac => ShiftLeft0_a16_DATAC_driver,
	datad => ShiftLeft0_a16_DATAD_driver,
	combout => ShiftLeft0_a16_combout);

ShiftLeft0_a17_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a17_DATAA_driver);

ShiftLeft0_a17_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a16_combout,
	dataout => ShiftLeft0_a17_DATAB_driver);

ShiftLeft0_a17_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(1),
	dataout => ShiftLeft0_a17_DATAC_driver);

ShiftLeft0_a17_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a17_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N0
ShiftLeft0_a17 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a17_combout = (ShiftLeft0_a16_combout) # ((!a_acombout(1) & (b_acombout(1) & a_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a17_DATAA_driver,
	datab => ShiftLeft0_a17_DATAB_driver,
	datac => ShiftLeft0_a17_DATAC_driver,
	datad => ShiftLeft0_a17_DATAD_driver,
	combout => ShiftLeft0_a17_combout);

ShiftLeft0_a44_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a44_DATAA_driver);

ShiftLeft0_a44_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a43_combout,
	dataout => ShiftLeft0_a44_DATAB_driver);

ShiftLeft0_a44_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a17_combout,
	dataout => ShiftLeft0_a44_DATAC_driver);

ShiftLeft0_a44_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a44_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N26
ShiftLeft0_a44 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a44_combout = (a_acombout(3) & (((ShiftLeft0_a17_combout & !a_acombout(2))))) # (!a_acombout(3) & (ShiftLeft0_a43_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a44_DATAA_driver,
	datab => ShiftLeft0_a44_DATAB_driver,
	datac => ShiftLeft0_a44_DATAC_driver,
	datad => ShiftLeft0_a44_DATAD_driver,
	combout => ShiftLeft0_a44_combout);

Mux21_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux21_a10_DATAA_driver);

Mux21_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a44_combout,
	dataout => Mux21_a10_DATAB_driver);

Mux21_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux21_a10_DATAC_driver);

-- Location: LCCOMB_X40_Y30_N4
Mux21_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux21_a10_combout = (!a_acombout(4) & (ShiftLeft0_a44_combout & ShiftLeft0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux21_a10_DATAA_driver,
	datab => Mux21_a10_DATAB_driver,
	datac => Mux21_a10_DATAC_driver,
	combout => Mux21_a10_combout);

Mux21_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux21_a5_DATAA_driver);

Mux21_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a72_combout,
	dataout => Mux21_a5_DATAB_driver);

Mux21_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a4_combout,
	dataout => Mux21_a5_DATAC_driver);

Mux21_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a10_combout,
	dataout => Mux21_a5_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N26
Mux21_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux21_a5_combout = (Mux29_a8_combout & ((Mux21_a4_combout & ((Mux21_a10_combout))) # (!Mux21_a4_combout & (ShiftRight0_a72_combout)))) # (!Mux29_a8_combout & (((Mux21_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux21_a5_DATAA_driver,
	datab => Mux21_a5_DATAB_driver,
	datac => Mux21_a5_DATAC_driver,
	datad => Mux21_a5_DATAD_driver,
	combout => Mux21_a5_combout);

Add58_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a20_combout,
	dataout => Add58_a20_DATAA_driver);

Add58_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a19,
	dataout => Add58_a20_CIN_driver);

-- Location: LCCOMB_X34_Y33_N28
Add58_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a20_combout = (Add57_a20_combout & (Add58_a19 $ (GND))) # (!Add57_a20_combout & (!Add58_a19 & VCC))
-- Add58_a21 = CARRY((Add57_a20_combout & !Add58_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a20_DATAA_driver,
	datad => VCC,
	cin => Add58_a20_CIN_driver,
	combout => Add58_a20_combout,
	cout => Add58_a21);

Add59_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a20_combout,
	dataout => Add59_a20_DATAB_driver);

Add59_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a19,
	dataout => Add59_a20_CIN_driver);

-- Location: LCCOMB_X35_Y33_N26
Add59_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a20_combout = (Add58_a20_combout & (Add59_a19 $ (GND))) # (!Add58_a20_combout & (!Add59_a19 & VCC))
-- Add59_a21 = CARRY((Add58_a20_combout & !Add59_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a20_DATAB_driver,
	datad => VCC,
	cin => Add59_a20_CIN_driver,
	combout => Add59_a20_combout,
	cout => Add59_a21);

Add60_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a20_combout,
	dataout => Add60_a20_DATAB_driver);

Add60_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a19,
	dataout => Add60_a20_CIN_driver);

-- Location: LCCOMB_X36_Y33_N26
Add60_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a20_combout = (Add59_a20_combout & (Add60_a19 $ (GND))) # (!Add59_a20_combout & (!Add60_a19 & VCC))
-- Add60_a21 = CARRY((Add59_a20_combout & !Add60_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a20_DATAB_driver,
	datad => VCC,
	cin => Add60_a20_CIN_driver,
	combout => Add60_a20_combout,
	cout => Add60_a21);

Add61_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a20_combout,
	dataout => Add61_a20_DATAB_driver);

Add61_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a19,
	dataout => Add61_a20_CIN_driver);

-- Location: LCCOMB_X40_Y33_N24
Add61_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a20_combout = (Add60_a20_combout & (Add61_a19 $ (GND))) # (!Add60_a20_combout & (!Add61_a19 & VCC))
-- Add61_a21 = CARRY((Add60_a20_combout & !Add61_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a20_DATAB_driver,
	datad => VCC,
	cin => Add61_a20_CIN_driver,
	combout => Add61_a20_combout,
	cout => Add61_a21);

ShiftRight1_a58_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a30_combout,
	dataout => ShiftRight1_a58_DATAA_driver);

ShiftRight1_a58_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a58_DATAB_driver);

ShiftRight1_a58_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a58_DATAC_driver);

ShiftRight1_a58_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a29_combout,
	dataout => ShiftRight1_a58_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N0
ShiftRight1_a58 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a58_combout = (a_acombout(3) & (((b_acombout(31))))) # (!a_acombout(3) & ((ShiftRight1_a30_combout) # ((ShiftRight1_a29_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a58_DATAA_driver,
	datab => ShiftRight1_a58_DATAB_driver,
	datac => ShiftRight1_a58_DATAC_driver,
	datad => ShiftRight1_a58_DATAD_driver,
	combout => ShiftRight1_a58_combout);

Mux21_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a20_combout,
	dataout => Mux21_a2_DATAA_driver);

Mux21_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux21_a2_DATAB_driver);

Mux21_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a58_combout,
	dataout => Mux21_a2_DATAC_driver);

Mux21_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux21_a2_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N20
Mux21_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux21_a2_combout = (Mux29_a3_combout & ((Add30_a20_combout) # ((Mux29_a2_combout)))) # (!Mux29_a3_combout & (((ShiftRight1_a58_combout & !Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux21_a2_DATAA_driver,
	datab => Mux21_a2_DATAB_driver,
	datac => Mux21_a2_DATAC_driver,
	datad => Mux21_a2_DATAD_driver,
	combout => Mux21_a2_combout);

Mux21_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux21_a3_DATAA_driver);

Mux21_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a20_combout,
	dataout => Mux21_a3_DATAB_driver);

Mux21_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a2_combout,
	dataout => Mux21_a3_DATAC_driver);

Mux21_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux21_a3_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N30
Mux21_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux21_a3_combout = (Mux21_a2_combout & (((Add61_a20_combout) # (!Mux29_a2_combout)))) # (!Mux21_a2_combout & (b_acombout(31) & ((Mux29_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux21_a3_DATAA_driver,
	datab => Mux21_a3_DATAB_driver,
	datac => Mux21_a3_DATAC_driver,
	datad => Mux21_a3_DATAD_driver,
	combout => Mux21_a3_combout);

Mux21_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux21_a6_DATAA_driver);

Mux21_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a5_combout,
	dataout => Mux21_a6_DATAB_driver);

Mux21_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux21_a6_DATAC_driver);

Mux21_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a3_combout,
	dataout => Mux21_a6_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N4
Mux21_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux21_a6_combout = (Mux29_a11_combout & (((opcode_acombout(3) & Mux21_a3_combout)))) # (!Mux29_a11_combout & ((Mux21_a5_combout) # ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux21_a6_DATAA_driver,
	datab => Mux21_a6_DATAB_driver,
	datac => Mux21_a6_DATAC_driver,
	datad => Mux21_a6_DATAD_driver,
	combout => Mux21_a6_combout);

Mux21_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(10),
	dataout => Mux21_a7_DATAA_driver);

Mux21_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a6_combout,
	dataout => Mux21_a7_DATAB_driver);

Mux21_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(10),
	dataout => Mux21_a7_DATAC_driver);

Mux21_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux21_a7_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N22
Mux21_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux21_a7_combout = (Mux21_a6_combout & (((b_acombout(10) & a_acombout(10))) # (!Mux9_a2_combout))) # (!Mux21_a6_combout & (Mux9_a2_combout & ((b_acombout(10)) # (a_acombout(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux21_a7_DATAA_driver,
	datab => Mux21_a7_DATAB_driver,
	datac => Mux21_a7_DATAC_driver,
	datad => Mux21_a7_DATAD_driver,
	combout => Mux21_a7_combout);

Mux21_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux21_a8_DATAA_driver);

Mux21_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a52_combout,
	dataout => Mux21_a8_DATAB_driver);

Mux21_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux21_a8_DATAC_driver);

Mux21_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a7_combout,
	dataout => Mux21_a8_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N18
Mux21_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux21_a8_combout = (Mux23_a2_combout & (((Mux29_a1_combout)))) # (!Mux23_a2_combout & ((Mux29_a1_combout & ((Mux21_a7_combout))) # (!Mux29_a1_combout & (ShiftRight0_a52_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux21_a8_DATAA_driver,
	datab => Mux21_a8_DATAB_driver,
	datac => Mux21_a8_DATAC_driver,
	datad => Mux21_a8_DATAD_driver,
	combout => Mux21_a8_combout);

ShiftRight0_a49_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a25_combout,
	dataout => ShiftRight0_a49_DATAA_driver);

ShiftRight0_a49_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a27_combout,
	dataout => ShiftRight0_a49_DATAB_driver);

ShiftRight0_a49_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a49_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N26
ShiftRight0_a49 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a49_combout = (a_acombout(2) & (ShiftRight1_a25_combout)) # (!a_acombout(2) & ((ShiftRight1_a27_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a49_DATAA_driver,
	datab => ShiftRight0_a49_DATAB_driver,
	datad => ShiftRight0_a49_DATAD_driver,
	combout => ShiftRight0_a49_combout);

Add11_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a6_combout,
	dataout => Add11_a6_DATAA_driver);

Add11_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a5,
	dataout => Add11_a6_CIN_driver);

-- Location: LCCOMB_X43_Y25_N16
Add11_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add11_a6_combout = (Add10_a6_combout & (!Add11_a5)) # (!Add10_a6_combout & ((Add11_a5) # (GND)))
-- Add11_a7 = CARRY((!Add11_a5) # (!Add10_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add11_a6_DATAA_driver,
	datad => VCC,
	cin => Add11_a6_CIN_driver,
	combout => Add11_a6_combout,
	cout => Add11_a7);

Add12_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a4_combout,
	dataout => Add12_a4_DATAA_driver);

Add12_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a3,
	dataout => Add12_a4_CIN_driver);

-- Location: LCCOMB_X44_Y25_N4
Add12_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a4_combout = (Add11_a4_combout & (Add12_a3 $ (GND))) # (!Add11_a4_combout & (!Add12_a3 & VCC))
-- Add12_a5 = CARRY((Add11_a4_combout & !Add12_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add12_a4_DATAA_driver,
	datad => VCC,
	cin => Add12_a4_CIN_driver,
	combout => Add12_a4_combout,
	cout => Add12_a5);

Add12_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a6_combout,
	dataout => Add12_a6_DATAB_driver);

Add12_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a5,
	dataout => Add12_a6_CIN_driver);

-- Location: LCCOMB_X44_Y25_N6
Add12_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a6_combout = (Add11_a6_combout & (!Add12_a5)) # (!Add11_a6_combout & ((Add12_a5) # (GND)))
-- Add12_a7 = CARRY((!Add12_a5) # (!Add11_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add12_a6_DATAB_driver,
	datad => VCC,
	cin => Add12_a6_CIN_driver,
	combout => Add12_a6_combout,
	cout => Add12_a7);

Add13_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a2_combout,
	dataout => Add13_a2_DATAA_driver);

Add13_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a1,
	dataout => Add13_a2_CIN_driver);

-- Location: LCCOMB_X45_Y25_N12
Add13_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a2_combout = (Add12_a2_combout & (!Add13_a1)) # (!Add12_a2_combout & ((Add13_a1) # (GND)))
-- Add13_a3 = CARRY((!Add13_a1) # (!Add12_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add13_a2_DATAA_driver,
	datad => VCC,
	cin => Add13_a2_CIN_driver,
	combout => Add13_a2_combout,
	cout => Add13_a3);

Add13_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a6_combout,
	dataout => Add13_a6_DATAB_driver);

Add13_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a5,
	dataout => Add13_a6_CIN_driver);

-- Location: LCCOMB_X45_Y25_N16
Add13_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a6_combout = (Add12_a6_combout & (!Add13_a5)) # (!Add12_a6_combout & ((Add13_a5) # (GND)))
-- Add13_a7 = CARRY((!Add13_a5) # (!Add12_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add13_a6_DATAB_driver,
	datad => VCC,
	cin => Add13_a6_CIN_driver,
	combout => Add13_a6_combout,
	cout => Add13_a7);

Add13_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a10_combout,
	dataout => Add13_a10_DATAA_driver);

Add13_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a9,
	dataout => Add13_a10_CIN_driver);

-- Location: LCCOMB_X45_Y25_N20
Add13_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a10_combout = (Add12_a10_combout & (!Add13_a9)) # (!Add12_a10_combout & ((Add13_a9) # (GND)))
-- Add13_a11 = CARRY((!Add13_a9) # (!Add12_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add13_a10_DATAA_driver,
	datad => VCC,
	cin => Add13_a10_CIN_driver,
	combout => Add13_a10_combout,
	cout => Add13_a11);

Add14_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a6_combout,
	dataout => Add14_a6_DATAB_driver);

Add14_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a5,
	dataout => Add14_a6_CIN_driver);

-- Location: LCCOMB_X47_Y25_N10
Add14_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a6_combout = (Add13_a6_combout & (!Add14_a5)) # (!Add13_a6_combout & ((Add14_a5) # (GND)))
-- Add14_a7 = CARRY((!Add14_a5) # (!Add13_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add14_a6_DATAB_driver,
	datad => VCC,
	cin => Add14_a6_CIN_driver,
	combout => Add14_a6_combout,
	cout => Add14_a7);

Add14_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a8_combout,
	dataout => Add14_a8_DATAA_driver);

Add14_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a7,
	dataout => Add14_a8_CIN_driver);

-- Location: LCCOMB_X47_Y25_N12
Add14_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a8_combout = (Add13_a8_combout & (Add14_a7 $ (GND))) # (!Add13_a8_combout & (!Add14_a7 & VCC))
-- Add14_a9 = CARRY((Add13_a8_combout & !Add14_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add14_a8_DATAA_driver,
	datad => VCC,
	cin => Add14_a8_CIN_driver,
	combout => Add14_a8_combout,
	cout => Add14_a9);

Add14_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a10_combout,
	dataout => Add14_a10_DATAB_driver);

Add14_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a9,
	dataout => Add14_a10_CIN_driver);

-- Location: LCCOMB_X47_Y25_N14
Add14_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a10_combout = (Add13_a10_combout & (!Add14_a9)) # (!Add13_a10_combout & ((Add14_a9) # (GND)))
-- Add14_a11 = CARRY((!Add14_a9) # (!Add13_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add14_a10_DATAB_driver,
	datad => VCC,
	cin => Add14_a10_CIN_driver,
	combout => Add14_a10_combout,
	cout => Add14_a11);

Add15_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a8_combout,
	dataout => Add15_a8_DATAB_driver);

Add15_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a7,
	dataout => Add15_a8_CIN_driver);

-- Location: LCCOMB_X47_Y26_N8
Add15_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a8_combout = (Add14_a8_combout & (Add15_a7 $ (GND))) # (!Add14_a8_combout & (!Add15_a7 & VCC))
-- Add15_a9 = CARRY((Add14_a8_combout & !Add15_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add15_a8_DATAB_driver,
	datad => VCC,
	cin => Add15_a8_CIN_driver,
	combout => Add15_a8_combout,
	cout => Add15_a9);

Add15_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a10_combout,
	dataout => Add15_a10_DATAB_driver);

Add15_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a9,
	dataout => Add15_a10_CIN_driver);

-- Location: LCCOMB_X47_Y26_N10
Add15_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a10_combout = (Add14_a10_combout & (!Add15_a9)) # (!Add14_a10_combout & ((Add15_a9) # (GND)))
-- Add15_a11 = CARRY((!Add15_a9) # (!Add14_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add15_a10_DATAB_driver,
	datad => VCC,
	cin => Add15_a10_CIN_driver,
	combout => Add15_a10_combout,
	cout => Add15_a11);

Add16_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a12_combout,
	dataout => Add16_a12_DATAA_driver);

Add16_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a11,
	dataout => Add16_a12_CIN_driver);

-- Location: LCCOMB_X47_Y27_N16
Add16_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a12_combout = (Add15_a12_combout & (Add16_a11 $ (GND))) # (!Add15_a12_combout & (!Add16_a11 & VCC))
-- Add16_a13 = CARRY((Add15_a12_combout & !Add16_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add16_a12_DATAA_driver,
	datad => VCC,
	cin => Add16_a12_CIN_driver,
	combout => Add16_a12_combout,
	cout => Add16_a13);

Add16_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a14_combout,
	dataout => Add16_a14_DATAA_driver);

Add16_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a13,
	dataout => Add16_a14_CIN_driver);

-- Location: LCCOMB_X47_Y27_N18
Add16_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a14_combout = (Add15_a14_combout & (!Add16_a13)) # (!Add15_a14_combout & ((Add16_a13) # (GND)))
-- Add16_a15 = CARRY((!Add16_a13) # (!Add15_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add16_a14_DATAA_driver,
	datad => VCC,
	cin => Add16_a14_CIN_driver,
	combout => Add16_a14_combout,
	cout => Add16_a15);

Add17_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a16_combout,
	dataout => Add17_a16_DATAA_driver);

Add17_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a15,
	dataout => Add17_a16_CIN_driver);

-- Location: LCCOMB_X48_Y27_N16
Add17_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a16_combout = (Add16_a16_combout & (Add17_a15 $ (GND))) # (!Add16_a16_combout & (!Add17_a15 & VCC))
-- Add17_a17 = CARRY((Add16_a16_combout & !Add17_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add17_a16_DATAA_driver,
	datad => VCC,
	cin => Add17_a16_CIN_driver,
	combout => Add17_a16_combout,
	cout => Add17_a17);

Add18_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a14_combout,
	dataout => Add18_a14_DATAA_driver);

Add18_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a13,
	dataout => Add18_a14_CIN_driver);

-- Location: LCCOMB_X49_Y27_N14
Add18_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a14_combout = (Add17_a14_combout & (!Add18_a13)) # (!Add17_a14_combout & ((Add18_a13) # (GND)))
-- Add18_a15 = CARRY((!Add18_a13) # (!Add17_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add18_a14_DATAA_driver,
	datad => VCC,
	cin => Add18_a14_CIN_driver,
	combout => Add18_a14_combout,
	cout => Add18_a15);

Add18_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a16_combout,
	dataout => Add18_a16_DATAB_driver);

Add18_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a15,
	dataout => Add18_a16_CIN_driver);

-- Location: LCCOMB_X49_Y27_N16
Add18_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a16_combout = (Add17_a16_combout & (Add18_a15 $ (GND))) # (!Add17_a16_combout & (!Add18_a15 & VCC))
-- Add18_a17 = CARRY((Add17_a16_combout & !Add18_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add18_a16_DATAB_driver,
	datad => VCC,
	cin => Add18_a16_CIN_driver,
	combout => Add18_a16_combout,
	cout => Add18_a17);

Add19_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a14_combout,
	dataout => Add19_a14_DATAB_driver);

Add19_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a13,
	dataout => Add19_a14_CIN_driver);

-- Location: LCCOMB_X45_Y29_N30
Add19_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a14_combout = (Add18_a14_combout & (!Add19_a13)) # (!Add18_a14_combout & ((Add19_a13) # (GND)))
-- Add19_a15 = CARRY((!Add19_a13) # (!Add18_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add19_a14_DATAB_driver,
	datad => VCC,
	cin => Add19_a14_CIN_driver,
	combout => Add19_a14_combout,
	cout => Add19_a15);

Add19_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a16_combout,
	dataout => Add19_a16_DATAB_driver);

Add19_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a15,
	dataout => Add19_a16_CIN_driver);

-- Location: LCCOMB_X45_Y28_N0
Add19_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a16_combout = (Add18_a16_combout & (Add19_a15 $ (GND))) # (!Add18_a16_combout & (!Add19_a15 & VCC))
-- Add19_a17 = CARRY((Add18_a16_combout & !Add19_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add19_a16_DATAB_driver,
	datad => VCC,
	cin => Add19_a16_CIN_driver,
	combout => Add19_a16_combout,
	cout => Add19_a17);

Add20_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a14_combout,
	dataout => Add20_a14_DATAB_driver);

Add20_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a13,
	dataout => Add20_a14_CIN_driver);

-- Location: LCCOMB_X45_Y27_N28
Add20_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a14_combout = (Add19_a14_combout & (!Add20_a13)) # (!Add19_a14_combout & ((Add20_a13) # (GND)))
-- Add20_a15 = CARRY((!Add20_a13) # (!Add19_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a14_DATAB_driver,
	datad => VCC,
	cin => Add20_a14_CIN_driver,
	combout => Add20_a14_combout,
	cout => Add20_a15);

Add20_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a16_combout,
	dataout => Add20_a16_DATAB_driver);

Add20_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a15,
	dataout => Add20_a16_CIN_driver);

-- Location: LCCOMB_X45_Y27_N30
Add20_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a16_combout = (Add19_a16_combout & (Add20_a15 $ (GND))) # (!Add19_a16_combout & (!Add20_a15 & VCC))
-- Add20_a17 = CARRY((Add19_a16_combout & !Add20_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a16_DATAB_driver,
	datad => VCC,
	cin => Add20_a16_CIN_driver,
	combout => Add20_a16_combout,
	cout => Add20_a17);

Add21_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a14_combout,
	dataout => Add21_a14_DATAB_driver);

Add21_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a13,
	dataout => Add21_a14_CIN_driver);

-- Location: LCCOMB_X44_Y27_N28
Add21_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a14_combout = (Add20_a14_combout & (!Add21_a13)) # (!Add20_a14_combout & ((Add21_a13) # (GND)))
-- Add21_a15 = CARRY((!Add21_a13) # (!Add20_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a14_DATAB_driver,
	datad => VCC,
	cin => Add21_a14_CIN_driver,
	combout => Add21_a14_combout,
	cout => Add21_a15);

Add21_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a16_combout,
	dataout => Add21_a16_DATAB_driver);

Add21_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a15,
	dataout => Add21_a16_CIN_driver);

-- Location: LCCOMB_X44_Y27_N30
Add21_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a16_combout = (Add20_a16_combout & (Add21_a15 $ (GND))) # (!Add20_a16_combout & (!Add21_a15 & VCC))
-- Add21_a17 = CARRY((Add20_a16_combout & !Add21_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a16_DATAB_driver,
	datad => VCC,
	cin => Add21_a16_CIN_driver,
	combout => Add21_a16_combout,
	cout => Add21_a17);

Add22_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a16_combout,
	dataout => Add22_a16_DATAB_driver);

Add22_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a15,
	dataout => Add22_a16_CIN_driver);

-- Location: LCCOMB_X41_Y27_N28
Add22_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a16_combout = (Add21_a16_combout & (Add22_a15 $ (GND))) # (!Add21_a16_combout & (!Add22_a15 & VCC))
-- Add22_a17 = CARRY((Add21_a16_combout & !Add22_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a16_DATAB_driver,
	datad => VCC,
	cin => Add22_a16_CIN_driver,
	combout => Add22_a16_combout,
	cout => Add22_a17);

Add22_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a18_combout,
	dataout => Add22_a18_DATAA_driver);

Add22_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a17,
	dataout => Add22_a18_CIN_driver);

-- Location: LCCOMB_X41_Y27_N30
Add22_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a18_combout = (Add21_a18_combout & (!Add22_a17)) # (!Add21_a18_combout & ((Add22_a17) # (GND)))
-- Add22_a19 = CARRY((!Add22_a17) # (!Add21_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add22_a18_DATAA_driver,
	datad => VCC,
	cin => Add22_a18_CIN_driver,
	combout => Add22_a18_combout,
	cout => Add22_a19);

Add23_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a16_combout,
	dataout => Add23_a16_DATAB_driver);

Add23_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a15,
	dataout => Add23_a16_CIN_driver);

-- Location: LCCOMB_X40_Y27_N28
Add23_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a16_combout = (Add22_a16_combout & (Add23_a15 $ (GND))) # (!Add22_a16_combout & (!Add23_a15 & VCC))
-- Add23_a17 = CARRY((Add22_a16_combout & !Add23_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a16_DATAB_driver,
	datad => VCC,
	cin => Add23_a16_CIN_driver,
	combout => Add23_a16_combout,
	cout => Add23_a17);

Add23_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a18_combout,
	dataout => Add23_a18_DATAB_driver);

Add23_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a17,
	dataout => Add23_a18_CIN_driver);

-- Location: LCCOMB_X40_Y27_N30
Add23_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a18_combout = (Add22_a18_combout & (!Add23_a17)) # (!Add22_a18_combout & ((Add23_a17) # (GND)))
-- Add23_a19 = CARRY((!Add23_a17) # (!Add22_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a18_DATAB_driver,
	datad => VCC,
	cin => Add23_a18_CIN_driver,
	combout => Add23_a18_combout,
	cout => Add23_a19);

Add24_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a14_combout,
	dataout => Add24_a14_DATAA_driver);

Add24_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a13,
	dataout => Add24_a14_CIN_driver);

-- Location: LCCOMB_X39_Y27_N24
Add24_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a14_combout = (Add23_a14_combout & (!Add24_a13)) # (!Add23_a14_combout & ((Add24_a13) # (GND)))
-- Add24_a15 = CARRY((!Add24_a13) # (!Add23_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add24_a14_DATAA_driver,
	datad => VCC,
	cin => Add24_a14_CIN_driver,
	combout => Add24_a14_combout,
	cout => Add24_a15);

Add24_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a18_combout,
	dataout => Add24_a18_DATAB_driver);

Add24_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a17,
	dataout => Add24_a18_CIN_driver);

-- Location: LCCOMB_X39_Y27_N28
Add24_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a18_combout = (Add23_a18_combout & (!Add24_a17)) # (!Add23_a18_combout & ((Add24_a17) # (GND)))
-- Add24_a19 = CARRY((!Add24_a17) # (!Add23_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a18_DATAB_driver,
	datad => VCC,
	cin => Add24_a18_CIN_driver,
	combout => Add24_a18_combout,
	cout => Add24_a19);

Add25_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a16_combout,
	dataout => Add25_a16_DATAA_driver);

Add25_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a15,
	dataout => Add25_a16_CIN_driver);

-- Location: LCCOMB_X38_Y27_N26
Add25_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a16_combout = (Add24_a16_combout & (Add25_a15 $ (GND))) # (!Add24_a16_combout & (!Add25_a15 & VCC))
-- Add25_a17 = CARRY((Add24_a16_combout & !Add25_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add25_a16_DATAA_driver,
	datad => VCC,
	cin => Add25_a16_CIN_driver,
	combout => Add25_a16_combout,
	cout => Add25_a17);

Add25_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a18_combout,
	dataout => Add25_a18_DATAB_driver);

Add25_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a17,
	dataout => Add25_a18_CIN_driver);

-- Location: LCCOMB_X38_Y27_N28
Add25_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a18_combout = (Add24_a18_combout & (!Add25_a17)) # (!Add24_a18_combout & ((Add25_a17) # (GND)))
-- Add25_a19 = CARRY((!Add25_a17) # (!Add24_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a18_DATAB_driver,
	datad => VCC,
	cin => Add25_a18_CIN_driver,
	combout => Add25_a18_combout,
	cout => Add25_a19);

Add26_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a18_combout,
	dataout => Add26_a18_DATAB_driver);

Add26_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a17,
	dataout => Add26_a18_CIN_driver);

-- Location: LCCOMB_X38_Y31_N26
Add26_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a18_combout = (Add25_a18_combout & (!Add26_a17)) # (!Add25_a18_combout & ((Add26_a17) # (GND)))
-- Add26_a19 = CARRY((!Add26_a17) # (!Add25_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a18_DATAB_driver,
	datad => VCC,
	cin => Add26_a18_CIN_driver,
	combout => Add26_a18_combout,
	cout => Add26_a19);

Add26_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a20_combout,
	dataout => Add26_a20_DATAA_driver);

Add26_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a19,
	dataout => Add26_a20_CIN_driver);

-- Location: LCCOMB_X38_Y31_N28
Add26_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a20_combout = (Add25_a20_combout & (Add26_a19 $ (GND))) # (!Add25_a20_combout & (!Add26_a19 & VCC))
-- Add26_a21 = CARRY((Add25_a20_combout & !Add26_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a20_DATAA_driver,
	datad => VCC,
	cin => Add26_a20_CIN_driver,
	combout => Add26_a20_combout,
	cout => Add26_a21);

Add27_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a18_combout,
	dataout => Add27_a18_DATAB_driver);

Add27_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a17,
	dataout => Add27_a18_CIN_driver);

-- Location: LCCOMB_X38_Y35_N26
Add27_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a18_combout = (Add26_a18_combout & (!Add27_a17)) # (!Add26_a18_combout & ((Add27_a17) # (GND)))
-- Add27_a19 = CARRY((!Add27_a17) # (!Add26_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a18_DATAB_driver,
	datad => VCC,
	cin => Add27_a18_CIN_driver,
	combout => Add27_a18_combout,
	cout => Add27_a19);

Add27_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a20_combout,
	dataout => Add27_a20_DATAB_driver);

Add27_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a19,
	dataout => Add27_a20_CIN_driver);

-- Location: LCCOMB_X38_Y35_N28
Add27_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a20_combout = (Add26_a20_combout & (Add27_a19 $ (GND))) # (!Add26_a20_combout & (!Add27_a19 & VCC))
-- Add27_a21 = CARRY((Add26_a20_combout & !Add27_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a20_DATAB_driver,
	datad => VCC,
	cin => Add27_a20_CIN_driver,
	combout => Add27_a20_combout,
	cout => Add27_a21);

Add28_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a18_combout,
	dataout => Add28_a18_DATAB_driver);

Add28_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a17,
	dataout => Add28_a18_CIN_driver);

-- Location: LCCOMB_X39_Y35_N24
Add28_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a18_combout = (Add27_a18_combout & (!Add28_a17)) # (!Add27_a18_combout & ((Add28_a17) # (GND)))
-- Add28_a19 = CARRY((!Add28_a17) # (!Add27_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a18_DATAB_driver,
	datad => VCC,
	cin => Add28_a18_CIN_driver,
	combout => Add28_a18_combout,
	cout => Add28_a19);

Add28_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a20_combout,
	dataout => Add28_a20_DATAB_driver);

Add28_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a19,
	dataout => Add28_a20_CIN_driver);

-- Location: LCCOMB_X39_Y35_N26
Add28_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a20_combout = (Add27_a20_combout & (Add28_a19 $ (GND))) # (!Add27_a20_combout & (!Add28_a19 & VCC))
-- Add28_a21 = CARRY((Add27_a20_combout & !Add28_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a20_DATAB_driver,
	datad => VCC,
	cin => Add28_a20_CIN_driver,
	combout => Add28_a20_combout,
	cout => Add28_a21);

Add29_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a18_combout,
	dataout => Add29_a18_DATAB_driver);

Add29_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a17,
	dataout => Add29_a18_CIN_driver);

-- Location: LCCOMB_X40_Y35_N24
Add29_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a18_combout = (Add28_a18_combout & (!Add29_a17)) # (!Add28_a18_combout & ((Add29_a17) # (GND)))
-- Add29_a19 = CARRY((!Add29_a17) # (!Add28_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a18_DATAB_driver,
	datad => VCC,
	cin => Add29_a18_CIN_driver,
	combout => Add29_a18_combout,
	cout => Add29_a19);

Add29_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a20_combout,
	dataout => Add29_a20_DATAB_driver);

Add29_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a19,
	dataout => Add29_a20_CIN_driver);

-- Location: LCCOMB_X40_Y35_N26
Add29_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a20_combout = (Add28_a20_combout & (Add29_a19 $ (GND))) # (!Add28_a20_combout & (!Add29_a19 & VCC))
-- Add29_a21 = CARRY((Add28_a20_combout & !Add29_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a20_DATAB_driver,
	datad => VCC,
	cin => Add29_a20_CIN_driver,
	combout => Add29_a20_combout,
	cout => Add29_a21);

Add30_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a20_combout,
	dataout => Add30_a20_DATAB_driver);

Add30_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a19,
	dataout => Add30_a20_CIN_driver);

-- Location: LCCOMB_X41_Y35_N24
Add30_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a20_combout = (Add29_a20_combout & (Add30_a19 $ (GND))) # (!Add29_a20_combout & (!Add30_a19 & VCC))
-- Add30_a21 = CARRY((Add29_a20_combout & !Add30_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a20_DATAB_driver,
	datad => VCC,
	cin => Add30_a20_CIN_driver,
	combout => Add30_a20_combout,
	cout => Add30_a21);

Add0_a233_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a233_DATAA_driver);

Add0_a233_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a233_DATAB_driver);

Add0_a233_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a233_DATAC_driver);

Add0_a233_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a20_combout,
	dataout => Add0_a233_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N6
Add0_a233 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a233_combout = (opcode_acombout(1) & (opcode_acombout(3) & (!opcode_acombout(0) & Add61_a20_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a233_DATAA_driver,
	datab => Add0_a233_DATAB_driver,
	datac => Add0_a233_DATAC_driver,
	datad => Add0_a233_DATAD_driver,
	combout => Add0_a233_combout);

Add0_a107_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a106_combout,
	dataout => Add0_a107_DATAA_driver);

Add0_a107_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a107_DATAB_driver);

Add0_a107_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a20_combout,
	dataout => Add0_a107_DATAC_driver);

Add0_a107_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a233_combout,
	dataout => Add0_a107_DATAD_driver);

-- Location: LCCOMB_X44_Y30_N10
Add0_a107 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a107_combout = (Add0_a106_combout) # ((Add0_a233_combout) # ((Add0_a61_combout & Add30_a20_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a107_DATAA_driver,
	datab => Add0_a107_DATAB_driver,
	datac => Add0_a107_DATAC_driver,
	datad => Add0_a107_DATAD_driver,
	combout => Add0_a107_combout);

Add0_a109_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a108_combout,
	dataout => Add0_a109_DATAA_driver);

Add0_a109_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a107_combout,
	dataout => Add0_a109_DATAB_driver);

Add0_a109_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a105,
	dataout => Add0_a109_CIN_driver);

-- Location: LCCOMB_X43_Y30_N6
Add0_a109 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a109_combout = (Add0_a108_combout & ((Add0_a107_combout & (Add0_a105 & VCC)) # (!Add0_a107_combout & (!Add0_a105)))) # (!Add0_a108_combout & ((Add0_a107_combout & (!Add0_a105)) # (!Add0_a107_combout & ((Add0_a105) # (GND)))))
-- Add0_a110 = CARRY((Add0_a108_combout & (!Add0_a107_combout & !Add0_a105)) # (!Add0_a108_combout & ((!Add0_a105) # (!Add0_a107_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a109_DATAA_driver,
	datab => Add0_a109_DATAB_driver,
	datad => VCC,
	cin => Add0_a109_CIN_driver,
	combout => Add0_a109_combout,
	cout => Add0_a110);

Mux21_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a8_combout,
	dataout => Mux21_a9_DATAA_driver);

Mux21_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a49_combout,
	dataout => Mux21_a9_DATAB_driver);

Mux21_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a109_combout,
	dataout => Mux21_a9_DATAC_driver);

Mux21_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux21_a9_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N4
Mux21_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux21_a9_combout = (Mux21_a8_combout & (((Add0_a109_combout) # (!Mux23_a2_combout)))) # (!Mux21_a8_combout & (ShiftRight0_a49_combout & ((Mux23_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux21_a9_DATAA_driver,
	datab => Mux21_a9_DATAB_driver,
	datac => Mux21_a9_DATAC_driver,
	datad => Mux21_a9_DATAD_driver,
	combout => Mux21_a9_combout);

ShiftRight0_a53_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a42_combout,
	dataout => ShiftRight0_a53_DATAA_driver);

ShiftRight0_a53_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a43_combout,
	dataout => ShiftRight0_a53_DATAC_driver);

ShiftRight0_a53_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a53_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N10
ShiftRight0_a53 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a53_combout = (a_acombout(2) & (ShiftRight1_a42_combout)) # (!a_acombout(2) & ((ShiftRight1_a43_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a53_DATAA_driver,
	datac => ShiftRight0_a53_DATAC_driver,
	datad => ShiftRight0_a53_DATAD_driver,
	combout => ShiftRight0_a53_combout);

ShiftRight1_a39_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(27),
	dataout => ShiftRight1_a39_DATAA_driver);

ShiftRight1_a39_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a39_DATAB_driver);

ShiftRight1_a39_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => ShiftRight1_a39_DATAC_driver);

ShiftRight1_a39_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a39_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N0
ShiftRight1_a39 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a39_combout = (!a_acombout(1) & ((a_acombout(0) & ((b_acombout(28)))) # (!a_acombout(0) & (b_acombout(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a39_DATAA_driver,
	datab => ShiftRight1_a39_DATAB_driver,
	datac => ShiftRight1_a39_DATAC_driver,
	datad => ShiftRight1_a39_DATAD_driver,
	combout => ShiftRight1_a39_combout);

ShiftRight1_a40_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a40_DATAA_driver);

ShiftRight1_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a39_combout,
	dataout => ShiftRight1_a40_DATAB_driver);

ShiftRight1_a40_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a17_combout,
	dataout => ShiftRight1_a40_DATAC_driver);

-- Location: LCCOMB_X39_Y33_N16
ShiftRight1_a40 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a40_combout = (ShiftRight1_a39_combout) # ((a_acombout(1) & ShiftRight1_a17_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a40_DATAA_driver,
	datab => ShiftRight1_a40_DATAB_driver,
	datac => ShiftRight1_a40_DATAC_driver,
	combout => ShiftRight1_a40_combout);

ShiftRight1_a61_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a61_DATAA_driver);

ShiftRight1_a61_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a61_DATAB_driver);

ShiftRight1_a61_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a40_combout,
	dataout => ShiftRight1_a61_DATAC_driver);

ShiftRight1_a61_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight1_a61_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N22
ShiftRight1_a61 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a61_combout = (a_acombout(3) & (b_acombout(31))) # (!a_acombout(3) & ((a_acombout(2) & (b_acombout(31))) # (!a_acombout(2) & ((ShiftRight1_a40_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a61_DATAA_driver,
	datab => ShiftRight1_a61_DATAB_driver,
	datac => ShiftRight1_a61_DATAC_driver,
	datad => ShiftRight1_a61_DATAD_driver,
	combout => ShiftRight1_a61_combout);

Mux20_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a22_combout,
	dataout => Mux20_a2_DATAA_driver);

Mux20_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a61_combout,
	dataout => Mux20_a2_DATAB_driver);

Mux20_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux20_a2_DATAC_driver);

Mux20_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux20_a2_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N4
Mux20_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux20_a2_combout = (Mux29_a2_combout & (((Mux29_a3_combout)))) # (!Mux29_a2_combout & ((Mux29_a3_combout & (Add30_a22_combout)) # (!Mux29_a3_combout & ((ShiftRight1_a61_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux20_a2_DATAA_driver,
	datab => Mux20_a2_DATAB_driver,
	datac => Mux20_a2_DATAC_driver,
	datad => Mux20_a2_DATAD_driver,
	combout => Mux20_a2_combout);

Mux20_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a22_combout,
	dataout => Mux20_a3_DATAA_driver);

Mux20_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a2_combout,
	dataout => Mux20_a3_DATAB_driver);

Mux20_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a2_combout,
	dataout => Mux20_a3_DATAC_driver);

Mux20_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux20_a3_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N14
Mux20_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux20_a3_combout = (Mux20_a2_combout & ((Add61_a22_combout) # ((!Mux29_a2_combout)))) # (!Mux20_a2_combout & (((Mux29_a2_combout & b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux20_a3_DATAA_driver,
	datab => Mux20_a3_DATAB_driver,
	datac => Mux20_a3_DATAC_driver,
	datad => Mux20_a3_DATAD_driver,
	combout => Mux20_a3_combout);

Mux20_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux20_a4_DATAA_driver);

Mux20_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux20_a4_DATAB_driver);

Mux20_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(11),
	dataout => Mux20_a4_DATAC_driver);

Mux20_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(11),
	dataout => Mux20_a4_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N2
Mux20_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux20_a4_combout = (opcode_acombout(1) & (!opcode_acombout(0))) # (!opcode_acombout(1) & ((opcode_acombout(0) & (a_acombout(11) $ (b_acombout(11)))) # (!opcode_acombout(0) & (!a_acombout(11) & !b_acombout(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux20_a4_DATAA_driver,
	datab => Mux20_a4_DATAB_driver,
	datac => Mux20_a4_DATAC_driver,
	datad => Mux20_a4_DATAD_driver,
	combout => Mux20_a4_combout);

ShiftLeft0_a15_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a15_DATAC_driver);

ShiftLeft0_a15_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a15_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N28
ShiftLeft0_a15 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a15_combout = (!a_acombout(0) & !a_acombout(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => ShiftLeft0_a15_DATAC_driver,
	datad => ShiftLeft0_a15_DATAD_driver,
	combout => ShiftLeft0_a15_combout);

ShiftRight0_a54_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a40_combout,
	dataout => ShiftRight0_a54_DATAA_driver);

ShiftRight0_a54_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight0_a54_DATAB_driver);

ShiftRight0_a54_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a15_combout,
	dataout => ShiftRight0_a54_DATAC_driver);

ShiftRight0_a54_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a54_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N26
ShiftRight0_a54 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a54_combout = (a_acombout(2) & (((b_acombout(31) & ShiftLeft0_a15_combout)))) # (!a_acombout(2) & (ShiftRight1_a40_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a54_DATAA_driver,
	datab => ShiftRight0_a54_DATAB_driver,
	datac => ShiftRight0_a54_DATAC_driver,
	datad => ShiftRight0_a54_DATAD_driver,
	combout => ShiftRight0_a54_combout);

ShiftRight0_a73_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a73_DATAA_driver);

ShiftRight0_a73_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a54_combout,
	dataout => ShiftRight0_a73_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N16
ShiftRight0_a73 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a73_combout = (!a_acombout(3) & ShiftRight0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a73_DATAA_driver,
	datad => ShiftRight0_a73_DATAD_driver,
	combout => ShiftRight0_a73_combout);

Mux20_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a10_combout,
	dataout => Mux20_a5_DATAA_driver);

Mux20_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a4_combout,
	dataout => Mux20_a5_DATAB_driver);

Mux20_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a73_combout,
	dataout => Mux20_a5_DATAC_driver);

Mux20_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux20_a5_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N12
Mux20_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux20_a5_combout = (Mux20_a4_combout & ((Mux20_a10_combout) # ((!Mux29_a8_combout)))) # (!Mux20_a4_combout & (((ShiftRight0_a73_combout & Mux29_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux20_a5_DATAA_driver,
	datab => Mux20_a5_DATAB_driver,
	datac => Mux20_a5_DATAC_driver,
	datad => Mux20_a5_DATAD_driver,
	combout => Mux20_a5_combout);

Mux20_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux20_a6_DATAA_driver);

Mux20_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux20_a6_DATAB_driver);

Mux20_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a3_combout,
	dataout => Mux20_a6_DATAC_driver);

Mux20_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a5_combout,
	dataout => Mux20_a6_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N6
Mux20_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux20_a6_combout = (Mux29_a11_combout & (opcode_acombout(3) & (Mux20_a3_combout))) # (!Mux29_a11_combout & (((Mux20_a5_combout)) # (!opcode_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux20_a6_DATAA_driver,
	datab => Mux20_a6_DATAB_driver,
	datac => Mux20_a6_DATAC_driver,
	datad => Mux20_a6_DATAD_driver,
	combout => Mux20_a6_combout);

Mux20_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux20_a7_DATAA_driver);

Mux20_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(11),
	dataout => Mux20_a7_DATAB_driver);

Mux20_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(11),
	dataout => Mux20_a7_DATAC_driver);

Mux20_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a6_combout,
	dataout => Mux20_a7_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N24
Mux20_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux20_a7_combout = (Mux9_a2_combout & ((b_acombout(11) & ((a_acombout(11)) # (!Mux20_a6_combout))) # (!b_acombout(11) & (a_acombout(11) & !Mux20_a6_combout)))) # (!Mux9_a2_combout & (((Mux20_a6_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux20_a7_DATAA_driver,
	datab => Mux20_a7_DATAB_driver,
	datac => Mux20_a7_DATAC_driver,
	datad => Mux20_a7_DATAD_driver,
	combout => Mux20_a7_combout);

Mux20_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux20_a8_DATAA_driver);

Mux20_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a56_combout,
	dataout => Mux20_a8_DATAB_driver);

Mux20_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux20_a8_DATAC_driver);

Mux20_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a7_combout,
	dataout => Mux20_a8_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N28
Mux20_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux20_a8_combout = (Mux23_a2_combout & (((Mux29_a1_combout)))) # (!Mux23_a2_combout & ((Mux29_a1_combout & ((Mux20_a7_combout))) # (!Mux29_a1_combout & (ShiftRight0_a56_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux20_a8_DATAA_driver,
	datab => Mux20_a8_DATAB_driver,
	datac => Mux20_a8_DATAC_driver,
	datad => Mux20_a8_DATAD_driver,
	combout => Mux20_a8_combout);

Add0_a113_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a113_DATAA_driver);

Add0_a113_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(11),
	dataout => Add0_a113_DATAC_driver);

-- Location: LCCOMB_X43_Y33_N22
Add0_a113 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a113_combout = (Add0_a54_combout & a_acombout(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a113_DATAA_driver,
	datac => Add0_a113_DATAC_driver,
	combout => Add0_a113_combout);

Add0_a114_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a112_combout,
	dataout => Add0_a114_DATAA_driver);

Add0_a114_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a113_combout,
	dataout => Add0_a114_DATAB_driver);

Add0_a114_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a110,
	dataout => Add0_a114_CIN_driver);

-- Location: LCCOMB_X43_Y30_N8
Add0_a114 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a114_combout = ((Add0_a112_combout $ (Add0_a113_combout $ (!Add0_a110)))) # (GND)
-- Add0_a115 = CARRY((Add0_a112_combout & ((Add0_a113_combout) # (!Add0_a110))) # (!Add0_a112_combout & (Add0_a113_combout & !Add0_a110)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a114_DATAA_driver,
	datab => Add0_a114_DATAB_driver,
	datad => VCC,
	cin => Add0_a114_CIN_driver,
	combout => Add0_a114_combout,
	cout => Add0_a115);

Mux20_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a53_combout,
	dataout => Mux20_a9_DATAA_driver);

Mux20_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a8_combout,
	dataout => Mux20_a9_DATAB_driver);

Mux20_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux20_a9_DATAC_driver);

Mux20_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a114_combout,
	dataout => Mux20_a9_DATAD_driver);

-- Location: LCCOMB_X41_Y35_N0
Mux20_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux20_a9_combout = (Mux20_a8_combout & (((Add0_a114_combout) # (!Mux23_a2_combout)))) # (!Mux20_a8_combout & (ShiftRight0_a53_combout & (Mux23_a2_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux20_a9_DATAA_driver,
	datab => Mux20_a9_DATAB_driver,
	datac => Mux20_a9_DATAC_driver,
	datad => Mux20_a9_DATAD_driver,
	combout => Mux20_a9_combout);

ShiftRight0_a57_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a8_combout,
	dataout => ShiftRight0_a57_DATAA_driver);

ShiftRight0_a57_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a57_DATAB_driver);

ShiftRight0_a57_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a12_combout,
	dataout => ShiftRight0_a57_DATAC_driver);

-- Location: LCCOMB_X38_Y33_N28
ShiftRight0_a57 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a57_combout = (a_acombout(2) & (ShiftRight0_a8_combout)) # (!a_acombout(2) & ((ShiftRight0_a12_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a57_DATAA_driver,
	datab => ShiftRight0_a57_DATAB_driver,
	datac => ShiftRight0_a57_DATAC_driver,
	combout => ShiftRight0_a57_combout);

ShiftRight0_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(12),
	dataout => ShiftRight0_a24_DATAA_driver);

ShiftRight0_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(14),
	dataout => ShiftRight0_a24_DATAB_driver);

ShiftRight0_a24_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a24_DATAC_driver);

-- Location: LCCOMB_X40_Y28_N18
ShiftRight0_a24 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a24_combout = (a_acombout(1) & ((b_acombout(14)))) # (!a_acombout(1) & (b_acombout(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a24_DATAA_driver,
	datab => ShiftRight0_a24_DATAB_driver,
	datac => ShiftRight0_a24_DATAC_driver,
	combout => ShiftRight0_a24_combout);

ShiftRight0_a25_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a25_DATAA_driver);

ShiftRight0_a25_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a24_combout,
	dataout => ShiftRight0_a25_DATAB_driver);

ShiftRight0_a25_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a23_combout,
	dataout => ShiftRight0_a25_DATAC_driver);

-- Location: LCCOMB_X40_Y28_N4
ShiftRight0_a25 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a25_combout = (a_acombout(0) & ((ShiftRight0_a23_combout))) # (!a_acombout(0) & (ShiftRight0_a24_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a25_DATAA_driver,
	datab => ShiftRight0_a25_DATAB_driver,
	datac => ShiftRight0_a25_DATAC_driver,
	combout => ShiftRight0_a25_combout);

ShiftRight0_a59_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a59_DATAA_driver);

ShiftRight0_a59_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a15_combout,
	dataout => ShiftRight0_a59_DATAB_driver);

ShiftRight0_a59_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a25_combout,
	dataout => ShiftRight0_a59_DATAC_driver);

-- Location: LCCOMB_X39_Y29_N14
ShiftRight0_a59 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a59_combout = (a_acombout(2) & (ShiftRight0_a15_combout)) # (!a_acombout(2) & ((ShiftRight0_a25_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a59_DATAA_driver,
	datab => ShiftRight0_a59_DATAB_driver,
	datac => ShiftRight0_a59_DATAC_driver,
	combout => ShiftRight0_a59_combout);

Mux19_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux19_a3_DATAA_driver);

Mux19_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(12),
	dataout => Mux19_a3_DATAB_driver);

Mux19_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux19_a3_DATAC_driver);

Mux19_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(12),
	dataout => Mux19_a3_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N18
Mux19_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux19_a3_combout = (opcode_acombout(0) & (!opcode_acombout(1) & (a_acombout(12) $ (b_acombout(12))))) # (!opcode_acombout(0) & ((opcode_acombout(1)) # ((!a_acombout(12) & !b_acombout(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux19_a3_DATAA_driver,
	datab => Mux19_a3_DATAB_driver,
	datac => Mux19_a3_DATAC_driver,
	datad => Mux19_a3_DATAD_driver,
	combout => Mux19_a3_combout);

ShiftRight1_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => ShiftRight1_a8_DATAA_driver);

ShiftRight1_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a8_DATAB_driver);

ShiftRight1_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a8_DATAC_driver);

-- Location: LCCOMB_X38_Y32_N18
ShiftRight1_a8 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a8_combout = (a_acombout(0) & ((b_acombout(31)))) # (!a_acombout(0) & (b_acombout(30)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a8_DATAA_driver,
	datab => ShiftRight1_a8_DATAB_driver,
	datac => ShiftRight1_a8_DATAC_driver,
	combout => ShiftRight1_a8_combout);

ShiftRight0_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => ShiftRight0_a4_DATAA_driver);

ShiftRight0_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a4_DATAB_driver);

ShiftRight0_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(29),
	dataout => ShiftRight0_a4_DATAC_driver);

ShiftRight0_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a4_DATAD_driver);

-- Location: LCCOMB_X36_Y31_N24
ShiftRight0_a4 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a4_combout = (!a_acombout(1) & ((a_acombout(0) & ((b_acombout(29)))) # (!a_acombout(0) & (b_acombout(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a4_DATAA_driver,
	datab => ShiftRight0_a4_DATAB_driver,
	datac => ShiftRight0_a4_DATAC_driver,
	datad => ShiftRight0_a4_DATAD_driver,
	combout => ShiftRight0_a4_combout);

Mux29_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux29_a6_DATAA_driver);

Mux29_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Mux29_a6_DATAC_driver);

-- Location: LCCOMB_X42_Y31_N0
Mux29_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux29_a6_combout = (a_acombout(3)) # (a_acombout(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux29_a6_DATAA_driver,
	datac => Mux29_a6_DATAC_driver,
	combout => Mux29_a6_combout);

ShiftRight0_a74_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a74_DATAA_driver);

ShiftRight0_a74_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a8_combout,
	dataout => ShiftRight0_a74_DATAB_driver);

ShiftRight0_a74_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a4_combout,
	dataout => ShiftRight0_a74_DATAC_driver);

ShiftRight0_a74_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a6_combout,
	dataout => ShiftRight0_a74_DATAD_driver);

-- Location: LCCOMB_X35_Y28_N26
ShiftRight0_a74 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a74_combout = (!Mux29_a6_combout & ((ShiftRight0_a4_combout) # ((a_acombout(1) & ShiftRight1_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a74_DATAA_driver,
	datab => ShiftRight0_a74_DATAB_driver,
	datac => ShiftRight0_a74_DATAC_driver,
	datad => ShiftRight0_a74_DATAD_driver,
	combout => ShiftRight0_a74_combout);

Mux19_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a2_combout,
	dataout => Mux19_a4_DATAA_driver);

Mux19_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a3_combout,
	dataout => Mux19_a4_DATAB_driver);

Mux19_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a74_combout,
	dataout => Mux19_a4_DATAC_driver);

Mux19_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a8_combout,
	dataout => Mux19_a4_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N20
Mux19_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux19_a4_combout = (Mux19_a3_combout & ((Mux19_a2_combout) # ((!Mux29_a8_combout)))) # (!Mux19_a3_combout & (((ShiftRight0_a74_combout & Mux29_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux19_a4_DATAA_driver,
	datab => Mux19_a4_DATAB_driver,
	datac => Mux19_a4_DATAC_driver,
	datad => Mux19_a4_DATAD_driver,
	combout => Mux19_a4_combout);

Mux19_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a1_combout,
	dataout => Mux19_a5_DATAA_driver);

Mux19_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux19_a5_DATAB_driver);

Mux19_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a4_combout,
	dataout => Mux19_a5_DATAC_driver);

Mux19_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux19_a5_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N22
Mux19_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux19_a5_combout = (opcode_acombout(3) & ((Mux29_a11_combout & (Mux19_a1_combout)) # (!Mux29_a11_combout & ((Mux19_a4_combout))))) # (!opcode_acombout(3) & (((!Mux29_a11_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux19_a5_DATAA_driver,
	datab => Mux19_a5_DATAB_driver,
	datac => Mux19_a5_DATAC_driver,
	datad => Mux19_a5_DATAD_driver,
	combout => Mux19_a5_combout);

Mux19_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(12),
	dataout => Mux19_a6_DATAA_driver);

Mux19_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux19_a6_DATAB_driver);

Mux19_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a5_combout,
	dataout => Mux19_a6_DATAC_driver);

Mux19_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(12),
	dataout => Mux19_a6_DATAD_driver);

-- Location: LCCOMB_X45_Y29_N6
Mux19_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux19_a6_combout = (Mux9_a2_combout & ((b_acombout(12) & ((a_acombout(12)) # (!Mux19_a5_combout))) # (!b_acombout(12) & (!Mux19_a5_combout & a_acombout(12))))) # (!Mux9_a2_combout & (((Mux19_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux19_a6_DATAA_driver,
	datab => Mux19_a6_DATAB_driver,
	datac => Mux19_a6_DATAC_driver,
	datad => Mux19_a6_DATAD_driver,
	combout => Mux19_a6_combout);

Mux19_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux19_a7_DATAA_driver);

Mux19_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a59_combout,
	dataout => Mux19_a7_DATAB_driver);

Mux19_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux19_a7_DATAC_driver);

Mux19_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a6_combout,
	dataout => Mux19_a7_DATAD_driver);

-- Location: LCCOMB_X35_Y33_N2
Mux19_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux19_a7_combout = (Mux29_a1_combout & (((Mux23_a2_combout) # (Mux19_a6_combout)))) # (!Mux29_a1_combout & (ShiftRight0_a59_combout & (!Mux23_a2_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux19_a7_DATAA_driver,
	datab => Mux19_a7_DATAB_driver,
	datac => Mux19_a7_DATAC_driver,
	datad => Mux19_a7_DATAD_driver,
	combout => Mux19_a7_combout);

Add0_a118_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(12),
	dataout => Add0_a118_DATAA_driver);

Add0_a118_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a118_DATAC_driver);

-- Location: LCCOMB_X44_Y23_N6
Add0_a118 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a118_combout = (a_acombout(12) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a118_DATAA_driver,
	datac => Add0_a118_DATAC_driver,
	combout => Add0_a118_combout);

Add0_a119_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a117_combout,
	dataout => Add0_a119_DATAA_driver);

Add0_a119_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a118_combout,
	dataout => Add0_a119_DATAB_driver);

Add0_a119_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a115,
	dataout => Add0_a119_CIN_driver);

-- Location: LCCOMB_X43_Y30_N10
Add0_a119 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a119_combout = (Add0_a117_combout & ((Add0_a118_combout & (Add0_a115 & VCC)) # (!Add0_a118_combout & (!Add0_a115)))) # (!Add0_a117_combout & ((Add0_a118_combout & (!Add0_a115)) # (!Add0_a118_combout & ((Add0_a115) # (GND)))))
-- Add0_a120 = CARRY((Add0_a117_combout & (!Add0_a118_combout & !Add0_a115)) # (!Add0_a117_combout & ((!Add0_a115) # (!Add0_a118_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a119_DATAA_driver,
	datab => Add0_a119_DATAB_driver,
	datad => VCC,
	cin => Add0_a119_CIN_driver,
	combout => Add0_a119_combout,
	cout => Add0_a120);

Mux19_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a57_combout,
	dataout => Mux19_a8_DATAA_driver);

Mux19_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a7_combout,
	dataout => Mux19_a8_DATAB_driver);

Mux19_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux19_a8_DATAC_driver);

Mux19_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a119_combout,
	dataout => Mux19_a8_DATAD_driver);

-- Location: LCCOMB_X35_Y33_N4
Mux19_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux19_a8_combout = (Mux19_a7_combout & (((Add0_a119_combout) # (!Mux23_a2_combout)))) # (!Mux19_a7_combout & (ShiftRight0_a57_combout & (Mux23_a2_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux19_a8_DATAA_driver,
	datab => Mux19_a8_DATAB_driver,
	datac => Mux19_a8_DATAC_driver,
	datad => Mux19_a8_DATAD_driver,
	combout => Mux19_a8_combout);

Mux18_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a6_combout,
	dataout => Mux18_a7_DATAA_driver);

Mux18_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a63_combout,
	dataout => Mux18_a7_DATAB_driver);

Mux18_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux18_a7_DATAC_driver);

Mux18_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux18_a7_DATAD_driver);

-- Location: LCCOMB_X40_Y29_N14
Mux18_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux18_a7_combout = (Mux29_a1_combout & ((Mux18_a6_combout) # ((Mux23_a2_combout)))) # (!Mux29_a1_combout & (((ShiftRight0_a63_combout & !Mux23_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux18_a7_DATAA_driver,
	datab => Mux18_a7_DATAB_driver,
	datac => Mux18_a7_DATAC_driver,
	datad => Mux18_a7_DATAD_driver,
	combout => Mux18_a7_combout);

ShiftRight0_a61_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a60_combout,
	dataout => ShiftRight0_a61_DATAA_driver);

ShiftRight0_a61_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a44_combout,
	dataout => ShiftRight0_a61_DATAC_driver);

ShiftRight0_a61_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a61_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N30
ShiftRight0_a61 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a61_combout = (ShiftRight0_a60_combout) # ((ShiftRight0_a44_combout & !a_acombout(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a61_DATAA_driver,
	datac => ShiftRight0_a61_DATAC_driver,
	datad => ShiftRight0_a61_DATAD_driver,
	combout => ShiftRight0_a61_combout);

Add0_a123_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a123_DATAB_driver);

Add0_a123_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(13),
	dataout => Add0_a123_DATAD_driver);

-- Location: LCCOMB_X44_Y24_N2
Add0_a123 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a123_combout = (Add0_a54_combout & a_acombout(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a123_DATAB_driver,
	datad => Add0_a123_DATAD_driver,
	combout => Add0_a123_combout);

Add0_a124_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a122_combout,
	dataout => Add0_a124_DATAA_driver);

Add0_a124_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a123_combout,
	dataout => Add0_a124_DATAB_driver);

Add0_a124_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a120,
	dataout => Add0_a124_CIN_driver);

-- Location: LCCOMB_X43_Y30_N12
Add0_a124 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a124_combout = ((Add0_a122_combout $ (Add0_a123_combout $ (!Add0_a120)))) # (GND)
-- Add0_a125 = CARRY((Add0_a122_combout & ((Add0_a123_combout) # (!Add0_a120))) # (!Add0_a122_combout & (Add0_a123_combout & !Add0_a120)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a124_DATAA_driver,
	datab => Add0_a124_DATAB_driver,
	datad => VCC,
	cin => Add0_a124_CIN_driver,
	combout => Add0_a124_combout,
	cout => Add0_a125);

Mux18_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a7_combout,
	dataout => Mux18_a8_DATAA_driver);

Mux18_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux18_a8_DATAB_driver);

Mux18_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a61_combout,
	dataout => Mux18_a8_DATAC_driver);

Mux18_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a124_combout,
	dataout => Mux18_a8_DATAD_driver);

-- Location: LCCOMB_X47_Y27_N0
Mux18_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux18_a8_combout = (Mux18_a7_combout & (((Add0_a124_combout)) # (!Mux23_a2_combout))) # (!Mux18_a7_combout & (Mux23_a2_combout & (ShiftRight0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux18_a8_DATAA_driver,
	datab => Mux18_a8_DATAB_driver,
	datac => Mux18_a8_DATAC_driver,
	datad => Mux18_a8_DATAD_driver,
	combout => Mux18_a8_combout);

Mux17_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a5_combout,
	dataout => Mux17_a6_DATAA_driver);

Mux17_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux17_a6_DATAB_driver);

Mux17_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(14),
	dataout => Mux17_a6_DATAC_driver);

Mux17_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(14),
	dataout => Mux17_a6_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N20
Mux17_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux17_a6_combout = (Mux17_a5_combout & (((a_acombout(14) & b_acombout(14))) # (!Mux9_a2_combout))) # (!Mux17_a5_combout & (Mux9_a2_combout & ((a_acombout(14)) # (b_acombout(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux17_a6_DATAA_driver,
	datab => Mux17_a6_DATAB_driver,
	datac => Mux17_a6_DATAC_driver,
	datad => Mux17_a6_DATAD_driver,
	combout => Mux17_a6_combout);

Mux17_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a64_combout,
	dataout => Mux17_a7_DATAA_driver);

Mux17_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a2_combout,
	dataout => Mux17_a7_DATAB_driver);

Mux17_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux17_a7_DATAC_driver);

Mux17_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a66_combout,
	dataout => Mux17_a7_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N30
Mux17_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux17_a7_combout = (Mux23_a2_combout & ((ShiftRight0_a64_combout) # ((Mux29_a1_combout)))) # (!Mux23_a2_combout & (((!Mux29_a1_combout & ShiftRight0_a66_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux17_a7_DATAA_driver,
	datab => Mux17_a7_DATAB_driver,
	datac => Mux17_a7_DATAC_driver,
	datad => Mux17_a7_DATAD_driver,
	combout => Mux17_a7_combout);

Add0_a128_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(14),
	dataout => Add0_a128_DATAA_driver);

Add0_a128_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a128_DATAC_driver);

-- Location: LCCOMB_X42_Y29_N22
Add0_a128 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a128_combout = (a_acombout(14) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a128_DATAA_driver,
	datac => Add0_a128_DATAC_driver,
	combout => Add0_a128_combout);

Add0_a129_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a127_combout,
	dataout => Add0_a129_DATAA_driver);

Add0_a129_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a128_combout,
	dataout => Add0_a129_DATAB_driver);

Add0_a129_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a125,
	dataout => Add0_a129_CIN_driver);

-- Location: LCCOMB_X43_Y30_N14
Add0_a129 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a129_combout = (Add0_a127_combout & ((Add0_a128_combout & (Add0_a125 & VCC)) # (!Add0_a128_combout & (!Add0_a125)))) # (!Add0_a127_combout & ((Add0_a128_combout & (!Add0_a125)) # (!Add0_a128_combout & ((Add0_a125) # (GND)))))
-- Add0_a130 = CARRY((Add0_a127_combout & (!Add0_a128_combout & !Add0_a125)) # (!Add0_a127_combout & ((!Add0_a125) # (!Add0_a128_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a129_DATAA_driver,
	datab => Add0_a129_DATAB_driver,
	datad => VCC,
	cin => Add0_a129_CIN_driver,
	combout => Add0_a129_combout,
	cout => Add0_a130);

Mux17_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a6_combout,
	dataout => Mux17_a8_DATAA_driver);

Mux17_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a7_combout,
	dataout => Mux17_a8_DATAB_driver);

Mux17_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Mux17_a8_DATAC_driver);

Mux17_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a129_combout,
	dataout => Mux17_a8_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N16
Mux17_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux17_a8_combout = (Mux17_a7_combout & (((Add0_a129_combout) # (!Mux29_a1_combout)))) # (!Mux17_a7_combout & (Mux17_a6_combout & (Mux29_a1_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux17_a8_DATAA_driver,
	datab => Mux17_a8_DATAB_driver,
	datac => Mux17_a8_DATAC_driver,
	datad => Mux17_a8_DATAD_driver,
	combout => Mux17_a8_combout);

ShiftLeft0_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a18_DATAA_driver);

ShiftLeft0_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(2),
	dataout => ShiftLeft0_a18_DATAB_driver);

ShiftLeft0_a18_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a18_DATAC_driver);

ShiftLeft0_a18_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(3),
	dataout => ShiftLeft0_a18_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N10
ShiftLeft0_a18 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a18_combout = (!a_acombout(1) & ((a_acombout(0) & (b_acombout(2))) # (!a_acombout(0) & ((b_acombout(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a18_DATAA_driver,
	datab => ShiftLeft0_a18_DATAB_driver,
	datac => ShiftLeft0_a18_DATAC_driver,
	datad => ShiftLeft0_a18_DATAD_driver,
	combout => ShiftLeft0_a18_combout);

ShiftLeft0_a19_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a19_DATAB_driver);

ShiftLeft0_a19_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a18_combout,
	dataout => ShiftLeft0_a19_DATAC_driver);

ShiftLeft0_a19_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a13_combout,
	dataout => ShiftLeft0_a19_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N28
ShiftLeft0_a19 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a19_combout = (ShiftLeft0_a18_combout) # ((a_acombout(1) & ShiftLeft0_a13_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a19_DATAB_driver,
	datac => ShiftLeft0_a19_DATAC_driver,
	datad => ShiftLeft0_a19_DATAD_driver,
	combout => ShiftLeft0_a19_combout);

ShiftLeft0_a30_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a30_DATAA_driver);

ShiftLeft0_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(5),
	dataout => ShiftLeft0_a30_DATAB_driver);

ShiftLeft0_a30_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(7),
	dataout => ShiftLeft0_a30_DATAD_driver);

-- Location: LCCOMB_X45_Y29_N8
ShiftLeft0_a30 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a30_combout = (a_acombout(1) & (b_acombout(5))) # (!a_acombout(1) & ((b_acombout(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a30_DATAA_driver,
	datab => ShiftLeft0_a30_DATAB_driver,
	datad => ShiftLeft0_a30_DATAD_driver,
	combout => ShiftLeft0_a30_combout);

ShiftLeft0_a31_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a31_DATAA_driver);

ShiftLeft0_a31_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a30_combout,
	dataout => ShiftLeft0_a31_DATAB_driver);

ShiftLeft0_a31_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a27_combout,
	dataout => ShiftLeft0_a31_DATAC_driver);

-- Location: LCCOMB_X45_Y29_N10
ShiftLeft0_a31 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a31_combout = (a_acombout(0) & ((ShiftLeft0_a27_combout))) # (!a_acombout(0) & (ShiftLeft0_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a31_DATAA_driver,
	datab => ShiftLeft0_a31_DATAB_driver,
	datac => ShiftLeft0_a31_DATAC_driver,
	combout => ShiftLeft0_a31_combout);

ShiftLeft0_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a19_combout,
	dataout => ShiftLeft0_a32_DATAB_driver);

ShiftLeft0_a32_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a32_DATAC_driver);

ShiftLeft0_a32_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a31_combout,
	dataout => ShiftLeft0_a32_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N24
ShiftLeft0_a32 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a32_combout = (a_acombout(2) & (ShiftLeft0_a19_combout)) # (!a_acombout(2) & ((ShiftLeft0_a31_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a32_DATAB_driver,
	datac => ShiftLeft0_a32_DATAC_driver,
	datad => ShiftLeft0_a32_DATAD_driver,
	combout => ShiftLeft0_a32_combout);

ShiftLeft0_a45_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(9),
	dataout => ShiftLeft0_a45_DATAA_driver);

ShiftLeft0_a45_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(11),
	dataout => ShiftLeft0_a45_DATAB_driver);

ShiftLeft0_a45_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a45_DATAC_driver);

-- Location: LCCOMB_X44_Y29_N0
ShiftLeft0_a45 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a45_combout = (a_acombout(1) & (b_acombout(9))) # (!a_acombout(1) & ((b_acombout(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a45_DATAA_driver,
	datab => ShiftLeft0_a45_DATAB_driver,
	datac => ShiftLeft0_a45_DATAC_driver,
	combout => ShiftLeft0_a45_combout);

ShiftLeft0_a46_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a41_combout,
	dataout => ShiftLeft0_a46_DATAA_driver);

ShiftLeft0_a46_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a46_DATAB_driver);

ShiftLeft0_a46_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a45_combout,
	dataout => ShiftLeft0_a46_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N2
ShiftLeft0_a46 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a46_combout = (a_acombout(0) & (ShiftLeft0_a41_combout)) # (!a_acombout(0) & ((ShiftLeft0_a45_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a46_DATAA_driver,
	datab => ShiftLeft0_a46_DATAB_driver,
	datad => ShiftLeft0_a46_DATAD_driver,
	combout => ShiftLeft0_a46_combout);

ShiftLeft0_a58_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(15),
	dataout => ShiftLeft0_a58_DATAA_driver);

ShiftLeft0_a58_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a58_DATAB_driver);

ShiftLeft0_a58_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(13),
	dataout => ShiftLeft0_a58_DATAC_driver);

-- Location: LCCOMB_X40_Y28_N14
ShiftLeft0_a58 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a58_combout = (a_acombout(1) & ((b_acombout(13)))) # (!a_acombout(1) & (b_acombout(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a58_DATAA_driver,
	datab => ShiftLeft0_a58_DATAB_driver,
	datac => ShiftLeft0_a58_DATAC_driver,
	combout => ShiftLeft0_a58_combout);

ShiftLeft0_a55_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(12),
	dataout => ShiftLeft0_a55_DATAA_driver);

ShiftLeft0_a55_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(14),
	dataout => ShiftLeft0_a55_DATAB_driver);

ShiftLeft0_a55_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a55_DATAC_driver);

-- Location: LCCOMB_X40_Y28_N26
ShiftLeft0_a55 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a55_combout = (a_acombout(1) & (b_acombout(12))) # (!a_acombout(1) & ((b_acombout(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a55_DATAA_driver,
	datab => ShiftLeft0_a55_DATAB_driver,
	datac => ShiftLeft0_a55_DATAC_driver,
	combout => ShiftLeft0_a55_combout);

ShiftLeft0_a59_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a59_DATAA_driver);

ShiftLeft0_a59_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a58_combout,
	dataout => ShiftLeft0_a59_DATAC_driver);

ShiftLeft0_a59_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a55_combout,
	dataout => ShiftLeft0_a59_DATAD_driver);

-- Location: LCCOMB_X40_Y28_N16
ShiftLeft0_a59 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a59_combout = (a_acombout(0) & ((ShiftLeft0_a55_combout))) # (!a_acombout(0) & (ShiftLeft0_a58_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a59_DATAA_driver,
	datac => ShiftLeft0_a59_DATAC_driver,
	datad => ShiftLeft0_a59_DATAD_driver,
	combout => ShiftLeft0_a59_combout);

ShiftLeft0_a60_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a46_combout,
	dataout => ShiftLeft0_a60_DATAB_driver);

ShiftLeft0_a60_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a60_DATAC_driver);

ShiftLeft0_a60_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a59_combout,
	dataout => ShiftLeft0_a60_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N0
ShiftLeft0_a60 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a60_combout = (a_acombout(2) & (ShiftLeft0_a46_combout)) # (!a_acombout(2) & ((ShiftLeft0_a59_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a60_DATAB_driver,
	datac => ShiftLeft0_a60_DATAC_driver,
	datad => ShiftLeft0_a60_DATAD_driver,
	combout => ShiftLeft0_a60_combout);

ShiftLeft0_a61_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => ShiftLeft0_a61_DATAA_driver);

ShiftLeft0_a61_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a61_DATAB_driver);

ShiftLeft0_a61_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a32_combout,
	dataout => ShiftLeft0_a61_DATAC_driver);

ShiftLeft0_a61_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a60_combout,
	dataout => ShiftLeft0_a61_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N4
ShiftLeft0_a61 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a61_combout = (ShiftLeft0_a9_combout & ((a_acombout(3) & (ShiftLeft0_a32_combout)) # (!a_acombout(3) & ((ShiftLeft0_a60_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a61_DATAA_driver,
	datab => ShiftLeft0_a61_DATAB_driver,
	datac => ShiftLeft0_a61_DATAC_driver,
	datad => ShiftLeft0_a61_DATAD_driver,
	combout => ShiftLeft0_a61_combout);

Mux16_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(15),
	dataout => Mux16_a1_DATAA_driver);

Mux16_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux16_a1_DATAB_driver);

Mux16_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux16_a1_DATAC_driver);

Mux16_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(15),
	dataout => Mux16_a1_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N8
Mux16_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a1_combout = (opcode_acombout(1) & (((opcode_acombout(0))))) # (!opcode_acombout(1) & ((a_acombout(15) & ((b_acombout(15)) # (!opcode_acombout(0)))) # (!a_acombout(15) & (opcode_acombout(0) $ (b_acombout(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux16_a1_DATAA_driver,
	datab => Mux16_a1_DATAB_driver,
	datac => Mux16_a1_DATAC_driver,
	datad => Mux16_a1_DATAD_driver,
	combout => Mux16_a1_combout);

Mux16_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a0_combout,
	dataout => Mux16_a2_DATAA_driver);

Mux16_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux16_a2_DATAB_driver);

Mux16_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a61_combout,
	dataout => Mux16_a2_DATAC_driver);

Mux16_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a1_combout,
	dataout => Mux16_a2_DATAD_driver);

-- Location: LCCOMB_X39_Y32_N20
Mux16_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a2_combout = (opcode_acombout(1) & ((Mux16_a1_combout & (Mux16_a0_combout)) # (!Mux16_a1_combout & ((ShiftLeft0_a61_combout))))) # (!opcode_acombout(1) & (((!Mux16_a1_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux16_a2_DATAA_driver,
	datab => Mux16_a2_DATAB_driver,
	datac => Mux16_a2_DATAC_driver,
	datad => Mux16_a2_DATAD_driver,
	combout => Mux16_a2_combout);

Add0_a238_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a30_combout,
	dataout => Add0_a238_DATAA_driver);

Add0_a238_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a238_DATAB_driver);

Add0_a238_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a238_DATAC_driver);

Add0_a238_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a238_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N22
Add0_a238 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a238_combout = (Add61_a30_combout & (opcode_acombout(3) & (!opcode_acombout(0) & opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a238_DATAA_driver,
	datab => Add0_a238_DATAB_driver,
	datac => Add0_a238_DATAC_driver,
	datad => Add0_a238_DATAD_driver,
	combout => Add0_a238_combout);

Add0_a131_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a131_DATAA_driver);

Add0_a131_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a131_DATAB_driver);

Add0_a131_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a131_DATAC_driver);

Add0_a131_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(15),
	dataout => Add0_a131_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N10
Add0_a131 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a131_combout = (opcode_acombout(1) & (b_acombout(15) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (((!opcode_acombout(3) & !b_acombout(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a131_DATAA_driver,
	datab => Add0_a131_DATAB_driver,
	datac => Add0_a131_DATAC_driver,
	datad => Add0_a131_DATAD_driver,
	combout => Add0_a131_combout);

Add0_a132_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a30_combout,
	dataout => Add0_a132_DATAA_driver);

Add0_a132_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a238_combout,
	dataout => Add0_a132_DATAB_driver);

Add0_a132_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a132_DATAC_driver);

Add0_a132_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a131_combout,
	dataout => Add0_a132_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N12
Add0_a132 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a132_combout = (Add0_a238_combout) # ((Add0_a131_combout) # ((Add30_a30_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a132_DATAA_driver,
	datab => Add0_a132_DATAB_driver,
	datac => Add0_a132_DATAC_driver,
	datad => Add0_a132_DATAD_driver,
	combout => Add0_a132_combout);

Add0_a134_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a133_combout,
	dataout => Add0_a134_DATAA_driver);

Add0_a134_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a132_combout,
	dataout => Add0_a134_DATAB_driver);

Add0_a134_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a130,
	dataout => Add0_a134_CIN_driver);

-- Location: LCCOMB_X43_Y30_N16
Add0_a134 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a134_combout = ((Add0_a133_combout $ (Add0_a132_combout $ (!Add0_a130)))) # (GND)
-- Add0_a135 = CARRY((Add0_a133_combout & ((Add0_a132_combout) # (!Add0_a130))) # (!Add0_a133_combout & (Add0_a132_combout & !Add0_a130)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a134_DATAA_driver,
	datab => Add0_a134_DATAB_driver,
	datad => VCC,
	cin => Add0_a134_CIN_driver,
	combout => Add0_a134_combout,
	cout => Add0_a135);

Mux16_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a30_combout,
	dataout => Mux16_a6_DATAA_driver);

Mux16_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux16_a6_DATAB_driver);

Mux16_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a134_combout,
	dataout => Mux16_a6_DATAC_driver);

-- Location: LCCOMB_X42_Y32_N4
Mux16_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a6_combout = (a_acombout(0) & (Add30_a30_combout)) # (!a_acombout(0) & ((Add0_a134_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux16_a6_DATAA_driver,
	datab => Mux16_a6_DATAB_driver,
	datac => Mux16_a6_DATAC_driver,
	combout => Mux16_a6_combout);

Mux16_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a8_combout,
	dataout => Mux16_a9_DATAA_driver);

Mux16_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a134_combout,
	dataout => Mux16_a9_DATAB_driver);

Mux16_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux16_a9_DATAC_driver);

Mux16_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a6_combout,
	dataout => Mux16_a9_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N18
Mux16_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a9_combout = (Mux16_a8_combout & ((Add0_a134_combout) # ((!opcode_acombout(0))))) # (!Mux16_a8_combout & (((opcode_acombout(0) & Mux16_a6_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux16_a9_DATAA_driver,
	datab => Mux16_a9_DATAB_driver,
	datac => Mux16_a9_DATAC_driver,
	datad => Mux16_a9_DATAD_driver,
	combout => Mux16_a9_combout);

Mux16_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a3_combout,
	dataout => Mux16_a4_DATAA_driver);

Mux16_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux16_a4_DATAB_driver);

Mux16_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a134_combout,
	dataout => Mux16_a4_DATAC_driver);

Mux16_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux16_a4_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N0
Mux16_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a4_combout = (opcode_acombout(1) & (((Add0_a134_combout & !opcode_acombout(2))))) # (!opcode_acombout(1) & ((opcode_acombout(2) & ((Add0_a134_combout))) # (!opcode_acombout(2) & (Mux16_a3_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux16_a4_DATAA_driver,
	datab => Mux16_a4_DATAB_driver,
	datac => Mux16_a4_DATAC_driver,
	datad => Mux16_a4_DATAD_driver,
	combout => Mux16_a4_combout);

Mux16_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a4_combout,
	dataout => Mux16_a5_DATAB_driver);

Mux16_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux16_a5_DATAC_driver);

Mux16_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux16_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N26
Mux16_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a5_combout = (opcode_acombout(3) & ((opcode_acombout(2)))) # (!opcode_acombout(3) & (Mux16_a4_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux16_a5_DATAB_driver,
	datac => Mux16_a5_DATAC_driver,
	datad => Mux16_a5_DATAD_driver,
	combout => Mux16_a5_combout);

Mux16_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a2_combout,
	dataout => Mux16_a10_DATAA_driver);

Mux16_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a9_combout,
	dataout => Mux16_a10_DATAB_driver);

Mux16_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux16_a10_DATAC_driver);

Mux16_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a5_combout,
	dataout => Mux16_a10_DATAD_driver);

-- Location: LCCOMB_X42_Y32_N28
Mux16_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux16_a10_combout = (opcode_acombout(3) & ((Mux16_a5_combout & ((Mux16_a9_combout))) # (!Mux16_a5_combout & (Mux16_a2_combout)))) # (!opcode_acombout(3) & (((Mux16_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux16_a10_DATAA_driver,
	datab => Mux16_a10_DATAB_driver,
	datac => Mux16_a10_DATAC_driver,
	datad => Mux16_a10_DATAD_driver,
	combout => Mux16_a10_combout);

Add0_a138_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a138_DATAA_driver);

Add0_a138_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(16),
	dataout => Add0_a138_DATAC_driver);

-- Location: LCCOMB_X47_Y26_N26
Add0_a138 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a138_combout = (Add0_a54_combout & a_acombout(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a138_DATAA_driver,
	datac => Add0_a138_DATAC_driver,
	combout => Add0_a138_combout);

Add0_a139_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a137_combout,
	dataout => Add0_a139_DATAA_driver);

Add0_a139_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a138_combout,
	dataout => Add0_a139_DATAB_driver);

Add0_a139_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a135,
	dataout => Add0_a139_CIN_driver);

-- Location: LCCOMB_X43_Y30_N18
Add0_a139 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a139_combout = (Add0_a137_combout & ((Add0_a138_combout & (Add0_a135 & VCC)) # (!Add0_a138_combout & (!Add0_a135)))) # (!Add0_a137_combout & ((Add0_a138_combout & (!Add0_a135)) # (!Add0_a138_combout & ((Add0_a135) # (GND)))))
-- Add0_a140 = CARRY((Add0_a137_combout & (!Add0_a138_combout & !Add0_a135)) # (!Add0_a137_combout & ((!Add0_a135) # (!Add0_a138_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a139_DATAA_driver,
	datab => Add0_a139_DATAB_driver,
	datad => VCC,
	cin => Add0_a139_CIN_driver,
	combout => Add0_a139_combout,
	cout => Add0_a140);

Mux15_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux15_a4_DATAA_driver);

Mux15_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(16),
	dataout => Mux15_a4_DATAB_driver);

Mux15_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(16),
	dataout => Mux15_a4_DATAC_driver);

Mux15_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux15_a4_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N0
Mux15_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a4_combout = (!opcode_acombout(1) & ((b_acombout(16) & ((a_acombout(16)) # (opcode_acombout(0)))) # (!b_acombout(16) & (a_acombout(16) & opcode_acombout(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a4_DATAA_driver,
	datab => Mux15_a4_DATAB_driver,
	datac => Mux15_a4_DATAC_driver,
	datad => Mux15_a4_DATAD_driver,
	combout => Mux15_a4_combout);

Mux15_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux15_a5_DATAA_driver);

Mux15_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a139_combout,
	dataout => Mux15_a5_DATAC_driver);

Mux15_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a4_combout,
	dataout => Mux15_a5_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N2
Mux15_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a5_combout = (Mux15_a4_combout) # ((opcode_acombout(1) & Add0_a139_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a5_DATAA_driver,
	datac => Mux15_a5_DATAC_driver,
	datad => Mux15_a5_DATAD_driver,
	combout => Mux15_a5_combout);

Mux15_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a3_combout,
	dataout => Mux15_a6_DATAA_driver);

Mux15_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a5_combout,
	dataout => Mux15_a6_DATAB_driver);

Mux15_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux15_a6_DATAC_driver);

Mux15_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux15_a6_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N20
Mux15_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a6_combout = (opcode_acombout(3) & ((Mux15_a3_combout) # ((opcode_acombout(2))))) # (!opcode_acombout(3) & (((Mux15_a5_combout & !opcode_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a6_DATAA_driver,
	datab => Mux15_a6_DATAB_driver,
	datac => Mux15_a6_DATAC_driver,
	datad => Mux15_a6_DATAD_driver,
	combout => Mux15_a6_combout);

Mux15_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a139_combout,
	dataout => Mux15_a0_DATAC_driver);

Mux15_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux15_a0_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N28
Mux15_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a0_combout = (Add0_a139_combout & !opcode_acombout(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Mux15_a0_DATAC_driver,
	datad => Mux15_a0_DATAD_driver,
	combout => Mux15_a0_combout);

Add24_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a20_combout,
	dataout => Add24_a20_DATAA_driver);

Add24_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a19,
	dataout => Add24_a20_CIN_driver);

-- Location: LCCOMB_X39_Y27_N30
Add24_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a20_combout = (Add23_a20_combout & (Add24_a19 $ (GND))) # (!Add23_a20_combout & (!Add24_a19 & VCC))
-- Add24_a21 = CARRY((Add23_a20_combout & !Add24_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add24_a20_DATAA_driver,
	datad => VCC,
	cin => Add24_a20_CIN_driver,
	combout => Add24_a20_combout,
	cout => Add24_a21);

Add24_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a22_combout,
	dataout => Add24_a22_DATAA_driver);

Add24_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a21,
	dataout => Add24_a22_CIN_driver);

-- Location: LCCOMB_X39_Y26_N0
Add24_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a22_combout = (Add23_a22_combout & (!Add24_a21)) # (!Add23_a22_combout & ((Add24_a21) # (GND)))
-- Add24_a23 = CARRY((!Add24_a21) # (!Add23_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add24_a22_DATAA_driver,
	datad => VCC,
	cin => Add24_a22_CIN_driver,
	combout => Add24_a22_combout,
	cout => Add24_a23);

Add25_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a24_combout,
	dataout => Add25_a24_DATAA_driver);

Add25_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a23,
	dataout => Add25_a24_CIN_driver);

-- Location: LCCOMB_X38_Y26_N2
Add25_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a24_combout = (Add24_a24_combout & (Add25_a23 $ (GND))) # (!Add24_a24_combout & (!Add25_a23 & VCC))
-- Add25_a25 = CARRY((Add24_a24_combout & !Add25_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add25_a24_DATAA_driver,
	datad => VCC,
	cin => Add25_a24_CIN_driver,
	combout => Add25_a24_combout,
	cout => Add25_a25);

Add25_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a28_combout,
	dataout => Add25_a28_DATAA_driver);

Add25_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a27,
	dataout => Add25_a28_CIN_driver);

-- Location: LCCOMB_X38_Y26_N6
Add25_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a28_combout = (Add24_a28_combout & (Add25_a27 $ (GND))) # (!Add24_a28_combout & (!Add25_a27 & VCC))
-- Add25_a29 = CARRY((Add24_a28_combout & !Add25_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add25_a28_DATAA_driver,
	datad => VCC,
	cin => Add25_a28_CIN_driver,
	combout => Add25_a28_combout,
	cout => Add25_a29);

Add26_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a26_combout,
	dataout => Add26_a26_DATAA_driver);

Add26_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a25,
	dataout => Add26_a26_CIN_driver);

-- Location: LCCOMB_X38_Y30_N2
Add26_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a26_combout = (Add25_a26_combout & (!Add26_a25)) # (!Add25_a26_combout & ((Add26_a25) # (GND)))
-- Add26_a27 = CARRY((!Add26_a25) # (!Add25_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a26_DATAA_driver,
	datad => VCC,
	cin => Add26_a26_CIN_driver,
	combout => Add26_a26_combout,
	cout => Add26_a27);

Add26_a30_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a30_combout,
	dataout => Add26_a30_DATAA_driver);

Add26_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a29,
	dataout => Add26_a30_CIN_driver);

-- Location: LCCOMB_X38_Y30_N6
Add26_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a30_combout = (Add25_a30_combout & (!Add26_a29)) # (!Add25_a30_combout & ((Add26_a29) # (GND)))
-- Add26_a31 = CARRY((!Add26_a29) # (!Add25_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a30_DATAA_driver,
	datad => VCC,
	cin => Add26_a30_CIN_driver,
	combout => Add26_a30_combout,
	cout => Add26_a31);

Add27_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a24_combout,
	dataout => Add27_a24_DATAA_driver);

Add27_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a23,
	dataout => Add27_a24_CIN_driver);

-- Location: LCCOMB_X38_Y34_N0
Add27_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a24_combout = (Add26_a24_combout & (Add27_a23 $ (GND))) # (!Add26_a24_combout & (!Add27_a23 & VCC))
-- Add27_a25 = CARRY((Add26_a24_combout & !Add27_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a24_DATAA_driver,
	datad => VCC,
	cin => Add27_a24_CIN_driver,
	combout => Add27_a24_combout,
	cout => Add27_a25);

Add27_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a28_combout,
	dataout => Add27_a28_DATAA_driver);

Add27_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a27,
	dataout => Add27_a28_CIN_driver);

-- Location: LCCOMB_X38_Y34_N4
Add27_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a28_combout = (Add26_a28_combout & (Add27_a27 $ (GND))) # (!Add26_a28_combout & (!Add27_a27 & VCC))
-- Add27_a29 = CARRY((Add26_a28_combout & !Add27_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a28_DATAA_driver,
	datad => VCC,
	cin => Add27_a28_CIN_driver,
	combout => Add27_a28_combout,
	cout => Add27_a29);

Add27_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a30_combout,
	dataout => Add27_a30_DATAB_driver);

Add27_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a29,
	dataout => Add27_a30_CIN_driver);

-- Location: LCCOMB_X38_Y34_N6
Add27_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a30_combout = (Add26_a30_combout & (!Add27_a29)) # (!Add26_a30_combout & ((Add27_a29) # (GND)))
-- Add27_a31 = CARRY((!Add27_a29) # (!Add26_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a30_DATAB_driver,
	datad => VCC,
	cin => Add27_a30_CIN_driver,
	combout => Add27_a30_combout,
	cout => Add27_a31);

Add28_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a22_combout,
	dataout => Add28_a22_DATAA_driver);

Add28_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a21,
	dataout => Add28_a22_CIN_driver);

-- Location: LCCOMB_X39_Y35_N28
Add28_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a22_combout = (Add27_a22_combout & (!Add28_a21)) # (!Add27_a22_combout & ((Add28_a21) # (GND)))
-- Add28_a23 = CARRY((!Add28_a21) # (!Add27_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a22_DATAA_driver,
	datad => VCC,
	cin => Add28_a22_CIN_driver,
	combout => Add28_a22_combout,
	cout => Add28_a23);

Add28_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a30_combout,
	dataout => Add28_a30_DATAB_driver);

Add28_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a29,
	dataout => Add28_a30_CIN_driver);

-- Location: LCCOMB_X39_Y34_N4
Add28_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a30_combout = (Add27_a30_combout & (!Add28_a29)) # (!Add27_a30_combout & ((Add28_a29) # (GND)))
-- Add28_a31 = CARRY((!Add28_a29) # (!Add27_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a30_DATAB_driver,
	datad => VCC,
	cin => Add28_a30_CIN_driver,
	combout => Add28_a30_combout,
	cout => Add28_a31);

Add28_a32_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a32_combout,
	dataout => Add28_a32_DATAA_driver);

Add28_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a31,
	dataout => Add28_a32_CIN_driver);

-- Location: LCCOMB_X39_Y34_N6
Add28_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a32_combout = (Add27_a32_combout & (Add28_a31 $ (GND))) # (!Add27_a32_combout & (!Add28_a31 & VCC))
-- Add28_a33 = CARRY((Add27_a32_combout & !Add28_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a32_DATAA_driver,
	datad => VCC,
	cin => Add28_a32_CIN_driver,
	combout => Add28_a32_combout,
	cout => Add28_a33);

Add29_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a22_combout,
	dataout => Add29_a22_DATAB_driver);

Add29_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a21,
	dataout => Add29_a22_CIN_driver);

-- Location: LCCOMB_X40_Y35_N28
Add29_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a22_combout = (Add28_a22_combout & (!Add29_a21)) # (!Add28_a22_combout & ((Add29_a21) # (GND)))
-- Add29_a23 = CARRY((!Add29_a21) # (!Add28_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a22_DATAB_driver,
	datad => VCC,
	cin => Add29_a22_CIN_driver,
	combout => Add29_a22_combout,
	cout => Add29_a23);

Add29_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a26_combout,
	dataout => Add29_a26_DATAA_driver);

Add29_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a25,
	dataout => Add29_a26_CIN_driver);

-- Location: LCCOMB_X40_Y34_N0
Add29_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a26_combout = (Add28_a26_combout & (!Add29_a25)) # (!Add28_a26_combout & ((Add29_a25) # (GND)))
-- Add29_a27 = CARRY((!Add29_a25) # (!Add28_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add29_a26_DATAA_driver,
	datad => VCC,
	cin => Add29_a26_CIN_driver,
	combout => Add29_a26_combout,
	cout => Add29_a27);

Add29_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a30_combout,
	dataout => Add29_a30_DATAB_driver);

Add29_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a29,
	dataout => Add29_a30_CIN_driver);

-- Location: LCCOMB_X40_Y34_N4
Add29_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a30_combout = (Add28_a30_combout & (!Add29_a29)) # (!Add28_a30_combout & ((Add29_a29) # (GND)))
-- Add29_a31 = CARRY((!Add29_a29) # (!Add28_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a30_DATAB_driver,
	datad => VCC,
	cin => Add29_a30_CIN_driver,
	combout => Add29_a30_combout,
	cout => Add29_a31);

Add29_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a32_combout,
	dataout => Add29_a32_DATAB_driver);

Add29_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a31,
	dataout => Add29_a32_CIN_driver);

-- Location: LCCOMB_X40_Y34_N6
Add29_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a32_combout = (Add28_a32_combout & (Add29_a31 $ (GND))) # (!Add28_a32_combout & (!Add29_a31 & VCC))
-- Add29_a33 = CARRY((Add28_a32_combout & !Add29_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a32_DATAB_driver,
	datad => VCC,
	cin => Add29_a32_CIN_driver,
	combout => Add29_a32_combout,
	cout => Add29_a33);

Add30_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a32_combout,
	dataout => Add30_a32_DATAB_driver);

Add30_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a31,
	dataout => Add30_a32_CIN_driver);

-- Location: LCCOMB_X41_Y34_N4
Add30_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a32_combout = (Add29_a32_combout & (Add30_a31 $ (GND))) # (!Add29_a32_combout & (!Add30_a31 & VCC))
-- Add30_a33 = CARRY((Add29_a32_combout & !Add30_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a32_DATAB_driver,
	datad => VCC,
	cin => Add30_a32_CIN_driver,
	combout => Add30_a32_combout,
	cout => Add30_a33);

Mux15_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux15_a7_DATAA_driver);

Mux15_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a32_combout,
	dataout => Mux15_a7_DATAB_driver);

Mux15_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a139_combout,
	dataout => Mux15_a7_DATAC_driver);

-- Location: LCCOMB_X43_Y34_N14
Mux15_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a7_combout = (a_acombout(0) & (Add30_a32_combout)) # (!a_acombout(0) & ((Add0_a139_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a7_DATAA_driver,
	datab => Mux15_a7_DATAB_driver,
	datac => Mux15_a7_DATAC_driver,
	combout => Mux15_a7_combout);

Mux15_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a9_combout,
	dataout => Mux15_a10_DATAA_driver);

Mux15_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a7_combout,
	dataout => Mux15_a10_DATAB_driver);

Mux15_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a139_combout,
	dataout => Mux15_a10_DATAC_driver);

Mux15_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux15_a10_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N4
Mux15_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a10_combout = (Mux15_a9_combout & (((Add0_a139_combout) # (!opcode_acombout(0))))) # (!Mux15_a9_combout & (Mux15_a7_combout & ((opcode_acombout(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a10_DATAA_driver,
	datab => Mux15_a10_DATAB_driver,
	datac => Mux15_a10_DATAC_driver,
	datad => Mux15_a10_DATAD_driver,
	combout => Mux15_a10_combout);

Mux15_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a6_combout,
	dataout => Mux15_a11_DATAA_driver);

Mux15_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a0_combout,
	dataout => Mux15_a11_DATAB_driver);

Mux15_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a10_combout,
	dataout => Mux15_a11_DATAC_driver);

Mux15_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux15_a11_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N22
Mux15_a11 : cycloneii_lcell_comb
-- Equation(s):
-- Mux15_a11_combout = (Mux15_a6_combout & (((Mux15_a10_combout) # (!opcode_acombout(2))))) # (!Mux15_a6_combout & (Mux15_a0_combout & ((opcode_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux15_a11_DATAA_driver,
	datab => Mux15_a11_DATAB_driver,
	datac => Mux15_a11_DATAC_driver,
	datad => Mux15_a11_DATAD_driver,
	combout => Mux15_a11_combout);

Mux9_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux9_a3_DATAB_driver);

Mux9_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux9_a3_DATAC_driver);

Mux9_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux9_a3_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N20
Mux9_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a3_combout = (opcode_acombout(3) & ((opcode_acombout(1)) # (opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux9_a3_DATAB_driver,
	datac => Mux9_a3_DATAC_driver,
	datad => Mux9_a3_DATAD_driver,
	combout => Mux9_a3_combout);

Mux14_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_a6_combout,
	dataout => Mux14_a7_DATAA_driver);

Mux14_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux14_a7_DATAB_driver);

Mux14_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(17),
	dataout => Mux14_a7_DATAC_driver);

Mux14_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux14_a7_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N10
Mux14_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux14_a7_combout = (Mux9_a3_combout & (Mux14_a6_combout $ (((b_acombout(17) & Add0_a61_combout))))) # (!Mux9_a3_combout & (Mux14_a6_combout & (b_acombout(17) $ (Add0_a61_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux14_a7_DATAA_driver,
	datab => Mux14_a7_DATAB_driver,
	datac => Mux14_a7_DATAC_driver,
	datad => Mux14_a7_DATAD_driver,
	combout => Mux14_a7_combout);

Mux9_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux9_a7_DATAA_driver);

Mux9_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux9_a7_DATAB_driver);

Mux9_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux9_a7_DATAC_driver);

-- Location: LCCOMB_X41_Y30_N8
Mux9_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a7_combout = (opcode_acombout(2)) # ((opcode_acombout(1) & !opcode_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a7_DATAA_driver,
	datab => Mux9_a7_DATAB_driver,
	datac => Mux9_a7_DATAC_driver,
	combout => Mux9_a7_combout);

result_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(17),
	dataout => result_a0_DATAB_driver);

result_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(17),
	dataout => result_a0_DATAC_driver);

-- Location: LCCOMB_X34_Y30_N8
result_a0 : cycloneii_lcell_comb
-- Equation(s):
-- result_a0_combout = (a_acombout(17)) # (b_acombout(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_a0_DATAB_driver,
	datac => result_a0_DATAC_driver,
	combout => result_a0_combout);

Mux9_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux9_a9_DATAA_driver);

Mux9_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux9_a9_DATAB_driver);

Mux9_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux9_a9_DATAC_driver);

Mux9_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux9_a9_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N22
Mux9_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a9_combout = (Mux29_a15_combout) # ((!opcode_acombout(2) & (!opcode_acombout(3) & opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a9_DATAA_driver,
	datab => Mux9_a9_DATAB_driver,
	datac => Mux9_a9_DATAC_driver,
	datad => Mux9_a9_DATAD_driver,
	combout => Mux9_a9_combout);

Add30_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a34_combout,
	dataout => Add30_a34_DATAA_driver);

Add30_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a33,
	dataout => Add30_a34_CIN_driver);

-- Location: LCCOMB_X41_Y34_N6
Add30_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a34_combout = (Add29_a34_combout & (!Add30_a33)) # (!Add29_a34_combout & ((Add30_a33) # (GND)))
-- Add30_a35 = CARRY((!Add30_a33) # (!Add29_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a34_DATAA_driver,
	datad => VCC,
	cin => Add30_a34_CIN_driver,
	combout => Add30_a34_combout,
	cout => Add30_a35);

Mux9_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux9_a8_DATAA_driver);

Mux9_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux9_a8_DATAB_driver);

Mux9_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux9_a8_DATAC_driver);

Mux9_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux9_a8_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N14
Mux9_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a8_combout = (opcode_acombout(1)) # ((!opcode_acombout(0) & ((a_acombout(4)) # (!ShiftLeft0_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a8_DATAA_driver,
	datab => Mux9_a8_DATAB_driver,
	datac => Mux9_a8_DATAC_driver,
	datad => Mux9_a8_DATAD_driver,
	combout => Mux9_a8_combout);

Mux14_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a21_combout,
	dataout => Mux14_a3_DATAA_driver);

Mux14_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a34_combout,
	dataout => Mux14_a3_DATAB_driver);

Mux14_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux14_a3_DATAC_driver);

Mux14_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux14_a3_DATAD_driver);

-- Location: LCCOMB_X34_Y33_N6
Mux14_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux14_a3_combout = (Mux29_a3_combout & (((Add30_a34_combout) # (Mux9_a8_combout)))) # (!Mux29_a3_combout & (ShiftRight1_a21_combout & ((!Mux9_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux14_a3_DATAA_driver,
	datab => Mux14_a3_DATAB_driver,
	datac => Mux14_a3_DATAC_driver,
	datad => Mux14_a3_DATAD_driver,
	combout => Mux14_a3_combout);

Add53_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a20_combout,
	dataout => Add53_a20_DATAA_driver);

Add53_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a19,
	dataout => Add53_a20_CIN_driver);

-- Location: LCCOMB_X42_Y24_N0
Add53_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a20_combout = (Add52_a20_combout & (Add53_a19 $ (GND))) # (!Add52_a20_combout & (!Add53_a19 & VCC))
-- Add53_a21 = CARRY((Add52_a20_combout & !Add53_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add53_a20_DATAA_driver,
	datad => VCC,
	cin => Add53_a20_CIN_driver,
	combout => Add53_a20_combout,
	cout => Add53_a21);

Add54_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a20_combout,
	dataout => Add54_a20_DATAB_driver);

Add54_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a19,
	dataout => Add54_a20_CIN_driver);

-- Location: LCCOMB_X41_Y24_N0
Add54_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a20_combout = (Add53_a20_combout & (Add54_a19 $ (GND))) # (!Add53_a20_combout & (!Add54_a19 & VCC))
-- Add54_a21 = CARRY((Add53_a20_combout & !Add54_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a20_DATAB_driver,
	datad => VCC,
	cin => Add54_a20_CIN_driver,
	combout => Add54_a20_combout,
	cout => Add54_a21);

Add55_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a20_combout,
	dataout => Add55_a20_DATAB_driver);

Add55_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a19,
	dataout => Add55_a20_CIN_driver);

-- Location: LCCOMB_X36_Y29_N30
Add55_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a20_combout = (Add54_a20_combout & (Add55_a19 $ (GND))) # (!Add54_a20_combout & (!Add55_a19 & VCC))
-- Add55_a21 = CARRY((Add54_a20_combout & !Add55_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a20_DATAB_driver,
	datad => VCC,
	cin => Add55_a20_CIN_driver,
	combout => Add55_a20_combout,
	cout => Add55_a21);

Add56_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a20_combout,
	dataout => Add56_a20_DATAB_driver);

Add56_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a19,
	dataout => Add56_a20_CIN_driver);

-- Location: LCCOMB_X35_Y29_N30
Add56_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a20_combout = (Add55_a20_combout & (Add56_a19 $ (GND))) # (!Add55_a20_combout & (!Add56_a19 & VCC))
-- Add56_a21 = CARRY((Add55_a20_combout & !Add56_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a20_DATAB_driver,
	datad => VCC,
	cin => Add56_a20_CIN_driver,
	combout => Add56_a20_combout,
	cout => Add56_a21);

Add57_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a22_combout,
	dataout => Add57_a22_DATAA_driver);

Add57_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a21,
	dataout => Add57_a22_CIN_driver);

-- Location: LCCOMB_X34_Y29_N30
Add57_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a22_combout = (Add56_a22_combout & (!Add57_a21)) # (!Add56_a22_combout & ((Add57_a21) # (GND)))
-- Add57_a23 = CARRY((!Add57_a21) # (!Add56_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a22_DATAA_driver,
	datad => VCC,
	cin => Add57_a22_CIN_driver,
	combout => Add57_a22_combout,
	cout => Add57_a23);

Add57_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a26_combout,
	dataout => Add57_a26_DATAA_driver);

Add57_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a25,
	dataout => Add57_a26_CIN_driver);

-- Location: LCCOMB_X34_Y28_N2
Add57_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a26_combout = (Add56_a26_combout & (!Add57_a25)) # (!Add56_a26_combout & ((Add57_a25) # (GND)))
-- Add57_a27 = CARRY((!Add57_a25) # (!Add56_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a26_DATAA_driver,
	datad => VCC,
	cin => Add57_a26_CIN_driver,
	combout => Add57_a26_combout,
	cout => Add57_a27);

Add57_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a28_combout,
	dataout => Add57_a28_DATAA_driver);

Add57_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a27,
	dataout => Add57_a28_CIN_driver);

-- Location: LCCOMB_X34_Y28_N4
Add57_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a28_combout = (Add56_a28_combout & (Add57_a27 $ (GND))) # (!Add56_a28_combout & (!Add57_a27 & VCC))
-- Add57_a29 = CARRY((Add56_a28_combout & !Add57_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add57_a28_DATAA_driver,
	datad => VCC,
	cin => Add57_a28_CIN_driver,
	combout => Add57_a28_combout,
	cout => Add57_a29);

Add58_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a24_combout,
	dataout => Add58_a24_DATAA_driver);

Add58_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a23,
	dataout => Add58_a24_CIN_driver);

-- Location: LCCOMB_X34_Y32_N0
Add58_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a24_combout = (Add57_a24_combout & (Add58_a23 $ (GND))) # (!Add57_a24_combout & (!Add58_a23 & VCC))
-- Add58_a25 = CARRY((Add57_a24_combout & !Add58_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a24_DATAA_driver,
	datad => VCC,
	cin => Add58_a24_CIN_driver,
	combout => Add58_a24_combout,
	cout => Add58_a25);

Add58_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a28_combout,
	dataout => Add58_a28_DATAB_driver);

Add58_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a27,
	dataout => Add58_a28_CIN_driver);

-- Location: LCCOMB_X34_Y32_N4
Add58_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a28_combout = (Add57_a28_combout & (Add58_a27 $ (GND))) # (!Add57_a28_combout & (!Add58_a27 & VCC))
-- Add58_a29 = CARRY((Add57_a28_combout & !Add58_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a28_DATAB_driver,
	datad => VCC,
	cin => Add58_a28_CIN_driver,
	combout => Add58_a28_combout,
	cout => Add58_a29);

Add58_a30_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a30_combout,
	dataout => Add58_a30_DATAA_driver);

Add58_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a29,
	dataout => Add58_a30_CIN_driver);

-- Location: LCCOMB_X34_Y32_N6
Add58_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a30_combout = (Add57_a30_combout & (!Add58_a29)) # (!Add57_a30_combout & ((Add58_a29) # (GND)))
-- Add58_a31 = CARRY((!Add58_a29) # (!Add57_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a30_DATAA_driver,
	datad => VCC,
	cin => Add58_a30_CIN_driver,
	combout => Add58_a30_combout,
	cout => Add58_a31);

Add59_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a22_combout,
	dataout => Add59_a22_DATAA_driver);

Add59_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a21,
	dataout => Add59_a22_CIN_driver);

-- Location: LCCOMB_X35_Y33_N28
Add59_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a22_combout = (Add58_a22_combout & (!Add59_a21)) # (!Add58_a22_combout & ((Add59_a21) # (GND)))
-- Add59_a23 = CARRY((!Add59_a21) # (!Add58_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a22_DATAA_driver,
	datad => VCC,
	cin => Add59_a22_CIN_driver,
	combout => Add59_a22_combout,
	cout => Add59_a23);

Add59_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a30_combout,
	dataout => Add59_a30_DATAB_driver);

Add59_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a29,
	dataout => Add59_a30_CIN_driver);

-- Location: LCCOMB_X35_Y32_N4
Add59_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a30_combout = (Add58_a30_combout & (!Add59_a29)) # (!Add58_a30_combout & ((Add59_a29) # (GND)))
-- Add59_a31 = CARRY((!Add59_a29) # (!Add58_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a30_DATAB_driver,
	datad => VCC,
	cin => Add59_a30_CIN_driver,
	combout => Add59_a30_combout,
	cout => Add59_a31);

Add59_a32_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a32_combout,
	dataout => Add59_a32_DATAA_driver);

Add59_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a31,
	dataout => Add59_a32_CIN_driver);

-- Location: LCCOMB_X35_Y32_N6
Add59_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a32_combout = (Add58_a32_combout & (Add59_a31 $ (GND))) # (!Add58_a32_combout & (!Add59_a31 & VCC))
-- Add59_a33 = CARRY((Add58_a32_combout & !Add59_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a32_DATAA_driver,
	datad => VCC,
	cin => Add59_a32_CIN_driver,
	combout => Add59_a32_combout,
	cout => Add59_a33);

Add60_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a22_combout,
	dataout => Add60_a22_DATAB_driver);

Add60_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a21,
	dataout => Add60_a22_CIN_driver);

-- Location: LCCOMB_X36_Y33_N28
Add60_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a22_combout = (Add59_a22_combout & (!Add60_a21)) # (!Add59_a22_combout & ((Add60_a21) # (GND)))
-- Add60_a23 = CARRY((!Add60_a21) # (!Add59_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a22_DATAB_driver,
	datad => VCC,
	cin => Add60_a22_CIN_driver,
	combout => Add60_a22_combout,
	cout => Add60_a23);

Add60_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a24_combout,
	dataout => Add60_a24_DATAA_driver);

Add60_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a23,
	dataout => Add60_a24_CIN_driver);

-- Location: LCCOMB_X36_Y33_N30
Add60_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a24_combout = (Add59_a24_combout & (Add60_a23 $ (GND))) # (!Add59_a24_combout & (!Add60_a23 & VCC))
-- Add60_a25 = CARRY((Add59_a24_combout & !Add60_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a24_DATAA_driver,
	datad => VCC,
	cin => Add60_a24_CIN_driver,
	combout => Add60_a24_combout,
	cout => Add60_a25);

Add60_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a26_combout,
	dataout => Add60_a26_DATAA_driver);

Add60_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a25,
	dataout => Add60_a26_CIN_driver);

-- Location: LCCOMB_X36_Y32_N0
Add60_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a26_combout = (Add59_a26_combout & (!Add60_a25)) # (!Add59_a26_combout & ((Add60_a25) # (GND)))
-- Add60_a27 = CARRY((!Add60_a25) # (!Add59_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a26_DATAA_driver,
	datad => VCC,
	cin => Add60_a26_CIN_driver,
	combout => Add60_a26_combout,
	cout => Add60_a27);

Add60_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a32_combout,
	dataout => Add60_a32_DATAB_driver);

Add60_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a31,
	dataout => Add60_a32_CIN_driver);

-- Location: LCCOMB_X36_Y32_N6
Add60_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a32_combout = (Add59_a32_combout & (Add60_a31 $ (GND))) # (!Add59_a32_combout & (!Add60_a31 & VCC))
-- Add60_a33 = CARRY((Add59_a32_combout & !Add60_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a32_DATAB_driver,
	datad => VCC,
	cin => Add60_a32_CIN_driver,
	combout => Add60_a32_combout,
	cout => Add60_a33);

Add60_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a34_combout,
	dataout => Add60_a34_DATAA_driver);

Add60_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a33,
	dataout => Add60_a34_CIN_driver);

-- Location: LCCOMB_X36_Y32_N8
Add60_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a34_combout = (Add59_a34_combout & (!Add60_a33)) # (!Add59_a34_combout & ((Add60_a33) # (GND)))
-- Add60_a35 = CARRY((!Add60_a33) # (!Add59_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a34_DATAA_driver,
	datad => VCC,
	cin => Add60_a34_CIN_driver,
	combout => Add60_a34_combout,
	cout => Add60_a35);

Add61_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a34_combout,
	dataout => Add61_a34_DATAB_driver);

Add61_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a33,
	dataout => Add61_a34_CIN_driver);

-- Location: LCCOMB_X40_Y32_N6
Add61_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a34_combout = (Add60_a34_combout & (!Add61_a33)) # (!Add60_a34_combout & ((Add61_a33) # (GND)))
-- Add61_a35 = CARRY((!Add61_a33) # (!Add60_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a34_DATAB_driver,
	datad => VCC,
	cin => Add61_a34_CIN_driver,
	combout => Add61_a34_combout,
	cout => Add61_a35);

Mux14_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux14_a4_DATAA_driver);

Mux14_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux14_a4_DATAB_driver);

Mux14_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_a3_combout,
	dataout => Mux14_a4_DATAC_driver);

Mux14_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a34_combout,
	dataout => Mux14_a4_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N24
Mux14_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux14_a4_combout = (Mux9_a8_combout & ((Mux14_a3_combout & ((Add61_a34_combout))) # (!Mux14_a3_combout & (b_acombout(31))))) # (!Mux9_a8_combout & (((Mux14_a3_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux14_a4_DATAA_driver,
	datab => Mux14_a4_DATAB_driver,
	datac => Mux14_a4_DATAC_driver,
	datad => Mux14_a4_DATAD_driver,
	combout => Mux14_a4_combout);

Add0_a143_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(17),
	dataout => Add0_a143_DATAB_driver);

Add0_a143_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a143_DATAD_driver);

-- Location: LCCOMB_X47_Y25_N0
Add0_a143 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a143_combout = (a_acombout(17) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a143_DATAB_driver,
	datad => Add0_a143_DATAD_driver,
	combout => Add0_a143_combout);

Add0_a144_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a142_combout,
	dataout => Add0_a144_DATAA_driver);

Add0_a144_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a143_combout,
	dataout => Add0_a144_DATAB_driver);

Add0_a144_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a140,
	dataout => Add0_a144_CIN_driver);

-- Location: LCCOMB_X43_Y30_N20
Add0_a144 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a144_combout = ((Add0_a142_combout $ (Add0_a143_combout $ (!Add0_a140)))) # (GND)
-- Add0_a145 = CARRY((Add0_a142_combout & ((Add0_a143_combout) # (!Add0_a140))) # (!Add0_a142_combout & (Add0_a143_combout & !Add0_a140)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a144_DATAA_driver,
	datab => Add0_a144_DATAB_driver,
	datad => VCC,
	cin => Add0_a144_CIN_driver,
	combout => Add0_a144_combout,
	cout => Add0_a145);

Mux14_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a17_combout,
	dataout => Mux14_a5_DATAA_driver);

Mux14_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a9_combout,
	dataout => Mux14_a5_DATAB_driver);

Mux14_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_a4_combout,
	dataout => Mux14_a5_DATAC_driver);

Mux14_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a144_combout,
	dataout => Mux14_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N16
Mux14_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux14_a5_combout = (Mux9_a17_combout & ((Mux9_a9_combout & ((Add0_a144_combout))) # (!Mux9_a9_combout & (Mux14_a4_combout)))) # (!Mux9_a17_combout & (Mux9_a9_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux14_a5_DATAA_driver,
	datab => Mux14_a5_DATAB_driver,
	datac => Mux14_a5_DATAC_driver,
	datad => Mux14_a5_DATAD_driver,
	combout => Mux14_a5_combout);

Mux14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_a7_combout,
	dataout => Mux14_DATAA_driver);

Mux14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a7_combout,
	dataout => Mux14_DATAB_driver);

Mux14_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => result_a0_combout,
	dataout => Mux14_DATAC_driver);

Mux14_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_a5_combout,
	dataout => Mux14_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N18
Mux14 : cycloneii_lcell_comb
-- Equation(s):
-- Mux14_acombout = (Mux9_a7_combout & (((Mux14_a5_combout)))) # (!Mux9_a7_combout & ((Mux14_a5_combout & ((result_a0_combout))) # (!Mux14_a5_combout & (Mux14_a7_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux14_DATAA_driver,
	datab => Mux14_DATAB_driver,
	datac => Mux14_DATAC_driver,
	datad => Mux14_DATAD_driver,
	combout => Mux14_acombout);

Mux13_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_a8_combout,
	dataout => Mux13_a9_DATAA_driver);

Mux13_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux13_a9_DATAB_driver);

Mux13_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(18),
	dataout => Mux13_a9_DATAC_driver);

Mux13_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux13_a9_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N14
Mux13_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux13_a9_combout = (Mux9_a3_combout & (Mux13_a8_combout $ (((b_acombout(18) & Add0_a61_combout))))) # (!Mux9_a3_combout & (Mux13_a8_combout & (b_acombout(18) $ (Add0_a61_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux13_a9_DATAA_driver,
	datab => Mux13_a9_DATAB_driver,
	datac => Mux13_a9_DATAC_driver,
	datad => Mux13_a9_DATAD_driver,
	combout => Mux13_a9_combout);

Mux9_a17_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux9_a17_DATAB_driver);

Mux9_a17_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux9_a17_DATAC_driver);

Mux9_a17_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux9_a17_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N20
Mux9_a17 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a17_combout = opcode_acombout(2) $ (((!opcode_acombout(3) & opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux9_a17_DATAB_driver,
	datac => Mux9_a17_DATAC_driver,
	datad => Mux9_a17_DATAD_driver,
	combout => Mux9_a17_combout);

Add0_a148_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(18),
	dataout => Add0_a148_DATAB_driver);

Add0_a148_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a148_DATAD_driver);

-- Location: LCCOMB_X44_Y24_N4
Add0_a148 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a148_combout = (a_acombout(18) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a148_DATAB_driver,
	datad => Add0_a148_DATAD_driver,
	combout => Add0_a148_combout);

Add0_a149_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a147_combout,
	dataout => Add0_a149_DATAA_driver);

Add0_a149_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a148_combout,
	dataout => Add0_a149_DATAB_driver);

Add0_a149_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a145,
	dataout => Add0_a149_CIN_driver);

-- Location: LCCOMB_X43_Y30_N22
Add0_a149 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a149_combout = (Add0_a147_combout & ((Add0_a148_combout & (Add0_a145 & VCC)) # (!Add0_a148_combout & (!Add0_a145)))) # (!Add0_a147_combout & ((Add0_a148_combout & (!Add0_a145)) # (!Add0_a148_combout & ((Add0_a145) # (GND)))))
-- Add0_a150 = CARRY((Add0_a147_combout & (!Add0_a148_combout & !Add0_a145)) # (!Add0_a147_combout & ((!Add0_a145) # (!Add0_a148_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a149_DATAA_driver,
	datab => Add0_a149_DATAB_driver,
	datad => VCC,
	cin => Add0_a149_CIN_driver,
	combout => Add0_a149_combout,
	cout => Add0_a150);

Mux13_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_a5_combout,
	dataout => Mux13_a6_DATAA_driver);

Mux13_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a17_combout,
	dataout => Mux13_a6_DATAB_driver);

Mux13_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a9_combout,
	dataout => Mux13_a6_DATAC_driver);

Mux13_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a149_combout,
	dataout => Mux13_a6_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N24
Mux13_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux13_a6_combout = (Mux9_a17_combout & ((Mux9_a9_combout & ((Add0_a149_combout))) # (!Mux9_a9_combout & (Mux13_a5_combout)))) # (!Mux9_a17_combout & (((Mux9_a9_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux13_a6_DATAA_driver,
	datab => Mux13_a6_DATAB_driver,
	datac => Mux13_a6_DATAC_driver,
	datad => Mux13_a6_DATAD_driver,
	combout => Mux13_a6_combout);

result_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(18),
	dataout => result_a1_DATAA_driver);

result_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(18),
	dataout => result_a1_DATAC_driver);

-- Location: LCCOMB_X34_Y30_N28
result_a1 : cycloneii_lcell_comb
-- Equation(s):
-- result_a1_combout = (a_acombout(18)) # (b_acombout(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_a1_DATAA_driver,
	datac => result_a1_DATAC_driver,
	combout => result_a1_combout);

Mux13_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_a9_combout,
	dataout => Mux13_DATAA_driver);

Mux13_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_a6_combout,
	dataout => Mux13_DATAB_driver);

Mux13_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a7_combout,
	dataout => Mux13_DATAC_driver);

Mux13_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => result_a1_combout,
	dataout => Mux13_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N6
Mux13 : cycloneii_lcell_comb
-- Equation(s):
-- Mux13_acombout = (Mux13_a6_combout & (((Mux9_a7_combout) # (result_a1_combout)))) # (!Mux13_a6_combout & (Mux13_a9_combout & (!Mux9_a7_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux13_DATAA_driver,
	datab => Mux13_DATAB_driver,
	datac => Mux13_DATAC_driver,
	datad => Mux13_DATAD_driver,
	combout => Mux13_acombout);

result_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(19),
	dataout => result_a2_DATAA_driver);

result_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(19),
	dataout => result_a2_DATAC_driver);

-- Location: LCCOMB_X42_Y30_N2
result_a2 : cycloneii_lcell_comb
-- Equation(s):
-- result_a2_combout = (a_acombout(19)) # (b_acombout(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_a2_DATAA_driver,
	datac => result_a2_DATAC_driver,
	combout => result_a2_combout);

ShiftRight1_a41_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a41_DATAA_driver);

ShiftRight1_a41_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a41_DATAB_driver);

ShiftRight1_a41_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a40_combout,
	dataout => ShiftRight1_a41_DATAC_driver);

ShiftRight1_a41_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight1_a41_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N12
ShiftRight1_a41 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a41_combout = (a_acombout(3) & ((a_acombout(2) & (b_acombout(31))) # (!a_acombout(2) & ((ShiftRight1_a40_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a41_DATAA_driver,
	datab => ShiftRight1_a41_DATAB_driver,
	datac => ShiftRight1_a41_DATAC_driver,
	datad => ShiftRight1_a41_DATAD_driver,
	combout => ShiftRight1_a41_combout);

ShiftRight1_a44_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a53_combout,
	dataout => ShiftRight1_a44_DATAB_driver);

ShiftRight1_a44_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a44_DATAC_driver);

ShiftRight1_a44_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a41_combout,
	dataout => ShiftRight1_a44_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N14
ShiftRight1_a44 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a44_combout = (ShiftRight1_a41_combout) # ((ShiftRight0_a53_combout & !a_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftRight1_a44_DATAB_driver,
	datac => ShiftRight1_a44_DATAC_driver,
	datad => ShiftRight1_a44_DATAD_driver,
	combout => ShiftRight1_a44_combout);

Add30_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a38_combout,
	dataout => Add30_a38_DATAA_driver);

Add30_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a37,
	dataout => Add30_a38_CIN_driver);

-- Location: LCCOMB_X41_Y34_N10
Add30_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a38_combout = (Add29_a38_combout & (!Add30_a37)) # (!Add29_a38_combout & ((Add30_a37) # (GND)))
-- Add30_a39 = CARRY((!Add30_a37) # (!Add29_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a38_DATAA_driver,
	datad => VCC,
	cin => Add30_a38_CIN_driver,
	combout => Add30_a38_combout,
	cout => Add30_a39);

Mux12_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux12_a4_DATAA_driver);

Mux12_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a44_combout,
	dataout => Mux12_a4_DATAB_driver);

Mux12_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux12_a4_DATAC_driver);

Mux12_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a38_combout,
	dataout => Mux12_a4_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N26
Mux12_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux12_a4_combout = (Mux9_a8_combout & (((Mux29_a3_combout)))) # (!Mux9_a8_combout & ((Mux29_a3_combout & ((Add30_a38_combout))) # (!Mux29_a3_combout & (ShiftRight1_a44_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux12_a4_DATAA_driver,
	datab => Mux12_a4_DATAB_driver,
	datac => Mux12_a4_DATAC_driver,
	datad => Mux12_a4_DATAD_driver,
	combout => Mux12_a4_combout);

Mux12_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a38_combout,
	dataout => Mux12_a5_DATAA_driver);

Mux12_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux12_a5_DATAB_driver);

Mux12_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux12_a5_DATAC_driver);

Mux12_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_a4_combout,
	dataout => Mux12_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y33_N10
Mux12_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux12_a5_combout = (Mux9_a8_combout & ((Mux12_a4_combout & (Add61_a38_combout)) # (!Mux12_a4_combout & ((b_acombout(31)))))) # (!Mux9_a8_combout & (((Mux12_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux12_a5_DATAA_driver,
	datab => Mux12_a5_DATAB_driver,
	datac => Mux12_a5_DATAC_driver,
	datad => Mux12_a5_DATAD_driver,
	combout => Mux12_a5_combout);

Add0_a153_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(19),
	dataout => Add0_a153_DATAB_driver);

Add0_a153_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a153_DATAC_driver);

-- Location: LCCOMB_X44_Y25_N28
Add0_a153 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a153_combout = (a_acombout(19) & Add0_a54_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a153_DATAB_driver,
	datac => Add0_a153_DATAC_driver,
	combout => Add0_a153_combout);

Add0_a154_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a152_combout,
	dataout => Add0_a154_DATAA_driver);

Add0_a154_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a153_combout,
	dataout => Add0_a154_DATAB_driver);

Add0_a154_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a150,
	dataout => Add0_a154_CIN_driver);

-- Location: LCCOMB_X43_Y30_N24
Add0_a154 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a154_combout = ((Add0_a152_combout $ (Add0_a153_combout $ (!Add0_a150)))) # (GND)
-- Add0_a155 = CARRY((Add0_a152_combout & ((Add0_a153_combout) # (!Add0_a150))) # (!Add0_a152_combout & (Add0_a153_combout & !Add0_a150)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a154_DATAA_driver,
	datab => Add0_a154_DATAB_driver,
	datad => VCC,
	cin => Add0_a154_CIN_driver,
	combout => Add0_a154_combout,
	cout => Add0_a155);

Mux12_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a9_combout,
	dataout => Mux12_a6_DATAA_driver);

Mux12_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a17_combout,
	dataout => Mux12_a6_DATAB_driver);

Mux12_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_a5_combout,
	dataout => Mux12_a6_DATAC_driver);

Mux12_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a154_combout,
	dataout => Mux12_a6_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N4
Mux12_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux12_a6_combout = (Mux9_a9_combout & (((Add0_a154_combout)) # (!Mux9_a17_combout))) # (!Mux9_a9_combout & (Mux9_a17_combout & (Mux12_a5_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux12_a6_DATAA_driver,
	datab => Mux12_a6_DATAB_driver,
	datac => Mux12_a6_DATAC_driver,
	datad => Mux12_a6_DATAD_driver,
	combout => Mux12_a6_combout);

ShiftLeft0_a73_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a73_DATAA_driver);

ShiftLeft0_a73_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(19),
	dataout => ShiftLeft0_a73_DATAB_driver);

ShiftLeft0_a73_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(17),
	dataout => ShiftLeft0_a73_DATAC_driver);

-- Location: LCCOMB_X39_Y28_N4
ShiftLeft0_a73 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a73_combout = (a_acombout(1) & ((b_acombout(17)))) # (!a_acombout(1) & (b_acombout(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a73_DATAA_driver,
	datab => ShiftLeft0_a73_DATAB_driver,
	datac => ShiftLeft0_a73_DATAC_driver,
	combout => ShiftLeft0_a73_combout);

ShiftLeft0_a70_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a70_DATAB_driver);

ShiftLeft0_a70_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(18),
	dataout => ShiftLeft0_a70_DATAC_driver);

ShiftLeft0_a70_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(16),
	dataout => ShiftLeft0_a70_DATAD_driver);

-- Location: LCCOMB_X39_Y29_N12
ShiftLeft0_a70 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a70_combout = (a_acombout(1) & ((b_acombout(16)))) # (!a_acombout(1) & (b_acombout(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a70_DATAB_driver,
	datac => ShiftLeft0_a70_DATAC_driver,
	datad => ShiftLeft0_a70_DATAD_driver,
	combout => ShiftLeft0_a70_combout);

ShiftLeft0_a74_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a73_combout,
	dataout => ShiftLeft0_a74_DATAB_driver);

ShiftLeft0_a74_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a74_DATAC_driver);

ShiftLeft0_a74_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a70_combout,
	dataout => ShiftLeft0_a74_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N14
ShiftLeft0_a74 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a74_combout = (a_acombout(0) & ((ShiftLeft0_a70_combout))) # (!a_acombout(0) & (ShiftLeft0_a73_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a74_DATAB_driver,
	datac => ShiftLeft0_a74_DATAC_driver,
	datad => ShiftLeft0_a74_DATAD_driver,
	combout => ShiftLeft0_a74_combout);

ShiftLeft0_a75_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a74_combout,
	dataout => ShiftLeft0_a75_DATAB_driver);

ShiftLeft0_a75_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a75_DATAC_driver);

ShiftLeft0_a75_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a59_combout,
	dataout => ShiftLeft0_a75_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N26
ShiftLeft0_a75 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a75_combout = (a_acombout(2) & ((ShiftLeft0_a59_combout))) # (!a_acombout(2) & (ShiftLeft0_a74_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a75_DATAB_driver,
	datac => ShiftLeft0_a75_DATAC_driver,
	datad => ShiftLeft0_a75_DATAD_driver,
	combout => ShiftLeft0_a75_combout);

Mux9_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux9_a6_DATAA_driver);

Mux9_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux9_a6_DATAB_driver);

Mux9_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux9_a6_DATAC_driver);

Mux9_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux9_a6_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N16
Mux9_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a6_combout = (opcode_acombout(0)) # ((a_acombout(3) & (!a_acombout(4) & ShiftLeft0_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a6_DATAA_driver,
	datab => Mux9_a6_DATAB_driver,
	datac => Mux9_a6_DATAC_driver,
	datad => Mux9_a6_DATAD_driver,
	combout => Mux9_a6_combout);

ShiftRight0_a55_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a54_combout,
	dataout => ShiftRight0_a55_DATAA_driver);

ShiftRight0_a55_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a53_combout,
	dataout => ShiftRight0_a55_DATAB_driver);

ShiftRight0_a55_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a55_DATAC_driver);

-- Location: LCCOMB_X41_Y32_N4
ShiftRight0_a55 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a55_combout = (a_acombout(3) & (ShiftRight0_a54_combout)) # (!a_acombout(3) & ((ShiftRight0_a53_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a55_DATAA_driver,
	datab => ShiftRight0_a55_DATAB_driver,
	datac => ShiftRight0_a55_DATAC_driver,
	combout => ShiftRight0_a55_combout);

Mux9_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux9_a5_DATAB_driver);

Mux9_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux9_a5_DATAC_driver);

Mux9_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux9_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N14
Mux9_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a5_combout = opcode_acombout(0) $ (((a_acombout(4)) # (!ShiftLeft0_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux9_a5_DATAB_driver,
	datac => Mux9_a5_DATAC_driver,
	datad => Mux9_a5_DATAD_driver,
	combout => Mux9_a5_combout);

Mux12_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_a7_combout,
	dataout => Mux12_a2_DATAA_driver);

Mux12_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a6_combout,
	dataout => Mux12_a2_DATAB_driver);

Mux12_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a55_combout,
	dataout => Mux12_a2_DATAC_driver);

Mux12_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a5_combout,
	dataout => Mux12_a2_DATAD_driver);

-- Location: LCCOMB_X41_Y32_N16
Mux12_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux12_a2_combout = (Mux9_a6_combout & (((ShiftRight0_a55_combout & Mux9_a5_combout)))) # (!Mux9_a6_combout & ((Mux12_a7_combout) # ((!Mux9_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux12_a2_DATAA_driver,
	datab => Mux12_a2_DATAB_driver,
	datac => Mux12_a2_DATAC_driver,
	datad => Mux12_a2_DATAD_driver,
	combout => Mux12_a2_combout);

ShiftLeft0_a47_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a46_combout,
	dataout => ShiftLeft0_a47_DATAB_driver);

ShiftLeft0_a47_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a47_DATAC_driver);

ShiftLeft0_a47_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a31_combout,
	dataout => ShiftLeft0_a47_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N12
ShiftLeft0_a47 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a47_combout = (a_acombout(2) & ((ShiftLeft0_a31_combout))) # (!a_acombout(2) & (ShiftLeft0_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a47_DATAB_driver,
	datac => ShiftLeft0_a47_DATAC_driver,
	datad => ShiftLeft0_a47_DATAD_driver,
	combout => ShiftLeft0_a47_combout);

Mux12_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a4_combout,
	dataout => Mux12_a3_DATAA_driver);

Mux12_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a75_combout,
	dataout => Mux12_a3_DATAB_driver);

Mux12_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_a2_combout,
	dataout => Mux12_a3_DATAC_driver);

Mux12_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a47_combout,
	dataout => Mux12_a3_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N28
Mux12_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux12_a3_combout = (Mux9_a4_combout & (((Mux12_a2_combout)))) # (!Mux9_a4_combout & ((Mux12_a2_combout & (ShiftLeft0_a75_combout)) # (!Mux12_a2_combout & ((ShiftLeft0_a47_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux12_a3_DATAA_driver,
	datab => Mux12_a3_DATAB_driver,
	datac => Mux12_a3_DATAC_driver,
	datad => Mux12_a3_DATAD_driver,
	combout => Mux12_a3_combout);

Mux12_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(19),
	dataout => Mux12_a8_DATAA_driver);

Mux12_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_a3_combout,
	dataout => Mux12_a8_DATAB_driver);

Mux12_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux12_a8_DATAC_driver);

Mux12_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux12_a8_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N12
Mux12_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux12_a8_combout = (Add0_a61_combout & (a_acombout(19) $ (((!Mux9_a3_combout))))) # (!Add0_a61_combout & ((Mux9_a3_combout & ((Mux12_a3_combout))) # (!Mux9_a3_combout & (a_acombout(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux12_a8_DATAA_driver,
	datab => Mux12_a8_DATAB_driver,
	datac => Mux12_a8_DATAC_driver,
	datad => Mux12_a8_DATAD_driver,
	combout => Mux12_a8_combout);

Mux12_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux12_a9_DATAA_driver);

Mux12_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux12_a9_DATAB_driver);

Mux12_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(19),
	dataout => Mux12_a9_DATAC_driver);

Mux12_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_a8_combout,
	dataout => Mux12_a9_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N22
Mux12_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux12_a9_combout = (Mux9_a3_combout & (Mux12_a8_combout $ (((Add0_a61_combout & b_acombout(19)))))) # (!Mux9_a3_combout & (Mux12_a8_combout & (Add0_a61_combout $ (b_acombout(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux12_a9_DATAA_driver,
	datab => Mux12_a9_DATAB_driver,
	datac => Mux12_a9_DATAC_driver,
	datad => Mux12_a9_DATAD_driver,
	combout => Mux12_a9_combout);

Mux12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a7_combout,
	dataout => Mux12_DATAA_driver);

Mux12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => result_a2_combout,
	dataout => Mux12_DATAB_driver);

Mux12_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_a6_combout,
	dataout => Mux12_DATAC_driver);

Mux12_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_a9_combout,
	dataout => Mux12_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N6
Mux12 : cycloneii_lcell_comb
-- Equation(s):
-- Mux12_acombout = (Mux9_a7_combout & (((Mux12_a6_combout)))) # (!Mux9_a7_combout & ((Mux12_a6_combout & (result_a2_combout)) # (!Mux12_a6_combout & ((Mux12_a9_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux12_DATAA_driver,
	datab => Mux12_DATAB_driver,
	datac => Mux12_DATAC_driver,
	datad => Mux12_DATAD_driver,
	combout => Mux12_acombout);

Add0_a158_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a158_DATAC_driver);

Add0_a158_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(20),
	dataout => Add0_a158_DATAD_driver);

-- Location: LCCOMB_X44_Y23_N0
Add0_a158 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a158_combout = (Add0_a54_combout & a_acombout(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Add0_a158_DATAC_driver,
	datad => Add0_a158_DATAD_driver,
	combout => Add0_a158_combout);

Add0_a159_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a157_combout,
	dataout => Add0_a159_DATAA_driver);

Add0_a159_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a158_combout,
	dataout => Add0_a159_DATAB_driver);

Add0_a159_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a155,
	dataout => Add0_a159_CIN_driver);

-- Location: LCCOMB_X43_Y30_N26
Add0_a159 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a159_combout = (Add0_a157_combout & ((Add0_a158_combout & (Add0_a155 & VCC)) # (!Add0_a158_combout & (!Add0_a155)))) # (!Add0_a157_combout & ((Add0_a158_combout & (!Add0_a155)) # (!Add0_a158_combout & ((Add0_a155) # (GND)))))
-- Add0_a160 = CARRY((Add0_a157_combout & (!Add0_a158_combout & !Add0_a155)) # (!Add0_a157_combout & ((!Add0_a155) # (!Add0_a158_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a159_DATAA_driver,
	datab => Add0_a159_DATAB_driver,
	datad => VCC,
	cin => Add0_a159_CIN_driver,
	combout => Add0_a159_combout,
	cout => Add0_a160);

Add30_a40_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a40_combout,
	dataout => Add30_a40_DATAA_driver);

Add30_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a39,
	dataout => Add30_a40_CIN_driver);

-- Location: LCCOMB_X41_Y34_N12
Add30_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a40_combout = (Add29_a40_combout & (Add30_a39 $ (GND))) # (!Add29_a40_combout & (!Add30_a39 & VCC))
-- Add30_a41 = CARRY((Add29_a40_combout & !Add30_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add30_a40_DATAA_driver,
	datad => VCC,
	cin => Add30_a40_CIN_driver,
	combout => Add30_a40_combout,
	cout => Add30_a41);

Mux11_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a49_combout,
	dataout => Mux11_a3_DATAA_driver);

Mux11_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a40_combout,
	dataout => Mux11_a3_DATAB_driver);

Mux11_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux11_a3_DATAC_driver);

Mux11_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux11_a3_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N4
Mux11_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux11_a3_combout = (Mux29_a3_combout & (((Add30_a40_combout) # (Mux9_a8_combout)))) # (!Mux29_a3_combout & (ShiftRight1_a49_combout & ((!Mux9_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux11_a3_DATAA_driver,
	datab => Mux11_a3_DATAB_driver,
	datac => Mux11_a3_DATAC_driver,
	datad => Mux11_a3_DATAD_driver,
	combout => Mux11_a3_combout);

Add60_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a36_combout,
	dataout => Add60_a36_DATAA_driver);

Add60_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a35,
	dataout => Add60_a36_CIN_driver);

-- Location: LCCOMB_X36_Y32_N10
Add60_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a36_combout = (Add59_a36_combout & (Add60_a35 $ (GND))) # (!Add59_a36_combout & (!Add60_a35 & VCC))
-- Add60_a37 = CARRY((Add59_a36_combout & !Add60_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a36_DATAA_driver,
	datad => VCC,
	cin => Add60_a36_CIN_driver,
	combout => Add60_a36_combout,
	cout => Add60_a37);

Add60_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a38_combout,
	dataout => Add60_a38_DATAA_driver);

Add60_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a37,
	dataout => Add60_a38_CIN_driver);

-- Location: LCCOMB_X36_Y32_N12
Add60_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a38_combout = (Add59_a38_combout & (!Add60_a37)) # (!Add59_a38_combout & ((Add60_a37) # (GND)))
-- Add60_a39 = CARRY((!Add60_a37) # (!Add59_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a38_DATAA_driver,
	datad => VCC,
	cin => Add60_a38_CIN_driver,
	combout => Add60_a38_combout,
	cout => Add60_a39);

Add60_a40_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a40_combout,
	dataout => Add60_a40_DATAA_driver);

Add60_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a39,
	dataout => Add60_a40_CIN_driver);

-- Location: LCCOMB_X36_Y32_N14
Add60_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a40_combout = (Add59_a40_combout & (Add60_a39 $ (GND))) # (!Add59_a40_combout & (!Add60_a39 & VCC))
-- Add60_a41 = CARRY((Add59_a40_combout & !Add60_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a40_DATAA_driver,
	datad => VCC,
	cin => Add60_a40_CIN_driver,
	combout => Add60_a40_combout,
	cout => Add60_a41);

Add61_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a40_combout,
	dataout => Add61_a40_DATAB_driver);

Add61_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a39,
	dataout => Add61_a40_CIN_driver);

-- Location: LCCOMB_X40_Y32_N12
Add61_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a40_combout = (Add60_a40_combout & (Add61_a39 $ (GND))) # (!Add60_a40_combout & (!Add61_a39 & VCC))
-- Add61_a41 = CARRY((Add60_a40_combout & !Add61_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a40_DATAB_driver,
	datad => VCC,
	cin => Add61_a40_CIN_driver,
	combout => Add61_a40_combout,
	cout => Add61_a41);

Mux11_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux11_a4_DATAA_driver);

Mux11_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_a3_combout,
	dataout => Mux11_a4_DATAB_driver);

Mux11_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux11_a4_DATAC_driver);

Mux11_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a40_combout,
	dataout => Mux11_a4_DATAD_driver);

-- Location: LCCOMB_X41_Y33_N14
Mux11_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux11_a4_combout = (Mux9_a8_combout & ((Mux11_a3_combout & ((Add61_a40_combout))) # (!Mux11_a3_combout & (b_acombout(31))))) # (!Mux9_a8_combout & (Mux11_a3_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux11_a4_DATAA_driver,
	datab => Mux11_a4_DATAB_driver,
	datac => Mux11_a4_DATAC_driver,
	datad => Mux11_a4_DATAD_driver,
	combout => Mux11_a4_combout);

Mux11_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a9_combout,
	dataout => Mux11_a5_DATAA_driver);

Mux11_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a17_combout,
	dataout => Mux11_a5_DATAB_driver);

Mux11_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a159_combout,
	dataout => Mux11_a5_DATAC_driver);

Mux11_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_a4_combout,
	dataout => Mux11_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N18
Mux11_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux11_a5_combout = (Mux9_a9_combout & (((Add0_a159_combout)) # (!Mux9_a17_combout))) # (!Mux9_a9_combout & (Mux9_a17_combout & ((Mux11_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux11_a5_DATAA_driver,
	datab => Mux11_a5_DATAB_driver,
	datac => Mux11_a5_DATAC_driver,
	datad => Mux11_a5_DATAD_driver,
	combout => Mux11_a5_combout);

result_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(20),
	dataout => result_a3_DATAA_driver);

result_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(20),
	dataout => result_a3_DATAC_driver);

-- Location: LCCOMB_X42_Y30_N8
result_a3 : cycloneii_lcell_comb
-- Equation(s):
-- result_a3_combout = (b_acombout(20)) # (a_acombout(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => result_a3_DATAA_driver,
	datac => result_a3_DATAC_driver,
	combout => result_a3_combout);

ShiftLeft0_a76_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(18),
	dataout => ShiftLeft0_a76_DATAB_driver);

ShiftLeft0_a76_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(20),
	dataout => ShiftLeft0_a76_DATAC_driver);

ShiftLeft0_a76_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a76_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N8
ShiftLeft0_a76 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a76_combout = (a_acombout(1) & (b_acombout(18))) # (!a_acombout(1) & ((b_acombout(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a76_DATAB_driver,
	datac => ShiftLeft0_a76_DATAC_driver,
	datad => ShiftLeft0_a76_DATAD_driver,
	combout => ShiftLeft0_a76_combout);

ShiftLeft0_a77_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a73_combout,
	dataout => ShiftLeft0_a77_DATAB_driver);

ShiftLeft0_a77_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a76_combout,
	dataout => ShiftLeft0_a77_DATAC_driver);

ShiftLeft0_a77_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a77_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N26
ShiftLeft0_a77 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a77_combout = (a_acombout(0) & (ShiftLeft0_a73_combout)) # (!a_acombout(0) & ((ShiftLeft0_a76_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a77_DATAB_driver,
	datac => ShiftLeft0_a77_DATAC_driver,
	datad => ShiftLeft0_a77_DATAD_driver,
	combout => ShiftLeft0_a77_combout);

ShiftLeft0_a62_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(14),
	dataout => ShiftLeft0_a62_DATAB_driver);

ShiftLeft0_a62_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a62_DATAC_driver);

ShiftLeft0_a62_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(16),
	dataout => ShiftLeft0_a62_DATAD_driver);

-- Location: LCCOMB_X40_Y28_N2
ShiftLeft0_a62 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a62_combout = (a_acombout(1) & (b_acombout(14))) # (!a_acombout(1) & ((b_acombout(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a62_DATAB_driver,
	datac => ShiftLeft0_a62_DATAC_driver,
	datad => ShiftLeft0_a62_DATAD_driver,
	combout => ShiftLeft0_a62_combout);

ShiftLeft0_a63_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a63_DATAA_driver);

ShiftLeft0_a63_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a58_combout,
	dataout => ShiftLeft0_a63_DATAC_driver);

ShiftLeft0_a63_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a62_combout,
	dataout => ShiftLeft0_a63_DATAD_driver);

-- Location: LCCOMB_X40_Y28_N28
ShiftLeft0_a63 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a63_combout = (a_acombout(0) & (ShiftLeft0_a58_combout)) # (!a_acombout(0) & ((ShiftLeft0_a62_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a63_DATAA_driver,
	datac => ShiftLeft0_a63_DATAC_driver,
	datad => ShiftLeft0_a63_DATAD_driver,
	combout => ShiftLeft0_a63_combout);

ShiftLeft0_a78_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a77_combout,
	dataout => ShiftLeft0_a78_DATAB_driver);

ShiftLeft0_a78_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a63_combout,
	dataout => ShiftLeft0_a78_DATAC_driver);

ShiftLeft0_a78_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a78_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N22
ShiftLeft0_a78 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a78_combout = (a_acombout(2) & ((ShiftLeft0_a63_combout))) # (!a_acombout(2) & (ShiftLeft0_a77_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a78_DATAB_driver,
	datac => ShiftLeft0_a78_DATAC_driver,
	datad => ShiftLeft0_a78_DATAD_driver,
	combout => ShiftLeft0_a78_combout);

ShiftRight0_a58_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a5_combout,
	dataout => ShiftRight0_a58_DATAA_driver);

ShiftRight0_a58_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a58_DATAB_driver);

ShiftRight0_a58_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a58_DATAC_driver);

ShiftRight0_a58_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a57_combout,
	dataout => ShiftRight0_a58_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N0
ShiftRight0_a58 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a58_combout = (a_acombout(3) & (ShiftRight0_a5_combout & (!a_acombout(2)))) # (!a_acombout(3) & (((ShiftRight0_a57_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a58_DATAA_driver,
	datab => ShiftRight0_a58_DATAB_driver,
	datac => ShiftRight0_a58_DATAC_driver,
	datad => ShiftRight0_a58_DATAD_driver,
	combout => ShiftRight0_a58_combout);

Mux11_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_a0_combout,
	dataout => Mux11_a1_DATAA_driver);

Mux11_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a6_combout,
	dataout => Mux11_a1_DATAB_driver);

Mux11_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a58_combout,
	dataout => Mux11_a1_DATAC_driver);

Mux11_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a5_combout,
	dataout => Mux11_a1_DATAD_driver);

-- Location: LCCOMB_X38_Y35_N4
Mux11_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux11_a1_combout = (Mux9_a6_combout & (((ShiftRight0_a58_combout & Mux9_a5_combout)))) # (!Mux9_a6_combout & ((Mux11_a0_combout) # ((!Mux9_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux11_a1_DATAA_driver,
	datab => Mux11_a1_DATAB_driver,
	datac => Mux11_a1_DATAC_driver,
	datad => Mux11_a1_DATAD_driver,
	combout => Mux11_a1_combout);

Mux9_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux9_a4_DATAA_driver);

Mux9_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux9_a4_DATAC_driver);

Mux9_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux9_a4_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N28
Mux9_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a4_combout = (a_acombout(4)) # ((opcode_acombout(0)) # (!ShiftLeft0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a4_DATAA_driver,
	datac => Mux9_a4_DATAC_driver,
	datad => Mux9_a4_DATAD_driver,
	combout => Mux9_a4_combout);

Mux11_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a51_combout,
	dataout => Mux11_a2_DATAA_driver);

Mux11_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a78_combout,
	dataout => Mux11_a2_DATAB_driver);

Mux11_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_a1_combout,
	dataout => Mux11_a2_DATAC_driver);

Mux11_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a4_combout,
	dataout => Mux11_a2_DATAD_driver);

-- Location: LCCOMB_X38_Y35_N6
Mux11_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux11_a2_combout = (Mux11_a1_combout & (((ShiftLeft0_a78_combout) # (Mux9_a4_combout)))) # (!Mux11_a1_combout & (ShiftLeft0_a51_combout & ((!Mux9_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux11_a2_DATAA_driver,
	datab => Mux11_a2_DATAB_driver,
	datac => Mux11_a2_DATAC_driver,
	datad => Mux11_a2_DATAD_driver,
	combout => Mux11_a2_combout);

Mux11_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux11_a6_DATAA_driver);

Mux11_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_a2_combout,
	dataout => Mux11_a6_DATAB_driver);

Mux11_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(20),
	dataout => Mux11_a6_DATAC_driver);

Mux11_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux11_a6_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N16
Mux11_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux11_a6_combout = (Add0_a61_combout & ((a_acombout(20) $ (!Mux9_a3_combout)))) # (!Add0_a61_combout & ((Mux9_a3_combout & (Mux11_a2_combout)) # (!Mux9_a3_combout & ((a_acombout(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux11_a6_DATAA_driver,
	datab => Mux11_a6_DATAB_driver,
	datac => Mux11_a6_DATAC_driver,
	datad => Mux11_a6_DATAD_driver,
	combout => Mux11_a6_combout);

Mux11_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux11_a7_DATAA_driver);

Mux11_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux11_a7_DATAB_driver);

Mux11_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_a6_combout,
	dataout => Mux11_a7_DATAC_driver);

Mux11_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(20),
	dataout => Mux11_a7_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N10
Mux11_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux11_a7_combout = (Mux9_a3_combout & (Mux11_a6_combout $ (((Add0_a61_combout & b_acombout(20)))))) # (!Mux9_a3_combout & (Mux11_a6_combout & (Add0_a61_combout $ (b_acombout(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux11_a7_DATAA_driver,
	datab => Mux11_a7_DATAB_driver,
	datac => Mux11_a7_DATAC_driver,
	datad => Mux11_a7_DATAD_driver,
	combout => Mux11_a7_combout);

Mux11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a7_combout,
	dataout => Mux11_DATAA_driver);

Mux11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_a5_combout,
	dataout => Mux11_DATAB_driver);

Mux11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => result_a3_combout,
	dataout => Mux11_DATAC_driver);

Mux11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_a7_combout,
	dataout => Mux11_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N28
Mux11 : cycloneii_lcell_comb
-- Equation(s):
-- Mux11_acombout = (Mux9_a7_combout & (Mux11_a5_combout)) # (!Mux9_a7_combout & ((Mux11_a5_combout & (result_a3_combout)) # (!Mux11_a5_combout & ((Mux11_a7_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux11_DATAA_driver,
	datab => Mux11_DATAB_driver,
	datac => Mux11_DATAC_driver,
	datad => Mux11_DATAD_driver,
	combout => Mux11_acombout);

ShiftLeft0_a80_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a79_combout,
	dataout => ShiftLeft0_a80_DATAA_driver);

ShiftLeft0_a80_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a76_combout,
	dataout => ShiftLeft0_a80_DATAB_driver);

ShiftLeft0_a80_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a80_DATAC_driver);

-- Location: LCCOMB_X39_Y28_N6
ShiftLeft0_a80 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a80_combout = (a_acombout(0) & ((ShiftLeft0_a76_combout))) # (!a_acombout(0) & (ShiftLeft0_a79_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a80_DATAA_driver,
	datab => ShiftLeft0_a80_DATAB_driver,
	datac => ShiftLeft0_a80_DATAC_driver,
	combout => ShiftLeft0_a80_combout);

ShiftLeft0_a81_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a68_combout,
	dataout => ShiftLeft0_a81_DATAA_driver);

ShiftLeft0_a81_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a80_combout,
	dataout => ShiftLeft0_a81_DATAC_driver);

ShiftLeft0_a81_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a81_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N24
ShiftLeft0_a81 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a81_combout = (a_acombout(2) & (ShiftLeft0_a68_combout)) # (!a_acombout(2) & ((ShiftLeft0_a80_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a81_DATAA_driver,
	datac => ShiftLeft0_a81_DATAC_driver,
	datad => ShiftLeft0_a81_DATAD_driver,
	combout => ShiftLeft0_a81_combout);

ShiftLeft0_a21_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a21_DATAA_driver);

ShiftLeft0_a21_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(2),
	dataout => ShiftLeft0_a21_DATAB_driver);

ShiftLeft0_a21_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(4),
	dataout => ShiftLeft0_a21_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N22
ShiftLeft0_a21 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a21_combout = (a_acombout(1) & (b_acombout(2))) # (!a_acombout(1) & ((b_acombout(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a21_DATAA_driver,
	datab => ShiftLeft0_a21_DATAB_driver,
	datad => ShiftLeft0_a21_DATAD_driver,
	combout => ShiftLeft0_a21_combout);

ShiftLeft0_a25_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a25_DATAA_driver);

ShiftLeft0_a25_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a21_combout,
	dataout => ShiftLeft0_a25_DATAB_driver);

ShiftLeft0_a25_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a24_combout,
	dataout => ShiftLeft0_a25_DATAD_driver);

-- Location: LCCOMB_X41_Y28_N28
ShiftLeft0_a25 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a25_combout = (a_acombout(0) & (ShiftLeft0_a21_combout)) # (!a_acombout(0) & ((ShiftLeft0_a24_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a25_DATAA_driver,
	datab => ShiftLeft0_a25_DATAB_driver,
	datad => ShiftLeft0_a25_DATAD_driver,
	combout => ShiftLeft0_a25_combout);

ShiftLeft0_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a26_DATAA_driver);

ShiftLeft0_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a26_DATAB_driver);

ShiftLeft0_a26_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a25_combout,
	dataout => ShiftLeft0_a26_DATAC_driver);

ShiftLeft0_a26_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a13_combout,
	dataout => ShiftLeft0_a26_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N14
ShiftLeft0_a26 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a26_combout = (a_acombout(2) & (!a_acombout(1) & ((ShiftLeft0_a13_combout)))) # (!a_acombout(2) & (((ShiftLeft0_a25_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a26_DATAA_driver,
	datab => ShiftLeft0_a26_DATAB_driver,
	datac => ShiftLeft0_a26_DATAC_driver,
	datad => ShiftLeft0_a26_DATAD_driver,
	combout => ShiftLeft0_a26_combout);

Mux10_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux10_a0_DATAA_driver);

Mux10_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux10_a0_DATAC_driver);

Mux10_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a26_combout,
	dataout => Mux10_a0_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N2
Mux10_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux10_a0_combout = (!a_acombout(3) & (ShiftLeft0_a8_combout & ShiftLeft0_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux10_a0_DATAA_driver,
	datac => Mux10_a0_DATAC_driver,
	datad => Mux10_a0_DATAD_driver,
	combout => Mux10_a0_combout);

ShiftRight0_a42_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight0_a42_DATAA_driver);

ShiftRight0_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight0_a42_DATAB_driver);

ShiftRight0_a42_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a17_combout,
	dataout => ShiftRight0_a42_DATAC_driver);

ShiftRight0_a42_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a42_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N18
ShiftRight0_a42 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a42_combout = (a_acombout(1) & (!a_acombout(0) & (b_acombout(31)))) # (!a_acombout(1) & (((ShiftRight1_a17_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a42_DATAA_driver,
	datab => ShiftRight0_a42_DATAB_driver,
	datac => ShiftRight0_a42_DATAC_driver,
	datad => ShiftRight0_a42_DATAD_driver,
	combout => ShiftRight0_a42_combout);

ShiftRight0_a62_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a62_DATAA_driver);

ShiftRight0_a62_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a42_combout,
	dataout => ShiftRight0_a62_DATAB_driver);

ShiftRight0_a62_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a61_combout,
	dataout => ShiftRight0_a62_DATAC_driver);

ShiftRight0_a62_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a62_DATAD_driver);

-- Location: LCCOMB_X39_Y33_N0
ShiftRight0_a62 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a62_combout = (a_acombout(3) & (ShiftRight0_a42_combout & ((!a_acombout(2))))) # (!a_acombout(3) & (((ShiftRight0_a61_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a62_DATAA_driver,
	datab => ShiftRight0_a62_DATAB_driver,
	datac => ShiftRight0_a62_DATAC_driver,
	datad => ShiftRight0_a62_DATAD_driver,
	combout => ShiftRight0_a62_combout);

Mux10_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a6_combout,
	dataout => Mux10_a1_DATAA_driver);

Mux10_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_a0_combout,
	dataout => Mux10_a1_DATAB_driver);

Mux10_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a5_combout,
	dataout => Mux10_a1_DATAC_driver);

Mux10_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a62_combout,
	dataout => Mux10_a1_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N28
Mux10_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux10_a1_combout = (Mux9_a6_combout & (((Mux9_a5_combout & ShiftRight0_a62_combout)))) # (!Mux9_a6_combout & ((Mux10_a0_combout) # ((!Mux9_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux10_a1_DATAA_driver,
	datab => Mux10_a1_DATAB_driver,
	datac => Mux10_a1_DATAC_driver,
	datad => Mux10_a1_DATAD_driver,
	combout => Mux10_a1_combout);

Mux10_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a54_combout,
	dataout => Mux10_a2_DATAA_driver);

Mux10_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a81_combout,
	dataout => Mux10_a2_DATAB_driver);

Mux10_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_a1_combout,
	dataout => Mux10_a2_DATAC_driver);

Mux10_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a4_combout,
	dataout => Mux10_a2_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N18
Mux10_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux10_a2_combout = (Mux10_a1_combout & (((ShiftLeft0_a81_combout) # (Mux9_a4_combout)))) # (!Mux10_a1_combout & (ShiftLeft0_a54_combout & ((!Mux9_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux10_a2_DATAA_driver,
	datab => Mux10_a2_DATAB_driver,
	datac => Mux10_a2_DATAC_driver,
	datad => Mux10_a2_DATAD_driver,
	combout => Mux10_a2_combout);

Mux10_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux10_a6_DATAA_driver);

Mux10_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux10_a6_DATAB_driver);

Mux10_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_a2_combout,
	dataout => Mux10_a6_DATAC_driver);

Mux10_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(21),
	dataout => Mux10_a6_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N4
Mux10_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux10_a6_combout = (Mux9_a3_combout & ((Add0_a61_combout & ((a_acombout(21)))) # (!Add0_a61_combout & (Mux10_a2_combout)))) # (!Mux9_a3_combout & (Add0_a61_combout $ (((a_acombout(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100101100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux10_a6_DATAA_driver,
	datab => Mux10_a6_DATAB_driver,
	datac => Mux10_a6_DATAC_driver,
	datad => Mux10_a6_DATAD_driver,
	combout => Mux10_a6_combout);

Mux10_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux10_a7_DATAA_driver);

Mux10_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_a6_combout,
	dataout => Mux10_a7_DATAB_driver);

Mux10_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(21),
	dataout => Mux10_a7_DATAC_driver);

Mux10_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux10_a7_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N6
Mux10_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux10_a7_combout = (Mux9_a3_combout & (Mux10_a6_combout $ (((b_acombout(21) & Add0_a61_combout))))) # (!Mux9_a3_combout & (Mux10_a6_combout & (b_acombout(21) $ (Add0_a61_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux10_a7_DATAA_driver,
	datab => Mux10_a7_DATAB_driver,
	datac => Mux10_a7_DATAC_driver,
	datad => Mux10_a7_DATAD_driver,
	combout => Mux10_a7_combout);

result_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(21),
	dataout => result_a4_DATAC_driver);

result_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(21),
	dataout => result_a4_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N18
result_a4 : cycloneii_lcell_comb
-- Equation(s):
-- result_a4_combout = (b_acombout(21)) # (a_acombout(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => result_a4_DATAC_driver,
	datad => result_a4_DATAD_driver,
	combout => result_a4_combout);

Add0_a161_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a161_DATAA_driver);

Add0_a161_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(21),
	dataout => Add0_a161_DATAB_driver);

Add0_a161_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a161_DATAC_driver);

Add0_a161_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a161_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N8
Add0_a161 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a161_combout = (opcode_acombout(1) & (b_acombout(21) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!opcode_acombout(1) & (!b_acombout(21) & (!opcode_acombout(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a161_DATAA_driver,
	datab => Add0_a161_DATAB_driver,
	datac => Add0_a161_DATAC_driver,
	datad => Add0_a161_DATAD_driver,
	combout => Add0_a161_combout);

Add38_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add38_a7,
	dataout => Add38_a8_CIN_driver);

-- Location: LCCOMB_X42_Y26_N30
Add38_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add38_a8_combout = !Add38_a7

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add38_a8_CIN_driver,
	combout => Add38_a8_combout);

Add40_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add39_a10_combout,
	dataout => Add40_a10_DATAA_driver);

Add40_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a9,
	dataout => Add40_a10_CIN_driver);

-- Location: LCCOMB_X41_Y22_N26
Add40_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add40_a10_combout = (Add39_a10_combout & (!Add40_a9)) # (!Add39_a10_combout & ((Add40_a9) # (GND)))
-- Add40_a11 = CARRY((!Add40_a9) # (!Add39_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add40_a10_DATAA_driver,
	datad => VCC,
	cin => Add40_a10_CIN_driver,
	combout => Add40_a10_combout,
	cout => Add40_a11);

Add40_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a11,
	dataout => Add40_a12_CIN_driver);

-- Location: LCCOMB_X41_Y22_N28
Add40_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add40_a12_combout = !Add40_a11

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add40_a12_CIN_driver,
	combout => Add40_a12_combout);

Add41_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a8_combout,
	dataout => Add41_a8_DATAA_driver);

Add41_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a7,
	dataout => Add41_a8_CIN_driver);

-- Location: LCCOMB_X41_Y22_N8
Add41_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add41_a8_combout = (Add40_a8_combout & (Add41_a7 $ (GND))) # (!Add40_a8_combout & (!Add41_a7 & VCC))
-- Add41_a9 = CARRY((Add40_a8_combout & !Add41_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add41_a8_DATAA_driver,
	datad => VCC,
	cin => Add41_a8_CIN_driver,
	combout => Add41_a8_combout,
	cout => Add41_a9);

Add41_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add40_a10_combout,
	dataout => Add41_a10_DATAB_driver);

Add41_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a9,
	dataout => Add41_a10_CIN_driver);

-- Location: LCCOMB_X41_Y22_N10
Add41_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add41_a10_combout = (Add40_a10_combout & (!Add41_a9)) # (!Add40_a10_combout & ((Add41_a9) # (GND)))
-- Add41_a11 = CARRY((!Add41_a9) # (!Add40_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add41_a10_DATAB_driver,
	datad => VCC,
	cin => Add41_a10_CIN_driver,
	combout => Add41_a10_combout,
	cout => Add41_a11);

Add42_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a10_combout,
	dataout => Add42_a10_DATAB_driver);

Add42_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a9,
	dataout => Add42_a10_CIN_driver);

-- Location: LCCOMB_X41_Y21_N14
Add42_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add42_a10_combout = (Add41_a10_combout & (!Add42_a9)) # (!Add41_a10_combout & ((Add42_a9) # (GND)))
-- Add42_a11 = CARRY((!Add42_a9) # (!Add41_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add42_a10_DATAB_driver,
	datad => VCC,
	cin => Add42_a10_CIN_driver,
	combout => Add42_a10_combout,
	cout => Add42_a11);

Add42_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a12_combout,
	dataout => Add42_a12_DATAB_driver);

Add42_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a11,
	dataout => Add42_a12_CIN_driver);

-- Location: LCCOMB_X41_Y21_N16
Add42_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add42_a12_combout = (Add41_a12_combout & (Add42_a11 $ (GND))) # (!Add41_a12_combout & (!Add42_a11 & VCC))
-- Add42_a13 = CARRY((Add41_a12_combout & !Add42_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add42_a12_DATAB_driver,
	datad => VCC,
	cin => Add42_a12_CIN_driver,
	combout => Add42_a12_combout,
	cout => Add42_a13);

Add42_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add41_a14_combout,
	dataout => Add42_a14_DATAA_driver);

Add42_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a13,
	dataout => Add42_a14_CIN_driver);

-- Location: LCCOMB_X41_Y21_N18
Add42_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add42_a14_combout = (Add41_a14_combout & (!Add42_a13)) # (!Add41_a14_combout & ((Add42_a13) # (GND)))
-- Add42_a15 = CARRY((!Add42_a13) # (!Add41_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add42_a14_DATAA_driver,
	datad => VCC,
	cin => Add42_a14_CIN_driver,
	combout => Add42_a14_combout,
	cout => Add42_a15);

Add42_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a15,
	dataout => Add42_a16_CIN_driver);

-- Location: LCCOMB_X41_Y21_N20
Add42_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add42_a16_combout = !Add42_a15

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add42_a16_CIN_driver,
	combout => Add42_a16_combout);

Add43_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add42_a16_combout,
	dataout => Add43_a16_DATAB_driver);

Add43_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a15,
	dataout => Add43_a16_CIN_driver);

-- Location: LCCOMB_X44_Y21_N22
Add43_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a16_combout = (Add42_a16_combout & (Add43_a15 $ (GND))) # (!Add42_a16_combout & (!Add43_a15 & VCC))
-- Add43_a17 = CARRY((Add42_a16_combout & !Add43_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add43_a16_DATAB_driver,
	datad => VCC,
	cin => Add43_a16_CIN_driver,
	combout => Add43_a16_combout,
	cout => Add43_a17);

Add43_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a17,
	dataout => Add43_a18_CIN_driver);

-- Location: LCCOMB_X44_Y21_N24
Add43_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add43_a18_combout = Add43_a17

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add43_a18_CIN_driver,
	combout => Add43_a18_combout);

Add44_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a16_combout,
	dataout => Add44_a16_DATAB_driver);

Add44_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a15,
	dataout => Add44_a16_CIN_driver);

-- Location: LCCOMB_X44_Y24_N22
Add44_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a16_combout = (Add43_a16_combout & (Add44_a15 $ (GND))) # (!Add43_a16_combout & (!Add44_a15 & VCC))
-- Add44_a17 = CARRY((Add43_a16_combout & !Add44_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add44_a16_DATAB_driver,
	datad => VCC,
	cin => Add44_a16_CIN_driver,
	combout => Add44_a16_combout,
	cout => Add44_a17);

Add44_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add43_a18_combout,
	dataout => Add44_a18_DATAB_driver);

Add44_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a17,
	dataout => Add44_a18_CIN_driver);

-- Location: LCCOMB_X44_Y24_N24
Add44_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a18_combout = (Add43_a18_combout & (!Add44_a17)) # (!Add43_a18_combout & ((Add44_a17) # (GND)))
-- Add44_a19 = CARRY((!Add44_a17) # (!Add43_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add44_a18_DATAB_driver,
	datad => VCC,
	cin => Add44_a18_CIN_driver,
	combout => Add44_a18_combout,
	cout => Add44_a19);

Add44_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a19,
	dataout => Add44_a20_CIN_driver);

-- Location: LCCOMB_X44_Y24_N26
Add44_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add44_a20_combout = !Add44_a19

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add44_a20_CIN_driver,
	combout => Add44_a20_combout);

Add45_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add44_a20_combout,
	dataout => Add45_a20_DATAB_driver);

Add45_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a19,
	dataout => Add45_a20_CIN_driver);

-- Location: LCCOMB_X45_Y24_N24
Add45_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a20_combout = (Add44_a20_combout & (Add45_a19 $ (GND))) # (!Add44_a20_combout & (!Add45_a19 & VCC))
-- Add45_a21 = CARRY((Add44_a20_combout & !Add45_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add45_a20_DATAB_driver,
	datad => VCC,
	cin => Add45_a20_CIN_driver,
	combout => Add45_a20_combout,
	cout => Add45_a21);

Add45_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a21,
	dataout => Add45_a22_CIN_driver);

-- Location: LCCOMB_X45_Y24_N26
Add45_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add45_a22_combout = Add45_a21

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add45_a22_CIN_driver,
	combout => Add45_a22_combout);

Add46_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a16_combout,
	dataout => Add46_a16_DATAA_driver);

Add46_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a15,
	dataout => Add46_a16_CIN_driver);

-- Location: LCCOMB_X47_Y24_N20
Add46_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a16_combout = (Add45_a16_combout & (Add46_a15 $ (GND))) # (!Add45_a16_combout & (!Add46_a15 & VCC))
-- Add46_a17 = CARRY((Add45_a16_combout & !Add46_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add46_a16_DATAA_driver,
	datad => VCC,
	cin => Add46_a16_CIN_driver,
	combout => Add46_a16_combout,
	cout => Add46_a17);

Add46_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add45_a20_combout,
	dataout => Add46_a20_DATAB_driver);

Add46_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a19,
	dataout => Add46_a20_CIN_driver);

-- Location: LCCOMB_X47_Y24_N24
Add46_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a20_combout = (Add45_a20_combout & (Add46_a19 $ (GND))) # (!Add45_a20_combout & (!Add46_a19 & VCC))
-- Add46_a21 = CARRY((Add45_a20_combout & !Add46_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add46_a20_DATAB_driver,
	datad => VCC,
	cin => Add46_a20_CIN_driver,
	combout => Add46_a20_combout,
	cout => Add46_a21);

Add46_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a23,
	dataout => Add46_a24_CIN_driver);

-- Location: LCCOMB_X47_Y24_N28
Add46_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add46_a24_combout = !Add46_a23

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add46_a24_CIN_driver,
	combout => Add46_a24_combout);

Add47_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a16_combout,
	dataout => Add47_a16_DATAB_driver);

Add47_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a15,
	dataout => Add47_a16_CIN_driver);

-- Location: LCCOMB_X47_Y23_N18
Add47_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a16_combout = (Add46_a16_combout & (Add47_a15 $ (GND))) # (!Add46_a16_combout & (!Add47_a15 & VCC))
-- Add47_a17 = CARRY((Add46_a16_combout & !Add47_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add47_a16_DATAB_driver,
	datad => VCC,
	cin => Add47_a16_CIN_driver,
	combout => Add47_a16_combout,
	cout => Add47_a17);

Add47_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a20_combout,
	dataout => Add47_a20_DATAB_driver);

Add47_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a19,
	dataout => Add47_a20_CIN_driver);

-- Location: LCCOMB_X47_Y23_N22
Add47_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a20_combout = (Add46_a20_combout & (Add47_a19 $ (GND))) # (!Add46_a20_combout & (!Add47_a19 & VCC))
-- Add47_a21 = CARRY((Add46_a20_combout & !Add47_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add47_a20_DATAB_driver,
	datad => VCC,
	cin => Add47_a20_CIN_driver,
	combout => Add47_a20_combout,
	cout => Add47_a21);

Add47_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a22_combout,
	dataout => Add47_a22_DATAA_driver);

Add47_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a21,
	dataout => Add47_a22_CIN_driver);

-- Location: LCCOMB_X47_Y23_N24
Add47_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a22_combout = (Add46_a22_combout & (!Add47_a21)) # (!Add46_a22_combout & ((Add47_a21) # (GND)))
-- Add47_a23 = CARRY((!Add47_a21) # (!Add46_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add47_a22_DATAA_driver,
	datad => VCC,
	cin => Add47_a22_CIN_driver,
	combout => Add47_a22_combout,
	cout => Add47_a23);

Add47_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add46_a24_combout,
	dataout => Add47_a24_DATAB_driver);

Add47_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a23,
	dataout => Add47_a24_CIN_driver);

-- Location: LCCOMB_X47_Y23_N26
Add47_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a24_combout = (Add46_a24_combout & (Add47_a23 $ (GND))) # (!Add46_a24_combout & (!Add47_a23 & VCC))
-- Add47_a25 = CARRY((Add46_a24_combout & !Add47_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add47_a24_DATAB_driver,
	datad => VCC,
	cin => Add47_a24_CIN_driver,
	combout => Add47_a24_combout,
	cout => Add47_a25);

Add47_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a25,
	dataout => Add47_a26_CIN_driver);

-- Location: LCCOMB_X47_Y23_N28
Add47_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add47_a26_combout = Add47_a25

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add47_a26_CIN_driver,
	combout => Add47_a26_combout);

Add48_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a16_combout,
	dataout => Add48_a16_DATAB_driver);

Add48_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a15,
	dataout => Add48_a16_CIN_driver);

-- Location: LCCOMB_X48_Y23_N16
Add48_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a16_combout = (Add47_a16_combout & (Add48_a15 $ (GND))) # (!Add47_a16_combout & (!Add48_a15 & VCC))
-- Add48_a17 = CARRY((Add47_a16_combout & !Add48_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add48_a16_DATAB_driver,
	datad => VCC,
	cin => Add48_a16_CIN_driver,
	combout => Add48_a16_combout,
	cout => Add48_a17);

Add48_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a18_combout,
	dataout => Add48_a18_DATAA_driver);

Add48_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a17,
	dataout => Add48_a18_CIN_driver);

-- Location: LCCOMB_X48_Y23_N18
Add48_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a18_combout = (Add47_a18_combout & (!Add48_a17)) # (!Add47_a18_combout & ((Add48_a17) # (GND)))
-- Add48_a19 = CARRY((!Add48_a17) # (!Add47_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add48_a18_DATAA_driver,
	datad => VCC,
	cin => Add48_a18_CIN_driver,
	combout => Add48_a18_combout,
	cout => Add48_a19);

Add48_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a24_combout,
	dataout => Add48_a24_DATAB_driver);

Add48_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a23,
	dataout => Add48_a24_CIN_driver);

-- Location: LCCOMB_X48_Y23_N24
Add48_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a24_combout = (Add47_a24_combout & (Add48_a23 $ (GND))) # (!Add47_a24_combout & (!Add48_a23 & VCC))
-- Add48_a25 = CARRY((Add47_a24_combout & !Add48_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add48_a24_DATAB_driver,
	datad => VCC,
	cin => Add48_a24_CIN_driver,
	combout => Add48_a24_combout,
	cout => Add48_a25);

Add48_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add47_a26_combout,
	dataout => Add48_a26_DATAB_driver);

Add48_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a25,
	dataout => Add48_a26_CIN_driver);

-- Location: LCCOMB_X48_Y23_N26
Add48_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a26_combout = (Add47_a26_combout & (!Add48_a25)) # (!Add47_a26_combout & ((Add48_a25) # (GND)))
-- Add48_a27 = CARRY((!Add48_a25) # (!Add47_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add48_a26_DATAB_driver,
	datad => VCC,
	cin => Add48_a26_CIN_driver,
	combout => Add48_a26_combout,
	cout => Add48_a27);

Add48_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a27,
	dataout => Add48_a28_CIN_driver);

-- Location: LCCOMB_X48_Y23_N28
Add48_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add48_a28_combout = !Add48_a27

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add48_a28_CIN_driver,
	combout => Add48_a28_combout);

Add49_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a16_combout,
	dataout => Add49_a16_DATAB_driver);

Add49_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a15,
	dataout => Add49_a16_CIN_driver);

-- Location: LCCOMB_X45_Y23_N16
Add49_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a16_combout = (Add48_a16_combout & (Add49_a15 $ (GND))) # (!Add48_a16_combout & (!Add49_a15 & VCC))
-- Add49_a17 = CARRY((Add48_a16_combout & !Add49_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add49_a16_DATAB_driver,
	datad => VCC,
	cin => Add49_a16_CIN_driver,
	combout => Add49_a16_combout,
	cout => Add49_a17);

Add49_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a20_combout,
	dataout => Add49_a20_DATAA_driver);

Add49_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a19,
	dataout => Add49_a20_CIN_driver);

-- Location: LCCOMB_X45_Y23_N20
Add49_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a20_combout = (Add48_a20_combout & (Add49_a19 $ (GND))) # (!Add48_a20_combout & (!Add49_a19 & VCC))
-- Add49_a21 = CARRY((Add48_a20_combout & !Add49_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add49_a20_DATAA_driver,
	datad => VCC,
	cin => Add49_a20_CIN_driver,
	combout => Add49_a20_combout,
	cout => Add49_a21);

Add49_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a24_combout,
	dataout => Add49_a24_DATAB_driver);

Add49_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a23,
	dataout => Add49_a24_CIN_driver);

-- Location: LCCOMB_X45_Y23_N24
Add49_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a24_combout = (Add48_a24_combout & (Add49_a23 $ (GND))) # (!Add48_a24_combout & (!Add49_a23 & VCC))
-- Add49_a25 = CARRY((Add48_a24_combout & !Add49_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add49_a24_DATAB_driver,
	datad => VCC,
	cin => Add49_a24_CIN_driver,
	combout => Add49_a24_combout,
	cout => Add49_a25);

Add49_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a26_combout,
	dataout => Add49_a26_DATAB_driver);

Add49_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a25,
	dataout => Add49_a26_CIN_driver);

-- Location: LCCOMB_X45_Y23_N26
Add49_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a26_combout = (Add48_a26_combout & (!Add49_a25)) # (!Add48_a26_combout & ((Add49_a25) # (GND)))
-- Add49_a27 = CARRY((!Add49_a25) # (!Add48_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add49_a26_DATAB_driver,
	datad => VCC,
	cin => Add49_a26_CIN_driver,
	combout => Add49_a26_combout,
	cout => Add49_a27);

Add49_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add48_a28_combout,
	dataout => Add49_a28_DATAB_driver);

Add49_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a27,
	dataout => Add49_a28_CIN_driver);

-- Location: LCCOMB_X45_Y23_N28
Add49_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a28_combout = (Add48_a28_combout & (Add49_a27 $ (GND))) # (!Add48_a28_combout & (!Add49_a27 & VCC))
-- Add49_a29 = CARRY((Add48_a28_combout & !Add49_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add49_a28_DATAB_driver,
	datad => VCC,
	cin => Add49_a28_CIN_driver,
	combout => Add49_a28_combout,
	cout => Add49_a29);

Add49_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a29,
	dataout => Add49_a30_CIN_driver);

-- Location: LCCOMB_X45_Y23_N30
Add49_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add49_a30_combout = Add49_a29

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add49_a30_CIN_driver,
	combout => Add49_a30_combout);

Add50_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a24_combout,
	dataout => Add50_a24_DATAB_driver);

Add50_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a23,
	dataout => Add50_a24_CIN_driver);

-- Location: LCCOMB_X44_Y22_N8
Add50_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a24_combout = (Add49_a24_combout & (Add50_a23 $ (GND))) # (!Add49_a24_combout & (!Add50_a23 & VCC))
-- Add50_a25 = CARRY((Add49_a24_combout & !Add50_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a24_DATAB_driver,
	datad => VCC,
	cin => Add50_a24_CIN_driver,
	combout => Add50_a24_combout,
	cout => Add50_a25);

Add50_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a26_combout,
	dataout => Add50_a26_DATAB_driver);

Add50_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a25,
	dataout => Add50_a26_CIN_driver);

-- Location: LCCOMB_X44_Y22_N10
Add50_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a26_combout = (Add49_a26_combout & (!Add50_a25)) # (!Add49_a26_combout & ((Add50_a25) # (GND)))
-- Add50_a27 = CARRY((!Add50_a25) # (!Add49_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a26_DATAB_driver,
	datad => VCC,
	cin => Add50_a26_CIN_driver,
	combout => Add50_a26_combout,
	cout => Add50_a27);

Add50_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add49_a28_combout,
	dataout => Add50_a28_DATAB_driver);

Add50_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a27,
	dataout => Add50_a28_CIN_driver);

-- Location: LCCOMB_X44_Y22_N12
Add50_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add50_a28_combout = (Add49_a28_combout & (Add50_a27 $ (GND))) # (!Add49_a28_combout & (!Add50_a27 & VCC))
-- Add50_a29 = CARRY((Add49_a28_combout & !Add50_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add50_a28_DATAB_driver,
	datad => VCC,
	cin => Add50_a28_CIN_driver,
	combout => Add50_a28_combout,
	cout => Add50_a29);

Add51_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a16_combout,
	dataout => Add51_a16_DATAA_driver);

Add51_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a15,
	dataout => Add51_a16_CIN_driver);

-- Location: LCCOMB_X43_Y23_N30
Add51_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a16_combout = (Add50_a16_combout & (Add51_a15 $ (GND))) # (!Add50_a16_combout & (!Add51_a15 & VCC))
-- Add51_a17 = CARRY((Add50_a16_combout & !Add51_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add51_a16_DATAA_driver,
	datad => VCC,
	cin => Add51_a16_CIN_driver,
	combout => Add51_a16_combout,
	cout => Add51_a17);

Add51_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a18_combout,
	dataout => Add51_a18_DATAA_driver);

Add51_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a17,
	dataout => Add51_a18_CIN_driver);

-- Location: LCCOMB_X43_Y22_N0
Add51_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a18_combout = (Add50_a18_combout & (!Add51_a17)) # (!Add50_a18_combout & ((Add51_a17) # (GND)))
-- Add51_a19 = CARRY((!Add51_a17) # (!Add50_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add51_a18_DATAA_driver,
	datad => VCC,
	cin => Add51_a18_CIN_driver,
	combout => Add51_a18_combout,
	cout => Add51_a19);

Add51_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a26_combout,
	dataout => Add51_a26_DATAB_driver);

Add51_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a25,
	dataout => Add51_a26_CIN_driver);

-- Location: LCCOMB_X43_Y22_N8
Add51_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a26_combout = (Add50_a26_combout & (!Add51_a25)) # (!Add50_a26_combout & ((Add51_a25) # (GND)))
-- Add51_a27 = CARRY((!Add51_a25) # (!Add50_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a26_DATAB_driver,
	datad => VCC,
	cin => Add51_a26_CIN_driver,
	combout => Add51_a26_combout,
	cout => Add51_a27);

Add51_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a28_combout,
	dataout => Add51_a28_DATAB_driver);

Add51_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a27,
	dataout => Add51_a28_CIN_driver);

-- Location: LCCOMB_X43_Y22_N10
Add51_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a28_combout = (Add50_a28_combout & (Add51_a27 $ (GND))) # (!Add50_a28_combout & (!Add51_a27 & VCC))
-- Add51_a29 = CARRY((Add50_a28_combout & !Add51_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a28_DATAB_driver,
	datad => VCC,
	cin => Add51_a28_CIN_driver,
	combout => Add51_a28_combout,
	cout => Add51_a29);

Add51_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add50_a30_combout,
	dataout => Add51_a30_DATAB_driver);

Add51_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a29,
	dataout => Add51_a30_CIN_driver);

-- Location: LCCOMB_X43_Y22_N12
Add51_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add51_a30_combout = (Add50_a30_combout & (!Add51_a29)) # (!Add50_a30_combout & ((Add51_a29) # (GND)))
-- Add51_a31 = CARRY((!Add51_a29) # (!Add50_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add51_a30_DATAB_driver,
	datad => VCC,
	cin => Add51_a30_CIN_driver,
	combout => Add51_a30_combout,
	cout => Add51_a31);

Add52_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a26_combout,
	dataout => Add52_a26_DATAB_driver);

Add52_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a25,
	dataout => Add52_a26_CIN_driver);

-- Location: LCCOMB_X42_Y22_N8
Add52_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a26_combout = (Add51_a26_combout & (!Add52_a25)) # (!Add51_a26_combout & ((Add52_a25) # (GND)))
-- Add52_a27 = CARRY((!Add52_a25) # (!Add51_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a26_DATAB_driver,
	datad => VCC,
	cin => Add52_a26_CIN_driver,
	combout => Add52_a26_combout,
	cout => Add52_a27);

Add52_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a30_combout,
	dataout => Add52_a30_DATAB_driver);

Add52_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a29,
	dataout => Add52_a30_CIN_driver);

-- Location: LCCOMB_X42_Y22_N12
Add52_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a30_combout = (Add51_a30_combout & (!Add52_a29)) # (!Add51_a30_combout & ((Add52_a29) # (GND)))
-- Add52_a31 = CARRY((!Add52_a29) # (!Add51_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a30_DATAB_driver,
	datad => VCC,
	cin => Add52_a30_CIN_driver,
	combout => Add52_a30_combout,
	cout => Add52_a31);

Add52_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add51_a32_combout,
	dataout => Add52_a32_DATAB_driver);

Add52_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a31,
	dataout => Add52_a32_CIN_driver);

-- Location: LCCOMB_X42_Y22_N14
Add52_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add52_a32_combout = (Add51_a32_combout & (Add52_a31 $ (GND))) # (!Add51_a32_combout & (!Add52_a31 & VCC))
-- Add52_a33 = CARRY((Add51_a32_combout & !Add52_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add52_a32_DATAB_driver,
	datad => VCC,
	cin => Add52_a32_CIN_driver,
	combout => Add52_a32_combout,
	cout => Add52_a33);

Add53_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a28_combout,
	dataout => Add53_a28_DATAA_driver);

Add53_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a27,
	dataout => Add53_a28_CIN_driver);

-- Location: LCCOMB_X42_Y24_N8
Add53_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a28_combout = (Add52_a28_combout & (Add53_a27 $ (GND))) # (!Add52_a28_combout & (!Add53_a27 & VCC))
-- Add53_a29 = CARRY((Add52_a28_combout & !Add53_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add53_a28_DATAA_driver,
	datad => VCC,
	cin => Add53_a28_CIN_driver,
	combout => Add53_a28_combout,
	cout => Add53_a29);

Add53_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a30_combout,
	dataout => Add53_a30_DATAB_driver);

Add53_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a29,
	dataout => Add53_a30_CIN_driver);

-- Location: LCCOMB_X42_Y24_N10
Add53_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a30_combout = (Add52_a30_combout & (!Add53_a29)) # (!Add52_a30_combout & ((Add53_a29) # (GND)))
-- Add53_a31 = CARRY((!Add53_a29) # (!Add52_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a30_DATAB_driver,
	datad => VCC,
	cin => Add53_a30_CIN_driver,
	combout => Add53_a30_combout,
	cout => Add53_a31);

Add53_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add52_a32_combout,
	dataout => Add53_a32_DATAB_driver);

Add53_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a31,
	dataout => Add53_a32_CIN_driver);

-- Location: LCCOMB_X42_Y24_N12
Add53_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add53_a32_combout = (Add52_a32_combout & (Add53_a31 $ (GND))) # (!Add52_a32_combout & (!Add53_a31 & VCC))
-- Add53_a33 = CARRY((Add52_a32_combout & !Add53_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add53_a32_DATAB_driver,
	datad => VCC,
	cin => Add53_a32_CIN_driver,
	combout => Add53_a32_combout,
	cout => Add53_a33);

Add54_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a22_combout,
	dataout => Add54_a22_DATAA_driver);

Add54_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a21,
	dataout => Add54_a22_CIN_driver);

-- Location: LCCOMB_X41_Y24_N2
Add54_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a22_combout = (Add53_a22_combout & (!Add54_a21)) # (!Add53_a22_combout & ((Add54_a21) # (GND)))
-- Add54_a23 = CARRY((!Add54_a21) # (!Add53_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add54_a22_DATAA_driver,
	datad => VCC,
	cin => Add54_a22_CIN_driver,
	combout => Add54_a22_combout,
	cout => Add54_a23);

Add54_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a24_combout,
	dataout => Add54_a24_DATAA_driver);

Add54_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a23,
	dataout => Add54_a24_CIN_driver);

-- Location: LCCOMB_X41_Y24_N4
Add54_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a24_combout = (Add53_a24_combout & (Add54_a23 $ (GND))) # (!Add53_a24_combout & (!Add54_a23 & VCC))
-- Add54_a25 = CARRY((Add53_a24_combout & !Add54_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add54_a24_DATAA_driver,
	datad => VCC,
	cin => Add54_a24_CIN_driver,
	combout => Add54_a24_combout,
	cout => Add54_a25);

Add54_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a28_combout,
	dataout => Add54_a28_DATAB_driver);

Add54_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a27,
	dataout => Add54_a28_CIN_driver);

-- Location: LCCOMB_X41_Y24_N8
Add54_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a28_combout = (Add53_a28_combout & (Add54_a27 $ (GND))) # (!Add53_a28_combout & (!Add54_a27 & VCC))
-- Add54_a29 = CARRY((Add53_a28_combout & !Add54_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a28_DATAB_driver,
	datad => VCC,
	cin => Add54_a28_CIN_driver,
	combout => Add54_a28_combout,
	cout => Add54_a29);

Add54_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a30_combout,
	dataout => Add54_a30_DATAB_driver);

Add54_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a29,
	dataout => Add54_a30_CIN_driver);

-- Location: LCCOMB_X41_Y24_N10
Add54_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a30_combout = (Add53_a30_combout & (!Add54_a29)) # (!Add53_a30_combout & ((Add54_a29) # (GND)))
-- Add54_a31 = CARRY((!Add54_a29) # (!Add53_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a30_DATAB_driver,
	datad => VCC,
	cin => Add54_a30_CIN_driver,
	combout => Add54_a30_combout,
	cout => Add54_a31);

Add54_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a32_combout,
	dataout => Add54_a32_DATAB_driver);

Add54_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a31,
	dataout => Add54_a32_CIN_driver);

-- Location: LCCOMB_X41_Y24_N12
Add54_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a32_combout = (Add53_a32_combout & (Add54_a31 $ (GND))) # (!Add53_a32_combout & (!Add54_a31 & VCC))
-- Add54_a33 = CARRY((Add53_a32_combout & !Add54_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a32_DATAB_driver,
	datad => VCC,
	cin => Add54_a32_CIN_driver,
	combout => Add54_a32_combout,
	cout => Add54_a33);

Add54_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add53_a34_combout,
	dataout => Add54_a34_DATAB_driver);

Add54_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a33,
	dataout => Add54_a34_CIN_driver);

-- Location: LCCOMB_X41_Y24_N14
Add54_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add54_a34_combout = (Add53_a34_combout & (!Add54_a33)) # (!Add53_a34_combout & ((Add54_a33) # (GND)))
-- Add54_a35 = CARRY((!Add54_a33) # (!Add53_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add54_a34_DATAB_driver,
	datad => VCC,
	cin => Add54_a34_CIN_driver,
	combout => Add54_a34_combout,
	cout => Add54_a35);

Add55_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a22_combout,
	dataout => Add55_a22_DATAB_driver);

Add55_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a21,
	dataout => Add55_a22_CIN_driver);

-- Location: LCCOMB_X36_Y28_N0
Add55_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a22_combout = (Add54_a22_combout & (!Add55_a21)) # (!Add54_a22_combout & ((Add55_a21) # (GND)))
-- Add55_a23 = CARRY((!Add55_a21) # (!Add54_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a22_DATAB_driver,
	datad => VCC,
	cin => Add55_a22_CIN_driver,
	combout => Add55_a22_combout,
	cout => Add55_a23);

Add55_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a30_combout,
	dataout => Add55_a30_DATAB_driver);

Add55_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a29,
	dataout => Add55_a30_CIN_driver);

-- Location: LCCOMB_X36_Y28_N8
Add55_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a30_combout = (Add54_a30_combout & (!Add55_a29)) # (!Add54_a30_combout & ((Add55_a29) # (GND)))
-- Add55_a31 = CARRY((!Add55_a29) # (!Add54_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a30_DATAB_driver,
	datad => VCC,
	cin => Add55_a30_CIN_driver,
	combout => Add55_a30_combout,
	cout => Add55_a31);

Add55_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a32_combout,
	dataout => Add55_a32_DATAB_driver);

Add55_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a31,
	dataout => Add55_a32_CIN_driver);

-- Location: LCCOMB_X36_Y28_N10
Add55_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a32_combout = (Add54_a32_combout & (Add55_a31 $ (GND))) # (!Add54_a32_combout & (!Add55_a31 & VCC))
-- Add55_a33 = CARRY((Add54_a32_combout & !Add55_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a32_DATAB_driver,
	datad => VCC,
	cin => Add55_a32_CIN_driver,
	combout => Add55_a32_combout,
	cout => Add55_a33);

Add55_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a34_combout,
	dataout => Add55_a34_DATAB_driver);

Add55_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a33,
	dataout => Add55_a34_CIN_driver);

-- Location: LCCOMB_X36_Y28_N12
Add55_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a34_combout = (Add54_a34_combout & (!Add55_a33)) # (!Add54_a34_combout & ((Add55_a33) # (GND)))
-- Add55_a35 = CARRY((!Add55_a33) # (!Add54_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a34_DATAB_driver,
	datad => VCC,
	cin => Add55_a34_CIN_driver,
	combout => Add55_a34_combout,
	cout => Add55_a35);

Add55_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a36_combout,
	dataout => Add55_a36_DATAB_driver);

Add55_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a35,
	dataout => Add55_a36_CIN_driver);

-- Location: LCCOMB_X36_Y28_N14
Add55_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a36_combout = (Add54_a36_combout & (Add55_a35 $ (GND))) # (!Add54_a36_combout & (!Add55_a35 & VCC))
-- Add55_a37 = CARRY((Add54_a36_combout & !Add55_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add55_a36_DATAB_driver,
	datad => VCC,
	cin => Add55_a36_CIN_driver,
	combout => Add55_a36_combout,
	cout => Add55_a37);

Add56_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a30_combout,
	dataout => Add56_a30_DATAB_driver);

Add56_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a29,
	dataout => Add56_a30_CIN_driver);

-- Location: LCCOMB_X35_Y28_N8
Add56_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a30_combout = (Add55_a30_combout & (!Add56_a29)) # (!Add55_a30_combout & ((Add56_a29) # (GND)))
-- Add56_a31 = CARRY((!Add56_a29) # (!Add55_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a30_DATAB_driver,
	datad => VCC,
	cin => Add56_a30_CIN_driver,
	combout => Add56_a30_combout,
	cout => Add56_a31);

Add56_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a32_combout,
	dataout => Add56_a32_DATAB_driver);

Add56_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a31,
	dataout => Add56_a32_CIN_driver);

-- Location: LCCOMB_X35_Y28_N10
Add56_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a32_combout = (Add55_a32_combout & (Add56_a31 $ (GND))) # (!Add55_a32_combout & (!Add56_a31 & VCC))
-- Add56_a33 = CARRY((Add55_a32_combout & !Add56_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a32_DATAB_driver,
	datad => VCC,
	cin => Add56_a32_CIN_driver,
	combout => Add56_a32_combout,
	cout => Add56_a33);

Add56_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a34_combout,
	dataout => Add56_a34_DATAB_driver);

Add56_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a33,
	dataout => Add56_a34_CIN_driver);

-- Location: LCCOMB_X35_Y28_N12
Add56_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a34_combout = (Add55_a34_combout & (!Add56_a33)) # (!Add55_a34_combout & ((Add56_a33) # (GND)))
-- Add56_a35 = CARRY((!Add56_a33) # (!Add55_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a34_DATAB_driver,
	datad => VCC,
	cin => Add56_a34_CIN_driver,
	combout => Add56_a34_combout,
	cout => Add56_a35);

Add56_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a36_combout,
	dataout => Add56_a36_DATAB_driver);

Add56_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a35,
	dataout => Add56_a36_CIN_driver);

-- Location: LCCOMB_X35_Y28_N14
Add56_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a36_combout = (Add55_a36_combout & (Add56_a35 $ (GND))) # (!Add55_a36_combout & (!Add56_a35 & VCC))
-- Add56_a37 = CARRY((Add55_a36_combout & !Add56_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a36_DATAB_driver,
	datad => VCC,
	cin => Add56_a36_CIN_driver,
	combout => Add56_a36_combout,
	cout => Add56_a37);

Add57_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a36_combout,
	dataout => Add57_a36_DATAB_driver);

Add57_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a35,
	dataout => Add57_a36_CIN_driver);

-- Location: LCCOMB_X34_Y28_N12
Add57_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a36_combout = (Add56_a36_combout & (Add57_a35 $ (GND))) # (!Add56_a36_combout & (!Add57_a35 & VCC))
-- Add57_a37 = CARRY((Add56_a36_combout & !Add57_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add57_a36_DATAB_driver,
	datad => VCC,
	cin => Add57_a36_CIN_driver,
	combout => Add57_a36_combout,
	cout => Add57_a37);

Add58_a40_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a40_combout,
	dataout => Add58_a40_DATAA_driver);

Add58_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a39,
	dataout => Add58_a40_CIN_driver);

-- Location: LCCOMB_X34_Y32_N16
Add58_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a40_combout = (Add57_a40_combout & (Add58_a39 $ (GND))) # (!Add57_a40_combout & (!Add58_a39 & VCC))
-- Add58_a41 = CARRY((Add57_a40_combout & !Add58_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a40_DATAA_driver,
	datad => VCC,
	cin => Add58_a40_CIN_driver,
	combout => Add58_a40_combout,
	cout => Add58_a41);

Add58_a42_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a42_combout,
	dataout => Add58_a42_DATAA_driver);

Add58_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a41,
	dataout => Add58_a42_CIN_driver);

-- Location: LCCOMB_X34_Y32_N18
Add58_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a42_combout = (Add57_a42_combout & (!Add58_a41)) # (!Add57_a42_combout & ((Add58_a41) # (GND)))
-- Add58_a43 = CARRY((!Add58_a41) # (!Add57_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add58_a42_DATAA_driver,
	datad => VCC,
	cin => Add58_a42_CIN_driver,
	combout => Add58_a42_combout,
	cout => Add58_a43);

Add59_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a42_combout,
	dataout => Add59_a42_DATAB_driver);

Add59_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a41,
	dataout => Add59_a42_CIN_driver);

-- Location: LCCOMB_X35_Y32_N16
Add59_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a42_combout = (Add58_a42_combout & (!Add59_a41)) # (!Add58_a42_combout & ((Add59_a41) # (GND)))
-- Add59_a43 = CARRY((!Add59_a41) # (!Add58_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a42_DATAB_driver,
	datad => VCC,
	cin => Add59_a42_CIN_driver,
	combout => Add59_a42_combout,
	cout => Add59_a43);

Add60_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a42_combout,
	dataout => Add60_a42_DATAB_driver);

Add60_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a41,
	dataout => Add60_a42_CIN_driver);

-- Location: LCCOMB_X36_Y32_N16
Add60_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a42_combout = (Add59_a42_combout & (!Add60_a41)) # (!Add59_a42_combout & ((Add60_a41) # (GND)))
-- Add60_a43 = CARRY((!Add60_a41) # (!Add59_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a42_DATAB_driver,
	datad => VCC,
	cin => Add60_a42_CIN_driver,
	combout => Add60_a42_combout,
	cout => Add60_a43);

Add61_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a42_combout,
	dataout => Add61_a42_DATAB_driver);

Add61_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a41,
	dataout => Add61_a42_CIN_driver);

-- Location: LCCOMB_X40_Y32_N14
Add61_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a42_combout = (Add60_a42_combout & (!Add61_a41)) # (!Add60_a42_combout & ((Add61_a41) # (GND)))
-- Add61_a43 = CARRY((!Add61_a41) # (!Add60_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a42_DATAB_driver,
	datad => VCC,
	cin => Add61_a42_CIN_driver,
	combout => Add61_a42_combout,
	cout => Add61_a43);

Add0_a244_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a244_DATAA_driver);

Add0_a244_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a42_combout,
	dataout => Add0_a244_DATAB_driver);

Add0_a244_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a244_DATAC_driver);

Add0_a244_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a244_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N30
Add0_a244 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a244_combout = (opcode_acombout(1) & (Add61_a42_combout & (opcode_acombout(3) & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a244_DATAA_driver,
	datab => Add0_a244_DATAB_driver,
	datac => Add0_a244_DATAC_driver,
	datad => Add0_a244_DATAD_driver,
	combout => Add0_a244_combout);

Add0_a162_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a42_combout,
	dataout => Add0_a162_DATAA_driver);

Add0_a162_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a162_DATAB_driver);

Add0_a162_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a161_combout,
	dataout => Add0_a162_DATAC_driver);

Add0_a162_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a244_combout,
	dataout => Add0_a162_DATAD_driver);

-- Location: LCCOMB_X43_Y34_N18
Add0_a162 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a162_combout = (Add0_a161_combout) # ((Add0_a244_combout) # ((Add30_a42_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a162_DATAA_driver,
	datab => Add0_a162_DATAB_driver,
	datac => Add0_a162_DATAC_driver,
	datad => Add0_a162_DATAD_driver,
	combout => Add0_a162_combout);

Add0_a164_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a163_combout,
	dataout => Add0_a164_DATAA_driver);

Add0_a164_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a162_combout,
	dataout => Add0_a164_DATAB_driver);

Add0_a164_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a160,
	dataout => Add0_a164_CIN_driver);

-- Location: LCCOMB_X43_Y30_N28
Add0_a164 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a164_combout = ((Add0_a163_combout $ (Add0_a162_combout $ (!Add0_a160)))) # (GND)
-- Add0_a165 = CARRY((Add0_a163_combout & ((Add0_a162_combout) # (!Add0_a160))) # (!Add0_a163_combout & (Add0_a162_combout & !Add0_a160)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a164_DATAA_driver,
	datab => Add0_a164_DATAB_driver,
	datad => VCC,
	cin => Add0_a164_CIN_driver,
	combout => Add0_a164_combout,
	cout => Add0_a165);

Mux10_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_a4_combout,
	dataout => Mux10_a5_DATAA_driver);

Mux10_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a9_combout,
	dataout => Mux10_a5_DATAB_driver);

Mux10_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a164_combout,
	dataout => Mux10_a5_DATAC_driver);

Mux10_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a17_combout,
	dataout => Mux10_a5_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N14
Mux10_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux10_a5_combout = (Mux9_a9_combout & (((Add0_a164_combout) # (!Mux9_a17_combout)))) # (!Mux9_a9_combout & (Mux10_a4_combout & ((Mux9_a17_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux10_a5_DATAA_driver,
	datab => Mux10_a5_DATAB_driver,
	datac => Mux10_a5_DATAC_driver,
	datad => Mux10_a5_DATAD_driver,
	combout => Mux10_a5_combout);

Mux10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_a7_combout,
	dataout => Mux10_DATAA_driver);

Mux10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => result_a4_combout,
	dataout => Mux10_DATAB_driver);

Mux10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_a5_combout,
	dataout => Mux10_DATAC_driver);

Mux10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a7_combout,
	dataout => Mux10_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N24
Mux10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux10_acombout = (Mux10_a5_combout & (((result_a4_combout) # (Mux9_a7_combout)))) # (!Mux10_a5_combout & (Mux10_a7_combout & ((!Mux9_a7_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux10_DATAA_driver,
	datab => Mux10_DATAB_driver,
	datac => Mux10_DATAC_driver,
	datad => Mux10_DATAD_driver,
	combout => Mux10_acombout);

ShiftLeft0_a57_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a56_combout,
	dataout => ShiftLeft0_a57_DATAA_driver);

ShiftLeft0_a57_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a57_DATAC_driver);

ShiftLeft0_a57_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a42_combout,
	dataout => ShiftLeft0_a57_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N30
ShiftLeft0_a57 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a57_combout = (a_acombout(2) & ((ShiftLeft0_a42_combout))) # (!a_acombout(2) & (ShiftLeft0_a56_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a57_DATAA_driver,
	datac => ShiftLeft0_a57_DATAC_driver,
	datad => ShiftLeft0_a57_DATAD_driver,
	combout => ShiftLeft0_a57_combout);

ShiftLeft0_a29_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a29_DATAA_driver);

ShiftLeft0_a29_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a28_combout,
	dataout => ShiftLeft0_a29_DATAB_driver);

ShiftLeft0_a29_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a17_combout,
	dataout => ShiftLeft0_a29_DATAC_driver);

-- Location: LCCOMB_X39_Y30_N8
ShiftLeft0_a29 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a29_combout = (a_acombout(2) & ((ShiftLeft0_a17_combout))) # (!a_acombout(2) & (ShiftLeft0_a28_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a29_DATAA_driver,
	datab => ShiftLeft0_a29_DATAB_driver,
	datac => ShiftLeft0_a29_DATAC_driver,
	combout => ShiftLeft0_a29_combout);

Mux9_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux9_a10_DATAB_driver);

Mux9_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a29_combout,
	dataout => Mux9_a10_DATAC_driver);

Mux9_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux9_a10_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N14
Mux9_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a10_combout = (!a_acombout(3) & (ShiftLeft0_a29_combout & ShiftLeft0_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux9_a10_DATAB_driver,
	datac => Mux9_a10_DATAC_driver,
	datad => Mux9_a10_DATAD_driver,
	combout => Mux9_a10_combout);

Mux9_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a65_combout,
	dataout => Mux9_a11_DATAA_driver);

Mux9_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a10_combout,
	dataout => Mux9_a11_DATAB_driver);

Mux9_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a6_combout,
	dataout => Mux9_a11_DATAC_driver);

Mux9_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a5_combout,
	dataout => Mux9_a11_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N16
Mux9_a11 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a11_combout = (Mux9_a6_combout & (ShiftRight0_a65_combout & ((Mux9_a5_combout)))) # (!Mux9_a6_combout & (((Mux9_a10_combout) # (!Mux9_a5_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a11_DATAA_driver,
	datab => Mux9_a11_DATAB_driver,
	datac => Mux9_a11_DATAC_driver,
	datad => Mux9_a11_DATAD_driver,
	combout => Mux9_a11_combout);

Mux9_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a84_combout,
	dataout => Mux9_a12_DATAA_driver);

Mux9_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a57_combout,
	dataout => Mux9_a12_DATAB_driver);

Mux9_a12_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a11_combout,
	dataout => Mux9_a12_DATAC_driver);

Mux9_a12_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a4_combout,
	dataout => Mux9_a12_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N10
Mux9_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a12_combout = (Mux9_a11_combout & ((ShiftLeft0_a84_combout) # ((Mux9_a4_combout)))) # (!Mux9_a11_combout & (((ShiftLeft0_a57_combout & !Mux9_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a12_DATAA_driver,
	datab => Mux9_a12_DATAB_driver,
	datac => Mux9_a12_DATAC_driver,
	datad => Mux9_a12_DATAD_driver,
	combout => Mux9_a12_combout);

Mux9_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux9_a18_DATAA_driver);

Mux9_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a12_combout,
	dataout => Mux9_a18_DATAB_driver);

Mux9_a18_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux9_a18_DATAC_driver);

Mux9_a18_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(22),
	dataout => Mux9_a18_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N0
Mux9_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a18_combout = (Mux9_a3_combout & ((Add0_a61_combout & ((a_acombout(22)))) # (!Add0_a61_combout & (Mux9_a12_combout)))) # (!Mux9_a3_combout & ((Add0_a61_combout $ (a_acombout(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a18_DATAA_driver,
	datab => Mux9_a18_DATAB_driver,
	datac => Mux9_a18_DATAC_driver,
	datad => Mux9_a18_DATAD_driver,
	combout => Mux9_a18_combout);

Mux9_a19_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux9_a19_DATAA_driver);

Mux9_a19_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(22),
	dataout => Mux9_a19_DATAB_driver);

Mux9_a19_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux9_a19_DATAC_driver);

Mux9_a19_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a18_combout,
	dataout => Mux9_a19_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N2
Mux9_a19 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a19_combout = (Mux9_a3_combout & (Mux9_a18_combout $ (((b_acombout(22) & Add0_a61_combout))))) # (!Mux9_a3_combout & (Mux9_a18_combout & (b_acombout(22) $ (Add0_a61_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a19_DATAA_driver,
	datab => Mux9_a19_DATAB_driver,
	datac => Mux9_a19_DATAC_driver,
	datad => Mux9_a19_DATAD_driver,
	combout => Mux9_a19_combout);

result_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(22),
	dataout => result_a5_DATAB_driver);

result_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(22),
	dataout => result_a5_DATAD_driver);

-- Location: LCCOMB_X43_Y21_N0
result_a5 : cycloneii_lcell_comb
-- Equation(s):
-- result_a5_combout = (b_acombout(22)) # (a_acombout(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_a5_DATAB_driver,
	datad => result_a5_DATAD_driver,
	combout => result_a5_combout);

Add59_a44_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a44_combout,
	dataout => Add59_a44_DATAA_driver);

Add59_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a43,
	dataout => Add59_a44_CIN_driver);

-- Location: LCCOMB_X35_Y32_N18
Add59_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a44_combout = (Add58_a44_combout & (Add59_a43 $ (GND))) # (!Add58_a44_combout & (!Add59_a43 & VCC))
-- Add59_a45 = CARRY((Add58_a44_combout & !Add59_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add59_a44_DATAA_driver,
	datad => VCC,
	cin => Add59_a44_CIN_driver,
	combout => Add59_a44_combout,
	cout => Add59_a45);

Add60_a44_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a44_combout,
	dataout => Add60_a44_DATAB_driver);

Add60_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a43,
	dataout => Add60_a44_CIN_driver);

-- Location: LCCOMB_X36_Y32_N18
Add60_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a44_combout = (Add59_a44_combout & (Add60_a43 $ (GND))) # (!Add59_a44_combout & (!Add60_a43 & VCC))
-- Add60_a45 = CARRY((Add59_a44_combout & !Add60_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add60_a44_DATAB_driver,
	datad => VCC,
	cin => Add60_a44_CIN_driver,
	combout => Add60_a44_combout,
	cout => Add60_a45);

Add61_a44_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a44_combout,
	dataout => Add61_a44_DATAB_driver);

Add61_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a43,
	dataout => Add61_a44_CIN_driver);

-- Location: LCCOMB_X40_Y32_N16
Add61_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a44_combout = (Add60_a44_combout & (Add61_a43 $ (GND))) # (!Add60_a44_combout & (!Add61_a43 & VCC))
-- Add61_a45 = CARRY((Add60_a44_combout & !Add61_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a44_DATAB_driver,
	datad => VCC,
	cin => Add61_a44_CIN_driver,
	combout => Add61_a44_combout,
	cout => Add61_a45);

ShiftLeft0_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a10_DATAB_driver);

ShiftLeft0_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a10_DATAC_driver);

ShiftLeft0_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a10_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N16
ShiftLeft0_a10 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a10_combout = (a_acombout(1)) # ((a_acombout(0)) # (a_acombout(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a10_DATAB_driver,
	datac => ShiftLeft0_a10_DATAC_driver,
	datad => ShiftLeft0_a10_DATAD_driver,
	combout => ShiftLeft0_a10_combout);

ShiftRight1_a52_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a52_DATAA_driver);

ShiftRight1_a52_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a52_DATAB_driver);

ShiftRight1_a52_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a10_combout,
	dataout => ShiftRight1_a52_DATAC_driver);

ShiftRight1_a52_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => ShiftRight1_a52_DATAD_driver);

-- Location: LCCOMB_X36_Y30_N14
ShiftRight1_a52 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a52_combout = (a_acombout(3) & ((ShiftLeft0_a10_combout & (b_acombout(31))) # (!ShiftLeft0_a10_combout & ((b_acombout(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a52_DATAA_driver,
	datab => ShiftRight1_a52_DATAB_driver,
	datac => ShiftRight1_a52_DATAC_driver,
	datad => ShiftRight1_a52_DATAD_driver,
	combout => ShiftRight1_a52_combout);

ShiftRight1_a54_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a64_combout,
	dataout => ShiftRight1_a54_DATAA_driver);

ShiftRight1_a54_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a54_DATAB_driver);

ShiftRight1_a54_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a52_combout,
	dataout => ShiftRight1_a54_DATAC_driver);

-- Location: LCCOMB_X36_Y30_N2
ShiftRight1_a54 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a54_combout = (ShiftRight1_a52_combout) # ((ShiftRight0_a64_combout & !a_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a54_DATAA_driver,
	datab => ShiftRight1_a54_DATAB_driver,
	datac => ShiftRight1_a54_DATAC_driver,
	combout => ShiftRight1_a54_combout);

n_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => n_a9_DATAA_driver);

n_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => n_a9_DATAB_driver);

n_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => n_a9_DATAC_driver);

n_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => n_a9_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N30
n_a9 : cycloneii_lcell_comb
-- Equation(s):
-- n_a9_combout = (a_acombout(28)) # ((a_acombout(30)) # ((a_acombout(29)) # (a_acombout(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a9_DATAA_driver,
	datab => n_a9_DATAB_driver,
	datac => n_a9_DATAC_driver,
	datad => n_a9_DATAD_driver,
	combout => n_a9_combout);

n_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a0_combout,
	dataout => n_a10_DATAA_driver);

n_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => n_a10_DATAB_driver);

n_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => n_a10_DATAC_driver);

-- Location: LCCOMB_X43_Y26_N24
n_a10 : cycloneii_lcell_comb
-- Equation(s):
-- n_a10_combout = (n_a0_combout & ((!a_acombout(26)) # (!a_acombout(27)))) # (!n_a0_combout & (!a_acombout(27) & !a_acombout(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101100101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a10_DATAA_driver,
	datab => n_a10_DATAB_driver,
	datac => n_a10_DATAC_driver,
	combout => n_a10_combout);

n_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => n_a4_DATAA_driver);

n_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => n_a4_DATAB_driver);

n_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => n_a4_DATAC_driver);

n_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => n_a4_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N20
n_a4 : cycloneii_lcell_comb
-- Equation(s):
-- n_a4_combout = (a_acombout(28) & ((a_acombout(30) & (!a_acombout(29) & !a_acombout(31))) # (!a_acombout(30) & ((!a_acombout(31)) # (!a_acombout(29)))))) # (!a_acombout(28) & ((a_acombout(30) & ((!a_acombout(31)) # (!a_acombout(29)))) # (!a_acombout(30) & 
-- ((a_acombout(29)) # (a_acombout(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011101111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a4_DATAA_driver,
	datab => n_a4_DATAB_driver,
	datac => n_a4_DATAC_driver,
	datad => n_a4_DATAD_driver,
	combout => n_a4_combout);

n_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a9_combout,
	dataout => n_a11_DATAB_driver);

n_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a10_combout,
	dataout => n_a11_DATAC_driver);

n_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a4_combout,
	dataout => n_a11_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N26
n_a11 : cycloneii_lcell_comb
-- Equation(s):
-- n_a11_combout = n_a9_combout $ (((!n_a4_combout) # (!n_a10_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => n_a11_DATAB_driver,
	datac => n_a11_DATAC_driver,
	datad => n_a11_DATAD_driver,
	combout => n_a11_combout);

n_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => n_a0_DATAA_driver);

n_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => n_a0_DATAB_driver);

n_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => n_a0_DATAC_driver);

n_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => n_a0_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N16
n_a0 : cycloneii_lcell_comb
-- Equation(s):
-- n_a0_combout = a_acombout(28) $ (a_acombout(30) $ (a_acombout(29) $ (a_acombout(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a0_DATAA_driver,
	datab => n_a0_DATAB_driver,
	datac => n_a0_DATAC_driver,
	datad => n_a0_DATAD_driver,
	combout => n_a0_combout);

n_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => n_a5_DATAA_driver);

n_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => n_a5_DATAB_driver);

n_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a0_combout,
	dataout => n_a5_DATAC_driver);

n_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a4_combout,
	dataout => n_a5_DATAD_driver);

-- Location: LCCOMB_X43_Y26_N14
n_a5 : cycloneii_lcell_comb
-- Equation(s):
-- n_a5_combout = n_a4_combout $ (((a_acombout(26) & (!a_acombout(27) & n_a0_combout)) # (!a_acombout(26) & ((n_a0_combout) # (!a_acombout(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111001110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => n_a5_DATAA_driver,
	datab => n_a5_DATAB_driver,
	datac => n_a5_DATAC_driver,
	datad => n_a5_DATAD_driver,
	combout => n_a5_combout);

Add6_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => n_a5_combout,
	dataout => Add6_a2_DATAB_driver);

Add6_a2_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add6_a1,
	dataout => Add6_a2_CIN_driver);

-- Location: LCCOMB_X42_Y21_N2
Add6_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Add6_a2_combout = (n_a5_combout & (!Add6_a1)) # (!n_a5_combout & ((Add6_a1) # (GND)))
-- Add6_a3 = CARRY((!Add6_a1) # (!n_a5_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add6_a2_DATAB_driver,
	datad => VCC,
	cin => Add6_a2_CIN_driver,
	combout => Add6_a2_combout,
	cout => Add6_a3);

Add7_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add6_a0_combout,
	dataout => Add7_a0_DATAA_driver);

Add7_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(24),
	dataout => Add7_a0_DATAB_driver);

-- Location: LCCOMB_X42_Y21_N22
Add7_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add7_a0_combout = (Add6_a0_combout & (a_acombout(24) $ (GND))) # (!Add6_a0_combout & (!a_acombout(24) & VCC))
-- Add7_a1 = CARRY((Add6_a0_combout & !a_acombout(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add7_a0_DATAA_driver,
	datab => Add7_a0_DATAB_driver,
	datad => VCC,
	combout => Add7_a0_combout,
	cout => Add7_a1);

Add7_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add6_a4_combout,
	dataout => Add7_a4_DATAB_driver);

Add7_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add7_a3,
	dataout => Add7_a4_CIN_driver);

-- Location: LCCOMB_X42_Y21_N26
Add7_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add7_a4_combout = (Add6_a4_combout & (Add7_a3 $ (GND))) # (!Add6_a4_combout & (!Add7_a3 & VCC))
-- Add7_a5 = CARRY((Add6_a4_combout & !Add7_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add7_a4_DATAB_driver,
	datad => VCC,
	cin => Add7_a4_CIN_driver,
	combout => Add7_a4_combout,
	cout => Add7_a5);

Add7_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add6_a6_combout,
	dataout => Add7_a6_DATAA_driver);

Add7_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add7_a5,
	dataout => Add7_a6_CIN_driver);

-- Location: LCCOMB_X42_Y21_N28
Add7_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add7_a6_combout = (Add6_a6_combout & (!Add7_a5)) # (!Add6_a6_combout & ((Add7_a5) # (GND)))
-- Add7_a7 = CARRY((!Add7_a5) # (!Add6_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add7_a6_DATAA_driver,
	datad => VCC,
	cin => Add7_a6_CIN_driver,
	combout => Add7_a6_combout,
	cout => Add7_a7);

Add7_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add7_a7,
	dataout => Add7_a8_CIN_driver);

-- Location: LCCOMB_X42_Y21_N30
Add7_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add7_a8_combout = !Add7_a7

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add7_a8_CIN_driver,
	combout => Add7_a8_combout);

Add8_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add7_a6_combout,
	dataout => Add8_a6_DATAB_driver);

Add8_a6_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a5,
	dataout => Add8_a6_CIN_driver);

-- Location: LCCOMB_X42_Y21_N16
Add8_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Add8_a6_combout = (Add7_a6_combout & (!Add8_a5)) # (!Add7_a6_combout & ((Add8_a5) # (GND)))
-- Add8_a7 = CARRY((!Add8_a5) # (!Add7_a6_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add8_a6_DATAB_driver,
	datad => VCC,
	cin => Add8_a6_CIN_driver,
	combout => Add8_a6_combout,
	cout => Add8_a7);

Add9_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a0_combout,
	dataout => Add9_a0_DATAA_driver);

Add9_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(22),
	dataout => Add9_a0_DATAB_driver);

-- Location: LCCOMB_X43_Y21_N18
Add9_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Add9_a0_combout = (Add8_a0_combout & (a_acombout(22) $ (GND))) # (!Add8_a0_combout & (!a_acombout(22) & VCC))
-- Add9_a1 = CARRY((Add8_a0_combout & !a_acombout(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add9_a0_DATAA_driver,
	datab => Add9_a0_DATAB_driver,
	datad => VCC,
	combout => Add9_a0_combout,
	cout => Add9_a1);

Add9_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a4_combout,
	dataout => Add9_a4_DATAA_driver);

Add9_a4_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a3,
	dataout => Add9_a4_CIN_driver);

-- Location: LCCOMB_X43_Y21_N22
Add9_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Add9_a4_combout = (Add8_a4_combout & (Add9_a3 $ (GND))) # (!Add8_a4_combout & (!Add9_a3 & VCC))
-- Add9_a5 = CARRY((Add8_a4_combout & !Add9_a3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add9_a4_DATAA_driver,
	datad => VCC,
	cin => Add9_a4_CIN_driver,
	combout => Add9_a4_combout,
	cout => Add9_a5);

Add9_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a8_combout,
	dataout => Add9_a8_DATAB_driver);

Add9_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a7,
	dataout => Add9_a8_CIN_driver);

-- Location: LCCOMB_X43_Y21_N26
Add9_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add9_a8_combout = (Add8_a8_combout & (Add9_a7 $ (GND))) # (!Add8_a8_combout & (!Add9_a7 & VCC))
-- Add9_a9 = CARRY((Add8_a8_combout & !Add9_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add9_a8_DATAB_driver,
	datad => VCC,
	cin => Add9_a8_CIN_driver,
	combout => Add9_a8_combout,
	cout => Add9_a9);

Add9_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add8_a10_combout,
	dataout => Add9_a10_DATAA_driver);

Add9_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a9,
	dataout => Add9_a10_CIN_driver);

-- Location: LCCOMB_X43_Y21_N28
Add9_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add9_a10_combout = (Add8_a10_combout & (!Add9_a9)) # (!Add8_a10_combout & ((Add9_a9) # (GND)))
-- Add9_a11 = CARRY((!Add9_a9) # (!Add8_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add9_a10_DATAA_driver,
	datad => VCC,
	cin => Add9_a10_CIN_driver,
	combout => Add9_a10_combout,
	cout => Add9_a11);

Add9_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a11,
	dataout => Add9_a12_CIN_driver);

-- Location: LCCOMB_X43_Y21_N30
Add9_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add9_a12_combout = !Add9_a11

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add9_a12_CIN_driver,
	combout => Add9_a12_combout);

Add10_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a8_combout,
	dataout => Add10_a8_DATAB_driver);

Add10_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a7,
	dataout => Add10_a8_CIN_driver);

-- Location: LCCOMB_X43_Y21_N10
Add10_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add10_a8_combout = (Add9_a8_combout & (Add10_a7 $ (GND))) # (!Add9_a8_combout & (!Add10_a7 & VCC))
-- Add10_a9 = CARRY((Add9_a8_combout & !Add10_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add10_a8_DATAB_driver,
	datad => VCC,
	cin => Add10_a8_CIN_driver,
	combout => Add10_a8_combout,
	cout => Add10_a9);

Add10_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add9_a10_combout,
	dataout => Add10_a10_DATAB_driver);

Add10_a10_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a9,
	dataout => Add10_a10_CIN_driver);

-- Location: LCCOMB_X43_Y21_N12
Add10_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Add10_a10_combout = (Add9_a10_combout & (!Add10_a9)) # (!Add9_a10_combout & ((Add10_a9) # (GND)))
-- Add10_a11 = CARRY((!Add10_a9) # (!Add9_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add10_a10_DATAB_driver,
	datad => VCC,
	cin => Add10_a10_CIN_driver,
	combout => Add10_a10_combout,
	cout => Add10_a11);

Add10_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a13,
	dataout => Add10_a14_CIN_driver);

-- Location: LCCOMB_X43_Y21_N16
Add10_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add10_a14_combout = Add10_a13

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add10_a14_CIN_driver,
	combout => Add10_a14_combout);

Add11_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a8_combout,
	dataout => Add11_a8_DATAB_driver);

Add11_a8_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a7,
	dataout => Add11_a8_CIN_driver);

-- Location: LCCOMB_X43_Y25_N18
Add11_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Add11_a8_combout = (Add10_a8_combout & (Add11_a7 $ (GND))) # (!Add10_a8_combout & (!Add11_a7 & VCC))
-- Add11_a9 = CARRY((Add10_a8_combout & !Add11_a7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add11_a8_DATAB_driver,
	datad => VCC,
	cin => Add11_a8_CIN_driver,
	combout => Add11_a8_combout,
	cout => Add11_a9);

Add11_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a12_combout,
	dataout => Add11_a12_DATAA_driver);

Add11_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a11,
	dataout => Add11_a12_CIN_driver);

-- Location: LCCOMB_X43_Y25_N22
Add11_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add11_a12_combout = (Add10_a12_combout & (Add11_a11 $ (GND))) # (!Add10_a12_combout & (!Add11_a11 & VCC))
-- Add11_a13 = CARRY((Add10_a12_combout & !Add11_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add11_a12_DATAA_driver,
	datad => VCC,
	cin => Add11_a12_CIN_driver,
	combout => Add11_a12_combout,
	cout => Add11_a13);

Add11_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add10_a14_combout,
	dataout => Add11_a14_DATAB_driver);

Add11_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a13,
	dataout => Add11_a14_CIN_driver);

-- Location: LCCOMB_X43_Y25_N24
Add11_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add11_a14_combout = (Add10_a14_combout & (!Add11_a13)) # (!Add10_a14_combout & ((Add11_a13) # (GND)))
-- Add11_a15 = CARRY((!Add11_a13) # (!Add10_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add11_a14_DATAB_driver,
	datad => VCC,
	cin => Add11_a14_CIN_driver,
	combout => Add11_a14_combout,
	cout => Add11_a15);

Add11_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a15,
	dataout => Add11_a16_CIN_driver);

-- Location: LCCOMB_X43_Y25_N26
Add11_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add11_a16_combout = !Add11_a15

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add11_a16_CIN_driver,
	combout => Add11_a16_combout);

Add12_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add11_a16_combout,
	dataout => Add12_a16_DATAB_driver);

Add12_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a15,
	dataout => Add12_a16_CIN_driver);

-- Location: LCCOMB_X44_Y25_N16
Add12_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a16_combout = (Add11_a16_combout & (Add12_a15 $ (GND))) # (!Add11_a16_combout & (!Add12_a15 & VCC))
-- Add12_a17 = CARRY((Add11_a16_combout & !Add12_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add12_a16_DATAB_driver,
	datad => VCC,
	cin => Add12_a16_CIN_driver,
	combout => Add12_a16_combout,
	cout => Add12_a17);

Add12_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a17,
	dataout => Add12_a18_CIN_driver);

-- Location: LCCOMB_X44_Y25_N18
Add12_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add12_a18_combout = Add12_a17

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add12_a18_CIN_driver,
	combout => Add12_a18_combout);

Add13_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a12_combout,
	dataout => Add13_a12_DATAA_driver);

Add13_a12_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a11,
	dataout => Add13_a12_CIN_driver);

-- Location: LCCOMB_X45_Y25_N22
Add13_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a12_combout = (Add12_a12_combout & (Add13_a11 $ (GND))) # (!Add12_a12_combout & (!Add13_a11 & VCC))
-- Add13_a13 = CARRY((Add12_a12_combout & !Add13_a11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add13_a12_DATAA_driver,
	datad => VCC,
	cin => Add13_a12_CIN_driver,
	combout => Add13_a12_combout,
	cout => Add13_a13);

Add13_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a14_combout,
	dataout => Add13_a14_DATAA_driver);

Add13_a14_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a13,
	dataout => Add13_a14_CIN_driver);

-- Location: LCCOMB_X45_Y25_N24
Add13_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a14_combout = (Add12_a14_combout & (!Add13_a13)) # (!Add12_a14_combout & ((Add13_a13) # (GND)))
-- Add13_a15 = CARRY((!Add13_a13) # (!Add12_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add13_a14_DATAA_driver,
	datad => VCC,
	cin => Add13_a14_CIN_driver,
	combout => Add13_a14_combout,
	cout => Add13_a15);

Add13_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add12_a18_combout,
	dataout => Add13_a18_DATAB_driver);

Add13_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a17,
	dataout => Add13_a18_CIN_driver);

-- Location: LCCOMB_X45_Y25_N28
Add13_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a18_combout = (Add12_a18_combout & (!Add13_a17)) # (!Add12_a18_combout & ((Add13_a17) # (GND)))
-- Add13_a19 = CARRY((!Add13_a17) # (!Add12_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add13_a18_DATAB_driver,
	datad => VCC,
	cin => Add13_a18_CIN_driver,
	combout => Add13_a18_combout,
	cout => Add13_a19);

Add13_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a19,
	dataout => Add13_a20_CIN_driver);

-- Location: LCCOMB_X45_Y25_N30
Add13_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add13_a20_combout = !Add13_a19

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add13_a20_CIN_driver,
	combout => Add13_a20_combout);

Add14_a16_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add13_a16_combout,
	dataout => Add14_a16_DATAA_driver);

Add14_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a15,
	dataout => Add14_a16_CIN_driver);

-- Location: LCCOMB_X47_Y25_N20
Add14_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a16_combout = (Add13_a16_combout & (Add14_a15 $ (GND))) # (!Add13_a16_combout & (!Add14_a15 & VCC))
-- Add14_a17 = CARRY((Add13_a16_combout & !Add14_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add14_a16_DATAA_driver,
	datad => VCC,
	cin => Add14_a16_CIN_driver,
	combout => Add14_a16_combout,
	cout => Add14_a17);

Add14_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a21,
	dataout => Add14_a22_CIN_driver);

-- Location: LCCOMB_X47_Y25_N26
Add14_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add14_a22_combout = Add14_a21

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add14_a22_CIN_driver,
	combout => Add14_a22_combout);

Add15_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a16_combout,
	dataout => Add15_a16_DATAB_driver);

Add15_a16_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a15,
	dataout => Add15_a16_CIN_driver);

-- Location: LCCOMB_X47_Y26_N16
Add15_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a16_combout = (Add14_a16_combout & (Add15_a15 $ (GND))) # (!Add14_a16_combout & (!Add15_a15 & VCC))
-- Add15_a17 = CARRY((Add14_a16_combout & !Add15_a15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add15_a16_DATAB_driver,
	datad => VCC,
	cin => Add15_a16_CIN_driver,
	combout => Add15_a16_combout,
	cout => Add15_a17);

Add15_a18_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a18_combout,
	dataout => Add15_a18_DATAA_driver);

Add15_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a17,
	dataout => Add15_a18_CIN_driver);

-- Location: LCCOMB_X47_Y26_N18
Add15_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a18_combout = (Add14_a18_combout & (!Add15_a17)) # (!Add14_a18_combout & ((Add15_a17) # (GND)))
-- Add15_a19 = CARRY((!Add15_a17) # (!Add14_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add15_a18_DATAA_driver,
	datad => VCC,
	cin => Add15_a18_CIN_driver,
	combout => Add15_a18_combout,
	cout => Add15_a19);

Add15_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add14_a20_combout,
	dataout => Add15_a20_DATAA_driver);

Add15_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a19,
	dataout => Add15_a20_CIN_driver);

-- Location: LCCOMB_X47_Y26_N20
Add15_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a20_combout = (Add14_a20_combout & (Add15_a19 $ (GND))) # (!Add14_a20_combout & (!Add15_a19 & VCC))
-- Add15_a21 = CARRY((Add14_a20_combout & !Add15_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add15_a20_DATAA_driver,
	datad => VCC,
	cin => Add15_a20_CIN_driver,
	combout => Add15_a20_combout,
	cout => Add15_a21);

Add15_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a23,
	dataout => Add15_a24_CIN_driver);

-- Location: LCCOMB_X47_Y26_N24
Add15_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add15_a24_combout = !Add15_a23

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add15_a24_CIN_driver,
	combout => Add15_a24_combout);

Add16_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a18_combout,
	dataout => Add16_a18_DATAB_driver);

Add16_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a17,
	dataout => Add16_a18_CIN_driver);

-- Location: LCCOMB_X47_Y27_N22
Add16_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a18_combout = (Add15_a18_combout & (!Add16_a17)) # (!Add15_a18_combout & ((Add16_a17) # (GND)))
-- Add16_a19 = CARRY((!Add16_a17) # (!Add15_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add16_a18_DATAB_driver,
	datad => VCC,
	cin => Add16_a18_CIN_driver,
	combout => Add16_a18_combout,
	cout => Add16_a19);

Add16_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a20_combout,
	dataout => Add16_a20_DATAB_driver);

Add16_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a19,
	dataout => Add16_a20_CIN_driver);

-- Location: LCCOMB_X47_Y27_N24
Add16_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a20_combout = (Add15_a20_combout & (Add16_a19 $ (GND))) # (!Add15_a20_combout & (!Add16_a19 & VCC))
-- Add16_a21 = CARRY((Add15_a20_combout & !Add16_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add16_a20_DATAB_driver,
	datad => VCC,
	cin => Add16_a20_CIN_driver,
	combout => Add16_a20_combout,
	cout => Add16_a21);

Add16_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add15_a22_combout,
	dataout => Add16_a22_DATAA_driver);

Add16_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a21,
	dataout => Add16_a22_CIN_driver);

-- Location: LCCOMB_X47_Y27_N26
Add16_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add16_a22_combout = (Add15_a22_combout & (!Add16_a21)) # (!Add15_a22_combout & ((Add16_a21) # (GND)))
-- Add16_a23 = CARRY((!Add16_a21) # (!Add15_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add16_a22_DATAA_driver,
	datad => VCC,
	cin => Add16_a22_CIN_driver,
	combout => Add16_a22_combout,
	cout => Add16_a23);

Add17_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a18_combout,
	dataout => Add17_a18_DATAB_driver);

Add17_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a17,
	dataout => Add17_a18_CIN_driver);

-- Location: LCCOMB_X48_Y27_N18
Add17_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a18_combout = (Add16_a18_combout & (!Add17_a17)) # (!Add16_a18_combout & ((Add17_a17) # (GND)))
-- Add17_a19 = CARRY((!Add17_a17) # (!Add16_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add17_a18_DATAB_driver,
	datad => VCC,
	cin => Add17_a18_CIN_driver,
	combout => Add17_a18_combout,
	cout => Add17_a19);

Add17_a22_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a22_combout,
	dataout => Add17_a22_DATAB_driver);

Add17_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a21,
	dataout => Add17_a22_CIN_driver);

-- Location: LCCOMB_X48_Y27_N22
Add17_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a22_combout = (Add16_a22_combout & (!Add17_a21)) # (!Add16_a22_combout & ((Add17_a21) # (GND)))
-- Add17_a23 = CARRY((!Add17_a21) # (!Add16_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add17_a22_DATAB_driver,
	datad => VCC,
	cin => Add17_a22_CIN_driver,
	combout => Add17_a22_combout,
	cout => Add17_a23);

Add17_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a24_combout,
	dataout => Add17_a24_DATAB_driver);

Add17_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a23,
	dataout => Add17_a24_CIN_driver);

-- Location: LCCOMB_X48_Y27_N24
Add17_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a24_combout = (Add16_a24_combout & (Add17_a23 $ (GND))) # (!Add16_a24_combout & (!Add17_a23 & VCC))
-- Add17_a25 = CARRY((Add16_a24_combout & !Add17_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add17_a24_DATAB_driver,
	datad => VCC,
	cin => Add17_a24_CIN_driver,
	combout => Add17_a24_combout,
	cout => Add17_a25);

Add17_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add16_a26_combout,
	dataout => Add17_a26_DATAA_driver);

Add17_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a25,
	dataout => Add17_a26_CIN_driver);

-- Location: LCCOMB_X48_Y27_N26
Add17_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a26_combout = (Add16_a26_combout & (!Add17_a25)) # (!Add16_a26_combout & ((Add17_a25) # (GND)))
-- Add17_a27 = CARRY((!Add17_a25) # (!Add16_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add17_a26_DATAA_driver,
	datad => VCC,
	cin => Add17_a26_CIN_driver,
	combout => Add17_a26_combout,
	cout => Add17_a27);

Add17_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a27,
	dataout => Add17_a28_CIN_driver);

-- Location: LCCOMB_X48_Y27_N28
Add17_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add17_a28_combout = !Add17_a27

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add17_a28_CIN_driver,
	combout => Add17_a28_combout);

Add18_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a18_combout,
	dataout => Add18_a18_DATAB_driver);

Add18_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a17,
	dataout => Add18_a18_CIN_driver);

-- Location: LCCOMB_X49_Y27_N18
Add18_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a18_combout = (Add17_a18_combout & (!Add18_a17)) # (!Add17_a18_combout & ((Add18_a17) # (GND)))
-- Add18_a19 = CARRY((!Add18_a17) # (!Add17_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add18_a18_DATAB_driver,
	datad => VCC,
	cin => Add18_a18_CIN_driver,
	combout => Add18_a18_combout,
	cout => Add18_a19);

Add18_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a20_combout,
	dataout => Add18_a20_DATAA_driver);

Add18_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a19,
	dataout => Add18_a20_CIN_driver);

-- Location: LCCOMB_X49_Y27_N20
Add18_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a20_combout = (Add17_a20_combout & (Add18_a19 $ (GND))) # (!Add17_a20_combout & (!Add18_a19 & VCC))
-- Add18_a21 = CARRY((Add17_a20_combout & !Add18_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add18_a20_DATAA_driver,
	datad => VCC,
	cin => Add18_a20_CIN_driver,
	combout => Add18_a20_combout,
	cout => Add18_a21);

Add18_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add17_a24_combout,
	dataout => Add18_a24_DATAB_driver);

Add18_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a23,
	dataout => Add18_a24_CIN_driver);

-- Location: LCCOMB_X49_Y27_N24
Add18_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a24_combout = (Add17_a24_combout & (Add18_a23 $ (GND))) # (!Add17_a24_combout & (!Add18_a23 & VCC))
-- Add18_a25 = CARRY((Add17_a24_combout & !Add18_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add18_a24_DATAB_driver,
	datad => VCC,
	cin => Add18_a24_CIN_driver,
	combout => Add18_a24_combout,
	cout => Add18_a25);

Add18_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a29,
	dataout => Add18_a30_CIN_driver);

-- Location: LCCOMB_X49_Y27_N30
Add18_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add18_a30_combout = Add18_a29

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add18_a30_CIN_driver,
	combout => Add18_a30_combout);

Add19_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a18_combout,
	dataout => Add19_a18_DATAB_driver);

Add19_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a17,
	dataout => Add19_a18_CIN_driver);

-- Location: LCCOMB_X45_Y28_N2
Add19_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a18_combout = (Add18_a18_combout & (!Add19_a17)) # (!Add18_a18_combout & ((Add19_a17) # (GND)))
-- Add19_a19 = CARRY((!Add19_a17) # (!Add18_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add19_a18_DATAB_driver,
	datad => VCC,
	cin => Add19_a18_CIN_driver,
	combout => Add19_a18_combout,
	cout => Add19_a19);

Add19_a26_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a26_combout,
	dataout => Add19_a26_DATAA_driver);

Add19_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a25,
	dataout => Add19_a26_CIN_driver);

-- Location: LCCOMB_X45_Y28_N10
Add19_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a26_combout = (Add18_a26_combout & (!Add19_a25)) # (!Add18_a26_combout & ((Add19_a25) # (GND)))
-- Add19_a27 = CARRY((!Add19_a25) # (!Add18_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add19_a26_DATAA_driver,
	datad => VCC,
	cin => Add19_a26_CIN_driver,
	combout => Add19_a26_combout,
	cout => Add19_a27);

Add19_a28_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a28_combout,
	dataout => Add19_a28_DATAA_driver);

Add19_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a27,
	dataout => Add19_a28_CIN_driver);

-- Location: LCCOMB_X45_Y28_N12
Add19_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a28_combout = (Add18_a28_combout & (Add19_a27 $ (GND))) # (!Add18_a28_combout & (!Add19_a27 & VCC))
-- Add19_a29 = CARRY((Add18_a28_combout & !Add19_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add19_a28_DATAA_driver,
	datad => VCC,
	cin => Add19_a28_CIN_driver,
	combout => Add19_a28_combout,
	cout => Add19_a29);

Add19_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add18_a30_combout,
	dataout => Add19_a30_DATAB_driver);

Add19_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a29,
	dataout => Add19_a30_CIN_driver);

-- Location: LCCOMB_X45_Y28_N14
Add19_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a30_combout = (Add18_a30_combout & (!Add19_a29)) # (!Add18_a30_combout & ((Add19_a29) # (GND)))
-- Add19_a31 = CARRY((!Add19_a29) # (!Add18_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add19_a30_DATAB_driver,
	datad => VCC,
	cin => Add19_a30_CIN_driver,
	combout => Add19_a30_combout,
	cout => Add19_a31);

Add19_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a31,
	dataout => Add19_a32_CIN_driver);

-- Location: LCCOMB_X45_Y28_N16
Add19_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add19_a32_combout = !Add19_a31

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add19_a32_CIN_driver,
	combout => Add19_a32_combout);

Add20_a18_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a18_combout,
	dataout => Add20_a18_DATAB_driver);

Add20_a18_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a17,
	dataout => Add20_a18_CIN_driver);

-- Location: LCCOMB_X45_Y26_N0
Add20_a18 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a18_combout = (Add19_a18_combout & (!Add20_a17)) # (!Add19_a18_combout & ((Add20_a17) # (GND)))
-- Add20_a19 = CARRY((!Add20_a17) # (!Add19_a18_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a18_DATAB_driver,
	datad => VCC,
	cin => Add20_a18_CIN_driver,
	combout => Add20_a18_combout,
	cout => Add20_a19);

Add20_a26_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a26_combout,
	dataout => Add20_a26_DATAB_driver);

Add20_a26_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a25,
	dataout => Add20_a26_CIN_driver);

-- Location: LCCOMB_X45_Y26_N8
Add20_a26 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a26_combout = (Add19_a26_combout & (!Add20_a25)) # (!Add19_a26_combout & ((Add20_a25) # (GND)))
-- Add20_a27 = CARRY((!Add20_a25) # (!Add19_a26_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a26_DATAB_driver,
	datad => VCC,
	cin => Add20_a26_CIN_driver,
	combout => Add20_a26_combout,
	cout => Add20_a27);

Add20_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a28_combout,
	dataout => Add20_a28_DATAB_driver);

Add20_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a27,
	dataout => Add20_a28_CIN_driver);

-- Location: LCCOMB_X45_Y26_N10
Add20_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a28_combout = (Add19_a28_combout & (Add20_a27 $ (GND))) # (!Add19_a28_combout & (!Add20_a27 & VCC))
-- Add20_a29 = CARRY((Add19_a28_combout & !Add20_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a28_DATAB_driver,
	datad => VCC,
	cin => Add20_a28_CIN_driver,
	combout => Add20_a28_combout,
	cout => Add20_a29);

Add20_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add19_a30_combout,
	dataout => Add20_a30_DATAB_driver);

Add20_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a29,
	dataout => Add20_a30_CIN_driver);

-- Location: LCCOMB_X45_Y26_N12
Add20_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add20_a30_combout = (Add19_a30_combout & (!Add20_a29)) # (!Add19_a30_combout & ((Add20_a29) # (GND)))
-- Add20_a31 = CARRY((!Add20_a29) # (!Add19_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add20_a30_DATAB_driver,
	datad => VCC,
	cin => Add20_a30_CIN_driver,
	combout => Add20_a30_combout,
	cout => Add20_a31);

Add21_a20_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a20_combout,
	dataout => Add21_a20_DATAA_driver);

Add21_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a19,
	dataout => Add21_a20_CIN_driver);

-- Location: LCCOMB_X44_Y26_N2
Add21_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a20_combout = (Add20_a20_combout & (Add21_a19 $ (GND))) # (!Add20_a20_combout & (!Add21_a19 & VCC))
-- Add21_a21 = CARRY((Add20_a20_combout & !Add21_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add21_a20_DATAA_driver,
	datad => VCC,
	cin => Add21_a20_CIN_driver,
	combout => Add21_a20_combout,
	cout => Add21_a21);

Add21_a22_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a22_combout,
	dataout => Add21_a22_DATAA_driver);

Add21_a22_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a21,
	dataout => Add21_a22_CIN_driver);

-- Location: LCCOMB_X44_Y26_N4
Add21_a22 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a22_combout = (Add20_a22_combout & (!Add21_a21)) # (!Add20_a22_combout & ((Add21_a21) # (GND)))
-- Add21_a23 = CARRY((!Add21_a21) # (!Add20_a22_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add21_a22_DATAA_driver,
	datad => VCC,
	cin => Add21_a22_CIN_driver,
	combout => Add21_a22_combout,
	cout => Add21_a23);

Add21_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a24_combout,
	dataout => Add21_a24_DATAA_driver);

Add21_a24_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a23,
	dataout => Add21_a24_CIN_driver);

-- Location: LCCOMB_X44_Y26_N6
Add21_a24 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a24_combout = (Add20_a24_combout & (Add21_a23 $ (GND))) # (!Add20_a24_combout & (!Add21_a23 & VCC))
-- Add21_a25 = CARRY((Add20_a24_combout & !Add21_a23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add21_a24_DATAA_driver,
	datad => VCC,
	cin => Add21_a24_CIN_driver,
	combout => Add21_a24_combout,
	cout => Add21_a25);

Add21_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a28_combout,
	dataout => Add21_a28_DATAB_driver);

Add21_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a27,
	dataout => Add21_a28_CIN_driver);

-- Location: LCCOMB_X44_Y26_N10
Add21_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a28_combout = (Add20_a28_combout & (Add21_a27 $ (GND))) # (!Add20_a28_combout & (!Add21_a27 & VCC))
-- Add21_a29 = CARRY((Add20_a28_combout & !Add21_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a28_DATAB_driver,
	datad => VCC,
	cin => Add21_a28_CIN_driver,
	combout => Add21_a28_combout,
	cout => Add21_a29);

Add21_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a30_combout,
	dataout => Add21_a30_DATAB_driver);

Add21_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a29,
	dataout => Add21_a30_CIN_driver);

-- Location: LCCOMB_X44_Y26_N12
Add21_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a30_combout = (Add20_a30_combout & (!Add21_a29)) # (!Add20_a30_combout & ((Add21_a29) # (GND)))
-- Add21_a31 = CARRY((!Add21_a29) # (!Add20_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add21_a30_DATAB_driver,
	datad => VCC,
	cin => Add21_a30_CIN_driver,
	combout => Add21_a30_combout,
	cout => Add21_a31);

Add21_a34_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add20_a34_combout,
	dataout => Add21_a34_DATAA_driver);

Add21_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a33,
	dataout => Add21_a34_CIN_driver);

-- Location: LCCOMB_X44_Y26_N16
Add21_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a34_combout = (Add20_a34_combout & (!Add21_a33)) # (!Add20_a34_combout & ((Add21_a33) # (GND)))
-- Add21_a35 = CARRY((!Add21_a33) # (!Add20_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add21_a34_DATAA_driver,
	datad => VCC,
	cin => Add21_a34_CIN_driver,
	combout => Add21_a34_combout,
	cout => Add21_a35);

Add22_a20_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a20_combout,
	dataout => Add22_a20_DATAB_driver);

Add22_a20_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a19,
	dataout => Add22_a20_CIN_driver);

-- Location: LCCOMB_X41_Y26_N0
Add22_a20 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a20_combout = (Add21_a20_combout & (Add22_a19 $ (GND))) # (!Add21_a20_combout & (!Add22_a19 & VCC))
-- Add22_a21 = CARRY((Add21_a20_combout & !Add22_a19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a20_DATAB_driver,
	datad => VCC,
	cin => Add22_a20_CIN_driver,
	combout => Add22_a20_combout,
	cout => Add22_a21);

Add22_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a28_combout,
	dataout => Add22_a28_DATAB_driver);

Add22_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a27,
	dataout => Add22_a28_CIN_driver);

-- Location: LCCOMB_X41_Y26_N8
Add22_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a28_combout = (Add21_a28_combout & (Add22_a27 $ (GND))) # (!Add21_a28_combout & (!Add22_a27 & VCC))
-- Add22_a29 = CARRY((Add21_a28_combout & !Add22_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a28_DATAB_driver,
	datad => VCC,
	cin => Add22_a28_CIN_driver,
	combout => Add22_a28_combout,
	cout => Add22_a29);

Add22_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a30_combout,
	dataout => Add22_a30_DATAB_driver);

Add22_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a29,
	dataout => Add22_a30_CIN_driver);

-- Location: LCCOMB_X41_Y26_N10
Add22_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a30_combout = (Add21_a30_combout & (!Add22_a29)) # (!Add21_a30_combout & ((Add22_a29) # (GND)))
-- Add22_a31 = CARRY((!Add22_a29) # (!Add21_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a30_DATAB_driver,
	datad => VCC,
	cin => Add22_a30_CIN_driver,
	combout => Add22_a30_combout,
	cout => Add22_a31);

Add22_a32_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a32_combout,
	dataout => Add22_a32_DATAA_driver);

Add22_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a31,
	dataout => Add22_a32_CIN_driver);

-- Location: LCCOMB_X41_Y26_N12
Add22_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a32_combout = (Add21_a32_combout & (Add22_a31 $ (GND))) # (!Add21_a32_combout & (!Add22_a31 & VCC))
-- Add22_a33 = CARRY((Add21_a32_combout & !Add22_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add22_a32_DATAA_driver,
	datad => VCC,
	cin => Add22_a32_CIN_driver,
	combout => Add22_a32_combout,
	cout => Add22_a33);

Add22_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a34_combout,
	dataout => Add22_a34_DATAB_driver);

Add22_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a33,
	dataout => Add22_a34_CIN_driver);

-- Location: LCCOMB_X41_Y26_N14
Add22_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a34_combout = (Add21_a34_combout & (!Add22_a33)) # (!Add21_a34_combout & ((Add22_a33) # (GND)))
-- Add22_a35 = CARRY((!Add22_a33) # (!Add21_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add22_a34_DATAB_driver,
	datad => VCC,
	cin => Add22_a34_CIN_driver,
	combout => Add22_a34_combout,
	cout => Add22_a35);

Add23_a28_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a28_combout,
	dataout => Add23_a28_DATAB_driver);

Add23_a28_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a27,
	dataout => Add23_a28_CIN_driver);

-- Location: LCCOMB_X40_Y26_N8
Add23_a28 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a28_combout = (Add22_a28_combout & (Add23_a27 $ (GND))) # (!Add22_a28_combout & (!Add23_a27 & VCC))
-- Add23_a29 = CARRY((Add22_a28_combout & !Add23_a27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a28_DATAB_driver,
	datad => VCC,
	cin => Add23_a28_CIN_driver,
	combout => Add23_a28_combout,
	cout => Add23_a29);

Add23_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a30_combout,
	dataout => Add23_a30_DATAB_driver);

Add23_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a29,
	dataout => Add23_a30_CIN_driver);

-- Location: LCCOMB_X40_Y26_N10
Add23_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a30_combout = (Add22_a30_combout & (!Add23_a29)) # (!Add22_a30_combout & ((Add23_a29) # (GND)))
-- Add23_a31 = CARRY((!Add23_a29) # (!Add22_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a30_DATAB_driver,
	datad => VCC,
	cin => Add23_a30_CIN_driver,
	combout => Add23_a30_combout,
	cout => Add23_a31);

Add23_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a32_combout,
	dataout => Add23_a32_DATAB_driver);

Add23_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a31,
	dataout => Add23_a32_CIN_driver);

-- Location: LCCOMB_X40_Y26_N12
Add23_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a32_combout = (Add22_a32_combout & (Add23_a31 $ (GND))) # (!Add22_a32_combout & (!Add23_a31 & VCC))
-- Add23_a33 = CARRY((Add22_a32_combout & !Add23_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a32_DATAB_driver,
	datad => VCC,
	cin => Add23_a32_CIN_driver,
	combout => Add23_a32_combout,
	cout => Add23_a33);

Add23_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a34_combout,
	dataout => Add23_a34_DATAB_driver);

Add23_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a33,
	dataout => Add23_a34_CIN_driver);

-- Location: LCCOMB_X40_Y26_N14
Add23_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a34_combout = (Add22_a34_combout & (!Add23_a33)) # (!Add22_a34_combout & ((Add23_a33) # (GND)))
-- Add23_a35 = CARRY((!Add23_a33) # (!Add22_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a34_DATAB_driver,
	datad => VCC,
	cin => Add23_a34_CIN_driver,
	combout => Add23_a34_combout,
	cout => Add23_a35);

Add24_a30_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a30_combout,
	dataout => Add24_a30_DATAB_driver);

Add24_a30_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a29,
	dataout => Add24_a30_CIN_driver);

-- Location: LCCOMB_X39_Y26_N8
Add24_a30 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a30_combout = (Add23_a30_combout & (!Add24_a29)) # (!Add23_a30_combout & ((Add24_a29) # (GND)))
-- Add24_a31 = CARRY((!Add24_a29) # (!Add23_a30_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a30_DATAB_driver,
	datad => VCC,
	cin => Add24_a30_CIN_driver,
	combout => Add24_a30_combout,
	cout => Add24_a31);

Add24_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a32_combout,
	dataout => Add24_a32_DATAB_driver);

Add24_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a31,
	dataout => Add24_a32_CIN_driver);

-- Location: LCCOMB_X39_Y26_N10
Add24_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a32_combout = (Add23_a32_combout & (Add24_a31 $ (GND))) # (!Add23_a32_combout & (!Add24_a31 & VCC))
-- Add24_a33 = CARRY((Add23_a32_combout & !Add24_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a32_DATAB_driver,
	datad => VCC,
	cin => Add24_a32_CIN_driver,
	combout => Add24_a32_combout,
	cout => Add24_a33);

Add24_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a34_combout,
	dataout => Add24_a34_DATAB_driver);

Add24_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a33,
	dataout => Add24_a34_CIN_driver);

-- Location: LCCOMB_X39_Y26_N12
Add24_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a34_combout = (Add23_a34_combout & (!Add24_a33)) # (!Add23_a34_combout & ((Add24_a33) # (GND)))
-- Add24_a35 = CARRY((!Add24_a33) # (!Add23_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a34_DATAB_driver,
	datad => VCC,
	cin => Add24_a34_CIN_driver,
	combout => Add24_a34_combout,
	cout => Add24_a35);

Add24_a36_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a36_combout,
	dataout => Add24_a36_DATAA_driver);

Add24_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a35,
	dataout => Add24_a36_CIN_driver);

-- Location: LCCOMB_X39_Y26_N14
Add24_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a36_combout = (Add23_a36_combout & (Add24_a35 $ (GND))) # (!Add23_a36_combout & (!Add24_a35 & VCC))
-- Add24_a37 = CARRY((Add23_a36_combout & !Add24_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add24_a36_DATAA_driver,
	datad => VCC,
	cin => Add24_a36_CIN_driver,
	combout => Add24_a36_combout,
	cout => Add24_a37);

Add25_a32_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a32_combout,
	dataout => Add25_a32_DATAB_driver);

Add25_a32_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a31,
	dataout => Add25_a32_CIN_driver);

-- Location: LCCOMB_X38_Y26_N10
Add25_a32 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a32_combout = (Add24_a32_combout & (Add25_a31 $ (GND))) # (!Add24_a32_combout & (!Add25_a31 & VCC))
-- Add25_a33 = CARRY((Add24_a32_combout & !Add25_a31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a32_DATAB_driver,
	datad => VCC,
	cin => Add25_a32_CIN_driver,
	combout => Add25_a32_combout,
	cout => Add25_a33);

Add25_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a34_combout,
	dataout => Add25_a34_DATAB_driver);

Add25_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a33,
	dataout => Add25_a34_CIN_driver);

-- Location: LCCOMB_X38_Y26_N12
Add25_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a34_combout = (Add24_a34_combout & (!Add25_a33)) # (!Add24_a34_combout & ((Add25_a33) # (GND)))
-- Add25_a35 = CARRY((!Add25_a33) # (!Add24_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a34_DATAB_driver,
	datad => VCC,
	cin => Add25_a34_CIN_driver,
	combout => Add25_a34_combout,
	cout => Add25_a35);

Add25_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a36_combout,
	dataout => Add25_a36_DATAB_driver);

Add25_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a35,
	dataout => Add25_a36_CIN_driver);

-- Location: LCCOMB_X38_Y26_N14
Add25_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a36_combout = (Add24_a36_combout & (Add25_a35 $ (GND))) # (!Add24_a36_combout & (!Add25_a35 & VCC))
-- Add25_a37 = CARRY((Add24_a36_combout & !Add25_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a36_DATAB_driver,
	datad => VCC,
	cin => Add25_a36_CIN_driver,
	combout => Add25_a36_combout,
	cout => Add25_a37);

Add25_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a38_combout,
	dataout => Add25_a38_DATAA_driver);

Add25_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a37,
	dataout => Add25_a38_CIN_driver);

-- Location: LCCOMB_X38_Y26_N16
Add25_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a38_combout = (Add24_a38_combout & (!Add25_a37)) # (!Add24_a38_combout & ((Add25_a37) # (GND)))
-- Add25_a39 = CARRY((!Add25_a37) # (!Add24_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add25_a38_DATAA_driver,
	datad => VCC,
	cin => Add25_a38_CIN_driver,
	combout => Add25_a38_combout,
	cout => Add25_a39);

Add26_a34_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a34_combout,
	dataout => Add26_a34_DATAB_driver);

Add26_a34_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a33,
	dataout => Add26_a34_CIN_driver);

-- Location: LCCOMB_X38_Y30_N10
Add26_a34 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a34_combout = (Add25_a34_combout & (!Add26_a33)) # (!Add25_a34_combout & ((Add26_a33) # (GND)))
-- Add26_a35 = CARRY((!Add26_a33) # (!Add25_a34_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a34_DATAB_driver,
	datad => VCC,
	cin => Add26_a34_CIN_driver,
	combout => Add26_a34_combout,
	cout => Add26_a35);

Add26_a36_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a36_combout,
	dataout => Add26_a36_DATAB_driver);

Add26_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a35,
	dataout => Add26_a36_CIN_driver);

-- Location: LCCOMB_X38_Y30_N12
Add26_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a36_combout = (Add25_a36_combout & (Add26_a35 $ (GND))) # (!Add25_a36_combout & (!Add26_a35 & VCC))
-- Add26_a37 = CARRY((Add25_a36_combout & !Add26_a35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a36_DATAB_driver,
	datad => VCC,
	cin => Add26_a36_CIN_driver,
	combout => Add26_a36_combout,
	cout => Add26_a37);

Add26_a38_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a38_combout,
	dataout => Add26_a38_DATAB_driver);

Add26_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a37,
	dataout => Add26_a38_CIN_driver);

-- Location: LCCOMB_X38_Y30_N14
Add26_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a38_combout = (Add25_a38_combout & (!Add26_a37)) # (!Add25_a38_combout & ((Add26_a37) # (GND)))
-- Add26_a39 = CARRY((!Add26_a37) # (!Add25_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add26_a38_DATAB_driver,
	datad => VCC,
	cin => Add26_a38_CIN_driver,
	combout => Add26_a38_combout,
	cout => Add26_a39);

Add26_a40_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a40_combout,
	dataout => Add26_a40_DATAA_driver);

Add26_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a39,
	dataout => Add26_a40_CIN_driver);

-- Location: LCCOMB_X38_Y30_N16
Add26_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a40_combout = (Add25_a40_combout & (Add26_a39 $ (GND))) # (!Add25_a40_combout & (!Add26_a39 & VCC))
-- Add26_a41 = CARRY((Add25_a40_combout & !Add26_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add26_a40_DATAA_driver,
	datad => VCC,
	cin => Add26_a40_CIN_driver,
	combout => Add26_a40_combout,
	cout => Add26_a41);

Add27_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a40_combout,
	dataout => Add27_a40_DATAB_driver);

Add27_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a39,
	dataout => Add27_a40_CIN_driver);

-- Location: LCCOMB_X38_Y34_N16
Add27_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a40_combout = (Add26_a40_combout & (Add27_a39 $ (GND))) # (!Add26_a40_combout & (!Add27_a39 & VCC))
-- Add27_a41 = CARRY((Add26_a40_combout & !Add27_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a40_DATAB_driver,
	datad => VCC,
	cin => Add27_a40_CIN_driver,
	combout => Add27_a40_combout,
	cout => Add27_a41);

Add27_a42_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a42_combout,
	dataout => Add27_a42_DATAA_driver);

Add27_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a41,
	dataout => Add27_a42_CIN_driver);

-- Location: LCCOMB_X38_Y34_N18
Add27_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a42_combout = (Add26_a42_combout & (!Add27_a41)) # (!Add26_a42_combout & ((Add27_a41) # (GND)))
-- Add27_a43 = CARRY((!Add27_a41) # (!Add26_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add27_a42_DATAA_driver,
	datad => VCC,
	cin => Add27_a42_CIN_driver,
	combout => Add27_a42_combout,
	cout => Add27_a43);

Add28_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a42_combout,
	dataout => Add28_a42_DATAB_driver);

Add28_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a41,
	dataout => Add28_a42_CIN_driver);

-- Location: LCCOMB_X39_Y34_N16
Add28_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a42_combout = (Add27_a42_combout & (!Add28_a41)) # (!Add27_a42_combout & ((Add28_a41) # (GND)))
-- Add28_a43 = CARRY((!Add28_a41) # (!Add27_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a42_DATAB_driver,
	datad => VCC,
	cin => Add28_a42_CIN_driver,
	combout => Add28_a42_combout,
	cout => Add28_a43);

Add28_a44_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a44_combout,
	dataout => Add28_a44_DATAA_driver);

Add28_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a43,
	dataout => Add28_a44_CIN_driver);

-- Location: LCCOMB_X39_Y34_N18
Add28_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a44_combout = (Add27_a44_combout & (Add28_a43 $ (GND))) # (!Add27_a44_combout & (!Add28_a43 & VCC))
-- Add28_a45 = CARRY((Add27_a44_combout & !Add28_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add28_a44_DATAA_driver,
	datad => VCC,
	cin => Add28_a44_CIN_driver,
	combout => Add28_a44_combout,
	cout => Add28_a45);

Add29_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a42_combout,
	dataout => Add29_a42_DATAB_driver);

Add29_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a41,
	dataout => Add29_a42_CIN_driver);

-- Location: LCCOMB_X40_Y34_N16
Add29_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a42_combout = (Add28_a42_combout & (!Add29_a41)) # (!Add28_a42_combout & ((Add29_a41) # (GND)))
-- Add29_a43 = CARRY((!Add29_a41) # (!Add28_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a42_DATAB_driver,
	datad => VCC,
	cin => Add29_a42_CIN_driver,
	combout => Add29_a42_combout,
	cout => Add29_a43);

Add29_a44_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a44_combout,
	dataout => Add29_a44_DATAB_driver);

Add29_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a43,
	dataout => Add29_a44_CIN_driver);

-- Location: LCCOMB_X40_Y34_N18
Add29_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a44_combout = (Add28_a44_combout & (Add29_a43 $ (GND))) # (!Add28_a44_combout & (!Add29_a43 & VCC))
-- Add29_a45 = CARRY((Add28_a44_combout & !Add29_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a44_DATAB_driver,
	datad => VCC,
	cin => Add29_a44_CIN_driver,
	combout => Add29_a44_combout,
	cout => Add29_a45);

Add30_a44_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a44_combout,
	dataout => Add30_a44_DATAB_driver);

Add30_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a43,
	dataout => Add30_a44_CIN_driver);

-- Location: LCCOMB_X41_Y34_N16
Add30_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a44_combout = (Add29_a44_combout & (Add30_a43 $ (GND))) # (!Add29_a44_combout & (!Add30_a43 & VCC))
-- Add30_a45 = CARRY((Add29_a44_combout & !Add30_a43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a44_DATAB_driver,
	datad => VCC,
	cin => Add30_a44_CIN_driver,
	combout => Add30_a44_combout,
	cout => Add30_a45);

Mux9_a13_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux9_a13_DATAA_driver);

Mux9_a13_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a54_combout,
	dataout => Mux9_a13_DATAB_driver);

Mux9_a13_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux9_a13_DATAC_driver);

Mux9_a13_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a44_combout,
	dataout => Mux9_a13_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N10
Mux9_a13 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a13_combout = (Mux9_a8_combout & (((Mux29_a3_combout)))) # (!Mux9_a8_combout & ((Mux29_a3_combout & ((Add30_a44_combout))) # (!Mux29_a3_combout & (ShiftRight1_a54_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a13_DATAA_driver,
	datab => Mux9_a13_DATAB_driver,
	datac => Mux9_a13_DATAC_driver,
	datad => Mux9_a13_DATAD_driver,
	combout => Mux9_a13_combout);

Mux9_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux9_a14_DATAA_driver);

Mux9_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a44_combout,
	dataout => Mux9_a14_DATAB_driver);

Mux9_a14_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux9_a14_DATAC_driver);

Mux9_a14_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a13_combout,
	dataout => Mux9_a14_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N20
Mux9_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a14_combout = (Mux9_a8_combout & ((Mux9_a13_combout & (Add61_a44_combout)) # (!Mux9_a13_combout & ((b_acombout(31)))))) # (!Mux9_a8_combout & (((Mux9_a13_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a14_DATAA_driver,
	datab => Mux9_a14_DATAB_driver,
	datac => Mux9_a14_DATAC_driver,
	datad => Mux9_a14_DATAD_driver,
	combout => Mux9_a14_combout);

Mux9_a15_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a169_combout,
	dataout => Mux9_a15_DATAA_driver);

Mux9_a15_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a9_combout,
	dataout => Mux9_a15_DATAB_driver);

Mux9_a15_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a14_combout,
	dataout => Mux9_a15_DATAC_driver);

Mux9_a15_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a17_combout,
	dataout => Mux9_a15_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N26
Mux9_a15 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_a15_combout = (Mux9_a9_combout & ((Add0_a169_combout) # ((!Mux9_a17_combout)))) # (!Mux9_a9_combout & (((Mux9_a14_combout & Mux9_a17_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_a15_DATAA_driver,
	datab => Mux9_a15_DATAB_driver,
	datac => Mux9_a15_DATAC_driver,
	datad => Mux9_a15_DATAD_driver,
	combout => Mux9_a15_combout);

Mux9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a7_combout,
	dataout => Mux9_DATAA_driver);

Mux9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a19_combout,
	dataout => Mux9_DATAB_driver);

Mux9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => result_a5_combout,
	dataout => Mux9_DATAC_driver);

Mux9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a15_combout,
	dataout => Mux9_DATAD_driver);

-- Location: LCCOMB_X41_Y30_N28
Mux9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux9_acombout = (Mux9_a7_combout & (((Mux9_a15_combout)))) # (!Mux9_a7_combout & ((Mux9_a15_combout & ((result_a5_combout))) # (!Mux9_a15_combout & (Mux9_a19_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux9_DATAA_driver,
	datab => Mux9_DATAB_driver,
	datac => Mux9_DATAC_driver,
	datad => Mux9_DATAD_driver,
	combout => Mux9_acombout);

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
a_a23_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_a(23),
	combout => a_acombout(23));

result_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(23),
	dataout => result_a6_DATAB_driver);

result_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(23),
	dataout => result_a6_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N30
result_a6 : cycloneii_lcell_comb
-- Equation(s):
-- result_a6_combout = (b_acombout(23)) # (a_acombout(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => result_a6_DATAB_driver,
	datad => result_a6_DATAD_driver,
	combout => result_a6_combout);

ShiftLeft0_a87_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a86_combout,
	dataout => ShiftLeft0_a87_DATAA_driver);

ShiftLeft0_a87_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a74_combout,
	dataout => ShiftLeft0_a87_DATAB_driver);

ShiftLeft0_a87_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a87_DATAC_driver);

-- Location: LCCOMB_X38_Y29_N14
ShiftLeft0_a87 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a87_combout = (a_acombout(2) & ((ShiftLeft0_a74_combout))) # (!a_acombout(2) & (ShiftLeft0_a86_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a87_DATAA_driver,
	datab => ShiftLeft0_a87_DATAB_driver,
	datac => ShiftLeft0_a87_DATAC_driver,
	combout => ShiftLeft0_a87_combout);

Mux8_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_a1_combout,
	dataout => Mux8_a2_DATAA_driver);

Mux8_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a60_combout,
	dataout => Mux8_a2_DATAB_driver);

Mux8_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a87_combout,
	dataout => Mux8_a2_DATAC_driver);

Mux8_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a4_combout,
	dataout => Mux8_a2_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N16
Mux8_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux8_a2_combout = (Mux8_a1_combout & (((ShiftLeft0_a87_combout) # (Mux9_a4_combout)))) # (!Mux8_a1_combout & (ShiftLeft0_a60_combout & ((!Mux9_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux8_a2_DATAA_driver,
	datab => Mux8_a2_DATAB_driver,
	datac => Mux8_a2_DATAC_driver,
	datad => Mux8_a2_DATAD_driver,
	combout => Mux8_a2_combout);

Mux8_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(23),
	dataout => Mux8_a6_DATAA_driver);

Mux8_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux8_a6_DATAB_driver);

Mux8_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux8_a6_DATAC_driver);

Mux8_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_a2_combout,
	dataout => Mux8_a6_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N20
Mux8_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux8_a6_combout = (Mux9_a3_combout & ((Add0_a61_combout & (a_acombout(23))) # (!Add0_a61_combout & ((Mux8_a2_combout))))) # (!Mux9_a3_combout & (a_acombout(23) $ ((Add0_a61_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux8_a6_DATAA_driver,
	datab => Mux8_a6_DATAB_driver,
	datac => Mux8_a6_DATAC_driver,
	datad => Mux8_a6_DATAD_driver,
	combout => Mux8_a6_combout);

Mux8_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Mux8_a7_DATAA_driver);

Mux8_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(23),
	dataout => Mux8_a7_DATAB_driver);

Mux8_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_a6_combout,
	dataout => Mux8_a7_DATAC_driver);

Mux8_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a3_combout,
	dataout => Mux8_a7_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N14
Mux8_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux8_a7_combout = (Mux9_a3_combout & (Mux8_a6_combout $ (((Add0_a61_combout & b_acombout(23)))))) # (!Mux9_a3_combout & (Mux8_a6_combout & (Add0_a61_combout $ (b_acombout(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux8_a7_DATAA_driver,
	datab => Mux8_a7_DATAB_driver,
	datac => Mux8_a7_DATAC_driver,
	datad => Mux8_a7_DATAD_driver,
	combout => Mux8_a7_combout);

Add60_a46_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a46_combout,
	dataout => Add60_a46_DATAA_driver);

Add60_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a45,
	dataout => Add60_a46_CIN_driver);

-- Location: LCCOMB_X36_Y32_N20
Add60_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a46_combout = (Add59_a46_combout & (!Add60_a45)) # (!Add59_a46_combout & ((Add60_a45) # (GND)))
-- Add60_a47 = CARRY((!Add60_a45) # (!Add59_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add60_a46_DATAA_driver,
	datad => VCC,
	cin => Add60_a46_CIN_driver,
	combout => Add60_a46_combout,
	cout => Add60_a47);

Add61_a46_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a46_combout,
	dataout => Add61_a46_DATAB_driver);

Add61_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a45,
	dataout => Add61_a46_CIN_driver);

-- Location: LCCOMB_X40_Y32_N18
Add61_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a46_combout = (Add60_a46_combout & (!Add61_a45)) # (!Add60_a46_combout & ((Add61_a45) # (GND)))
-- Add61_a47 = CARRY((!Add61_a45) # (!Add60_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add61_a46_DATAB_driver,
	datad => VCC,
	cin => Add61_a46_CIN_driver,
	combout => Add61_a46_combout,
	cout => Add61_a47);

ShiftRight1_a24_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(25),
	dataout => ShiftRight1_a24_DATAA_driver);

ShiftRight1_a24_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(23),
	dataout => ShiftRight1_a24_DATAB_driver);

ShiftRight1_a24_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight1_a24_DATAC_driver);

-- Location: LCCOMB_X38_Y28_N20
ShiftRight1_a24 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a24_combout = (a_acombout(1) & (b_acombout(25))) # (!a_acombout(1) & ((b_acombout(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a24_DATAA_driver,
	datab => ShiftRight1_a24_DATAB_driver,
	datac => ShiftRight1_a24_DATAC_driver,
	combout => ShiftRight1_a24_combout);

ShiftRight1_a42_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a7_combout,
	dataout => ShiftRight1_a42_DATAA_driver);

ShiftRight1_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a24_combout,
	dataout => ShiftRight1_a42_DATAB_driver);

ShiftRight1_a42_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftRight1_a42_DATAC_driver);

-- Location: LCCOMB_X39_Y31_N24
ShiftRight1_a42 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a42_combout = (a_acombout(0) & (ShiftRight0_a7_combout)) # (!a_acombout(0) & ((ShiftRight1_a24_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a42_DATAA_driver,
	datab => ShiftRight1_a42_DATAB_driver,
	datac => ShiftRight1_a42_DATAC_driver,
	combout => ShiftRight1_a42_combout);

ShiftRight0_a67_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a40_combout,
	dataout => ShiftRight0_a67_DATAA_driver);

ShiftRight0_a67_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a42_combout,
	dataout => ShiftRight0_a67_DATAC_driver);

ShiftRight0_a67_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight0_a67_DATAD_driver);

-- Location: LCCOMB_X39_Y31_N0
ShiftRight0_a67 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a67_combout = (a_acombout(2) & (ShiftRight1_a40_combout)) # (!a_acombout(2) & ((ShiftRight1_a42_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a67_DATAA_driver,
	datac => ShiftRight0_a67_DATAC_driver,
	datad => ShiftRight0_a67_DATAD_driver,
	combout => ShiftRight0_a67_combout);

ShiftRight1_a55_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a55_DATAA_driver);

ShiftRight1_a55_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a67_combout,
	dataout => ShiftRight1_a55_DATAC_driver);

ShiftRight1_a55_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a55_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N12
ShiftRight1_a55 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a55_combout = (a_acombout(3) & ((b_acombout(31)))) # (!a_acombout(3) & (ShiftRight0_a67_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a55_DATAA_driver,
	datac => ShiftRight1_a55_DATAC_driver,
	datad => ShiftRight1_a55_DATAD_driver,
	combout => ShiftRight1_a55_combout);

Mux8_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a46_combout,
	dataout => Mux8_a3_DATAA_driver);

Mux8_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux8_a3_DATAB_driver);

Mux8_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux8_a3_DATAC_driver);

Mux8_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a55_combout,
	dataout => Mux8_a3_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N2
Mux8_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux8_a3_combout = (Mux29_a3_combout & ((Add30_a46_combout) # ((Mux9_a8_combout)))) # (!Mux29_a3_combout & (((!Mux9_a8_combout & ShiftRight1_a55_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux8_a3_DATAA_driver,
	datab => Mux8_a3_DATAB_driver,
	datac => Mux8_a3_DATAC_driver,
	datad => Mux8_a3_DATAD_driver,
	combout => Mux8_a3_combout);

Mux8_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux8_a4_DATAA_driver);

Mux8_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux8_a4_DATAB_driver);

Mux8_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a46_combout,
	dataout => Mux8_a4_DATAC_driver);

Mux8_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_a3_combout,
	dataout => Mux8_a4_DATAD_driver);

-- Location: LCCOMB_X44_Y34_N4
Mux8_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux8_a4_combout = (Mux9_a8_combout & ((Mux8_a3_combout & ((Add61_a46_combout))) # (!Mux8_a3_combout & (b_acombout(31))))) # (!Mux9_a8_combout & (((Mux8_a3_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux8_a4_DATAA_driver,
	datab => Mux8_a4_DATAB_driver,
	datac => Mux8_a4_DATAC_driver,
	datad => Mux8_a4_DATAD_driver,
	combout => Mux8_a4_combout);

Mux8_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a174_combout,
	dataout => Mux8_a5_DATAA_driver);

Mux8_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a17_combout,
	dataout => Mux8_a5_DATAB_driver);

Mux8_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a9_combout,
	dataout => Mux8_a5_DATAC_driver);

Mux8_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_a4_combout,
	dataout => Mux8_a5_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N0
Mux8_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux8_a5_combout = (Mux9_a17_combout & ((Mux9_a9_combout & (Add0_a174_combout)) # (!Mux9_a9_combout & ((Mux8_a4_combout))))) # (!Mux9_a17_combout & (((Mux9_a9_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux8_a5_DATAA_driver,
	datab => Mux8_a5_DATAB_driver,
	datac => Mux8_a5_DATAC_driver,
	datad => Mux8_a5_DATAD_driver,
	combout => Mux8_a5_combout);

Mux8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a7_combout,
	dataout => Mux8_DATAA_driver);

Mux8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => result_a6_combout,
	dataout => Mux8_DATAB_driver);

Mux8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_a7_combout,
	dataout => Mux8_DATAC_driver);

Mux8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_a5_combout,
	dataout => Mux8_DATAD_driver);

-- Location: LCCOMB_X42_Y30_N26
Mux8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux8_acombout = (Mux9_a7_combout & (((Mux8_a5_combout)))) # (!Mux9_a7_combout & ((Mux8_a5_combout & (result_a6_combout)) # (!Mux8_a5_combout & ((Mux8_a7_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux8_DATAA_driver,
	datab => Mux8_DATAB_driver,
	datac => Mux8_DATAC_driver,
	datad => Mux8_DATAD_driver,
	combout => Mux8_acombout);

Add61_a48_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a48_combout,
	dataout => Add61_a48_DATAA_driver);

Add61_a48_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a47,
	dataout => Add61_a48_CIN_driver);

-- Location: LCCOMB_X40_Y32_N20
Add61_a48 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a48_combout = (Add60_a48_combout & (Add61_a47 $ (GND))) # (!Add60_a48_combout & (!Add61_a47 & VCC))
-- Add61_a49 = CARRY((Add60_a48_combout & !Add61_a47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add61_a48_DATAA_driver,
	datad => VCC,
	cin => Add61_a48_CIN_driver,
	combout => Add61_a48_combout,
	cout => Add61_a49);

Add0_a247_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a247_DATAA_driver);

Add0_a247_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a48_combout,
	dataout => Add0_a247_DATAB_driver);

Add0_a247_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a247_DATAC_driver);

Add0_a247_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a247_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N6
Add0_a247 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a247_combout = (opcode_acombout(3) & (Add61_a48_combout & (opcode_acombout(1) & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a247_DATAA_driver,
	datab => Add0_a247_DATAB_driver,
	datac => Add0_a247_DATAC_driver,
	datad => Add0_a247_DATAD_driver,
	combout => Add0_a247_combout);

Add21_a36_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add21_a35,
	dataout => Add21_a36_CIN_driver);

-- Location: LCCOMB_X44_Y26_N18
Add21_a36 : cycloneii_lcell_comb
-- Equation(s):
-- Add21_a36_combout = !Add21_a35

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add21_a36_CIN_driver,
	combout => Add21_a36_combout);

Add22_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a37,
	dataout => Add22_a38_CIN_driver);

-- Location: LCCOMB_X41_Y26_N18
Add22_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add22_a38_combout = Add22_a37

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add22_a38_CIN_driver,
	combout => Add22_a38_combout);

Add23_a38_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add22_a38_combout,
	dataout => Add23_a38_DATAB_driver);

Add23_a38_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a37,
	dataout => Add23_a38_CIN_driver);

-- Location: LCCOMB_X40_Y26_N18
Add23_a38 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a38_combout = (Add22_a38_combout & (!Add23_a37)) # (!Add22_a38_combout & ((Add23_a37) # (GND)))
-- Add23_a39 = CARRY((!Add23_a37) # (!Add22_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add23_a38_DATAB_driver,
	datad => VCC,
	cin => Add23_a38_CIN_driver,
	combout => Add23_a38_combout,
	cout => Add23_a39);

Add23_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a39,
	dataout => Add23_a40_CIN_driver);

-- Location: LCCOMB_X40_Y26_N20
Add23_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add23_a40_combout = !Add23_a39

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add23_a40_CIN_driver,
	combout => Add23_a40_combout);

Add24_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add23_a40_combout,
	dataout => Add24_a40_DATAB_driver);

Add24_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a39,
	dataout => Add24_a40_CIN_driver);

-- Location: LCCOMB_X39_Y26_N18
Add24_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a40_combout = (Add23_a40_combout & (Add24_a39 $ (GND))) # (!Add23_a40_combout & (!Add24_a39 & VCC))
-- Add24_a41 = CARRY((Add23_a40_combout & !Add24_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add24_a40_DATAB_driver,
	datad => VCC,
	cin => Add24_a40_CIN_driver,
	combout => Add24_a40_combout,
	cout => Add24_a41);

Add24_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a41,
	dataout => Add24_a42_CIN_driver);

-- Location: LCCOMB_X39_Y26_N20
Add24_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add24_a42_combout = Add24_a41

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add24_a42_CIN_driver,
	combout => Add24_a42_combout);

Add25_a42_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add24_a42_combout,
	dataout => Add25_a42_DATAB_driver);

Add25_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a41,
	dataout => Add25_a42_CIN_driver);

-- Location: LCCOMB_X38_Y26_N20
Add25_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a42_combout = (Add24_a42_combout & (!Add25_a41)) # (!Add24_a42_combout & ((Add25_a41) # (GND)))
-- Add25_a43 = CARRY((!Add25_a41) # (!Add24_a42_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add25_a42_DATAB_driver,
	datad => VCC,
	cin => Add25_a42_CIN_driver,
	combout => Add25_a42_combout,
	cout => Add25_a43);

Add25_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add25_a43,
	dataout => Add25_a44_CIN_driver);

-- Location: LCCOMB_X38_Y26_N22
Add25_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add25_a44_combout = !Add25_a43

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add25_a44_CIN_driver,
	combout => Add25_a44_combout);

Add26_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a45,
	dataout => Add26_a46_CIN_driver);

-- Location: LCCOMB_X38_Y30_N22
Add26_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add26_a46_combout = Add26_a45

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add26_a46_CIN_driver,
	combout => Add26_a46_combout);

Add27_a46_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add26_a46_combout,
	dataout => Add27_a46_DATAB_driver);

Add27_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a45,
	dataout => Add27_a46_CIN_driver);

-- Location: LCCOMB_X38_Y34_N22
Add27_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a46_combout = (Add26_a46_combout & (!Add27_a45)) # (!Add26_a46_combout & ((Add27_a45) # (GND)))
-- Add27_a47 = CARRY((!Add27_a45) # (!Add26_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add27_a46_DATAB_driver,
	datad => VCC,
	cin => Add27_a46_CIN_driver,
	combout => Add27_a46_combout,
	cout => Add27_a47);

Add27_a48_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a47,
	dataout => Add27_a48_CIN_driver);

-- Location: LCCOMB_X38_Y34_N24
Add27_a48 : cycloneii_lcell_comb
-- Equation(s):
-- Add27_a48_combout = !Add27_a47

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add27_a48_CIN_driver,
	combout => Add27_a48_combout);

Add28_a48_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add27_a48_combout,
	dataout => Add28_a48_DATAB_driver);

Add28_a48_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a47,
	dataout => Add28_a48_CIN_driver);

-- Location: LCCOMB_X39_Y34_N22
Add28_a48 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a48_combout = (Add27_a48_combout & (Add28_a47 $ (GND))) # (!Add27_a48_combout & (!Add28_a47 & VCC))
-- Add28_a49 = CARRY((Add27_a48_combout & !Add28_a47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add28_a48_DATAB_driver,
	datad => VCC,
	cin => Add28_a48_CIN_driver,
	combout => Add28_a48_combout,
	cout => Add28_a49);

Add29_a48_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a48_combout,
	dataout => Add29_a48_DATAB_driver);

Add29_a48_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a47,
	dataout => Add29_a48_CIN_driver);

-- Location: LCCOMB_X40_Y34_N22
Add29_a48 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a48_combout = (Add28_a48_combout & (Add29_a47 $ (GND))) # (!Add28_a48_combout & (!Add29_a47 & VCC))
-- Add29_a49 = CARRY((Add28_a48_combout & !Add29_a47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a48_DATAB_driver,
	datad => VCC,
	cin => Add29_a48_CIN_driver,
	combout => Add29_a48_combout,
	cout => Add29_a49);

Add30_a48_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a48_combout,
	dataout => Add30_a48_DATAB_driver);

Add30_a48_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a47,
	dataout => Add30_a48_CIN_driver);

-- Location: LCCOMB_X41_Y34_N20
Add30_a48 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a48_combout = (Add29_a48_combout & (Add30_a47 $ (GND))) # (!Add29_a48_combout & (!Add30_a47 & VCC))
-- Add30_a49 = CARRY((Add29_a48_combout & !Add30_a47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a48_DATAB_driver,
	datad => VCC,
	cin => Add30_a48_CIN_driver,
	combout => Add30_a48_combout,
	cout => Add30_a49);

Add0_a177_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a176_combout,
	dataout => Add0_a177_DATAA_driver);

Add0_a177_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a247_combout,
	dataout => Add0_a177_DATAB_driver);

Add0_a177_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a177_DATAC_driver);

Add0_a177_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a48_combout,
	dataout => Add0_a177_DATAD_driver);

-- Location: LCCOMB_X44_Y32_N28
Add0_a177 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a177_combout = (Add0_a176_combout) # ((Add0_a247_combout) # ((Add0_a61_combout & Add30_a48_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a177_DATAA_driver,
	datab => Add0_a177_DATAB_driver,
	datac => Add0_a177_DATAC_driver,
	datad => Add0_a177_DATAD_driver,
	combout => Add0_a177_combout);

Add0_a173_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a173_DATAB_driver);

Add0_a173_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(23),
	dataout => Add0_a173_DATAC_driver);

-- Location: LCCOMB_X43_Y29_N26
Add0_a173 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a173_combout = (Add0_a54_combout & a_acombout(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a173_DATAB_driver,
	datac => Add0_a173_DATAC_driver,
	combout => Add0_a173_combout);

Add0_a168_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a168_DATAB_driver);

Add0_a168_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(22),
	dataout => Add0_a168_DATAC_driver);

-- Location: LCCOMB_X41_Y22_N30
Add0_a168 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a168_combout = (Add0_a54_combout & a_acombout(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a168_DATAB_driver,
	datac => Add0_a168_DATAC_driver,
	combout => Add0_a168_combout);

Add0_a179_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a178_combout,
	dataout => Add0_a179_DATAA_driver);

Add0_a179_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a177_combout,
	dataout => Add0_a179_DATAB_driver);

Add0_a179_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a175,
	dataout => Add0_a179_CIN_driver);

-- Location: LCCOMB_X43_Y29_N2
Add0_a179 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a179_combout = (Add0_a178_combout & ((Add0_a177_combout & (Add0_a175 & VCC)) # (!Add0_a177_combout & (!Add0_a175)))) # (!Add0_a178_combout & ((Add0_a177_combout & (!Add0_a175)) # (!Add0_a177_combout & ((Add0_a175) # (GND)))))
-- Add0_a180 = CARRY((Add0_a178_combout & (!Add0_a177_combout & !Add0_a175)) # (!Add0_a178_combout & ((!Add0_a175) # (!Add0_a177_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a179_DATAA_driver,
	datab => Add0_a179_DATAB_driver,
	datad => VCC,
	cin => Add0_a179_CIN_driver,
	combout => Add0_a179_combout,
	cout => Add0_a180);

Mux7_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a10_combout,
	dataout => Mux7_a11_DATAA_driver);

Mux7_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux7_a11_DATAB_driver);

Mux7_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(24),
	dataout => Mux7_a11_DATAC_driver);

Mux7_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(24),
	dataout => Mux7_a11_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N18
Mux7_a11 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a11_combout = (Mux7_a10_combout & (((b_acombout(24) & a_acombout(24))) # (!Mux9_a2_combout))) # (!Mux7_a10_combout & (Mux9_a2_combout & ((b_acombout(24)) # (a_acombout(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux7_a11_DATAA_driver,
	datab => Mux7_a11_DATAB_driver,
	datac => Mux7_a11_DATAC_driver,
	datad => Mux7_a11_DATAD_driver,
	combout => Mux7_a11_combout);

Mux7_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a179_combout,
	dataout => Mux7_a12_DATAB_driver);

Mux7_a12_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux7_a12_DATAC_driver);

Mux7_a12_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a11_combout,
	dataout => Mux7_a12_DATAD_driver);

-- Location: LCCOMB_X43_Y29_N28
Mux7_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a12_combout = (Mux29_a15_combout & (Add0_a179_combout)) # (!Mux29_a15_combout & ((Mux7_a11_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux7_a12_DATAB_driver,
	datac => Mux7_a12_DATAC_driver,
	datad => Mux7_a12_DATAD_driver,
	combout => Mux7_a12_combout);

Add0_a183_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a183_DATAC_driver);

Add0_a183_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(25),
	dataout => Add0_a183_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N28
Add0_a183 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a183_combout = (Add0_a54_combout & a_acombout(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Add0_a183_DATAC_driver,
	datad => Add0_a183_DATAD_driver,
	combout => Add0_a183_combout);

Add0_a184_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a182_combout,
	dataout => Add0_a184_DATAA_driver);

Add0_a184_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a183_combout,
	dataout => Add0_a184_DATAB_driver);

Add0_a184_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a180,
	dataout => Add0_a184_CIN_driver);

-- Location: LCCOMB_X43_Y29_N4
Add0_a184 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a184_combout = ((Add0_a182_combout $ (Add0_a183_combout $ (!Add0_a180)))) # (GND)
-- Add0_a185 = CARRY((Add0_a182_combout & ((Add0_a183_combout) # (!Add0_a180))) # (!Add0_a182_combout & (Add0_a183_combout & !Add0_a180)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a184_DATAA_driver,
	datab => Add0_a184_DATAB_driver,
	datad => VCC,
	cin => Add0_a184_CIN_driver,
	combout => Add0_a184_combout,
	cout => Add0_a185);

Mux7_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux7_a7_DATAA_driver);

Mux7_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux7_a7_DATAB_driver);

Mux7_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux7_a7_DATAC_driver);

Mux7_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux7_a7_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N2
Mux7_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a7_combout = (opcode_acombout(1) & (((ShiftLeft0_a8_combout & !a_acombout(4))) # (!opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux7_a7_DATAA_driver,
	datab => Mux7_a7_DATAB_driver,
	datac => Mux7_a7_DATAC_driver,
	datad => Mux7_a7_DATAD_driver,
	combout => Mux7_a7_combout);

Mux7_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(4),
	dataout => Mux7_a3_DATAB_driver);

Mux7_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => Mux7_a3_DATAC_driver);

Mux7_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => Mux7_a3_DATAD_driver);

-- Location: LCCOMB_X38_Y29_N4
Mux7_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux7_a3_combout = (a_acombout(4)) # ((a_acombout(2) & !a_acombout(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux7_a3_DATAB_driver,
	datac => Mux7_a3_DATAC_driver,
	datad => Mux7_a3_DATAD_driver,
	combout => Mux7_a3_combout);

ShiftLeft0_a33_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(6),
	dataout => ShiftLeft0_a33_DATAA_driver);

ShiftLeft0_a33_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a33_DATAC_driver);

ShiftLeft0_a33_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(8),
	dataout => ShiftLeft0_a33_DATAD_driver);

-- Location: LCCOMB_X44_Y29_N14
ShiftLeft0_a33 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a33_combout = (a_acombout(1) & (b_acombout(6))) # (!a_acombout(1) & ((b_acombout(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a33_DATAA_driver,
	datac => ShiftLeft0_a33_DATAC_driver,
	datad => ShiftLeft0_a33_DATAD_driver,
	combout => ShiftLeft0_a33_combout);

ShiftLeft0_a38_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a37_combout,
	dataout => ShiftLeft0_a38_DATAA_driver);

ShiftLeft0_a38_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a38_DATAB_driver);

ShiftLeft0_a38_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a33_combout,
	dataout => ShiftLeft0_a38_DATAC_driver);

-- Location: LCCOMB_X44_Y29_N10
ShiftLeft0_a38 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a38_combout = (a_acombout(0) & ((ShiftLeft0_a33_combout))) # (!a_acombout(0) & (ShiftLeft0_a37_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a38_DATAA_driver,
	datab => ShiftLeft0_a38_DATAB_driver,
	datac => ShiftLeft0_a38_DATAC_driver,
	combout => ShiftLeft0_a38_combout);

ShiftLeft0_a39_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a39_DATAA_driver);

ShiftLeft0_a39_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a38_combout,
	dataout => ShiftLeft0_a39_DATAB_driver);

ShiftLeft0_a39_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a25_combout,
	dataout => ShiftLeft0_a39_DATAC_driver);

-- Location: LCCOMB_X41_Y31_N0
ShiftLeft0_a39 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a39_combout = (a_acombout(2) & ((ShiftLeft0_a25_combout))) # (!a_acombout(2) & (ShiftLeft0_a38_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a39_DATAA_driver,
	datab => ShiftLeft0_a39_DATAB_driver,
	datac => ShiftLeft0_a39_DATAC_driver,
	combout => ShiftLeft0_a39_combout);

ShiftLeft0_a40_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a13_combout,
	dataout => ShiftLeft0_a40_DATAA_driver);

ShiftLeft0_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a39_combout,
	dataout => ShiftLeft0_a40_DATAB_driver);

ShiftLeft0_a40_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a12_combout,
	dataout => ShiftLeft0_a40_DATAC_driver);

ShiftLeft0_a40_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftLeft0_a40_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N10
ShiftLeft0_a40 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a40_combout = (a_acombout(3) & (ShiftLeft0_a13_combout & ((ShiftLeft0_a12_combout)))) # (!a_acombout(3) & (((ShiftLeft0_a39_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a40_DATAA_driver,
	datab => ShiftLeft0_a40_DATAB_driver,
	datac => ShiftLeft0_a40_DATAC_driver,
	datad => ShiftLeft0_a40_DATAD_driver,
	combout => ShiftLeft0_a40_combout);

Mux6_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a2_combout,
	dataout => Mux6_a3_DATAA_driver);

Mux6_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a3_combout,
	dataout => Mux6_a3_DATAB_driver);

Mux6_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a80_combout,
	dataout => Mux6_a3_DATAC_driver);

Mux6_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a40_combout,
	dataout => Mux6_a3_DATAD_driver);

-- Location: LCCOMB_X41_Y31_N22
Mux6_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a3_combout = (Mux6_a2_combout & (((ShiftLeft0_a40_combout)) # (!Mux7_a3_combout))) # (!Mux6_a2_combout & (Mux7_a3_combout & (ShiftLeft0_a80_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux6_a3_DATAA_driver,
	datab => Mux6_a3_DATAB_driver,
	datac => Mux6_a3_DATAC_driver,
	datad => Mux6_a3_DATAD_driver,
	combout => Mux6_a3_combout);

Mux6_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a3_combout,
	dataout => Mux6_a4_DATAC_driver);

Mux6_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux6_a4_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N2
Mux6_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a4_combout = (Mux6_a3_combout & ShiftLeft0_a8_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => Mux6_a4_DATAC_driver,
	datad => Mux6_a4_DATAD_driver,
	combout => Mux6_a4_combout);

Mux6_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a5_combout,
	dataout => Mux6_a6_DATAA_driver);

Mux6_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a7_combout,
	dataout => Mux6_a6_DATAB_driver);

Mux6_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a71_combout,
	dataout => Mux6_a6_DATAC_driver);

Mux6_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a4_combout,
	dataout => Mux6_a6_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N30
Mux6_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a6_combout = (Mux6_a5_combout & (((Mux6_a4_combout)) # (!Mux7_a7_combout))) # (!Mux6_a5_combout & (Mux7_a7_combout & (ShiftRight0_a71_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux6_a6_DATAA_driver,
	datab => Mux6_a6_DATAB_driver,
	datac => Mux6_a6_DATAC_driver,
	datad => Mux6_a6_DATAD_driver,
	combout => Mux6_a6_combout);

Add61_a50_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a50_combout,
	dataout => Add61_a50_DATAA_driver);

Add61_a50_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a49,
	dataout => Add61_a50_CIN_driver);

-- Location: LCCOMB_X40_Y32_N22
Add61_a50 : cycloneii_lcell_comb
-- Equation(s):
-- Add61_a50_combout = (Add60_a50_combout & (!Add61_a49)) # (!Add60_a50_combout & ((Add61_a49) # (GND)))
-- Add61_a51 = CARRY((!Add61_a49) # (!Add60_a50_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add61_a50_DATAA_driver,
	datad => VCC,
	cin => Add61_a50_CIN_driver,
	combout => Add61_a50_combout,
	cout => Add61_a51);

Add28_a50_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a49,
	dataout => Add28_a50_CIN_driver);

-- Location: LCCOMB_X39_Y34_N24
Add28_a50 : cycloneii_lcell_comb
-- Equation(s):
-- Add28_a50_combout = Add28_a49

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add28_a50_CIN_driver,
	combout => Add28_a50_combout);

Add29_a50_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add28_a50_combout,
	dataout => Add29_a50_DATAB_driver);

Add29_a50_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a49,
	dataout => Add29_a50_CIN_driver);

-- Location: LCCOMB_X40_Y34_N24
Add29_a50 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a50_combout = (Add28_a50_combout & (!Add29_a49)) # (!Add28_a50_combout & ((Add29_a49) # (GND)))
-- Add29_a51 = CARRY((!Add29_a49) # (!Add28_a50_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add29_a50_DATAB_driver,
	datad => VCC,
	cin => Add29_a50_CIN_driver,
	combout => Add29_a50_combout,
	cout => Add29_a51);

Add30_a50_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a50_combout,
	dataout => Add30_a50_DATAB_driver);

Add30_a50_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a49,
	dataout => Add30_a50_CIN_driver);

-- Location: LCCOMB_X41_Y34_N22
Add30_a50 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a50_combout = (Add29_a50_combout & (!Add30_a49)) # (!Add29_a50_combout & ((Add30_a49) # (GND)))
-- Add30_a51 = CARRY((!Add30_a49) # (!Add29_a50_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a50_DATAB_driver,
	datad => VCC,
	cin => Add30_a50_CIN_driver,
	combout => Add30_a50_combout,
	cout => Add30_a51);

Mux6_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux6_a0_DATAA_driver);

Mux6_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a3_combout,
	dataout => Mux6_a0_DATAB_driver);

Mux6_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a50_combout,
	dataout => Mux6_a0_DATAC_driver);

Mux6_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a57_combout,
	dataout => Mux6_a0_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N6
Mux6_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a0_combout = (Mux9_a8_combout & (Mux29_a3_combout)) # (!Mux9_a8_combout & ((Mux29_a3_combout & (Add30_a50_combout)) # (!Mux29_a3_combout & ((ShiftRight1_a57_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux6_a0_DATAA_driver,
	datab => Mux6_a0_DATAB_driver,
	datac => Mux6_a0_DATAC_driver,
	datad => Mux6_a0_DATAD_driver,
	combout => Mux6_a0_combout);

Mux6_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux6_a1_DATAA_driver);

Mux6_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux6_a1_DATAB_driver);

Mux6_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a50_combout,
	dataout => Mux6_a1_DATAC_driver);

Mux6_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a0_combout,
	dataout => Mux6_a1_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N0
Mux6_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a1_combout = (Mux9_a8_combout & ((Mux6_a0_combout & ((Add61_a50_combout))) # (!Mux6_a0_combout & (b_acombout(31))))) # (!Mux9_a8_combout & (((Mux6_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux6_a1_DATAA_driver,
	datab => Mux6_a1_DATAB_driver,
	datac => Mux6_a1_DATAC_driver,
	datad => Mux6_a1_DATAD_driver,
	combout => Mux6_a1_combout);

Mux6_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux6_a7_DATAA_driver);

Mux6_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a6_combout,
	dataout => Mux6_a7_DATAB_driver);

Mux6_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux6_a7_DATAC_driver);

Mux6_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a1_combout,
	dataout => Mux6_a7_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N24
Mux6_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a7_combout = (Mux29_a11_combout & (((opcode_acombout(3) & Mux6_a1_combout)))) # (!Mux29_a11_combout & ((Mux6_a6_combout) # ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux6_a7_DATAA_driver,
	datab => Mux6_a7_DATAB_driver,
	datac => Mux6_a7_DATAC_driver,
	datad => Mux6_a7_DATAD_driver,
	combout => Mux6_a7_combout);

Mux6_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(25),
	dataout => Mux6_a8_DATAA_driver);

Mux6_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(25),
	dataout => Mux6_a8_DATAB_driver);

Mux6_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a7_combout,
	dataout => Mux6_a8_DATAC_driver);

Mux6_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux6_a8_DATAD_driver);

-- Location: LCCOMB_X44_Y31_N26
Mux6_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a8_combout = (Mux6_a7_combout & (((b_acombout(25) & a_acombout(25))) # (!Mux9_a2_combout))) # (!Mux6_a7_combout & (Mux9_a2_combout & ((b_acombout(25)) # (a_acombout(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux6_a8_DATAA_driver,
	datab => Mux6_a8_DATAB_driver,
	datac => Mux6_a8_DATAC_driver,
	datad => Mux6_a8_DATAD_driver,
	combout => Mux6_a8_combout);

Mux6_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux6_a9_DATAB_driver);

Mux6_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a184_combout,
	dataout => Mux6_a9_DATAC_driver);

Mux6_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a8_combout,
	dataout => Mux6_a9_DATAD_driver);

-- Location: LCCOMB_X43_Y29_N22
Mux6_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux6_a9_combout = (Mux29_a15_combout & (Add0_a184_combout)) # (!Mux29_a15_combout & ((Mux6_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux6_a9_DATAB_driver,
	datac => Mux6_a9_DATAC_driver,
	datad => Mux6_a9_DATAD_driver,
	combout => Mux6_a9_combout);

Add55_a40_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add54_a40_combout,
	dataout => Add55_a40_DATAA_driver);

Add55_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a39,
	dataout => Add55_a40_CIN_driver);

-- Location: LCCOMB_X36_Y28_N18
Add55_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a40_combout = (Add54_a40_combout & (Add55_a39 $ (GND))) # (!Add54_a40_combout & (!Add55_a39 & VCC))
-- Add55_a41 = CARRY((Add54_a40_combout & !Add55_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add55_a40_DATAA_driver,
	datad => VCC,
	cin => Add55_a40_CIN_driver,
	combout => Add55_a40_combout,
	cout => Add55_a41);

Add55_a42_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a41,
	dataout => Add55_a42_CIN_driver);

-- Location: LCCOMB_X36_Y28_N20
Add55_a42 : cycloneii_lcell_comb
-- Equation(s):
-- Add55_a42_combout = Add55_a41

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add55_a42_CIN_driver,
	combout => Add55_a42_combout);

Add56_a40_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add55_a40_combout,
	dataout => Add56_a40_DATAB_driver);

Add56_a40_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a39,
	dataout => Add56_a40_CIN_driver);

-- Location: LCCOMB_X35_Y28_N18
Add56_a40 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a40_combout = (Add55_a40_combout & (Add56_a39 $ (GND))) # (!Add55_a40_combout & (!Add56_a39 & VCC))
-- Add56_a41 = CARRY((Add55_a40_combout & !Add56_a39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add56_a40_DATAB_driver,
	datad => VCC,
	cin => Add56_a40_CIN_driver,
	combout => Add56_a40_combout,
	cout => Add56_a41);

Add56_a44_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add56_a43,
	dataout => Add56_a44_CIN_driver);

-- Location: LCCOMB_X35_Y28_N22
Add56_a44 : cycloneii_lcell_comb
-- Equation(s):
-- Add56_a44_combout = !Add56_a43

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add56_a44_CIN_driver,
	combout => Add56_a44_combout);

Add57_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a45,
	dataout => Add57_a46_CIN_driver);

-- Location: LCCOMB_X34_Y28_N22
Add57_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add57_a46_combout = Add57_a45

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add57_a46_CIN_driver,
	combout => Add57_a46_combout);

Add58_a46_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add57_a46_combout,
	dataout => Add58_a46_DATAB_driver);

Add58_a46_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a45,
	dataout => Add58_a46_CIN_driver);

-- Location: LCCOMB_X34_Y32_N22
Add58_a46 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a46_combout = (Add57_a46_combout & (!Add58_a45)) # (!Add57_a46_combout & ((Add58_a45) # (GND)))
-- Add58_a47 = CARRY((!Add58_a45) # (!Add57_a46_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add58_a46_DATAB_driver,
	datad => VCC,
	cin => Add58_a46_CIN_driver,
	combout => Add58_a46_combout,
	cout => Add58_a47);

Add58_a48_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a47,
	dataout => Add58_a48_CIN_driver);

-- Location: LCCOMB_X34_Y32_N24
Add58_a48 : cycloneii_lcell_comb
-- Equation(s):
-- Add58_a48_combout = !Add58_a47

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add58_a48_CIN_driver,
	combout => Add58_a48_combout);

Add59_a48_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add58_a48_combout,
	dataout => Add59_a48_DATAB_driver);

Add59_a48_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a47,
	dataout => Add59_a48_CIN_driver);

-- Location: LCCOMB_X35_Y32_N22
Add59_a48 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a48_combout = (Add58_a48_combout & (Add59_a47 $ (GND))) # (!Add58_a48_combout & (!Add59_a47 & VCC))
-- Add59_a49 = CARRY((Add58_a48_combout & !Add59_a47))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add59_a48_DATAB_driver,
	datad => VCC,
	cin => Add59_a48_CIN_driver,
	combout => Add59_a48_combout,
	cout => Add59_a49);

Add59_a50_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add59_a49,
	dataout => Add59_a50_CIN_driver);

-- Location: LCCOMB_X35_Y32_N24
Add59_a50 : cycloneii_lcell_comb
-- Equation(s):
-- Add59_a50_combout = Add59_a49

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add59_a50_CIN_driver,
	combout => Add59_a50_combout);

Add60_a52_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add60_a51,
	dataout => Add60_a52_CIN_driver);

-- Location: LCCOMB_X36_Y32_N26
Add60_a52 : cycloneii_lcell_comb
-- Equation(s):
-- Add60_a52_combout = !Add60_a51

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add60_a52_CIN_driver,
	combout => Add60_a52_combout);

Add0_a249_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a249_DATAA_driver);

Add0_a249_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a249_DATAB_driver);

Add0_a249_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a52_combout,
	dataout => Add0_a249_DATAC_driver);

Add0_a249_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a249_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N14
Add0_a249 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a249_combout = (opcode_acombout(3) & (!opcode_acombout(0) & (Add61_a52_combout & opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a249_DATAA_driver,
	datab => Add0_a249_DATAB_driver,
	datac => Add0_a249_DATAC_driver,
	datad => Add0_a249_DATAD_driver,
	combout => Add0_a249_combout);

Add29_a52_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a51,
	dataout => Add29_a52_CIN_driver);

-- Location: LCCOMB_X40_Y34_N26
Add29_a52 : cycloneii_lcell_comb
-- Equation(s):
-- Add29_a52_combout = !Add29_a51

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add29_a52_CIN_driver,
	combout => Add29_a52_combout);

Add30_a52_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add29_a52_combout,
	dataout => Add30_a52_DATAB_driver);

Add30_a52_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a51,
	dataout => Add30_a52_CIN_driver);

-- Location: LCCOMB_X41_Y34_N24
Add30_a52 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a52_combout = (Add29_a52_combout & (Add30_a51 $ (GND))) # (!Add29_a52_combout & (!Add30_a51 & VCC))
-- Add30_a53 = CARRY((Add29_a52_combout & !Add30_a51))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => Add30_a52_DATAB_driver,
	datad => VCC,
	cin => Add30_a52_CIN_driver,
	combout => Add30_a52_combout,
	cout => Add30_a53);

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a26_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(26),
	combout => b_acombout(26));

Add0_a186_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a186_DATAA_driver);

Add0_a186_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a186_DATAB_driver);

Add0_a186_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(26),
	dataout => Add0_a186_DATAC_driver);

Add0_a186_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a186_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N12
Add0_a186 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a186_combout = (opcode_acombout(3) & (opcode_acombout(0) & (b_acombout(26) & opcode_acombout(1)))) # (!opcode_acombout(3) & ((b_acombout(26) $ (!opcode_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a186_DATAA_driver,
	datab => Add0_a186_DATAB_driver,
	datac => Add0_a186_DATAC_driver,
	datad => Add0_a186_DATAD_driver,
	combout => Add0_a186_combout);

Add0_a187_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a187_DATAA_driver);

Add0_a187_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a249_combout,
	dataout => Add0_a187_DATAB_driver);

Add0_a187_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a52_combout,
	dataout => Add0_a187_DATAC_driver);

Add0_a187_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a186_combout,
	dataout => Add0_a187_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N22
Add0_a187 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a187_combout = (Add0_a249_combout) # ((Add0_a186_combout) # ((Add0_a61_combout & Add30_a52_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a187_DATAA_driver,
	datab => Add0_a187_DATAB_driver,
	datac => Add0_a187_DATAC_driver,
	datad => Add0_a187_DATAD_driver,
	combout => Add0_a187_combout);

Add0_a189_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a188_combout,
	dataout => Add0_a189_DATAA_driver);

Add0_a189_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a187_combout,
	dataout => Add0_a189_DATAB_driver);

Add0_a189_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a185,
	dataout => Add0_a189_CIN_driver);

-- Location: LCCOMB_X43_Y29_N6
Add0_a189 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a189_combout = (Add0_a188_combout & ((Add0_a187_combout & (Add0_a185 & VCC)) # (!Add0_a187_combout & (!Add0_a185)))) # (!Add0_a188_combout & ((Add0_a187_combout & (!Add0_a185)) # (!Add0_a187_combout & ((Add0_a185) # (GND)))))
-- Add0_a190 = CARRY((Add0_a188_combout & (!Add0_a187_combout & !Add0_a185)) # (!Add0_a188_combout & ((!Add0_a185) # (!Add0_a187_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a189_DATAA_driver,
	datab => Add0_a189_DATAB_driver,
	datad => VCC,
	cin => Add0_a189_CIN_driver,
	combout => Add0_a189_combout,
	cout => Add0_a190);

Mux5_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a0_combout,
	dataout => Mux5_a1_DATAA_driver);

Mux5_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a8_combout,
	dataout => Mux5_a1_DATAB_driver);

Mux5_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a52_combout,
	dataout => Mux5_a1_DATAC_driver);

Mux5_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux5_a1_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N26
Mux5_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a1_combout = (Mux5_a0_combout & (((Add61_a52_combout)) # (!Mux9_a8_combout))) # (!Mux5_a0_combout & (Mux9_a8_combout & ((b_acombout(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux5_a1_DATAA_driver,
	datab => Mux5_a1_DATAB_driver,
	datac => Mux5_a1_DATAC_driver,
	datad => Mux5_a1_DATAD_driver,
	combout => Mux5_a1_combout);

ShiftLeft0_a93_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(25),
	dataout => ShiftLeft0_a93_DATAA_driver);

ShiftLeft0_a93_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(26),
	dataout => ShiftLeft0_a93_DATAB_driver);

ShiftLeft0_a93_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a93_DATAC_driver);

-- Location: LCCOMB_X38_Y28_N2
ShiftLeft0_a93 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a93_combout = (a_acombout(0) & (b_acombout(25))) # (!a_acombout(0) & ((b_acombout(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a93_DATAA_driver,
	datab => ShiftLeft0_a93_DATAB_driver,
	datac => ShiftLeft0_a93_DATAC_driver,
	combout => ShiftLeft0_a93_combout);

ShiftLeft0_a94_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a92_combout,
	dataout => ShiftLeft0_a94_DATAA_driver);

ShiftLeft0_a94_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a94_DATAC_driver);

ShiftLeft0_a94_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a93_combout,
	dataout => ShiftLeft0_a94_DATAD_driver);

-- Location: LCCOMB_X38_Y28_N28
ShiftLeft0_a94 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a94_combout = (ShiftLeft0_a92_combout) # ((!a_acombout(1) & ShiftLeft0_a93_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a94_DATAA_driver,
	datac => ShiftLeft0_a94_DATAC_driver,
	datad => ShiftLeft0_a94_DATAD_driver,
	combout => ShiftLeft0_a94_combout);

ShiftLeft0_a82_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a82_DATAA_driver);

ShiftLeft0_a82_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(20),
	dataout => ShiftLeft0_a82_DATAC_driver);

ShiftLeft0_a82_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(22),
	dataout => ShiftLeft0_a82_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N0
ShiftLeft0_a82 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a82_combout = (a_acombout(1) & (b_acombout(20))) # (!a_acombout(1) & ((b_acombout(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a82_DATAA_driver,
	datac => ShiftLeft0_a82_DATAC_driver,
	datad => ShiftLeft0_a82_DATAD_driver,
	combout => ShiftLeft0_a82_combout);

ShiftLeft0_a79_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a79_DATAA_driver);

ShiftLeft0_a79_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(19),
	dataout => ShiftLeft0_a79_DATAC_driver);

ShiftLeft0_a79_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(21),
	dataout => ShiftLeft0_a79_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N12
ShiftLeft0_a79 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a79_combout = (a_acombout(1) & (b_acombout(19))) # (!a_acombout(1) & ((b_acombout(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a79_DATAA_driver,
	datac => ShiftLeft0_a79_DATAC_driver,
	datad => ShiftLeft0_a79_DATAD_driver,
	combout => ShiftLeft0_a79_combout);

ShiftLeft0_a83_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a82_combout,
	dataout => ShiftLeft0_a83_DATAB_driver);

ShiftLeft0_a83_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a83_DATAC_driver);

ShiftLeft0_a83_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a79_combout,
	dataout => ShiftLeft0_a83_DATAD_driver);

-- Location: LCCOMB_X39_Y28_N18
ShiftLeft0_a83 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a83_combout = (a_acombout(0) & ((ShiftLeft0_a79_combout))) # (!a_acombout(0) & (ShiftLeft0_a82_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a83_DATAB_driver,
	datac => ShiftLeft0_a83_DATAC_driver,
	datad => ShiftLeft0_a83_DATAD_driver,
	combout => ShiftLeft0_a83_combout);

Mux5_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a2_combout,
	dataout => Mux5_a2_DATAA_driver);

Mux5_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a3_combout,
	dataout => Mux5_a2_DATAB_driver);

Mux5_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a94_combout,
	dataout => Mux5_a2_DATAC_driver);

Mux5_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a83_combout,
	dataout => Mux5_a2_DATAD_driver);

-- Location: LCCOMB_X39_Y30_N28
Mux5_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a2_combout = (Mux7_a2_combout & (Mux7_a3_combout)) # (!Mux7_a2_combout & ((Mux7_a3_combout & ((ShiftLeft0_a83_combout))) # (!Mux7_a3_combout & (ShiftLeft0_a94_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux5_a2_DATAA_driver,
	datab => Mux5_a2_DATAB_driver,
	datac => Mux5_a2_DATAC_driver,
	datad => Mux5_a2_DATAD_driver,
	combout => Mux5_a2_combout);

ShiftLeft0_a52_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftLeft0_a52_DATAB_driver);

ShiftLeft0_a52_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(13),
	dataout => ShiftLeft0_a52_DATAC_driver);

ShiftLeft0_a52_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(11),
	dataout => ShiftLeft0_a52_DATAD_driver);

-- Location: LCCOMB_X40_Y28_N30
ShiftLeft0_a52 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a52_combout = (a_acombout(1) & ((b_acombout(11)))) # (!a_acombout(1) & (b_acombout(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => ShiftLeft0_a52_DATAB_driver,
	datac => ShiftLeft0_a52_DATAC_driver,
	datad => ShiftLeft0_a52_DATAD_driver,
	combout => ShiftLeft0_a52_combout);

ShiftLeft0_a56_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => ShiftLeft0_a56_DATAA_driver);

ShiftLeft0_a56_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a55_combout,
	dataout => ShiftLeft0_a56_DATAB_driver);

ShiftLeft0_a56_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a52_combout,
	dataout => ShiftLeft0_a56_DATAD_driver);

-- Location: LCCOMB_X40_Y28_N12
ShiftLeft0_a56 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a56_combout = (a_acombout(0) & ((ShiftLeft0_a52_combout))) # (!a_acombout(0) & (ShiftLeft0_a55_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a56_DATAA_driver,
	datab => ShiftLeft0_a56_DATAB_driver,
	datad => ShiftLeft0_a56_DATAD_driver,
	combout => ShiftLeft0_a56_combout);

ShiftLeft0_a72_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a71_combout,
	dataout => ShiftLeft0_a72_DATAA_driver);

ShiftLeft0_a72_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a56_combout,
	dataout => ShiftLeft0_a72_DATAB_driver);

ShiftLeft0_a72_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftLeft0_a72_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N8
ShiftLeft0_a72 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftLeft0_a72_combout = (a_acombout(2) & ((ShiftLeft0_a56_combout))) # (!a_acombout(2) & (ShiftLeft0_a71_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftLeft0_a72_DATAA_driver,
	datab => ShiftLeft0_a72_DATAB_driver,
	datad => ShiftLeft0_a72_DATAD_driver,
	combout => ShiftLeft0_a72_combout);

Mux5_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a2_combout,
	dataout => Mux5_a3_DATAA_driver);

Mux5_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a2_combout,
	dataout => Mux5_a3_DATAB_driver);

Mux5_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a72_combout,
	dataout => Mux5_a3_DATAC_driver);

Mux5_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a44_combout,
	dataout => Mux5_a3_DATAD_driver);

-- Location: LCCOMB_X40_Y30_N22
Mux5_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a3_combout = (Mux7_a2_combout & ((Mux5_a2_combout & ((ShiftLeft0_a44_combout))) # (!Mux5_a2_combout & (ShiftLeft0_a72_combout)))) # (!Mux7_a2_combout & (Mux5_a2_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux5_a3_DATAA_driver,
	datab => Mux5_a3_DATAB_driver,
	datac => Mux5_a3_DATAC_driver,
	datad => Mux5_a3_DATAD_driver,
	combout => Mux5_a3_combout);

Mux5_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a3_combout,
	dataout => Mux5_a4_DATAB_driver);

Mux5_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux5_a4_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N20
Mux5_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a4_combout = (Mux5_a3_combout & ShiftLeft0_a8_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux5_a4_DATAB_driver,
	datad => Mux5_a4_DATAD_driver,
	combout => Mux5_a4_combout);

Mux5_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a5_combout,
	dataout => Mux5_a6_DATAA_driver);

Mux5_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a72_combout,
	dataout => Mux5_a6_DATAB_driver);

Mux5_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a4_combout,
	dataout => Mux5_a6_DATAC_driver);

Mux5_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a7_combout,
	dataout => Mux5_a6_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N8
Mux5_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a6_combout = (Mux5_a5_combout & (((Mux5_a4_combout) # (!Mux7_a7_combout)))) # (!Mux5_a5_combout & (ShiftRight0_a72_combout & ((Mux7_a7_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux5_a6_DATAA_driver,
	datab => Mux5_a6_DATAB_driver,
	datac => Mux5_a6_DATAC_driver,
	datad => Mux5_a6_DATAD_driver,
	combout => Mux5_a6_combout);

Mux5_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux5_a7_DATAA_driver);

Mux5_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a1_combout,
	dataout => Mux5_a7_DATAB_driver);

Mux5_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a6_combout,
	dataout => Mux5_a7_DATAC_driver);

Mux5_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux5_a7_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N10
Mux5_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a7_combout = (Mux29_a11_combout & (Mux5_a1_combout & ((opcode_acombout(3))))) # (!Mux29_a11_combout & (((Mux5_a6_combout) # (!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux5_a7_DATAA_driver,
	datab => Mux5_a7_DATAB_driver,
	datac => Mux5_a7_DATAC_driver,
	datad => Mux5_a7_DATAD_driver,
	combout => Mux5_a7_combout);

Mux5_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(26),
	dataout => Mux5_a8_DATAA_driver);

Mux5_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux5_a8_DATAB_driver);

Mux5_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(26),
	dataout => Mux5_a8_DATAC_driver);

Mux5_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a7_combout,
	dataout => Mux5_a8_DATAD_driver);

-- Location: LCCOMB_X43_Y32_N28
Mux5_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a8_combout = (Mux9_a2_combout & ((b_acombout(26) & ((a_acombout(26)) # (!Mux5_a7_combout))) # (!b_acombout(26) & (a_acombout(26) & !Mux5_a7_combout)))) # (!Mux9_a2_combout & (((Mux5_a7_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux5_a8_DATAA_driver,
	datab => Mux5_a8_DATAB_driver,
	datac => Mux5_a8_DATAC_driver,
	datad => Mux5_a8_DATAD_driver,
	combout => Mux5_a8_combout);

Mux5_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a189_combout,
	dataout => Mux5_a9_DATAA_driver);

Mux5_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux5_a9_DATAB_driver);

Mux5_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a8_combout,
	dataout => Mux5_a9_DATAC_driver);

-- Location: LCCOMB_X43_Y29_N24
Mux5_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux5_a9_combout = (Mux29_a15_combout & (Add0_a189_combout)) # (!Mux29_a15_combout & ((Mux5_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux5_a9_DATAA_driver,
	datab => Mux5_a9_DATAB_driver,
	datac => Mux5_a9_DATAC_driver,
	combout => Mux5_a9_combout);

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
b_a27_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_b(27),
	combout => b_acombout(27));

Mux4_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux4_a5_DATAA_driver);

Mux4_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => Mux4_a5_DATAB_driver);

Mux4_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux4_a5_DATAC_driver);

Mux4_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(27),
	dataout => Mux4_a5_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N26
Mux4_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a5_combout = (opcode_acombout(1) & (((!opcode_acombout(0))))) # (!opcode_acombout(1) & ((a_acombout(27) & (opcode_acombout(0) & !b_acombout(27))) # (!a_acombout(27) & (opcode_acombout(0) $ (!b_acombout(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a5_DATAA_driver,
	datab => Mux4_a5_DATAB_driver,
	datac => Mux4_a5_DATAC_driver,
	datad => Mux4_a5_DATAD_driver,
	combout => Mux4_a5_combout);

Mux4_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a3_combout,
	dataout => Mux4_a4_DATAA_driver);

Mux4_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux4_a4_DATAC_driver);

-- Location: LCCOMB_X43_Y33_N0
Mux4_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a4_combout = (Mux4_a3_combout & ShiftLeft0_a8_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a4_DATAA_driver,
	datac => Mux4_a4_DATAC_driver,
	combout => Mux4_a4_combout);

Mux4_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a7_combout,
	dataout => Mux4_a6_DATAA_driver);

Mux4_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a5_combout,
	dataout => Mux4_a6_DATAB_driver);

Mux4_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a73_combout,
	dataout => Mux4_a6_DATAC_driver);

Mux4_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a4_combout,
	dataout => Mux4_a6_DATAD_driver);

-- Location: LCCOMB_X43_Y33_N20
Mux4_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a6_combout = (Mux7_a7_combout & ((Mux4_a5_combout & ((Mux4_a4_combout))) # (!Mux4_a5_combout & (ShiftRight0_a73_combout)))) # (!Mux7_a7_combout & (Mux4_a5_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a6_DATAA_driver,
	datab => Mux4_a6_DATAB_driver,
	datac => Mux4_a6_DATAC_driver,
	datad => Mux4_a6_DATAD_driver,
	combout => Mux4_a6_combout);

Mux4_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a1_combout,
	dataout => Mux4_a7_DATAA_driver);

Mux4_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux4_a7_DATAB_driver);

Mux4_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a11_combout,
	dataout => Mux4_a7_DATAC_driver);

Mux4_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a6_combout,
	dataout => Mux4_a7_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N30
Mux4_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a7_combout = (opcode_acombout(3) & ((Mux29_a11_combout & (Mux4_a1_combout)) # (!Mux29_a11_combout & ((Mux4_a6_combout))))) # (!opcode_acombout(3) & (((!Mux29_a11_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a7_DATAA_driver,
	datab => Mux4_a7_DATAB_driver,
	datac => Mux4_a7_DATAC_driver,
	datad => Mux4_a7_DATAD_driver,
	combout => Mux4_a7_combout);

Mux4_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(27),
	dataout => Mux4_a8_DATAA_driver);

Mux4_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a7_combout,
	dataout => Mux4_a8_DATAB_driver);

Mux4_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a2_combout,
	dataout => Mux4_a8_DATAC_driver);

Mux4_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(27),
	dataout => Mux4_a8_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N8
Mux4_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a8_combout = (Mux4_a7_combout & (((a_acombout(27) & b_acombout(27))) # (!Mux9_a2_combout))) # (!Mux4_a7_combout & (Mux9_a2_combout & ((a_acombout(27)) # (b_acombout(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a8_DATAA_driver,
	datab => Mux4_a8_DATAB_driver,
	datac => Mux4_a8_DATAC_driver,
	datad => Mux4_a8_DATAD_driver,
	combout => Mux4_a8_combout);

Add0_a250_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add61_a54_combout,
	dataout => Add0_a250_DATAA_driver);

Add0_a250_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a250_DATAB_driver);

Add0_a250_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a250_DATAC_driver);

Add0_a250_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a250_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N30
Add0_a250 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a250_combout = (Add61_a54_combout & (opcode_acombout(3) & (!opcode_acombout(0) & opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a250_DATAA_driver,
	datab => Add0_a250_DATAB_driver,
	datac => Add0_a250_DATAC_driver,
	datad => Add0_a250_DATAD_driver,
	combout => Add0_a250_combout);

Add30_a54_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a53,
	dataout => Add30_a54_CIN_driver);

-- Location: LCCOMB_X41_Y34_N26
Add30_a54 : cycloneii_lcell_comb
-- Equation(s):
-- Add30_a54_combout = Add30_a53

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => Add30_a54_CIN_driver,
	combout => Add30_a54_combout);

Add0_a192_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a191_combout,
	dataout => Add0_a192_DATAA_driver);

Add0_a192_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a250_combout,
	dataout => Add0_a192_DATAB_driver);

Add0_a192_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add30_a54_combout,
	dataout => Add0_a192_DATAC_driver);

Add0_a192_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a61_combout,
	dataout => Add0_a192_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N4
Add0_a192 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a192_combout = (Add0_a191_combout) # ((Add0_a250_combout) # ((Add30_a54_combout & Add0_a61_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a192_DATAA_driver,
	datab => Add0_a192_DATAB_driver,
	datac => Add0_a192_DATAC_driver,
	datad => Add0_a192_DATAD_driver,
	combout => Add0_a192_combout);

Add0_a194_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a193_combout,
	dataout => Add0_a194_DATAA_driver);

Add0_a194_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a192_combout,
	dataout => Add0_a194_DATAB_driver);

Add0_a194_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a190,
	dataout => Add0_a194_CIN_driver);

-- Location: LCCOMB_X43_Y29_N8
Add0_a194 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a194_combout = ((Add0_a193_combout $ (Add0_a192_combout $ (!Add0_a190)))) # (GND)
-- Add0_a195 = CARRY((Add0_a193_combout & ((Add0_a192_combout) # (!Add0_a190))) # (!Add0_a193_combout & (Add0_a192_combout & !Add0_a190)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a194_DATAA_driver,
	datab => Add0_a194_DATAB_driver,
	datad => VCC,
	cin => Add0_a194_CIN_driver,
	combout => Add0_a194_combout,
	cout => Add0_a195);

Mux4_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a8_combout,
	dataout => Mux4_a9_DATAA_driver);

Mux4_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a194_combout,
	dataout => Mux4_a9_DATAC_driver);

Mux4_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux4_a9_DATAD_driver);

-- Location: LCCOMB_X43_Y29_N18
Mux4_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux4_a9_combout = (Mux29_a15_combout & ((Add0_a194_combout))) # (!Mux29_a15_combout & (Mux4_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux4_a9_DATAA_driver,
	datac => Mux4_a9_DATAC_driver,
	datad => Mux4_a9_DATAD_driver,
	combout => Mux4_a9_combout);

Mux3_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux3_a5_DATAA_driver);

Mux3_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux3_a5_DATAB_driver);

Mux3_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux3_a5_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N26
Mux3_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a5_combout = (opcode_acombout(0) & ((!opcode_acombout(3)) # (!opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a5_DATAA_driver,
	datab => Mux3_a5_DATAB_driver,
	datad => Mux3_a5_DATAD_driver,
	combout => Mux3_a5_combout);

Mux3_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => Mux3_a7_DATAA_driver);

Mux3_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a5_combout,
	dataout => Mux3_a7_DATAB_driver);

Mux3_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => Mux3_a7_DATAC_driver);

Mux3_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux3_a7_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N14
Mux3_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a7_combout = (a_acombout(28) & ((Mux3_a5_combout) # ((b_acombout(28) & !opcode_acombout(3))))) # (!a_acombout(28) & (Mux3_a5_combout & ((b_acombout(28)) # (opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a7_DATAA_driver,
	datab => Mux3_a7_DATAB_driver,
	datac => Mux3_a7_DATAC_driver,
	datad => Mux3_a7_DATAD_driver,
	combout => Mux3_a7_combout);

Mux3_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux3_a4_DATAA_driver);

Mux3_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux3_a4_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N8
Mux3_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a4_combout = (opcode_acombout(0)) # (!opcode_acombout(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a4_DATAA_driver,
	datad => Mux3_a4_DATAD_driver,
	combout => Mux3_a4_combout);

Mux3_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux3_a6_DATAA_driver);

Mux3_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a5_combout,
	dataout => Mux3_a6_DATAB_driver);

Mux3_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a4_combout,
	dataout => Mux3_a6_DATAC_driver);

Mux3_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a8_combout,
	dataout => Mux3_a6_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N4
Mux3_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a6_combout = (opcode_acombout(3) & ((Mux3_a5_combout) # ((Mux3_a4_combout) # (ShiftLeft0_a8_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a6_DATAA_driver,
	datab => Mux3_a6_DATAB_driver,
	datac => Mux3_a6_DATAC_driver,
	datad => Mux3_a6_DATAD_driver,
	combout => Mux3_a6_combout);

Mux3_a17_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(28),
	dataout => Mux3_a17_DATAA_driver);

Mux3_a17_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a5_combout,
	dataout => Mux3_a17_DATAB_driver);

Mux3_a17_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => Mux3_a17_DATAC_driver);

Mux3_a17_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux3_a17_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N28
Mux3_a17 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a17_combout = (a_acombout(28) & (((!Mux3_a5_combout & opcode_acombout(3))) # (!b_acombout(28)))) # (!a_acombout(28) & (((b_acombout(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a17_DATAA_driver,
	datab => Mux3_a17_DATAB_driver,
	datac => Mux3_a17_DATAC_driver,
	datad => Mux3_a17_DATAD_driver,
	combout => Mux3_a17_combout);

Mux3_a14_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a13_combout,
	dataout => Mux3_a14_DATAA_driver);

Mux3_a14_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a7_combout,
	dataout => Mux3_a14_DATAB_driver);

Mux3_a14_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a6_combout,
	dataout => Mux3_a14_DATAC_driver);

Mux3_a14_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a17_combout,
	dataout => Mux3_a14_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N16
Mux3_a14 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a14_combout = (Mux3_a7_combout & (((Mux3_a17_combout) # (!Mux3_a6_combout)))) # (!Mux3_a7_combout & (Mux3_a13_combout & (Mux3_a6_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a14_DATAA_driver,
	datab => Mux3_a14_DATAB_driver,
	datac => Mux3_a14_DATAC_driver,
	datad => Mux3_a14_DATAD_driver,
	combout => Mux3_a14_combout);

ShiftRight0_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(1),
	dataout => ShiftRight0_a5_DATAA_driver);

ShiftRight0_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a4_combout,
	dataout => ShiftRight0_a5_DATAC_driver);

ShiftRight0_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a8_combout,
	dataout => ShiftRight0_a5_DATAD_driver);

-- Location: LCCOMB_X35_Y28_N24
ShiftRight0_a5 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a5_combout = (ShiftRight0_a4_combout) # ((a_acombout(1) & ShiftRight1_a8_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a5_DATAA_driver,
	datac => ShiftRight0_a5_DATAC_driver,
	datad => ShiftRight0_a5_DATAD_driver,
	combout => ShiftRight0_a5_combout);

ShiftRight1_a62_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => ShiftRight1_a62_DATAA_driver);

ShiftRight1_a62_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight1_a62_DATAB_driver);

ShiftRight1_a62_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(2),
	dataout => ShiftRight1_a62_DATAC_driver);

ShiftRight1_a62_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a5_combout,
	dataout => ShiftRight1_a62_DATAD_driver);

-- Location: LCCOMB_X38_Y33_N6
ShiftRight1_a62 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight1_a62_combout = (a_acombout(3) & (b_acombout(31))) # (!a_acombout(3) & ((a_acombout(2) & (b_acombout(31))) # (!a_acombout(2) & ((ShiftRight0_a5_combout)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight1_a62_DATAA_driver,
	datab => ShiftRight1_a62_DATAB_driver,
	datac => ShiftRight1_a62_DATAC_driver,
	datad => ShiftRight1_a62_DATAD_driver,
	combout => ShiftRight1_a62_combout);

Mux3_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => Mux3_a2_DATAA_driver);

Mux3_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux3_a2_DATAB_driver);

Mux3_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a62_combout,
	dataout => Mux3_a2_DATAC_driver);

Mux3_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux3_a2_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N14
Mux3_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a2_combout = (opcode_acombout(1)) # ((ShiftLeft0_a9_combout & (ShiftRight1_a62_combout & !opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a2_DATAA_driver,
	datab => Mux3_a2_DATAB_driver,
	datac => Mux3_a2_DATAC_driver,
	datad => Mux3_a2_DATAD_driver,
	combout => Mux3_a2_combout);

Mux3_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_a16_combout,
	dataout => Mux3_a3_DATAA_driver);

Mux3_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a2_combout,
	dataout => Mux3_a3_DATAB_driver);

Mux3_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux3_a3_DATAC_driver);

Mux3_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux3_a3_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N0
Mux3_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a3_combout = (Mux3_a2_combout & (!Mux9_a16_combout & ((!opcode_acombout(1))))) # (!Mux3_a2_combout & (b_acombout(31) & ((Mux9_a16_combout) # (opcode_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a3_DATAA_driver,
	datab => Mux3_a3_DATAB_driver,
	datac => Mux3_a3_DATAC_driver,
	datad => Mux3_a3_DATAD_driver,
	combout => Mux3_a3_combout);

Mux3_a15_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux3_a15_DATAA_driver);

Mux3_a15_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a14_combout,
	dataout => Mux3_a15_DATAB_driver);

Mux3_a15_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux3_a15_DATAC_driver);

Mux3_a15_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a3_combout,
	dataout => Mux3_a15_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N18
Mux3_a15 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a15_combout = (opcode_acombout(2) & (((opcode_acombout(3) & Mux3_a3_combout)))) # (!opcode_acombout(2) & (Mux3_a14_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux3_a15_DATAA_driver,
	datab => Mux3_a15_DATAB_driver,
	datac => Mux3_a15_DATAC_driver,
	datad => Mux3_a15_DATAD_driver,
	combout => Mux3_a15_combout);

Add0_a196_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(28),
	dataout => Add0_a196_DATAA_driver);

Add0_a196_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a196_DATAB_driver);

Add0_a196_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a196_DATAC_driver);

Add0_a196_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a196_DATAD_driver);

-- Location: LCCOMB_X42_Y29_N18
Add0_a196 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a196_combout = (b_acombout(28) & (opcode_acombout(1) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!b_acombout(28) & (!opcode_acombout(1) & ((!opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a196_DATAA_driver,
	datab => Add0_a196_DATAB_driver,
	datac => Add0_a196_DATAC_driver,
	datad => Add0_a196_DATAD_driver,
	combout => Add0_a196_combout);

Add0_a198_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a197_combout,
	dataout => Add0_a198_DATAA_driver);

Add0_a198_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a196_combout,
	dataout => Add0_a198_DATAB_driver);

Add0_a198_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a195,
	dataout => Add0_a198_CIN_driver);

-- Location: LCCOMB_X43_Y29_N10
Add0_a198 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a198_combout = (Add0_a197_combout & ((Add0_a196_combout & (Add0_a195 & VCC)) # (!Add0_a196_combout & (!Add0_a195)))) # (!Add0_a197_combout & ((Add0_a196_combout & (!Add0_a195)) # (!Add0_a196_combout & ((Add0_a195) # (GND)))))
-- Add0_a199 = CARRY((Add0_a197_combout & (!Add0_a196_combout & !Add0_a195)) # (!Add0_a197_combout & ((!Add0_a195) # (!Add0_a196_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a198_DATAA_driver,
	datab => Add0_a198_DATAB_driver,
	datad => VCC,
	cin => Add0_a198_CIN_driver,
	combout => Add0_a198_combout,
	cout => Add0_a199);

Mux3_a16_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a15_combout,
	dataout => Mux3_a16_DATAB_driver);

Mux3_a16_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux3_a16_DATAC_driver);

Mux3_a16_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a198_combout,
	dataout => Mux3_a16_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N28
Mux3_a16 : cycloneii_lcell_comb
-- Equation(s):
-- Mux3_a16_combout = (Mux29_a15_combout & ((Add0_a198_combout))) # (!Mux29_a15_combout & (Mux3_a15_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux3_a16_DATAB_driver,
	datac => Mux3_a16_DATAC_driver,
	datad => Mux3_a16_DATAD_driver,
	combout => Mux3_a16_combout);

Mux2_a12_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(29),
	dataout => Mux2_a12_DATAA_driver);

Mux2_a12_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a5_combout,
	dataout => Mux2_a12_DATAB_driver);

Mux2_a12_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => Mux2_a12_DATAC_driver);

Mux2_a12_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux2_a12_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N22
Mux2_a12 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a12_combout = (b_acombout(29) & (((!Mux3_a5_combout & opcode_acombout(3))) # (!a_acombout(29)))) # (!b_acombout(29) & (((a_acombout(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a12_DATAA_driver,
	datab => Mux2_a12_DATAB_driver,
	datac => Mux2_a12_DATAC_driver,
	datad => Mux2_a12_DATAD_driver,
	combout => Mux2_a12_combout);

Mux2_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(29),
	dataout => Mux2_a4_DATAA_driver);

Mux2_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a5_combout,
	dataout => Mux2_a4_DATAB_driver);

Mux2_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(29),
	dataout => Mux2_a4_DATAC_driver);

Mux2_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux2_a4_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N10
Mux2_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a4_combout = (b_acombout(29) & ((Mux3_a5_combout) # ((a_acombout(29) & !opcode_acombout(3))))) # (!b_acombout(29) & (Mux3_a5_combout & ((a_acombout(29)) # (opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a4_DATAA_driver,
	datab => Mux2_a4_DATAB_driver,
	datac => Mux2_a4_DATAC_driver,
	datad => Mux2_a4_DATAD_driver,
	combout => Mux2_a4_combout);

Mux2_a9_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a8_combout,
	dataout => Mux2_a9_DATAA_driver);

Mux2_a9_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a12_combout,
	dataout => Mux2_a9_DATAB_driver);

Mux2_a9_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a6_combout,
	dataout => Mux2_a9_DATAC_driver);

Mux2_a9_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a4_combout,
	dataout => Mux2_a9_DATAD_driver);

-- Location: LCCOMB_X34_Y31_N18
Mux2_a9 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a9_combout = (Mux3_a6_combout & ((Mux2_a4_combout & ((Mux2_a12_combout))) # (!Mux2_a4_combout & (Mux2_a8_combout)))) # (!Mux3_a6_combout & (((Mux2_a4_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a9_DATAA_driver,
	datab => Mux2_a9_DATAB_driver,
	datac => Mux2_a9_DATAC_driver,
	datad => Mux2_a9_DATAD_driver,
	combout => Mux2_a9_combout);

Mux2_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a3_combout,
	dataout => Mux2_a10_DATAA_driver);

Mux2_a10_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a9_combout,
	dataout => Mux2_a10_DATAB_driver);

Mux2_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux2_a10_DATAC_driver);

Mux2_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux2_a10_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N26
Mux2_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a10_combout = (opcode_acombout(2) & (Mux2_a3_combout & ((opcode_acombout(3))))) # (!opcode_acombout(2) & (((Mux2_a9_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux2_a10_DATAA_driver,
	datab => Mux2_a10_DATAB_driver,
	datac => Mux2_a10_DATAC_driver,
	datad => Mux2_a10_DATAD_driver,
	combout => Mux2_a10_combout);

Add0_a200_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(29),
	dataout => Add0_a200_DATAA_driver);

Add0_a200_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a200_DATAB_driver);

Add0_a200_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a200_DATAC_driver);

Add0_a200_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a200_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N8
Add0_a200 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a200_combout = (b_acombout(29) & (opcode_acombout(1) & ((opcode_acombout(0)) # (!opcode_acombout(3))))) # (!b_acombout(29) & (!opcode_acombout(3) & (!opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a200_DATAA_driver,
	datab => Add0_a200_DATAB_driver,
	datac => Add0_a200_DATAC_driver,
	datad => Add0_a200_DATAD_driver,
	combout => Add0_a200_combout);

Add0_a202_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a201_combout,
	dataout => Add0_a202_DATAA_driver);

Add0_a202_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a200_combout,
	dataout => Add0_a202_DATAB_driver);

Add0_a202_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a199,
	dataout => Add0_a202_CIN_driver);

-- Location: LCCOMB_X43_Y29_N12
Add0_a202 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a202_combout = ((Add0_a201_combout $ (Add0_a200_combout $ (!Add0_a199)))) # (GND)
-- Add0_a203 = CARRY((Add0_a201_combout & ((Add0_a200_combout) # (!Add0_a199))) # (!Add0_a201_combout & (Add0_a200_combout & !Add0_a199)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a202_DATAA_driver,
	datab => Add0_a202_DATAB_driver,
	datad => VCC,
	cin => Add0_a202_CIN_driver,
	combout => Add0_a202_combout,
	cout => Add0_a203);

Mux2_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a10_combout,
	dataout => Mux2_a11_DATAB_driver);

Mux2_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a15_combout,
	dataout => Mux2_a11_DATAC_driver);

Mux2_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a202_combout,
	dataout => Mux2_a11_DATAD_driver);

-- Location: LCCOMB_X35_Y31_N4
Mux2_a11 : cycloneii_lcell_comb
-- Equation(s):
-- Mux2_a11_combout = (Mux29_a15_combout & ((Add0_a202_combout))) # (!Mux29_a15_combout & (Mux2_a10_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Mux2_a11_DATAB_driver,
	datac => Mux2_a11_DATAC_driver,
	datad => Mux2_a11_DATAD_driver,
	combout => Mux2_a11_combout);

Add0_a204_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => Add0_a204_DATAA_driver);

Add0_a204_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Add0_a204_DATAB_driver);

Add0_a204_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Add0_a204_DATAC_driver);

Add0_a204_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Add0_a204_DATAD_driver);

-- Location: LCCOMB_X42_Y31_N26
Add0_a204 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a204_combout = (b_acombout(30) & (((opcode_acombout(3) & !opcode_acombout(0))) # (!opcode_acombout(1)))) # (!b_acombout(30) & ((opcode_acombout(1)) # ((opcode_acombout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a204_DATAA_driver,
	datab => Add0_a204_DATAB_driver,
	datac => Add0_a204_DATAC_driver,
	datad => Add0_a204_DATAD_driver,
	combout => Add0_a204_combout);

Add0_a206_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a205_combout,
	dataout => Add0_a206_DATAA_driver);

Add0_a206_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a204_combout,
	dataout => Add0_a206_DATAB_driver);

Add0_a206_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a203,
	dataout => Add0_a206_CIN_driver);

-- Location: LCCOMB_X43_Y29_N14
Add0_a206 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a206_combout = (Add0_a205_combout & ((Add0_a204_combout & (!Add0_a203)) # (!Add0_a204_combout & (Add0_a203 & VCC)))) # (!Add0_a205_combout & ((Add0_a204_combout & ((Add0_a203) # (GND))) # (!Add0_a204_combout & (!Add0_a203))))
-- Add0_a207 = CARRY((Add0_a205_combout & (Add0_a204_combout & !Add0_a203)) # (!Add0_a205_combout & ((Add0_a204_combout) # (!Add0_a203))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a206_DATAA_driver,
	datab => Add0_a206_DATAB_driver,
	datad => VCC,
	cin => Add0_a206_CIN_driver,
	combout => Add0_a206_combout,
	cout => Add0_a207);

Mux1_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux1_a5_DATAA_driver);

Mux1_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux1_a5_DATAB_driver);

Mux1_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Mux1_a5_DATAC_driver);

Mux1_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a206_combout,
	dataout => Mux1_a5_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N4
Mux1_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Mux1_a5_combout = (opcode_acombout(0) & (Add0_a206_combout & ((opcode_acombout(1)) # (!a_acombout(0))))) # (!opcode_acombout(0) & (((a_acombout(0) & Add0_a206_combout)) # (!opcode_acombout(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux1_a5_DATAA_driver,
	datab => Mux1_a5_DATAB_driver,
	datac => Mux1_a5_DATAC_driver,
	datad => Mux1_a5_DATAD_driver,
	combout => Mux1_a5_combout);

Mux1_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a3_combout,
	dataout => Mux1_a6_DATAA_driver);

Mux1_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a5_combout,
	dataout => Mux1_a6_DATAB_driver);

Mux1_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux1_a6_DATAC_driver);

Mux1_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux1_a6_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N6
Mux1_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Mux1_a6_combout = (Mux1_a5_combout & ((Mux1_a3_combout) # ((opcode_acombout(0)) # (opcode_acombout(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux1_a6_DATAA_driver,
	datab => Mux1_a6_DATAB_driver,
	datac => Mux1_a6_DATAC_driver,
	datad => Mux1_a6_DATAD_driver,
	combout => Mux1_a6_combout);

Mux1_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(30),
	dataout => Mux1_a7_DATAA_driver);

Mux1_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux1_a7_DATAB_driver);

Mux1_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux1_a7_DATAC_driver);

Mux1_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(30),
	dataout => Mux1_a7_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N24
Mux1_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Mux1_a7_combout = (opcode_acombout(1) & (((!opcode_acombout(0))))) # (!opcode_acombout(1) & ((b_acombout(30) & (opcode_acombout(0) & !a_acombout(30))) # (!b_acombout(30) & (opcode_acombout(0) $ (!a_acombout(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux1_a7_DATAA_driver,
	datab => Mux1_a7_DATAB_driver,
	datac => Mux1_a7_DATAC_driver,
	datad => Mux1_a7_DATAD_driver,
	combout => Mux1_a7_combout);

ShiftRight0_a78_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a9_combout,
	dataout => ShiftRight0_a78_DATAA_driver);

ShiftRight0_a78_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(3),
	dataout => ShiftRight0_a78_DATAB_driver);

ShiftRight0_a78_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a12_combout,
	dataout => ShiftRight0_a78_DATAC_driver);

ShiftRight0_a78_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight1_a8_combout,
	dataout => ShiftRight0_a78_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N26
ShiftRight0_a78 : cycloneii_lcell_comb
-- Equation(s):
-- ShiftRight0_a78_combout = (ShiftLeft0_a9_combout & (!a_acombout(3) & (ShiftLeft0_a12_combout & ShiftRight1_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => ShiftRight0_a78_DATAA_driver,
	datab => ShiftRight0_a78_DATAB_driver,
	datac => ShiftRight0_a78_DATAC_driver,
	datad => ShiftRight0_a78_DATAD_driver,
	combout => ShiftRight0_a78_combout);

Mux1_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftLeft0_a107_combout,
	dataout => Mux1_a8_DATAA_driver);

Mux1_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux1_a8_DATAB_driver);

Mux1_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a7_combout,
	dataout => Mux1_a8_DATAC_driver);

Mux1_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ShiftRight0_a78_combout,
	dataout => Mux1_a8_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N2
Mux1_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Mux1_a8_combout = (opcode_acombout(1) & ((Mux1_a7_combout & (ShiftLeft0_a107_combout)) # (!Mux1_a7_combout & ((ShiftRight0_a78_combout))))) # (!opcode_acombout(1) & (((Mux1_a7_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux1_a8_DATAA_driver,
	datab => Mux1_a8_DATAB_driver,
	datac => Mux1_a8_DATAC_driver,
	datad => Mux1_a8_DATAD_driver,
	combout => Mux1_a8_combout);

Mux1_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a0_combout,
	dataout => Mux1_a1_DATAA_driver);

Mux1_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux1_a1_DATAB_driver);

Mux1_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux1_a1_DATAC_driver);

Mux1_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a206_combout,
	dataout => Mux1_a1_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N30
Mux1_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux1_a1_combout = (opcode_acombout(1) & (((!opcode_acombout(2) & Add0_a206_combout)))) # (!opcode_acombout(1) & ((opcode_acombout(2) & ((Add0_a206_combout))) # (!opcode_acombout(2) & (Mux1_a0_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux1_a1_DATAA_driver,
	datab => Mux1_a1_DATAB_driver,
	datac => Mux1_a1_DATAC_driver,
	datad => Mux1_a1_DATAD_driver,
	combout => Mux1_a1_combout);

Mux1_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux1_a2_DATAA_driver);

Mux1_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a1_combout,
	dataout => Mux1_a2_DATAB_driver);

Mux1_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux1_a2_DATAC_driver);

-- Location: LCCOMB_X38_Y32_N0
Mux1_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Mux1_a2_combout = (opcode_acombout(3) & (opcode_acombout(2))) # (!opcode_acombout(3) & ((Mux1_a1_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux1_a2_DATAA_driver,
	datab => Mux1_a2_DATAB_driver,
	datac => Mux1_a2_DATAC_driver,
	combout => Mux1_a2_combout);

Mux1_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a6_combout,
	dataout => Mux1_a4_DATAA_driver);

Mux1_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a8_combout,
	dataout => Mux1_a4_DATAB_driver);

Mux1_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux1_a4_DATAC_driver);

Mux1_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a2_combout,
	dataout => Mux1_a4_DATAD_driver);

-- Location: LCCOMB_X38_Y32_N10
Mux1_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux1_a4_combout = (opcode_acombout(3) & ((Mux1_a2_combout & (Mux1_a6_combout)) # (!Mux1_a2_combout & ((Mux1_a8_combout))))) # (!opcode_acombout(3) & (((Mux1_a2_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux1_a4_DATAA_driver,
	datab => Mux1_a4_DATAB_driver,
	datac => Mux1_a4_DATAC_driver,
	datad => Mux1_a4_DATAD_driver,
	combout => Mux1_a4_combout);

Add0_a211_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a54_combout,
	dataout => Add0_a211_DATAA_driver);

Add0_a211_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => Add0_a211_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N4
Add0_a211 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a211_combout = (Add0_a54_combout & a_acombout(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a211_DATAA_driver,
	datad => Add0_a211_DATAD_driver,
	combout => Add0_a211_combout);

Add0_a212_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a210_combout,
	dataout => Add0_a212_DATAA_driver);

Add0_a212_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a211_combout,
	dataout => Add0_a212_DATAB_driver);

Add0_a212_CIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a207,
	dataout => Add0_a212_CIN_driver);

-- Location: LCCOMB_X43_Y29_N16
Add0_a212 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a212_combout = Add0_a210_combout $ (Add0_a211_combout $ (!Add0_a207))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a212_DATAA_driver,
	datab => Add0_a212_DATAB_driver,
	cin => Add0_a212_CIN_driver,
	combout => Add0_a212_combout);

Mux0_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux0_a2_combout,
	dataout => Mux0_a3_DATAA_driver);

Mux0_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux0_a3_DATAB_driver);

Mux0_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a212_combout,
	dataout => Mux0_a3_DATAC_driver);

Mux0_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux0_a3_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N6
Mux0_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Mux0_a3_combout = (opcode_acombout(2) & (((!opcode_acombout(1) & Add0_a212_combout)))) # (!opcode_acombout(2) & ((Mux0_a2_combout) # ((opcode_acombout(1) & Add0_a212_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux0_a3_DATAA_driver,
	datab => Mux0_a3_DATAB_driver,
	datac => Mux0_a3_DATAC_driver,
	datad => Mux0_a3_DATAD_driver,
	combout => Mux0_a3_combout);

Add0_a221_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a220_combout,
	dataout => Add0_a221_DATAA_driver);

Add0_a221_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a212_combout,
	dataout => Add0_a221_DATAB_driver);

Add0_a221_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Add0_a221_DATAC_driver);

Add0_a221_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Add0_a221_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N26
Add0_a221 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a221_combout = (Add0_a220_combout) # ((Add0_a212_combout & (a_acombout(0) & opcode_acombout(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a221_DATAA_driver,
	datab => Add0_a221_DATAB_driver,
	datac => Add0_a221_DATAC_driver,
	datad => Add0_a221_DATAD_driver,
	combout => Add0_a221_combout);

Mux0_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a222_combout,
	dataout => Mux0_a0_DATAA_driver);

Mux0_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux0_a0_DATAB_driver);

Mux0_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux0_a0_DATAC_driver);

Mux0_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a221_combout,
	dataout => Mux0_a0_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N30
Mux0_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux0_a0_combout = (opcode_acombout(1) & (((opcode_acombout(0)) # (Add0_a221_combout)))) # (!opcode_acombout(1) & (Add0_a222_combout & (!opcode_acombout(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux0_a0_DATAA_driver,
	datab => Mux0_a0_DATAB_driver,
	datac => Mux0_a0_DATAC_driver,
	datad => Mux0_a0_DATAD_driver,
	combout => Mux0_a0_combout);

Add0_a208_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => Add0_a208_DATAB_driver);

Add0_a208_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Add0_a208_DATAC_driver);

Add0_a208_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Add0_a208_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N18
Add0_a208 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a208_combout = (!opcode_acombout(2) & (a_acombout(31) $ (b_acombout(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => Add0_a208_DATAB_driver,
	datac => Add0_a208_DATAC_driver,
	datad => Add0_a208_DATAD_driver,
	combout => Add0_a208_combout);

Add0_a214_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(0),
	dataout => Add0_a214_DATAA_driver);

Add0_a214_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a208_combout,
	dataout => Add0_a214_DATAB_driver);

Add0_a214_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a212_combout,
	dataout => Add0_a214_DATAC_driver);

Add0_a214_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Add0_a214_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N22
Add0_a214 : cycloneii_lcell_comb
-- Equation(s):
-- Add0_a214_combout = (Add0_a208_combout) # ((!a_acombout(0) & (Add0_a212_combout & opcode_acombout(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Add0_a214_DATAA_driver,
	datab => Add0_a214_DATAB_driver,
	datac => Add0_a214_DATAC_driver,
	datad => Add0_a214_DATAD_driver,
	combout => Add0_a214_combout);

Mux0_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a223_combout,
	dataout => Mux0_a1_DATAA_driver);

Mux0_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux0_a0_combout,
	dataout => Mux0_a1_DATAB_driver);

Mux0_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux0_a1_DATAC_driver);

Mux0_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Add0_a214_combout,
	dataout => Mux0_a1_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N2
Mux0_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux0_a1_combout = (Mux0_a0_combout & ((Add0_a223_combout) # ((!opcode_acombout(0))))) # (!Mux0_a0_combout & (((opcode_acombout(0) & Add0_a214_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux0_a1_DATAA_driver,
	datab => Mux0_a1_DATAB_driver,
	datac => Mux0_a1_DATAC_driver,
	datad => Mux0_a1_DATAD_driver,
	combout => Mux0_a1_combout);

Mux0_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux0_a3_combout,
	dataout => Mux0_a4_DATAA_driver);

Mux0_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux0_a1_combout,
	dataout => Mux0_a4_DATAB_driver);

Mux0_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux0_a4_DATAC_driver);

-- Location: LCCOMB_X35_Y30_N0
Mux0_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Mux0_a4_combout = (opcode_acombout(3) & ((Mux0_a1_combout))) # (!opcode_acombout(3) & (Mux0_a3_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux0_a4_DATAA_driver,
	datab => Mux0_a4_DATAB_driver,
	datac => Mux0_a4_DATAC_driver,
	combout => Mux0_a4_combout);

Equal0_a4_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_acombout,
	dataout => Equal0_a4_DATAA_driver);

Equal0_a4_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_acombout,
	dataout => Equal0_a4_DATAB_driver);

Equal0_a4_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_acombout,
	dataout => Equal0_a4_DATAC_driver);

Equal0_a4_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_acombout,
	dataout => Equal0_a4_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N26
Equal0_a4 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a4_combout = (!Mux13_acombout & (!Mux14_acombout & (!Mux9_acombout & !Mux12_acombout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a4_DATAA_driver,
	datab => Equal0_a4_DATAB_driver,
	datac => Equal0_a4_DATAC_driver,
	datad => Equal0_a4_DATAD_driver,
	combout => Equal0_a4_combout);

Equal0_a5_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_acombout,
	dataout => Equal0_a5_DATAA_driver);

Equal0_a5_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_acombout,
	dataout => Equal0_a5_DATAB_driver);

Equal0_a5_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_acombout,
	dataout => Equal0_a5_DATAC_driver);

Equal0_a5_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a10_combout,
	dataout => Equal0_a5_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N20
Equal0_a5 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a5_combout = (!Mux11_acombout & (!Mux10_acombout & (!Mux8_acombout & !Mux23_a10_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a5_DATAA_driver,
	datab => Equal0_a5_DATAB_driver,
	datac => Equal0_a5_DATAC_driver,
	datad => Equal0_a5_DATAD_driver,
	combout => Equal0_a5_combout);

Equal0_a6_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a20_combout,
	dataout => Equal0_a6_DATAA_driver);

Equal0_a6_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a9_combout,
	dataout => Equal0_a6_DATAB_driver);

Equal0_a6_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a1_combout,
	dataout => Equal0_a6_DATAC_driver);

Equal0_a6_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a7_combout,
	dataout => Equal0_a6_DATAD_driver);

-- Location: LCCOMB_X40_Y31_N22
Equal0_a6 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a6_combout = (!Mux29_a20_combout & (!Mux28_a7_combout & ((Mux29_a1_combout) # (!Mux28_a9_combout))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a6_DATAA_driver,
	datab => Equal0_a6_DATAB_driver,
	datac => Equal0_a6_DATAC_driver,
	datad => Equal0_a6_DATAD_driver,
	combout => Equal0_a6_combout);

Equal0_a7_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a12_combout,
	dataout => Equal0_a7_DATAA_driver);

Equal0_a7_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a9_combout,
	dataout => Equal0_a7_DATAB_driver);

Equal0_a7_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a6_combout,
	dataout => Equal0_a7_DATAC_driver);

Equal0_a7_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a9_combout,
	dataout => Equal0_a7_DATAD_driver);

-- Location: LCCOMB_X43_Y29_N30
Equal0_a7 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a7_combout = (!Mux7_a12_combout & (!Mux6_a9_combout & (Equal0_a6_combout & !Mux4_a9_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a7_DATAA_driver,
	datab => Equal0_a7_DATAB_driver,
	datac => Equal0_a7_DATAC_driver,
	datad => Equal0_a7_DATAD_driver,
	combout => Equal0_a7_combout);

Equal0_a8_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a10_combout,
	dataout => Equal0_a8_DATAA_driver);

Equal0_a8_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a4_combout,
	dataout => Equal0_a8_DATAB_driver);

Equal0_a8_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a5_combout,
	dataout => Equal0_a8_DATAC_driver);

Equal0_a8_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a7_combout,
	dataout => Equal0_a8_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N22
Equal0_a8 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a8_combout = (!Mux16_a10_combout & (Equal0_a4_combout & (Equal0_a5_combout & Equal0_a7_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a8_DATAA_driver,
	datab => Equal0_a8_DATAB_driver,
	datac => Equal0_a8_DATAC_driver,
	datad => Equal0_a8_DATAD_driver,
	combout => Equal0_a8_combout);

Equal0_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a8_combout,
	dataout => Equal0_a1_DATAA_driver);

Equal0_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a9_combout,
	dataout => Equal0_a1_DATAB_driver);

Equal0_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a9_combout,
	dataout => Equal0_a1_DATAC_driver);

Equal0_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a9_combout,
	dataout => Equal0_a1_DATAD_driver);

-- Location: LCCOMB_X41_Y35_N2
Equal0_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a1_combout = (!Mux19_a8_combout & (!Mux21_a9_combout & (!Mux22_a9_combout & !Mux20_a9_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a1_DATAA_driver,
	datab => Equal0_a1_DATAB_driver,
	datac => Equal0_a1_DATAC_driver,
	datad => Equal0_a1_DATAD_driver,
	combout => Equal0_a1_combout);

Equal0_a2_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a8_combout,
	dataout => Equal0_a2_DATAA_driver);

Equal0_a2_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a8_combout,
	dataout => Equal0_a2_DATAB_driver);

Equal0_a2_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a8_combout,
	dataout => Equal0_a2_DATAC_driver);

Equal0_a2_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a8_combout,
	dataout => Equal0_a2_DATAD_driver);

-- Location: LCCOMB_X47_Y27_N2
Equal0_a2 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a2_combout = (!Mux30_a8_combout & (!Mux31_a8_combout & (!Mux17_a8_combout & !Mux18_a8_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a2_DATAA_driver,
	datab => Equal0_a2_DATAB_driver,
	datac => Equal0_a2_DATAC_driver,
	datad => Equal0_a2_DATAD_driver,
	combout => Equal0_a2_combout);

Equal0_a3_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a0_combout,
	dataout => Equal0_a3_DATAA_driver);

Equal0_a3_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a1_combout,
	dataout => Equal0_a3_DATAB_driver);

Equal0_a3_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a9_combout,
	dataout => Equal0_a3_DATAC_driver);

Equal0_a3_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a2_combout,
	dataout => Equal0_a3_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N24
Equal0_a3 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a3_combout = (Equal0_a0_combout & (Equal0_a1_combout & (!Mux5_a9_combout & Equal0_a2_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a3_DATAA_driver,
	datab => Equal0_a3_DATAB_driver,
	datac => Equal0_a3_DATAC_driver,
	datad => Equal0_a3_DATAD_driver,
	combout => Equal0_a3_combout);

Equal0_a10_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a9_combout,
	dataout => Equal0_a10_DATAA_driver);

Equal0_a10_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a4_combout,
	dataout => Equal0_a10_DATAC_driver);

Equal0_a10_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a11_combout,
	dataout => Equal0_a10_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N0
Equal0_a10 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a10_combout = (Equal0_a9_combout & (!Mux1_a4_combout & !Mux15_a11_combout))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a10_DATAA_driver,
	datac => Equal0_a10_DATAC_driver,
	datad => Equal0_a10_DATAD_driver,
	combout => Equal0_a10_combout);

Equal0_a11_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux0_a4_combout,
	dataout => Equal0_a11_DATAA_driver);

Equal0_a11_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a8_combout,
	dataout => Equal0_a11_DATAB_driver);

Equal0_a11_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a3_combout,
	dataout => Equal0_a11_DATAC_driver);

Equal0_a11_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a10_combout,
	dataout => Equal0_a11_DATAD_driver);

-- Location: LCCOMB_X34_Y30_N2
Equal0_a11 : cycloneii_lcell_comb
-- Equation(s):
-- Equal0_a11_combout = (!Mux0_a4_combout & (Equal0_a8_combout & (Equal0_a3_combout & Equal0_a10_combout)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Equal0_a11_DATAA_driver,
	datab => Equal0_a11_DATAB_driver,
	datac => Equal0_a11_DATAC_driver,
	datad => Equal0_a11_DATAD_driver,
	combout => Equal0_a11_combout);

Mux32_a0_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(3),
	dataout => Mux32_a0_DATAA_driver);

Mux32_a0_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(1),
	dataout => Mux32_a0_DATAB_driver);

Mux32_a0_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(0),
	dataout => Mux32_a0_DATAC_driver);

Mux32_a0_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => opcode_acombout(2),
	dataout => Mux32_a0_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N10
Mux32_a0 : cycloneii_lcell_comb
-- Equation(s):
-- Mux32_a0_combout = (!opcode_acombout(3) & (!opcode_acombout(0) & (opcode_acombout(1) $ (opcode_acombout(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux32_a0_DATAA_driver,
	datab => Mux32_a0_DATAB_driver,
	datac => Mux32_a0_DATAC_driver,
	datad => Mux32_a0_DATAD_driver,
	combout => Mux32_a0_combout);

Mux32_a1_DATAA_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux32_a0_combout,
	dataout => Mux32_a1_DATAA_driver);

Mux32_a1_DATAB_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => a_acombout(31),
	dataout => Mux32_a1_DATAB_driver);

Mux32_a1_DATAC_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => b_acombout(31),
	dataout => Mux32_a1_DATAC_driver);

Mux32_a1_DATAD_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux0_a4_combout,
	dataout => Mux32_a1_DATAD_driver);

-- Location: LCCOMB_X35_Y30_N28
Mux32_a1 : cycloneii_lcell_comb
-- Equation(s):
-- Mux32_a1_combout = ((a_acombout(31) & ((Mux0_a4_combout) # (!b_acombout(31)))) # (!a_acombout(31) & ((b_acombout(31)) # (!Mux0_a4_combout)))) # (!Mux32_a0_combout)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => Mux32_a1_DATAA_driver,
	datab => Mux32_a1_DATAB_driver,
	datac => Mux32_a1_DATAC_driver,
	datad => Mux32_a1_DATAD_driver,
	combout => Mux32_a1_combout);

z_a0_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux31_a8_combout,
	dataout => z_a0_a_DATAIN_driver);

-- Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a0_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a0_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(0));

z_a1_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux30_a8_combout,
	dataout => z_a1_a_DATAIN_driver);

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a1_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a1_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(1));

z_a2_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux29_a20_combout,
	dataout => z_a2_a_DATAIN_driver);

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a2_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a2_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(2));

z_a3_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux28_a10_combout,
	dataout => z_a3_a_DATAIN_driver);

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a3_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a3_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(3));

z_a4_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux27_a11_combout,
	dataout => z_a4_a_DATAIN_driver);

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a4_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a4_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(4));

z_a5_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux26_a9_combout,
	dataout => z_a5_a_DATAIN_driver);

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a5_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a5_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(5));

z_a6_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux25_a9_combout,
	dataout => z_a6_a_DATAIN_driver);

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a6_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a6_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(6));

z_a7_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux24_a9_combout,
	dataout => z_a7_a_DATAIN_driver);

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a7_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a7_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(7));

z_a8_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux23_a10_combout,
	dataout => z_a8_a_DATAIN_driver);

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a8_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a8_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(8));

z_a9_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux22_a9_combout,
	dataout => z_a9_a_DATAIN_driver);

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a9_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a9_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(9));

z_a10_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux21_a9_combout,
	dataout => z_a10_a_DATAIN_driver);

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a10_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a10_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(10));

z_a11_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux20_a9_combout,
	dataout => z_a11_a_DATAIN_driver);

-- Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a11_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a11_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(11));

z_a12_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux19_a8_combout,
	dataout => z_a12_a_DATAIN_driver);

-- Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a12_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a12_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(12));

z_a13_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux18_a8_combout,
	dataout => z_a13_a_DATAIN_driver);

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a13_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a13_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(13));

z_a14_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux17_a8_combout,
	dataout => z_a14_a_DATAIN_driver);

-- Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a14_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a14_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(14));

z_a15_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux16_a10_combout,
	dataout => z_a15_a_DATAIN_driver);

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a15_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a15_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(15));

z_a16_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux15_a11_combout,
	dataout => z_a16_a_DATAIN_driver);

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a16_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a16_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(16));

z_a17_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux14_acombout,
	dataout => z_a17_a_DATAIN_driver);

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a17_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a17_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(17));

z_a18_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux13_acombout,
	dataout => z_a18_a_DATAIN_driver);

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a18_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a18_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(18));

z_a19_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux12_acombout,
	dataout => z_a19_a_DATAIN_driver);

-- Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a19_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a19_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(19));

z_a20_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux11_acombout,
	dataout => z_a20_a_DATAIN_driver);

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a20_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a20_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(20));

z_a21_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux10_acombout,
	dataout => z_a21_a_DATAIN_driver);

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a21_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a21_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(21));

z_a22_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux9_acombout,
	dataout => z_a22_a_DATAIN_driver);

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a22_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a22_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(22));

z_a23_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux8_acombout,
	dataout => z_a23_a_DATAIN_driver);

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a23_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a23_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(23));

z_a24_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux7_a12_combout,
	dataout => z_a24_a_DATAIN_driver);

-- Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a24_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a24_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(24));

z_a25_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux6_a9_combout,
	dataout => z_a25_a_DATAIN_driver);

-- Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a25_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a25_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(25));

z_a26_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux5_a9_combout,
	dataout => z_a26_a_DATAIN_driver);

-- Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a26_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a26_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(26));

z_a27_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux4_a9_combout,
	dataout => z_a27_a_DATAIN_driver);

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a27_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a27_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(27));

z_a28_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux3_a16_combout,
	dataout => z_a28_a_DATAIN_driver);

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a28_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a28_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(28));

z_a29_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux2_a11_combout,
	dataout => z_a29_a_DATAIN_driver);

-- Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a29_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a29_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(29));

z_a30_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux1_a4_combout,
	dataout => z_a30_a_DATAIN_driver);

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a30_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a30_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(30));

z_a31_a_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Mux0_a4_combout,
	dataout => z_a31_a_DATAIN_driver);

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
z_a31_a_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => z_a31_a_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_z(31));

zero_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => Equal0_a11_combout,
	dataout => zero_DATAIN_driver);

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
zero_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => zero_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_zero);

ovfl_DATAIN_routing_wire_inst : cycloneii_routing_wire
PORT MAP (
	datain => ALT_INV_Mux32_a1_combout,
	dataout => ovfl_DATAIN_driver);

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
ovfl_aI : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => ovfl_DATAIN_driver,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ovfl);
END structure;


