INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'tyqca' on host 'the_ghost_two' (Windows NT_amd64 version 6.2) on Fri Dec 08 16:31:12 -0500 2023
INFO: [HLS 200-10] In directory 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs'
INFO: [HLS 200-10] Opening project 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_6'.
INFO: [HLS 200-10] Adding design file 'Lab_6/rock512.pgm' to the project
INFO: [HLS 200-10] Adding design file 'Lab_6/image.hpp' to the project
INFO: [HLS 200-10] Adding design file 'Lab_6/image.cpp' to the project
INFO: [HLS 200-10] Adding design file 'Lab_6/convolution.hpp' to the project
INFO: [HLS 200-10] Adding design file 'Lab_6/convolution.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'Lab_6/testbench.cpp' to the project
INFO: [HLS 200-10] Opening solution 'C:/Users/tyqca/OneDrive/School/Labs/1195_Labs/Lab_6/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
WARNING: [HLS 200-40] Skipped source file 'rock512.pgm'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'Lab_6/convolution.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Lab_6/image.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 102.688 ; gain = 18.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 102.688 ; gain = 18.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 107.664 ; gain = 22.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 109.359 ; gain = 24.691
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (Lab_6/convolution.cpp:118) in function 'hw_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (Lab_6/convolution.cpp:145) in function 'hw_conv' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (Lab_6/convolution.cpp:150) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (Lab_6/convolution.cpp:166) in function 'hw_conv' completely with a factor of 509.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (Lab_6/convolution.cpp:227) in function 'hw_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' (Lab_6/convolution.cpp:231) in function 'hw_conv' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (Lab_6/convolution.cpp:108) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'lbuf' (Lab_6/convolution.cpp:109) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kbuf' (Lab_6/convolution.cpp:108) in dimension 2 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 141.414 ; gain = 56.746
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:41 . Memory (MB): peak = 690.883 ; gain = 606.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hw_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'hw_conv': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (Lab_6/convolution.cpp:173) of variable 'lbuf_0_load_1', Lab_6/convolution.cpp:173 on array 'lbuf[0]', Lab_6/convolution.cpp:109 and 'load' operation ('lbuf_0_load', Lab_6/convolution.cpp:173) on array 'lbuf[0]', Lab_6/convolution.cpp:109.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lbuf_0_load_4', Lab_6/convolution.cpp:173) on array 'lbuf[0]', Lab_6/convolution.cpp:109 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lbuf_0'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 100.554 seconds; current allocated memory: 561.072 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.531 seconds; current allocated memory: 573.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hw_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sin_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hw_conv/sout_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'hw_conv' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hw_conv'.
INFO: [HLS 200-111]  Elapsed time: 6.626 seconds; current allocated memory: 594.174 MB.
INFO: [RTMG 210-278] Implementing memory 'hw_conv_lbuf_0_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:45 ; elapsed = 00:02:09 . Memory (MB): peak = 797.469 ; gain = 712.801
INFO: [SYSC 207-301] Generating SystemC RTL for hw_conv.
INFO: [VHDL 208-304] Generating VHDL RTL for hw_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for hw_conv.
INFO: [HLS 200-112] Total elapsed time: 130.404 seconds; peak allocated memory: 594.174 MB.
