<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM64x MCU+ SDK: tisci_rm_irq.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM64x MCU+ SDK
   &#160;<span id="projectnumber">08.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('tisci__rm__irq_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">tisci_rm_irq.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="tisci__rm__irq_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__irq__set__req.html">tisci_msg_rm_irq_set_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures peripherals within the interrupt subsystem according to the valid configuration provided. The following <a class="el" href="structtisci__msg__rm__irq__set__req.html#a586a03405c16b044a001190193db23ac">tisci_msg_rm_irq_set_req::valid_params</a> valid bit combinations are allowed: Interrupt Router Mux Configuration - Configures an IR input to output mux connection where the IR input is the src_index and the IR output is the dst_host_irq. Both the src_id and the dst_id must be the device ID of the IR being configured. <a class="el" href="structtisci__msg__rm__irq__set__req.html#ae7f91ea3de878ab6f3525939d9030697">tisci_msg_rm_irq_set_req::dst_id</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#a62a7dd1b25a07c6024b28773efdc13ab">tisci_msg_rm_irq_set_req::dst_host_irq</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#af700bb2fb1a20b48d711ed385d355b33">tisci_msg_rm_irq_set_req::ia_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#aaff2080465f2763d2bee3d8c98c0c967">tisci_msg_rm_irq_set_req::vint</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac4fb8ad277627e42e78dcc7e169c115b">tisci_msg_rm_irq_set_req::global_event</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac7b49622ee7df7581bf49e7f9d3028a3">tisci_msg_rm_irq_set_req::vint_status_bit_index</a> valid bit == SFALSE Event to VINT Mapping Only - Configure peripheral OES register and add an event mapping to an IA VINT <a class="el" href="structtisci__msg__rm__irq__set__req.html#ae7f91ea3de878ab6f3525939d9030697">tisci_msg_rm_irq_set_req::dst_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#a62a7dd1b25a07c6024b28773efdc13ab">tisci_msg_rm_irq_set_req::dst_host_irq</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#af700bb2fb1a20b48d711ed385d355b33">tisci_msg_rm_irq_set_req::ia_id</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#aaff2080465f2763d2bee3d8c98c0c967">tisci_msg_rm_irq_set_req::vint</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac4fb8ad277627e42e78dcc7e169c115b">tisci_msg_rm_irq_set_req::global_event</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac7b49622ee7df7581bf49e7f9d3028a3">tisci_msg_rm_irq_set_req::vint_status_bit_index</a> valid bit == STRUE OES Register Programming Only - Only programs the OES register of the source. Useful for setting UDMAP trigger events and any other events that are not translated to the interrupt domain: <a class="el" href="structtisci__msg__rm__irq__set__req.html#ae7f91ea3de878ab6f3525939d9030697">tisci_msg_rm_irq_set_req::dst_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#a62a7dd1b25a07c6024b28773efdc13ab">tisci_msg_rm_irq_set_req::dst_host_irq</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#af700bb2fb1a20b48d711ed385d355b33">tisci_msg_rm_irq_set_req::ia_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#aaff2080465f2763d2bee3d8c98c0c967">tisci_msg_rm_irq_set_req::vint</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac4fb8ad277627e42e78dcc7e169c115b">tisci_msg_rm_irq_set_req::global_event</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__set__req.html#ac7b49622ee7df7581bf49e7f9d3028a3">tisci_msg_rm_irq_set_req::vint_status_bit_index</a> valid bit == SFALSE.  <a href="structtisci__msg__rm__irq__set__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__irq__set__resp.html">tisci_msg_rm_irq_set_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to setting a peripheral to processor interrupt.  <a href="structtisci__msg__rm__irq__set__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__irq__release__req.html">tisci_msg_rm_irq_release_req</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Releases interrupt peripheral resources according to the valid configuration provided. The following <a class="el" href="structtisci__msg__rm__irq__release__req.html#a096254515321991a0a31404e1182b36a">tisci_msg_rm_irq_release_req::valid_params</a> valid bit combinations are allowed: Interrupt Router Mux Release - Release an IR input to output mux connection where the IR input is the src_index and the IR output is the dst_host_irq. Both the src_id and the dst_id must be the device ID of the IR being configured. <a class="el" href="structtisci__msg__rm__irq__release__req.html#aeb6d1162fe3ab446ab971a741268db17">tisci_msg_rm_irq_release_req::dst_id</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ad6bdba00125ee1518882b49834651aae">tisci_msg_rm_irq_release_req::dst_host_irq</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#aec0a2053d378e1301e94a0a82177a207">tisci_msg_rm_irq_release_req::ia_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ac16b3c0c07f0e72379a938c824522944">tisci_msg_rm_irq_release_req::vint</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a89d0b2a97aa57e95e84b2c2ed23b6f02">tisci_msg_rm_irq_release_req::global_event</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a443ffce5c7ee34b0b545130ad8cb469f">tisci_msg_rm_irq_release_req::vint_status_bit_index</a> valid bit == SFALSE Event to VINT Unmap Only - Clear only peripheral OES register and event to VINT status bit mapping <a class="el" href="structtisci__msg__rm__irq__release__req.html#aeb6d1162fe3ab446ab971a741268db17">tisci_msg_rm_irq_release_req::dst_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ad6bdba00125ee1518882b49834651aae">tisci_msg_rm_irq_release_req::dst_host_irq</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#aec0a2053d378e1301e94a0a82177a207">tisci_msg_rm_irq_release_req::ia_id</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ac16b3c0c07f0e72379a938c824522944">tisci_msg_rm_irq_release_req::vint</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a89d0b2a97aa57e95e84b2c2ed23b6f02">tisci_msg_rm_irq_release_req::global_event</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a443ffce5c7ee34b0b545130ad8cb469f">tisci_msg_rm_irq_release_req::vint_status_bit_index</a> valid bit == STRUE OES Register Programming Only - Only clears the OES register of the source. Useful for clearing UDMAP trigger events and any other events that are not translated to the interrupt domain: <a class="el" href="structtisci__msg__rm__irq__release__req.html#aeb6d1162fe3ab446ab971a741268db17">tisci_msg_rm_irq_release_req::dst_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ad6bdba00125ee1518882b49834651aae">tisci_msg_rm_irq_release_req::dst_host_irq</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#aec0a2053d378e1301e94a0a82177a207">tisci_msg_rm_irq_release_req::ia_id</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#ac16b3c0c07f0e72379a938c824522944">tisci_msg_rm_irq_release_req::vint</a> valid bit == SFALSE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a89d0b2a97aa57e95e84b2c2ed23b6f02">tisci_msg_rm_irq_release_req::global_event</a> valid bit == STRUE <a class="el" href="structtisci__msg__rm__irq__release__req.html#a443ffce5c7ee34b0b545130ad8cb469f">tisci_msg_rm_irq_release_req::vint_status_bit_index</a> valid bit == SFALSE.  <a href="structtisci__msg__rm__irq__release__req.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtisci__msg__rm__irq__release__resp.html">tisci_msg_rm_irq_release_resp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Response to releasing a peripheral to processor interrupt.  <a href="structtisci__msg__rm__irq__release__resp.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae309074218959da90a5978304c34e916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#gae309074218959da90a5978304c34e916">TISCI_MSG_VALUE_RM_DST_ID_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 0u)</td></tr>
<tr class="memdesc:gae309074218959da90a5978304c34e916"><td class="mdescLeft">&#160;</td><td class="mdescRight">This file contains:  <a href="group__tisci__rm__irq.html#gae309074218959da90a5978304c34e916">More...</a><br /></td></tr>
<tr class="separator:gae309074218959da90a5978304c34e916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69aa4a4b3a5e99a86adbc6a0ccf74560"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#ga69aa4a4b3a5e99a86adbc6a0ccf74560">TISCI_MSG_VALUE_RM_DST_HOST_IRQ_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 1u)</td></tr>
<tr class="separator:ga69aa4a4b3a5e99a86adbc6a0ccf74560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf34b43187cdc7ea4b68ee151816d97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#gabf34b43187cdc7ea4b68ee151816d97a">TISCI_MSG_VALUE_RM_IA_ID_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 2u)</td></tr>
<tr class="separator:gabf34b43187cdc7ea4b68ee151816d97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334a7f7a6fd37286c5635f1cfe2d061f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#ga334a7f7a6fd37286c5635f1cfe2d061f">TISCI_MSG_VALUE_RM_VINT_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 3u)</td></tr>
<tr class="separator:ga334a7f7a6fd37286c5635f1cfe2d061f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5b430c5924f794b35cfb7c9830b48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#gaad5b430c5924f794b35cfb7c9830b48b">TISCI_MSG_VALUE_RM_GLOBAL_EVENT_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 4u)</td></tr>
<tr class="separator:gaad5b430c5924f794b35cfb7c9830b48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c0b651fc864d6904bfef4fdacb2aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#gae2c0b651fc864d6904bfef4fdacb2aea">TISCI_MSG_VALUE_RM_VINT_STATUS_BIT_INDEX_VALID</a>&#160;&#160;&#160;(1u &lt;&lt; 5u)</td></tr>
<tr class="separator:gae2c0b651fc864d6904bfef4fdacb2aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga3e3965a37029cfdc12046862573904b3"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structtisci__msg__rm__irq__set__req.html">tisci_msg_rm_irq_set_req</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__tisci__rm__irq.html#ga3e3965a37029cfdc12046862573904b3">__attribute__</a> ((__packed__))</td></tr>
<tr class="separator:ga3e3965a37029cfdc12046862573904b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a7d6f1a51da42148425f611528917c541"><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structtisci__header.html">tisci_header</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#a7d6f1a51da42148425f611528917c541">hdr</a></td></tr>
<tr class="separator:a7d6f1a51da42148425f611528917c541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3fb26dcef16ee1b394ecebb48feec52"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#ac3fb26dcef16ee1b394ecebb48feec52">valid_params</a></td></tr>
<tr class="separator:ac3fb26dcef16ee1b394ecebb48feec52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656d5c3411093b344a425fcde3f9b00f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#a656d5c3411093b344a425fcde3f9b00f">src_id</a></td></tr>
<tr class="separator:a656d5c3411093b344a425fcde3f9b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c81d853ca34cd826b85740e7fdef94b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#a0c81d853ca34cd826b85740e7fdef94b">src_index</a></td></tr>
<tr class="separator:a0c81d853ca34cd826b85740e7fdef94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7e258c93f07d0dbacdba744e838a67f"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#af7e258c93f07d0dbacdba744e838a67f">dst_id</a></td></tr>
<tr class="separator:af7e258c93f07d0dbacdba744e838a67f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cafc9a60a2d4242f989b47ca81a60b"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#af4cafc9a60a2d4242f989b47ca81a60b">dst_host_irq</a></td></tr>
<tr class="separator:af4cafc9a60a2d4242f989b47ca81a60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a523c9d6744d165ec0a6608eaee0cb70c"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#a523c9d6744d165ec0a6608eaee0cb70c">ia_id</a></td></tr>
<tr class="separator:a523c9d6744d165ec0a6608eaee0cb70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec2a067360307cb3df39bab6c67f58a5"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#aec2a067360307cb3df39bab6c67f58a5">vint</a></td></tr>
<tr class="separator:aec2a067360307cb3df39bab6c67f58a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee84b535df51a282edd2c5882b87f8d5"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#aee84b535df51a282edd2c5882b87f8d5">global_event</a></td></tr>
<tr class="separator:aee84b535df51a282edd2c5882b87f8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acc01d2a1846224654b63250f73372e"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#a3acc01d2a1846224654b63250f73372e">vint_status_bit_index</a></td></tr>
<tr class="separator:a3acc01d2a1846224654b63250f73372e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d35fc4e62ca79956d93f904ca1b3af3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tisci__rm__irq_8h.html#a7d35fc4e62ca79956d93f904ca1b3af3">secondary_host</a></td></tr>
<tr class="separator:a7d35fc4e62ca79956d93f904ca1b3af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a7d6f1a51da42148425f611528917c541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d6f1a51da42148425f611528917c541">&#9670;&nbsp;</a></span>hdr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structtisci__header.html">tisci_header</a> hdr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3fb26dcef16ee1b394ecebb48feec52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3fb26dcef16ee1b394ecebb48feec52">&#9670;&nbsp;</a></span>valid_params</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t valid_params</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a656d5c3411093b344a425fcde3f9b00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656d5c3411093b344a425fcde3f9b00f">&#9670;&nbsp;</a></span>src_id</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t src_id</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c81d853ca34cd826b85740e7fdef94b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c81d853ca34cd826b85740e7fdef94b">&#9670;&nbsp;</a></span>src_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t src_index</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7e258c93f07d0dbacdba744e838a67f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7e258c93f07d0dbacdba744e838a67f">&#9670;&nbsp;</a></span>dst_id</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t dst_id</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4cafc9a60a2d4242f989b47ca81a60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4cafc9a60a2d4242f989b47ca81a60b">&#9670;&nbsp;</a></span>dst_host_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t dst_host_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a523c9d6744d165ec0a6608eaee0cb70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a523c9d6744d165ec0a6608eaee0cb70c">&#9670;&nbsp;</a></span>ia_id</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t ia_id</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec2a067360307cb3df39bab6c67f58a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec2a067360307cb3df39bab6c67f58a5">&#9670;&nbsp;</a></span>vint</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t vint</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee84b535df51a282edd2c5882b87f8d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee84b535df51a282edd2c5882b87f8d5">&#9670;&nbsp;</a></span>global_event</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t global_event</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3acc01d2a1846224654b63250f73372e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3acc01d2a1846224654b63250f73372e">&#9670;&nbsp;</a></span>vint_status_bit_index</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t vint_status_bit_index</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d35fc4e62ca79956d93f904ca1b3af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d35fc4e62ca79956d93f904ca1b3af3">&#9670;&nbsp;</a></span>secondary_host</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t secondary_host</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_7d921ee4388de0385733bf7c1b49a908.html">sciclient</a></li><li class="navelem"><a class="el" href="dir_b01c295c3d7a855c55b39d9490b615fb.html">include</a></li><li class="navelem"><a class="el" href="dir_b7abc3986f03db2f318de71d354b23eb.html">tisci</a></li><li class="navelem"><a class="el" href="dir_3ef5d3fed4aa2d5bd77176c49f956166.html">rm</a></li><li class="navelem"><a class="el" href="tisci__rm__irq_8h.html">tisci_rm_irq.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
