yaml_version: 6

project:
  title: "12-Hour Digital Clock"
  author: "Your Name"
  description: "A Verilog implementation of a 12-hour digital clock with AM/PM indication"

source_files:
  - project.v

top_module: "tt_um_clock_12h"

pinout:
  ui[0]: ""
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""
  uo[0]: "hours[0]"
  uo[1]: "hours[1]"  
  uo[2]: "hours[2]"
  uo[3]: "hours[3]"
  uo[4]: "seconds[4]"
  uo[5]: "seconds[5]"
  uo[6]: ""
  uo[7]: "am_pm"
  uio[0]: "minutes[0]"
  uio[1]: "minutes[1]"
  uio[2]: "minutes[2]"
  uio[3]: "minutes[3]"
  uio[4]: "minutes[4]"
  uio[5]: "minutes[5]"
  uio[6]: ""
  uio[7]: ""