// Seed: 908697348
module module_0 #(
    parameter id_4 = 32'd5
) (
    input supply1 id_0,
    output wire id_1,
    input supply1 id_2
);
  wire _id_4;
  task id_5;
    $clog2(97);
    ;
  endtask
  logic [1 'b0 ==?  1 : id_4] id_6;
endmodule
module module_1 #(
    parameter id_5 = 32'd59
) (
    output tri0 id_0,
    input wand id_1,
    output wor id_2,
    input supply1 id_3,
    output wor id_4,
    input uwire _id_5,
    input uwire id_6,
    output uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6
  );
  wire id_10;
  logic id_11 = -1;
  wire [-1 : id_5] id_12;
endmodule
