// Seed: 1436720352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    output wire id_3,
    output uwire id_4,
    output wand id_5,
    input supply0 id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri1 id_14
);
  assign id_12 = 1;
  supply0 id_16 = id_6;
  wire id_17;
  assign id_4 = id_16;
  tri1 id_18;
  tri  id_19;
  module_0(
      id_19, id_19, id_17, id_18, id_18
  );
  always @(*)
    for (id_14 = 1; id_18; id_19 = 1'b0) begin
      if (id_17) assert (id_13);
    end
  wire id_20;
  wire id_21;
endmodule
