0.6
2018.3
Dec  7 2018
00:33:28
D:/University/VHDL/adder/adder.srcs/sim_1/new/SIM_adder.vhd,1740534795,vhdl,,,,tb_adder,,,,,,,,
D:/University/VHDL/adder/adder.srcs/sources_1/new/adder.vhd,1740534763,vhdl,,,,adder,,,,,,,,
D:/University/VHDL/adder/adder.srcs/sources_1/new/adder2bus.vhd,1740533254,vhdl,,,,adder2bus,,,,,,,,
D:/University/VHDL/adder/adder.srcs/sources_1/new/adder5bus.vhd,1740535049,vhdl,,,,adder5bus,,,,,,,,
