

================================================================
== Synthesis Summary Report of 'Jacobi'
================================================================
+ General Information: 
    * Date:           Tue May  9 20:42:09 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        project
    * Solution:       Jacobi (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |  Modules | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |           |           |     |
    |  & Loops | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ Jacobi  |     -|  1.43|        0|   0.000|         -|        1|     -|        no|     -|   -|  246 (~0%)|  424 (~0%)|    -|
    +----------+------+------+---------+--------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| Interface     | Register             | Offset | Width | Access | Description                       | Bit Fields                                                           |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                 | 0x00   | 32    | RW     | Control signals                   | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                 | 0x04   | 32    | RW     | Global Interrupt Enable Register  | 0=Enable                                                             |
| s_axi_control | IP_IER               | 0x08   | 32    | RW     | IP Interrupt Enable Register      | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR               | 0x0c   | 32    | RW     | IP Interrupt Status Register      | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | bank_0_t0_1          | 0x10   | 32    | W      | Data signal of bank_0_t0          |                                                                      |
| s_axi_control | bank_0_t0_2          | 0x14   | 32    | W      | Data signal of bank_0_t0          |                                                                      |
| s_axi_control | bank_0_t1_1          | 0x1c   | 32    | W      | Data signal of bank_0_t1          |                                                                      |
| s_axi_control | bank_0_t1_2          | 0x20   | 32    | W      | Data signal of bank_0_t1          |                                                                      |
| s_axi_control | coalesced_data_num_1 | 0x28   | 32    | W      | Data signal of coalesced_data_num |                                                                      |
| s_axi_control | coalesced_data_num_2 | 0x2c   | 32    | W      | Data signal of coalesced_data_num |                                                                      |
+---------------+----------------------+--------+-------+--------+-----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------------+-----------+-------------------+
| Argument           | Direction | Datatype          |
+--------------------+-----------+-------------------+
| bank_0_t0          | in        | long unsigned int |
| bank_0_t1          | in        | long unsigned int |
| coalesced_data_num | in        | long unsigned int |
+--------------------+-----------+-------------------+

* SW-to-HW Mapping
+--------------------+---------------+----------+------------------------------------------------+
| Argument           | HW Interface  | HW Type  | HW Info                                        |
+--------------------+---------------+----------+------------------------------------------------+
| bank_0_t0          | s_axi_control | register | name=bank_0_t0_1 offset=0x10 range=32          |
| bank_0_t0          | s_axi_control | register | name=bank_0_t0_2 offset=0x14 range=32          |
| bank_0_t1          | s_axi_control | register | name=bank_0_t1_1 offset=0x1c range=32          |
| bank_0_t1          | s_axi_control | register | name=bank_0_t1_2 offset=0x20 range=32          |
| coalesced_data_num | s_axi_control | register | name=coalesced_data_num_1 offset=0x28 range=32 |
| coalesced_data_num | s_axi_control | register | name=coalesced_data_num_2 offset=0x2c range=32 |
+--------------------+---------------+----------+------------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
| Type      | Options                                              | Location                                                                                                               |
+-----------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
| interface | s_axilite port = bank_0_t0 bundle = control          | ../../home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Jacobi.cpp:43 in jacobi |
| interface | s_axilite port = bank_0_t1 bundle = control          | ../../home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Jacobi.cpp:47 in jacobi |
| interface | s_axilite port = coalesced_data_num bundle = control | ../../home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Jacobi.cpp:51 in jacobi |
| interface | s_axilite port = return bundle = control             | ../../home/ubuntu/tapa_m/apps/jacobi/jacobi.xilinx_u55c_gen3x16_xdma_3_202210_1.hw.xo.tapa/cpp/Jacobi.cpp:55 in jacobi |
+-----------+------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


