ncverilog: 10.20-s073: (c) Copyright 1995-2011 Cadence Design Systems, Inc.
TOOL:	ncverilog	10.20-s073: Started on Nov 18, 2013 at 01:10:11 GMT
ncverilog
	-sv
	+ncaccess+r
	rdtype_stim.sv
	rdtype.sv
Recompiling... reason: file './rdtype.vnet' is newer than expected.
	expected: Sun Nov 17 18:26:17 2013
	actual:   Mon Nov 18 01:10:06 2013
file: rdtype.sv
	module worklib.rdtype:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Primitives:              34       5
		Registers:                5       5
		Scalar wires:            19       -
		Always blocks:            1       1
		Initial blocks:           2       2
		Pseudo assignments:       4       4
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.rdtype_stim:sv
Loading snapshot worklib.rdtype_stim:sv .................... Done
ncsim> source /opt/cad/soft/cadence/ius/tools/inca/files/ncsimrc
ncsim> run
                Time     nRst  D       Q  nQ
                   0      0    0       x  x
                   1      0    0       x  1
                   3      0    0       0  1
                 100      1    0       0  1
                 200      1    1       0  1
                 212      1    1       x  1
                 213      1    1       x  x
                 214      1    1       1  x
                 215      1    1       1  0
                 300      1    0       1  0
                 312      1    0       1  x
                 313      1    0       x  x
                 314      1    0       x  1
                 315      1    0       0  1
                 400      1    1       0  1
                 412      1    1       x  1
                 413      1    1       x  x
                 414      1    1       1  x
                 415      1    1       1  0
                 500      1    0       1  0
                 512      1    0       1  x
                 513      1    0       x  x
                 514      1    0       x  1
                 515      1    0       0  1
                 600      1    1       0  1
                 612      1    1       x  1
                 613      1    1       x  x
                 614      1    1       1  x
                 615      1    1       1  0
Simulation stopped via $stop(1) at time 700 NS + 0
./rdtype_stim.sv:46           $stop;
ncsim> exit
TOOL:	ncverilog	10.20-s073: Exiting on Nov 18, 2013 at 01:12:53 GMT  (total: 00:02:42)
