Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul 12 18:57:21 2025
| Host         : DESKTOP-J5MV1M4 running 64-bit major release  (build 9200)
| Command      : report_drc -file zynq7000_preset_wrapper_drc_opted.rpt -pb zynq7000_preset_wrapper_drc_opted.pb -rpx zynq7000_preset_wrapper_drc_opted.rpx
| Design       : zynq7000_preset_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 1
+-----------+----------+-------------+------------+
| Rule      | Severity | Description | Violations |
+-----------+----------+-------------+------------+
| REQP-1571 | Warning  | connects_D  | 1          |
+-----------+----------+-------------+------------+

2. REPORT DETAILS
-----------------
REQP-1571#1 Warning
connects_D  
The FDRE cell zynq7000_preset_i/axi_intc_0/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0] has no driver for the D input pin. To protect against unwanted transitions in all flows, the D input pin is required to have a driver. To resolve this violation, modify the design so that the D input pin has an active signal or constant logic-level tie-off.
Related violations: <none>


