<profile>

<section name = "Vivado HLS Report for 'Filter2D'" level="0">
<item name = "Date">Tue Dec  4 09:50:22 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Hough</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690tffg1761-3</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 16.193, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">127, 79219, 127, 79219, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">126, 79218, 14 ~ 326, -, -, 9 ~ 243, no</column>
<column name=" + loop_width">11, 323, 2, 1, 1, 10 ~ 322, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 6, -, -</column>
<column name="Expression">-, -, 0, 1737</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 234, 90</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 102</column>
<column name="Register">-, -, 481, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="HoughCircles_CoreeOg_U56">HoughCircles_CoreeOg, 0, 0, 39, 15</column>
<column name="HoughCircles_CoreeOg_U57">HoughCircles_CoreeOg, 0, 0, 39, 15</column>
<column name="HoughCircles_CoreeOg_U58">HoughCircles_CoreeOg, 0, 0, 39, 15</column>
<column name="HoughCircles_CoreeOg_U59">HoughCircles_CoreeOg, 0, 0, 39, 15</column>
<column name="HoughCircles_CoreeOg_U60">HoughCircles_CoreeOg, 0, 0, 39, 15</column>
<column name="HoughCircles_CoreeOg_U61">HoughCircles_CoreeOg, 0, 0, 39, 15</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="HoughCircles_CorefYi_U62">HoughCircles_CorefYi, i0 * i1 + i2</column>
<column name="HoughCircles_Coreg8j_U63">HoughCircles_Coreg8j, i0 + i1 * i2</column>
<column name="HoughCircles_Corehbi_U64">HoughCircles_Corehbi, i0 + i1 * i2</column>
<column name="HoughCircles_Coreibs_U65">HoughCircles_Coreibs, i0 + i1 * i2</column>
<column name="HoughCircles_CorejbC_U66">HoughCircles_CorejbC, i0 * i1 + i2</column>
<column name="HoughCircles_CorekbM_U67">HoughCircles_CorekbM, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_buf_0_val_3_U">Filter2D_k_buf_0_bkb, 1, 0, 0, 320, 8, 1, 2560</column>
<column name="k_buf_0_val_4_U">Filter2D_k_buf_0_bkb, 1, 0, 0, 320, 8, 1, 2560</column>
<column name="k_buf_0_val_5_U">Filter2D_k_buf_0_bkb, 1, 0, 0, 320, 8, 1, 2560</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ImagLoc_x_fu_714_p2">+, 0, 0, 39, 2, 32</column>
<column name="i_V_fu_373_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_V_fu_692_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_Val2_22_fu_1065_p2">+, 0, 0, 19, 12, 12</column>
<column name="p_assign_6_1_fu_486_p2">+, 0, 0, 39, 3, 32</column>
<column name="p_assign_6_2_fu_549_p2">+, 0, 0, 39, 3, 32</column>
<column name="p_neg393_i_fu_308_p2">+, 0, 0, 39, 2, 32</column>
<column name="tmp_28_fu_302_p2">+, 0, 0, 39, 2, 32</column>
<column name="tmp_29_fu_314_p2">+, 0, 0, 39, 2, 32</column>
<column name="tmp_31_fu_326_p2">+, 0, 0, 39, 2, 32</column>
<column name="tmp_32_fu_362_p2">+, 0, 0, 39, 3, 32</column>
<column name="tmp_36_fu_423_p2">+, 0, 0, 39, 2, 32</column>
<column name="tmp_s_fu_296_p2">+, 0, 0, 39, 2, 32</column>
<column name="col_assign_1_fu_811_p2">-, 0, 0, 39, 32, 32</column>
<column name="p_assign_1_fu_753_p2">-, 0, 0, 39, 1, 32</column>
<column name="p_assign_2_fu_772_p2">-, 0, 0, 39, 32, 32</column>
<column name="p_assign_7_1_fu_525_p2">-, 0, 0, 39, 2, 32</column>
<column name="p_assign_7_2_fu_588_p2">-, 0, 0, 39, 2, 32</column>
<column name="p_assign_7_fu_462_p2">-, 0, 0, 39, 1, 32</column>
<column name="p_assign_8_1_fu_544_p2">-, 0, 0, 39, 32, 32</column>
<column name="p_assign_8_2_fu_607_p2">-, 0, 0, 39, 32, 32</column>
<column name="p_assign_8_fu_481_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_V_5_fu_1018_p2">-, 0, 0, 16, 1, 9</column>
<column name="row_assign_10_1_fu_653_p2">-, 0, 0, 39, 32, 32</column>
<column name="row_assign_10_2_fu_678_p2">-, 0, 0, 39, 32, 32</column>
<column name="row_assign_s_fu_628_p2">-, 0, 0, 39, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_305">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_311">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_53">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op166_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op177_read_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op227_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i424_i_1_fu_511_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i424_i_2_fu_574_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i424_i_fu_448_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_fu_832_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_i_fu_739_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp8_fu_797_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond388_i_fu_687_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond389_i_fu_368_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp1_fu_708_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_fu_400_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="tmp_295_1_fu_412_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_321_1_fu_506_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_321_2_fu_569_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_331_1_fu_539_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_331_2_fu_602_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_33_fu_379_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_34_fu_406_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="tmp_35_fu_418_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_37_fu_443_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_38_fu_476_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_40_fu_734_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_41_fu_767_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_fu_816_p2">or, 0, 0, 2, 1, 1</column>
<column name="sel_tmp7_fu_791_p2">or, 0, 0, 2, 1, 1</column>
<column name="col_buf_0_val_0_0_fu_866_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_1_0_fu_884_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_2_0_fu_902_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_assign_3_fu_777_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_1_fu_531_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_1_p_assig_fu_637_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_2_fu_594_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_2_p_assig_fu_662_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_fu_468_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i425_i_p_assign_8_fu_612_p3">select, 0, 0, 32, 1, 32</column>
<column name="p_p2_i_i_fu_759_p3">select, 0, 0, 32, 1, 32</column>
<column name="src_kernel_win_0_va_6_fu_956_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_7_fu_974_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_8_fu_992_p3">select, 0, 0, 8, 1, 8</column>
<column name="x_fu_803_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_1_1_fu_645_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_1_2_fu_670_p3">select, 0, 0, 32, 1, 32</column>
<column name="y_1_fu_620_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="rev1_fu_500_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev2_fu_563_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev3_fu_728_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_437_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_251_0_not_fu_384_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_46_not_fu_785_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="k_buf_0_val_4_d1">15, 3, 8, 24</column>
<column name="k_buf_0_val_5_d1">15, 3, 8, 24</column>
<column name="p_dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_2_reg_285">9, 2, 32, 64</column>
<column name="t_V_reg_274">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OP2_V_0_1_cast_reg_1283">10, 0, 10, 0</column>
<column name="OP2_V_0_2_cast_reg_1288">10, 0, 10, 0</column>
<column name="OP2_V_1_2_cast_reg_1298">4, 0, 12, 8</column>
<column name="OP2_V_1_cast_reg_1293">11, 0, 11, 0</column>
<column name="OP2_V_2_1_cast_reg_1308">3, 0, 11, 8</column>
<column name="OP2_V_2_cast_reg_1303">10, 0, 10, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="brmerge_reg_1384">1, 0, 1, 0</column>
<column name="exitcond388_i_reg_1371">1, 0, 1, 0</column>
<column name="i_V_reg_1322">32, 0, 32, 0</column>
<column name="icmp_reg_1336">1, 0, 1, 0</column>
<column name="k_buf_0_val_3_addr_reg_1391">9, 0, 9, 0</column>
<column name="k_buf_0_val_4_addr_reg_1404">9, 0, 9, 0</column>
<column name="k_buf_0_val_5_addr_reg_1410">9, 0, 9, 0</column>
<column name="or_cond_i_i_reg_1380">1, 0, 1, 0</column>
<column name="or_cond_i_reg_1416">1, 0, 1, 0</column>
<column name="p_neg393_i_reg_1264">32, 0, 32, 0</column>
<column name="right_border_buf_0_1_fu_128">8, 0, 8, 0</column>
<column name="right_border_buf_0_2_fu_132">8, 0, 8, 0</column>
<column name="right_border_buf_0_3_fu_136">8, 0, 8, 0</column>
<column name="right_border_buf_0_4_fu_140">8, 0, 8, 0</column>
<column name="right_border_buf_0_5_fu_144">8, 0, 8, 0</column>
<column name="right_border_buf_0_s_fu_124">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_1_fu_104">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_2_fu_108">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_3_fu_112">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_4_fu_116">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_5_fu_120">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_fu_100">8, 0, 8, 0</column>
<column name="t_V_2_reg_285">32, 0, 32, 0</column>
<column name="t_V_reg_274">32, 0, 32, 0</column>
<column name="tmp_251_0_not_reg_1331">1, 0, 1, 0</column>
<column name="tmp_28_reg_1259">32, 0, 32, 0</column>
<column name="tmp_295_1_reg_1345">1, 0, 1, 0</column>
<column name="tmp_29_reg_1271">32, 0, 32, 0</column>
<column name="tmp_31_reg_1276">31, 0, 32, 1</column>
<column name="tmp_32_reg_1313">31, 0, 32, 1</column>
<column name="tmp_33_reg_1327">1, 0, 1, 0</column>
<column name="tmp_34_reg_1341">1, 0, 1, 0</column>
<column name="tmp_35_reg_1349">1, 0, 1, 0</column>
<column name="tmp_88_reg_1356">2, 0, 2, 0</column>
<column name="tmp_89_reg_1361">2, 0, 2, 0</column>
<column name="tmp_90_reg_1366">2, 0, 2, 0</column>
<column name="tmp_94_reg_1397">2, 0, 2, 0</column>
<column name="tmp_s_reg_1254">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Filter2D, return value</column>
<column name="p_src_rows_V_read">in, 32, ap_none, p_src_rows_V_read, scalar</column>
<column name="p_src_cols_V_read">in, 32, ap_none, p_src_cols_V_read, scalar</column>
<column name="p_src_data_stream_V_dout">in, 8, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_empty_n">in, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_read">out, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_din">out, 16, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_full_n">in, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_write">out, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_kernel_val_0_V_1_read">in, 2, ap_none, p_kernel_val_0_V_1_read, scalar</column>
<column name="p_kernel_val_0_V_2_read">in, 2, ap_none, p_kernel_val_0_V_2_read, scalar</column>
<column name="p_kernel_val_1_V_0_read">in, 3, ap_none, p_kernel_val_1_V_0_read, scalar</column>
<column name="p_kernel_val_1_V_2_read">in, 4, ap_none, p_kernel_val_1_V_2_read, scalar</column>
<column name="p_kernel_val_2_V_0_read">in, 2, ap_none, p_kernel_val_2_V_0_read, scalar</column>
<column name="p_kernel_val_2_V_1_read">in, 3, ap_none, p_kernel_val_2_V_1_read, scalar</column>
</table>
</item>
</section>
</profile>
