digraph "CFG for '_Z14stencilShared1PfS_ii' function" {
	label="CFG for '_Z14stencilShared1PfS_ii' function";

	Node0x628e550 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  br label %18\l}"];
	Node0x628e550 -> Node0x628fdc0;
	Node0x628fec0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%14:\l14:                                               \l  %15 = add nsw i32 %3, 1\l  %16 = add nsw i32 %15, %13\l  %17 = icmp slt i32 %16, %2\l  br i1 %17, label %27, label %148\l|{<s0>T|<s1>F}}"];
	Node0x628fec0:s0 -> Node0x6290180;
	Node0x628fec0:s1 -> Node0x62901d0;
	Node0x628fdc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%18:\l18:                                               \l  %19 = phi i32 [ %12, %4 ], [ %25, %18 ]\l  %20 = add nsw i32 %19, %13\l  %21 = sext i32 %20 to i64\l  %22 = getelementptr inbounds float, float addrspace(1)* %0, i64 %21\l  %23 = load float, float addrspace(1)* %22, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %24 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %19\l  store float %23, float addrspace(3)* %24, align 4, !tbaa !7\l  %25 = add nuw nsw i32 %19, 1024\l  %26 = icmp ult i32 %19, 21\l  br i1 %26, label %18, label %14, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x628fdc0:s0 -> Node0x628fdc0;
	Node0x628fdc0:s1 -> Node0x628fec0;
	Node0x6290180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%27:\l27:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %28 = sub nsw i32 0, %3\l  %29 = icmp sgt i32 %3, 0\l  br i1 %29, label %30, label %60\l|{<s0>T|<s1>F}}"];
	Node0x6290180:s0 -> Node0x6291c70;
	Node0x6290180:s1 -> Node0x6291cc0;
	Node0x6291c70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%30:\l30:                                               \l  %31 = sub nsw i32 1, %3\l  %32 = tail call i32 @llvm.smax.i32(i32 %3, i32 %31)\l  %33 = add nuw i32 %32, %3\l  %34 = add i32 %33, -1\l  %35 = and i32 %33, 7\l  %36 = icmp eq i32 %35, 0\l  br i1 %36, label %55, label %37\l|{<s0>T|<s1>F}}"];
	Node0x6291c70:s0 -> Node0x6290130;
	Node0x6291c70:s1 -> Node0x6292470;
	Node0x6292470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%37:\l37:                                               \l  %38 = phi i32 [ %50, %37 ], [ %28, %30 ]\l  %39 = phi float [ %49, %37 ], [ 0.000000e+00, %30 ]\l  %40 = phi i32 [ %51, %37 ], [ 0, %30 ]\l  %41 = add i32 %38, %3\l  %42 = add nuw nsw i32 %41, %12\l  %43 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %42\l  %44 = load float, float addrspace(3)* %43, align 4, !tbaa !7\l  %45 = sext i32 %41 to i64\l  %46 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %45\l  %47 = load float, float addrspace(4)* %46, align 4, !tbaa !7\l  %48 = fmul contract float %44, %47\l  %49 = fadd contract float %39, %48\l  %50 = add nsw i32 %38, 1\l  %51 = add nuw nsw i32 %40, 1\l  %52 = icmp eq i32 %51, %35\l  br i1 %52, label %53, label %37, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x6292470:s0 -> Node0x6293490;
	Node0x6292470:s1 -> Node0x6292470;
	Node0x6293490 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{%53:\l53:                                               \l  %54 = sub i32 %35, %3\l  br label %55\l}"];
	Node0x6293490 -> Node0x6290130;
	Node0x6290130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#aec9fc70",label="{%55:\l55:                                               \l  %56 = phi i32 [ %28, %30 ], [ %54, %53 ]\l  %57 = phi float [ 0.000000e+00, %30 ], [ %49, %53 ]\l  %58 = phi float [ undef, %30 ], [ %49, %53 ]\l  %59 = icmp ult i32 %34, 7\l  br i1 %59, label %60, label %64\l|{<s0>T|<s1>F}}"];
	Node0x6290130:s0 -> Node0x6291cc0;
	Node0x6290130:s1 -> Node0x6293ff0;
	Node0x6291cc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%60:\l60:                                               \l  %61 = phi float [ 0.000000e+00, %27 ], [ %58, %55 ], [ %145, %64 ]\l  %62 = sext i32 %16 to i64\l  %63 = getelementptr inbounds float, float addrspace(1)* %1, i64 %62\l  store float %61, float addrspace(1)* %63, align 4, !tbaa !7\l  br label %148\l}"];
	Node0x6291cc0 -> Node0x62901d0;
	Node0x6293ff0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%64:\l64:                                               \l  %65 = phi i32 [ %146, %64 ], [ %56, %55 ]\l  %66 = phi float [ %145, %64 ], [ %57, %55 ]\l  %67 = add i32 %65, %3\l  %68 = add i32 %67, %12\l  %69 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %68\l  %70 = load float, float addrspace(3)* %69, align 4, !tbaa !7\l  %71 = sext i32 %67 to i64\l  %72 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %71\l  %73 = load float, float addrspace(4)* %72, align 4, !tbaa !7\l  %74 = fmul contract float %70, %73\l  %75 = fadd contract float %66, %74\l  %76 = add nsw i32 %65, 1\l  %77 = add i32 %76, %3\l  %78 = add i32 %77, %12\l  %79 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %78\l  %80 = load float, float addrspace(3)* %79, align 4, !tbaa !7\l  %81 = sext i32 %77 to i64\l  %82 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %81\l  %83 = load float, float addrspace(4)* %82, align 4, !tbaa !7\l  %84 = fmul contract float %80, %83\l  %85 = fadd contract float %75, %84\l  %86 = add nsw i32 %65, 2\l  %87 = add i32 %86, %3\l  %88 = add i32 %87, %12\l  %89 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %88\l  %90 = load float, float addrspace(3)* %89, align 4, !tbaa !7\l  %91 = sext i32 %87 to i64\l  %92 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %91\l  %93 = load float, float addrspace(4)* %92, align 4, !tbaa !7\l  %94 = fmul contract float %90, %93\l  %95 = fadd contract float %85, %94\l  %96 = add nsw i32 %65, 3\l  %97 = add i32 %96, %3\l  %98 = add i32 %97, %12\l  %99 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %98\l  %100 = load float, float addrspace(3)* %99, align 4, !tbaa !7\l  %101 = sext i32 %97 to i64\l  %102 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %101\l  %103 = load float, float addrspace(4)* %102, align 4, !tbaa !7\l  %104 = fmul contract float %100, %103\l  %105 = fadd contract float %95, %104\l  %106 = add nsw i32 %65, 4\l  %107 = add i32 %106, %3\l  %108 = add i32 %107, %12\l  %109 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %108\l  %110 = load float, float addrspace(3)* %109, align 4, !tbaa !7\l  %111 = sext i32 %107 to i64\l  %112 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %111\l  %113 = load float, float addrspace(4)* %112, align 4, !tbaa !7\l  %114 = fmul contract float %110, %113\l  %115 = fadd contract float %105, %114\l  %116 = add nsw i32 %65, 5\l  %117 = add i32 %116, %3\l  %118 = add i32 %117, %12\l  %119 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %118\l  %120 = load float, float addrspace(3)* %119, align 4, !tbaa !7\l  %121 = sext i32 %117 to i64\l  %122 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %121\l  %123 = load float, float addrspace(4)* %122, align 4, !tbaa !7\l  %124 = fmul contract float %120, %123\l  %125 = fadd contract float %115, %124\l  %126 = add nsw i32 %65, 6\l  %127 = add i32 %126, %3\l  %128 = add i32 %127, %12\l  %129 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %128\l  %130 = load float, float addrspace(3)* %129, align 4, !tbaa !7\l  %131 = sext i32 %127 to i64\l  %132 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %131\l  %133 = load float, float addrspace(4)* %132, align 4, !tbaa !7\l  %134 = fmul contract float %130, %133\l  %135 = fadd contract float %125, %134\l  %136 = add nsw i32 %65, 7\l  %137 = add i32 %136, %3\l  %138 = add i32 %137, %12\l  %139 = getelementptr inbounds [1035 x float], [1035 x float] addrspace(3)*\l... @_ZZ14stencilShared1PfS_iiE6buffer, i32 0, i32 %138\l  %140 = load float, float addrspace(3)* %139, align 4, !tbaa !7\l  %141 = sext i32 %137 to i64\l  %142 = getelementptr inbounds [10000 x float], [10000 x float] addrspace(4)*\l... @const_stencilWeight, i64 0, i64 %141\l  %143 = load float, float addrspace(4)* %142, align 4, !tbaa !7\l  %144 = fmul contract float %140, %143\l  %145 = fadd contract float %135, %144\l  %146 = add nsw i32 %65, 8\l  %147 = icmp slt i32 %146, %3\l  br i1 %147, label %64, label %60, !llvm.loop !15\l|{<s0>T|<s1>F}}"];
	Node0x6293ff0:s0 -> Node0x6293ff0;
	Node0x6293ff0:s1 -> Node0x6291cc0;
	Node0x62901d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e0dbd870",label="{%148:\l148:                                              \l  ret void\l}"];
}
