// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
// Date        : Mon Nov  7 23:09:01 2022
// Host        : silva running 64-bit Ubuntu 22.04.1 LTS
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_vdma_0_0_sim_netlist.v
// Design      : design_1_axi_vdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover
   (sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    dm2linebuf_mm2s_tvalid,
    din,
    sig_s_ready_out_reg,
    sig_s_ready_dup3_reg,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    sig_rst2all_stop_request_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    sig_halt_cmplt_reg,
    mm2s_halt_cmplt,
    undrflo_err0,
    Q,
    ovrflo_err0,
    E,
    sig_halt_cmplt_reg_0,
    s2mm_halt_cmplt,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    rd_en,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    \INFERRED_GEN.cnt_i_reg[2]_3 ,
    \INFERRED_GEN.cnt_i_reg[2]_4 ,
    \INFERRED_GEN.cnt_i_reg[2]_5 ,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_mm2s_rready,
    m_axi_s2mm_bready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    m_axi_s2mm_aclk,
    dout,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg_0,
    cmnd_wr,
    mm2s_halt,
    datamover_idle_reg,
    datamover_idle,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    cmnd_wr_1,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    s2mm_dmacr,
    datamover_idle_2,
    sig_tlast_out_reg,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    empty,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    in,
    \sig_input_addr_reg_reg[31] ,
    m_axi_s2mm_bresp,
    D,
    s_axis_mm2s_cmd_tvalid,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    m_axis_s2mm_sts_tready);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output dm2linebuf_mm2s_tvalid;
  output [36:0]din;
  output sig_s_ready_out_reg;
  output sig_s_ready_dup3_reg;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output sig_rst2all_stop_request_0;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output sig_halt_cmplt_reg;
  output mm2s_halt_cmplt;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output [0:0]E;
  output sig_halt_cmplt_reg_0;
  output s2mm_halt_cmplt;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output rd_en;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output \INFERRED_GEN.cnt_i_reg[2]_2 ;
  output \INFERRED_GEN.cnt_i_reg[2]_3 ;
  output \INFERRED_GEN.cnt_i_reg[2]_4 ;
  output \INFERRED_GEN.cnt_i_reg[2]_5 ;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_mm2s_rready;
  output m_axi_s2mm_bready;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg_0;
  input cmnd_wr;
  input mm2s_halt;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input cmnd_wr_1;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [0:0]s2mm_dmacr;
  input datamover_idle_2;
  input sig_tlast_out_reg;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input empty;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input [48:0]in;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [1:0]m_axi_s2mm_bresp;
  input [1:0]D;
  input s_axis_mm2s_cmd_tvalid;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input m_axis_s2mm_sts_tready;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_3 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_4 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_5 ;
  wire [0:0]Q;
  wire cmnd_wr;
  wire cmnd_wr_1;
  wire datamover_idle;
  wire datamover_idle_2;
  wire [0:0]datamover_idle_reg;
  wire [36:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire dma_err;
  wire [36:0]dout;
  wire empty;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_sts_tready;
  wire m_axis_s2mm_sts_tready;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire ovrflo_err0;
  wire rd_en;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_cmplt_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_ready_dup3_reg;
  wire sig_s_ready_out_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_tlast_out_reg;
  wire undrflo_err0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .cmnd_wr(cmnd_wr),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .din(din),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg),
        .sig_tlast_out_reg(sig_tlast_out_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .E(E),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2]_3 ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_4 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_5 ),
        .Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .datamover_idle_2(datamover_idle_2),
        .dma_err(dma_err),
        .dout(dout),
        .empty(empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(sig_s_ready_dup3_reg),
        .ovrflo_err0(ovrflo_err0),
        .rd_en(rd_en),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg_0),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg(sig_s_h_halt_reg_reg_0),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .undrflo_err0(undrflo_err0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl
   (out,
    sig_posted_to_axi_reg_0,
    FIFO_Full_reg,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    sig_init_done,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_calc_error_reg_reg_0,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_arready,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg_dly3,
    in);
  output out;
  output sig_posted_to_axi_reg_0;
  output FIFO_Full_reg;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg_0;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_arready;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg_dly3;
  input [36:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42 ;
  wire [0:0]SS;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_dly3;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  assign out = sig_posted_to_axi_2;
  assign sig_posted_to_axi_reg_0 = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_40 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42 ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45:44],sig_aq_fifo_data_out[38:4]}),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2 ),
        .Q(m_axi_mm2s_arvalid),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_2
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_data2addr_stop_req),
        .O(sig_calc_error_reg_reg_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1 
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_mm2s_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_mm2s_araddr[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_mm2s_araddr[10]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_mm2s_araddr[11]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_mm2s_araddr[12]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_mm2s_araddr[13]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_mm2s_araddr[14]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_mm2s_araddr[15]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_mm2s_araddr[16]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_mm2s_araddr[17]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_mm2s_araddr[18]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_mm2s_araddr[19]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_mm2s_araddr[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_mm2s_araddr[20]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_mm2s_araddr[21]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_mm2s_araddr[22]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_mm2s_araddr[23]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_mm2s_araddr[24]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_mm2s_araddr[25]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_mm2s_araddr[26]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_mm2s_araddr[27]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_mm2s_araddr[28]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_mm2s_araddr[29]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_mm2s_araddr[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_mm2s_araddr[30]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_mm2s_araddr[31]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_mm2s_araddr[3]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_mm2s_araddr[4]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_mm2s_araddr[5]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_mm2s_araddr[6]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_mm2s_araddr[7]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_mm2s_araddr[8]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_mm2s_araddr[9]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_mm2s_arburst),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_mm2s_arlen[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_mm2s_arlen[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_mm2s_arlen[2]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_mm2s_arsize[0]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_mm2s_arsize[1]),
        .R(\sig_next_addr_reg[31]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_42 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0
   (out,
    FIFO_Full_reg,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    sig_init_done,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_inhibit_rdy_n,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_halt_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_s2mm_awready,
    sig_mstr2addr_cmd_valid,
    in);
  output out;
  output FIFO_Full_reg;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output sig_init_done;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_inhibit_rdy_n;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_halt_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_s2mm_awready;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire p_0_in;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire [50:4]sig_aq_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_mstr2addr_cmd_valid;
  wire \sig_next_addr_reg[31]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_stream_rst;

  assign out = sig_posted_to_axi;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sig_addr_reg_empty),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_aq_fifo_data_out[50],sig_aq_fifo_data_out[47],sig_aq_fifo_data_out[45:44],sig_aq_fifo_data_out[39:4]}),
        .p_0_in(p_0_in),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .Q(sig_addr_reg_full),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(p_0_in),
        .Q(m_axi_s2mm_awvalid),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h40FF)) 
    \sig_next_addr_reg[31]_i_1__0 
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_s2mm_awready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[4]),
        .Q(m_axi_s2mm_awaddr[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[14]),
        .Q(m_axi_s2mm_awaddr[10]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[15]),
        .Q(m_axi_s2mm_awaddr[11]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[16]),
        .Q(m_axi_s2mm_awaddr[12]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[17]),
        .Q(m_axi_s2mm_awaddr[13]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[18]),
        .Q(m_axi_s2mm_awaddr[14]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[19]),
        .Q(m_axi_s2mm_awaddr[15]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[20]),
        .Q(m_axi_s2mm_awaddr[16]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[21]),
        .Q(m_axi_s2mm_awaddr[17]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[22]),
        .Q(m_axi_s2mm_awaddr[18]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[23]),
        .Q(m_axi_s2mm_awaddr[19]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[5]),
        .Q(m_axi_s2mm_awaddr[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[24]),
        .Q(m_axi_s2mm_awaddr[20]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[25]),
        .Q(m_axi_s2mm_awaddr[21]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[26]),
        .Q(m_axi_s2mm_awaddr[22]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[27]),
        .Q(m_axi_s2mm_awaddr[23]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[28]),
        .Q(m_axi_s2mm_awaddr[24]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[29]),
        .Q(m_axi_s2mm_awaddr[25]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[30]),
        .Q(m_axi_s2mm_awaddr[26]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[31]),
        .Q(m_axi_s2mm_awaddr[27]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[32]),
        .Q(m_axi_s2mm_awaddr[28]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[33]),
        .Q(m_axi_s2mm_awaddr[29]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[6]),
        .Q(m_axi_s2mm_awaddr[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[34]),
        .Q(m_axi_s2mm_awaddr[30]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[35]),
        .Q(m_axi_s2mm_awaddr[31]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[7]),
        .Q(m_axi_s2mm_awaddr[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[8]),
        .Q(m_axi_s2mm_awaddr[4]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[9]),
        .Q(m_axi_s2mm_awaddr[5]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[10]),
        .Q(m_axi_s2mm_awaddr[6]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[11]),
        .Q(m_axi_s2mm_awaddr[7]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[12]),
        .Q(m_axi_s2mm_awaddr[8]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[13]),
        .Q(m_axi_s2mm_awaddr[9]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[47]),
        .Q(m_axi_s2mm_awburst),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[36]),
        .Q(m_axi_s2mm_awlen[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[37]),
        .Q(m_axi_s2mm_awlen[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[38]),
        .Q(m_axi_s2mm_awlen[2]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[39]),
        .Q(m_axi_s2mm_awlen[3]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[44]),
        .Q(m_axi_s2mm_awsize[0]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_44 ),
        .D(sig_aq_fifo_data_out[45]),
        .Q(m_axi_s2mm_awsize[1]),
        .R(\sig_next_addr_reg[31]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_43 ),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status
   (sig_init_reg,
    FIFO_Full_reg,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    sig_inhibit_rdy_n_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    sig_init_reg2_reg,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    mm2s_halt,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    FIFO_Full_reg_0,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    in,
    slverr_i_reg);
  output sig_init_reg;
  output FIFO_Full_reg;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output sig_inhibit_rdy_n_reg;
  output sig_inhibit_rdy_n;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  output sig_init_reg2_reg;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output [50:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input mm2s_halt;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input FIFO_Full_reg_0;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [48:0]in;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire I_CMD_FIFO_n_6;
  wire [0:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_halt;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg;
  wire sig_init_reg2_reg;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_input_reg_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_sm_halt_reg;
  wire [2:0]slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .SS(SS),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done_2),
        .sig_init_done_reg_0(I_CMD_FIFO_n_6),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_34 I_CMD_FIFO
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .SS(SS),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_init_reg2_reg_1(sig_init_reg2_reg_0),
        .sig_init_reg2_reg_2(sig_init_reg2_reg_1),
        .sig_init_reg2_reg_3(I_CMD_FIFO_n_6),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0
   (sig_init_done,
    sig_init_done_0,
    undrflo_err0,
    Q,
    ovrflo_err0,
    E,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \INFERRED_GEN.cnt_i_reg[2]_2 ,
    sig_inhibit_rdy_n_reg_0,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg,
    sig_init_done_reg_0,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    cmnd_wr_1,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    \sig_input_addr_reg_reg[31] ,
    in);
  output sig_init_done;
  output sig_init_done_0;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output [0:0]E;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  output sig_inhibit_rdy_n_reg_0;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg;
  input sig_init_done_reg_0;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input cmnd_wr_1;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [19:0]in;

  wire [0:0]E;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_2 ;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [49:0]out;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_next_calc_error_reg;
  wire sig_psm_halt;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_1(sig_inhibit_rdy_n_reg_0),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_2 ),
        .cmnd_wr_1(cmnd_wr_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo
   (sig_init_done,
    E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    cmnd_wr_1,
    s2mm_halt,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output sig_init_done;
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input cmnd_wr_1;
  input s2mm_halt;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.E(E),
        .Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo_34
   (sig_init_reg_reg_0,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    sig_init_reg2_reg_0,
    sig_init_reg2_reg_1,
    sig_init_reg2_reg_2,
    sig_init_reg2_reg_3,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    mm2s_halt,
    FIFO_Full_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    in);
  output sig_init_reg_reg_0;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output sig_init_reg2_reg_0;
  output sig_init_reg2_reg_1;
  output sig_init_reg2_reg_2;
  output sig_init_reg2_reg_3;
  output [50:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input mm2s_halt;
  input FIFO_Full_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input [48:0]in;

  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1_n_0;
  wire sig_init_reg2_reg_0;
  wire sig_init_reg2_reg_1;
  wire sig_init_reg2_reg_2;
  wire sig_init_reg2_reg_3;
  wire sig_init_reg_reg_0;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_35 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(Q),
        .SS(SS),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_3),
        .O(sig_init_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg2_reg_2));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .I1(sig_init_reg_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg2_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1_n_0),
        .Q(sig_init_done_3),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_reg_reg_0),
        .Q(\GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(SS),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized0
   (FIFO_Full_reg,
    sig_init_done,
    sig_inhibit_rdy_n_reg_0,
    sig_inhibit_rdy_n_reg_1,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slverr_i_reg);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_inhibit_rdy_n_reg_0;
  output sig_inhibit_rdy_n_reg_1;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_rsc2stat_status_valid;
  wire [2:0]slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_1),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .SS(SS),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_1),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1
   (FIFO_Full_reg,
    sig_init_done,
    p_0_in,
    out,
    sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sel,
    sig_inhibit_rdy_n_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_halt_reg,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output p_0_in;
  output [39:0]out;
  output sig_halt_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sel;
  output sig_inhibit_rdy_n_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_halt_reg;
  input FIFO_Full_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized1_40
   (FIFO_Full_reg,
    sig_init_done,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_push_addr_reg1_out,
    sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg_0,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_push_addr_reg1_out;
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input [36:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_sf_allow_addr_req;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_41 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_push_addr_reg1_out),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2
   (FIFO_Full_reg,
    sig_init_done,
    m_axi_mm2s_rlast_0,
    sig_push_dqual_reg16_out,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    sig_inhibit_rdy_n_reg_0,
    FIFO_Full_reg_0,
    D,
    out,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat_reg_0,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_next_cmd_cmplt_reg_i_3_2,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output m_axi_mm2s_rlast_0;
  output sig_push_dqual_reg16_out;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_first_dbeat_reg;
  output sig_inhibit_rdy_n_reg_0;
  output FIFO_Full_reg_0;
  output [7:0]D;
  output [19:0]out;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat_reg_0;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input [22:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg16_out;
  wire sig_rsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat_reg(sig_push_dqual_reg16_out),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3
   (FIFO_Full_reg,
    sig_init_done,
    Q,
    sel,
    sig_inhibit_rdy_n_reg_0,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    D,
    E,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2sf_cmd_valid,
    \INCLUDE_UNPACKING.lsig_ld_offset ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr ,
    sig_input_accept21_out,
    sig_sf2dre_use_autodest,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    in);
  output FIFO_Full_reg;
  output sig_init_done;
  output [0:0]Q;
  output sel;
  output sig_inhibit_rdy_n_reg_0;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [1:0]D;
  output [0:0]E;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg_0;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2sf_cmd_valid;
  input \INCLUDE_UNPACKING.lsig_ld_offset ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  input sig_input_accept21_out;
  input sig_sf2dre_use_autodest;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  input [3:0]in;

  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_ld_offset ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [3:0]in;
  wire m_axi_mm2s_aclk;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2dre_use_autodest;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(sel),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr (\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_ld_offset (\INCLUDE_UNPACKING.lsig_ld_offset ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized4
   (sig_init_done_0,
    undrflo_err0,
    Q,
    ovrflo_err0,
    sig_inhibit_rdy_n_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_inhibit_rdy_n_reg_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output sig_init_done_0;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output sig_inhibit_rdy_n_reg_0;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_inhibit_rdy_n_reg_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_inhibit_rdy_n_reg_1;
  wire sig_init_done_0;
  wire sig_init_done_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_1),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5
   (sig_init_reg_reg_0,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_init_reg_reg_1,
    sig_init_reg_reg_2,
    sig_init_reg_reg_3,
    sig_init_reg_reg_4,
    m_axi_s2mm_bready,
    Q,
    E,
    D,
    sig_input_cache_type_reg0,
    SR,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    in,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_2,
    sig_init_done_1,
    sig_halt_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_s2mm_bvalid,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    m_axi_s2mm_bresp);
  output sig_init_reg_reg_0;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output sig_init_reg_reg_1;
  output sig_init_reg_reg_2;
  output sig_init_reg_reg_3;
  output sig_init_reg_reg_4;
  output m_axi_s2mm_bready;
  output [0:0]Q;
  output [0:0]E;
  output [2:0]D;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]out;
  input [1:0]in;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_2;
  input sig_init_done_1;
  input sig_halt_reg;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input [3:0]\sig_addr_posted_cntr_reg[0] ;
  input m_axi_s2mm_bvalid;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire [3:0]\sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_i_1__11_n_0;
  wire sig_init_reg2;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_init_reg_reg_2;
  wire sig_init_reg_reg_3;
  wire sig_init_reg_reg_4;
  wire sig_input_cache_type_reg0;
  wire sig_psm_pop_input_cmd;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_child_error_reg_i_1
       (.I0(sig_init_reg_reg_0),
        .I1(sig_csm_pop_child_cmd),
        .O(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_1),
        .O(sig_init_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__11
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_3),
        .O(sig_init_done_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(sig_init_reg_reg_0),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_2),
        .O(sig_init_reg_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__11_n_0),
        .Q(sig_init_done_3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(sig_init_reg_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_input_addr_reg[31]_i_1 
       (.I0(sig_init_reg_reg_0),
        .I1(sig_psm_pop_input_cmd),
        .O(sig_input_cache_type_reg0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6
   (FIFO_Full_reg,
    sig_init_done,
    p_0_in,
    out,
    D,
    sel,
    sig_push_coelsc_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_inhibit_rdy_n_reg_0,
    E,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    Q,
    sig_data2wsc_valid,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output FIFO_Full_reg;
  output sig_init_done;
  output p_0_in;
  output [18:0]out;
  output [2:0]D;
  output sel;
  output sig_push_coelsc_reg;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  output sig_inhibit_rdy_n_reg_0;
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sel;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_push_to_wsc_reg(sel),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7
   (FIFO_Full_reg,
    sig_init_reg2,
    sig_sm_ld_dre_cmd_reg,
    out,
    D,
    sig_init_reg2_reg_0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_inhibit_rdy_n_reg_0,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_reg,
    sig_sm_ld_dre_cmd,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    \GEN_INCLUDE_DRE.lsig_pullreg_empty ,
    \INCLUDE_PACKING.lsig_first_dbeat ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    Q,
    sig_sm_pop_cmd_fifo_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    sig_sm_ld_dre_cmd_reg_0,
    sig_need_cmd_flush,
    in);
  output FIFO_Full_reg;
  output sig_init_reg2;
  output sig_sm_ld_dre_cmd_reg;
  output [19:0]out;
  output [2:0]D;
  output sig_init_reg2_reg_0;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_inhibit_rdy_n_reg_0;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_reg;
  input sig_sm_ld_dre_cmd;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  input \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  input \INCLUDE_PACKING.lsig_first_dbeat ;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  input [2:0]Q;
  input sig_sm_pop_cmd_fifo_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input sig_sm_ld_dre_cmd_reg_0;
  input sig_need_cmd_flush;
  input [21:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [21:0]in;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_i_1__7_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg2_reg_0;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INCLUDE_DRE.lsig_pullreg_empty (\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_first_dbeat (\INCLUDE_PACKING.lsig_first_dbeat ),
        .\INFERRED_GEN.cnt_i_reg[0] (sig_inhibit_rdy_n_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_ld_dre_cmd_reg_0(sig_sm_ld_dre_cmd_reg_0),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done_0),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(sig_init_reg),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done_0),
        .O(sig_init_done_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(sig_init_reg2),
        .I1(sig_init_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_init_done),
        .O(sig_init_reg2_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__7_n_0),
        .Q(sig_init_done_0),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8
   (FIFO_Full_reg,
    sig_eop_sent_reg0,
    Q,
    sig_flush_db2_reg,
    sig_inhibit_rdy_n,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_eop_halt_xfer_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_eop_sent1_out,
    sig_sm_pop_cmd_fifo_reg,
    \GEN_INCLUDE_DRE.lsig_set_eop ,
    sig_flush_db2_reg_0,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_1,
    m_axi_s2mm_aclk,
    slice_insert_valid,
    sig_eop_sent_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \sig_data_reg_out_reg[31] ,
    sig_eop_halt_xfer,
    \GEN_INDET_BTT.lsig_absorb2tlast ,
    \sig_data_reg_out_reg[31]_0 ,
    sig_eop_sent_reg_reg,
    \GEN_INDET_BTT.lsig_set_absorb2tlast ,
    sig_sm_pop_cmd_fifo,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ,
    sig_need_cmd_flush,
    sig_eop_sent_reg_reg_0,
    sig_flush_db2,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 );
  output FIFO_Full_reg;
  output sig_eop_sent_reg0;
  output [0:0]Q;
  output sig_flush_db2_reg;
  output sig_inhibit_rdy_n;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [7:0]out;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output [0:0]sig_eop_halt_xfer_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_eop_sent1_out;
  output sig_sm_pop_cmd_fifo_reg;
  output \GEN_INCLUDE_DRE.lsig_set_eop ;
  output [0:0]sig_flush_db2_reg_0;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_1;
  input m_axi_s2mm_aclk;
  input slice_insert_valid;
  input sig_eop_sent_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \sig_data_reg_out_reg[31] ;
  input sig_eop_halt_xfer;
  input \GEN_INDET_BTT.lsig_absorb2tlast ;
  input \sig_data_reg_out_reg[31]_0 ;
  input sig_eop_sent_reg_reg;
  input \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  input sig_sm_pop_cmd_fifo;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  input sig_need_cmd_flush;
  input sig_eop_sent_reg_reg_0;
  input sig_flush_db2;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  wire \GEN_INCLUDE_DRE.lsig_set_eop ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_data_reg_out_reg[31] ;
  wire \sig_data_reg_out_reg[31]_0 ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_init_done_i_1__4_n_0;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire slice_insert_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ),
        .\GEN_INCLUDE_DRE.lsig_set_eop (\GEN_INCLUDE_DRE.lsig_set_eop ),
        .\GEN_INDET_BTT.lsig_absorb2tlast (\GEN_INDET_BTT.lsig_absorb2tlast ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\GEN_INDET_BTT.lsig_set_absorb2tlast (\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 (\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SR(SR),
        .SS(sig_eop_sent_reg0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31]_0 ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_flush_db2_reg),
        .sig_flush_db2_reg_0(sig_flush_db2_reg_0),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_1),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_eop_sent_reg0));
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_init_done_i_1__4
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_init_reg2),
        .I3(sig_init_reg),
        .I4(sig_init_done),
        .O(sig_init_done_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__4_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_reg2),
        .S(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent_reg0),
        .Q(sig_init_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized9
   (FIFO_Full_reg,
    sig_init_done,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_push_dqual_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_s_ready_out_reg,
    D,
    out,
    sig_first_dbeat_reg,
    sel,
    Q,
    sig_inhibit_rdy_n_reg_0,
    \sig_dbeat_cntr_reg[3] ,
    sig_posted_to_axi_reg,
    sig_next_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_init_done_reg_0,
    sig_last_dbeat_reg,
    sig_last_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_1,
    sig_single_dbeat_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_halt_reg,
    sig_halt_cmplt_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_2,
    sig_last_mmap_dbeat_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg;
  output sig_init_done;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_push_dqual_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_s_ready_out_reg;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sel;
  output [0:0]Q;
  output sig_inhibit_rdy_n_reg_0;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  output sig_posted_to_axi_reg;
  output sig_next_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_init_done_reg_0;
  input sig_last_dbeat_reg;
  input sig_last_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_1;
  input sig_single_dbeat_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input sig_mstr2data_cmd_valid;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_halt_reg;
  input sig_halt_cmplt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_2;
  input sig_last_mmap_dbeat_reg;
  input sig_dqual_reg_full;
  input [9:0]sig_next_calc_error_reg_reg_0;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_init_done;
  wire sig_init_done_reg_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire [9:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized9 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (sig_inhibit_rdy_n_reg_0),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[3]_0 (\sig_dbeat_cntr_reg[3]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_last_dbeat_reg(sig_push_dqual_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_2(sig_last_dbeat_reg_1),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2(sig_m_valid_dup_i_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n_reg_0),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n_reg_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_init_done_reg_0),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc
   (sig_pcc2sf_xfer_ready,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    sig_mstr2dre_cmd_valid,
    sig_psm_halt,
    sig_input_reg_empty,
    in,
    sig_xfer_cmd_cmplt_reg_reg_0,
    \sig_realign_strt_offset_reg_reg[0]_0 ,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_child_qual_first_of_2,
    \sig_child_addr_cntr_lsh_reg[2]_0 ,
    \sig_child_addr_reg_reg[7]_0 ,
    rd_en,
    \sig_child_addr_cntr_lsh_reg[0]_0 ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ,
    sig_init_reg,
    m_axi_s2mm_aclk,
    SR,
    sig_input_cache_type_reg0,
    out,
    sig_xfer_is_seq_reg_reg_0,
    O,
    \sig_child_addr_cntr_lsh_reg[7]_0 ,
    Q,
    dout,
    \FSM_onehot_sig_csm_state_reg[4]_0 ,
    empty,
    \FSM_onehot_sig_csm_state_reg[1]_0 ,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \USE_SRL_FIFO.sig_wr_fifo_0 ,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_1,
    \sig_realign_strt_offset_reg_reg[0]_1 ,
    sig_inhibit_rdy_n_2,
    \sig_child_addr_cntr_lsh_reg[11]_0 ,
    D);
  output sig_pcc2sf_xfer_ready;
  output sig_psm_pop_input_cmd;
  output sig_csm_pop_child_cmd;
  output sig_mstr2dre_cmd_valid;
  output sig_psm_halt;
  output sig_input_reg_empty;
  output [37:0]in;
  output [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  output [21:0]\sig_realign_strt_offset_reg_reg[0]_0 ;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_child_qual_first_of_2;
  output [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  output [3:0]\sig_child_addr_reg_reg[7]_0 ;
  output rd_en;
  output \sig_child_addr_cntr_lsh_reg[0]_0 ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  input sig_init_reg;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input sig_input_cache_type_reg0;
  input [49:0]out;
  input sig_xfer_is_seq_reg_reg_0;
  input [3:0]O;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  input [0:0]Q;
  input [8:0]dout;
  input \FSM_onehot_sig_csm_state_reg[4]_0 ;
  input empty;
  input \FSM_onehot_sig_csm_state_reg[1]_0 ;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input \USE_SRL_FIFO.sig_wr_fifo_0 ;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_1;
  input \sig_realign_strt_offset_reg_reg[0]_1 ;
  input sig_inhibit_rdy_n_2;
  input [0:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  input [3:0]D;

  wire [3:0]D;
  wire \FSM_onehot_sig_csm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[4]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_csm_state_reg[1]_0 ;
  wire \FSM_onehot_sig_csm_state_reg[4]_0 ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[2] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[4] ;
  wire \FSM_onehot_sig_csm_state_reg_n_0_[5] ;
  wire \FSM_sequential_sig_psm_state[0]_i_2_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_10_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_3_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_4_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_5_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_6_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_7_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_8_n_0 ;
  wire \FSM_sequential_sig_psm_state[2]_i_9_n_0 ;
  wire [3:0]O;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire \USE_SRL_FIFO.sig_wr_fifo_0 ;
  wire [15:0]data;
  wire [8:0]dout;
  wire empty;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire p_1_in;
  wire rd_en;
  wire \sig_btt_cntr[11]_i_2_n_0 ;
  wire \sig_btt_cntr[11]_i_3_n_0 ;
  wire \sig_btt_cntr[11]_i_4_n_0 ;
  wire \sig_btt_cntr[11]_i_5_n_0 ;
  wire \sig_btt_cntr[11]_i_6_n_0 ;
  wire \sig_btt_cntr[11]_i_7_n_0 ;
  wire \sig_btt_cntr[11]_i_8_n_0 ;
  wire \sig_btt_cntr[11]_i_9_n_0 ;
  wire \sig_btt_cntr[15]_i_1_n_0 ;
  wire \sig_btt_cntr[15]_i_3_n_0 ;
  wire \sig_btt_cntr[15]_i_4_n_0 ;
  wire \sig_btt_cntr[15]_i_5_n_0 ;
  wire \sig_btt_cntr[15]_i_6_n_0 ;
  wire \sig_btt_cntr[15]_i_7_n_0 ;
  wire \sig_btt_cntr[15]_i_8_n_0 ;
  wire \sig_btt_cntr[15]_i_9_n_0 ;
  wire \sig_btt_cntr[3]_i_10_n_0 ;
  wire \sig_btt_cntr[3]_i_2_n_0 ;
  wire \sig_btt_cntr[3]_i_3_n_0 ;
  wire \sig_btt_cntr[3]_i_4_n_0 ;
  wire \sig_btt_cntr[3]_i_5_n_0 ;
  wire \sig_btt_cntr[3]_i_6_n_0 ;
  wire \sig_btt_cntr[3]_i_7_n_0 ;
  wire \sig_btt_cntr[3]_i_8_n_0 ;
  wire \sig_btt_cntr[3]_i_9_n_0 ;
  wire \sig_btt_cntr[7]_i_2_n_0 ;
  wire \sig_btt_cntr[7]_i_3_n_0 ;
  wire \sig_btt_cntr[7]_i_4_n_0 ;
  wire \sig_btt_cntr[7]_i_5_n_0 ;
  wire \sig_btt_cntr[7]_i_6_n_0 ;
  wire \sig_btt_cntr[7]_i_7_n_0 ;
  wire \sig_btt_cntr[7]_i_8_n_0 ;
  wire \sig_btt_cntr[7]_i_9_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_1 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_2 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_3 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_4 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_5 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_6 ;
  wire \sig_btt_cntr_reg[15]_i_2_n_7 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_reg[7]_i_1_n_7 ;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa2;
  wire sig_btt_lt_b2mbaa2_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa2_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa2_carry_n_1;
  wire sig_btt_lt_b2mbaa2_carry_n_2;
  wire sig_btt_lt_b2mbaa2_carry_n_3;
  wire [6:0]sig_btt_residue_slice;
  wire [8:0]sig_btt_upper_slice;
  wire sig_calc2dm_calc_err;
  wire sig_calc_error_reg_i_1__0_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire \sig_child_addr_cntr_lsh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[8]_i_5_n_0 ;
  wire [14:3]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_0 ;
  wire [0:0]\sig_child_addr_cntr_lsh_reg[11]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ;
  wire [2:0]\sig_child_addr_cntr_lsh_reg[2]_0 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7]_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh[0]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_msh[0]_i_7_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[12]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[4]_i_5_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_3_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_4_n_0 ;
  wire \sig_child_addr_cntr_msh[8]_i_5_n_0 ;
  wire [15:0]sig_child_addr_cntr_msh_reg;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_3 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ;
  wire \sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ;
  wire sig_child_addr_lsh_rollover;
  wire sig_child_addr_lsh_rollover_reg;
  wire sig_child_addr_lsh_rollover_reg_i_10_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_11_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_12_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_6_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_7_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_8_n_0;
  wire sig_child_addr_lsh_rollover_reg_i_9_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_2_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_3_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_4_n_3;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_0;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_1;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_2;
  wire sig_child_addr_lsh_rollover_reg_reg_i_5_n_3;
  wire [3:0]\sig_child_addr_reg_reg[7]_0 ;
  wire \sig_child_addr_reg_reg_n_0_[0] ;
  wire \sig_child_addr_reg_reg_n_0_[10] ;
  wire \sig_child_addr_reg_reg_n_0_[11] ;
  wire \sig_child_addr_reg_reg_n_0_[12] ;
  wire \sig_child_addr_reg_reg_n_0_[13] ;
  wire \sig_child_addr_reg_reg_n_0_[14] ;
  wire \sig_child_addr_reg_reg_n_0_[15] ;
  wire \sig_child_addr_reg_reg_n_0_[1] ;
  wire \sig_child_addr_reg_reg_n_0_[2] ;
  wire \sig_child_addr_reg_reg_n_0_[3] ;
  wire \sig_child_addr_reg_reg_n_0_[4] ;
  wire \sig_child_addr_reg_reg_n_0_[5] ;
  wire \sig_child_addr_reg_reg_n_0_[6] ;
  wire \sig_child_addr_reg_reg_n_0_[7] ;
  wire \sig_child_addr_reg_reg_n_0_[8] ;
  wire \sig_child_addr_reg_reg_n_0_[9] ;
  wire sig_child_burst_type_reg;
  wire sig_child_cmd_reg_full;
  wire sig_child_error_reg;
  wire sig_child_qual_burst_type;
  wire sig_child_qual_burst_type_i_1_n_0;
  wire sig_child_qual_error_reg;
  wire sig_child_qual_error_reg_i_1_n_0;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_i_1_n_0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_csm_ld_xfer;
  wire sig_csm_ld_xfer_ns;
  wire sig_csm_pop_child_cmd;
  wire sig_csm_pop_child_cmd_ns;
  wire sig_csm_pop_sf_fifo_ns;
  wire [1:0]sig_dre_dest_align;
  wire sig_first_realigner_cmd;
  wire sig_first_realigner_cmd_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_1;
  wire sig_inhibit_rdy_n_2;
  wire sig_init_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [31:0]sig_input_addr_reg1;
  wire sig_input_burst_type_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg;
  wire sig_input_reg_empty;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2dre_cmd_valid;
  wire sig_needed_2_realign_cmds;
  wire sig_needed_2_realign_cmds_i_1_n_0;
  wire sig_pcc2sf_xfer_ready;
  wire [15:15]sig_predict_child_addr_lsh;
  wire sig_psm_halt;
  wire sig_psm_halt_ns;
  wire sig_psm_ld_calc1;
  wire sig_psm_ld_calc1_ns;
  wire sig_psm_ld_chcmd_reg;
  wire sig_psm_ld_chcmd_reg_i_1_n_0;
  wire sig_psm_ld_realigner_reg;
  wire sig_psm_ld_realigner_reg_ns;
  wire sig_psm_pop_input_cmd;
  wire sig_psm_pop_input_cmd_i_2_n_0;
  wire sig_psm_pop_input_cmd_ns;
  wire [2:0]sig_psm_state;
  wire [2:0]sig_psm_state_ns;
  wire sig_push_input_reg13_out;
  wire sig_realign_cmd_cmplt_reg0;
  wire sig_realign_eof_reg0;
  wire sig_realign_reg_empty;
  wire sig_realign_strt_offset;
  wire [21:0]\sig_realign_strt_offset_reg_reg[0]_0 ;
  wire \sig_realign_strt_offset_reg_reg[0]_1 ;
  wire sig_realign_tag_reg0;
  wire [15:0]sig_realigner_btt;
  wire [15:0]sig_realigner_btt2;
  wire \sig_realigner_btt2[15]_i_2_n_0 ;
  wire \sig_realigner_btt2[5]_i_2_n_0 ;
  wire sig_skip_align2mbaa;
  wire sig_skip_align2mbaa_s_h;
  wire sig_skip_align2mbaa_s_h_i_1_n_0;
  wire sig_xfer_cache_reg0;
  wire sig_xfer_cmd_cmplt_reg0;
  wire [1:0]sig_xfer_cmd_cmplt_reg_reg_0;
  wire sig_xfer_is_seq_reg_reg_0;
  wire [3:3]\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED;
  wire [2:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED;
  wire [3:0]NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFFFFFF5151FF51)) 
    \FSM_onehot_sig_csm_state[1]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg[1]_0 ),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[8]),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I4(sig_child_cmd_reg_full),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF8080808080)) 
    \FSM_onehot_sig_csm_state[2]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .I2(sig_child_error_reg),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .O(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF444F444FFFFF444)) 
    \FSM_onehot_sig_csm_state[4]_i_1 
       (.I0(\FSM_onehot_sig_csm_state_reg[4]_0 ),
        .I1(sig_pcc2sf_xfer_ready),
        .I2(empty),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I4(sig_csm_pop_child_cmd_ns),
        .I5(sig_child_error_reg),
        .O(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFF44444)) 
    \FSM_onehot_sig_csm_state[5]_i_1 
       (.I0(empty),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_csm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[4]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[4] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_csm_state_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_csm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hFF55AB11)) 
    \FSM_sequential_sig_psm_state[0]_i_1 
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_psm_state[0]),
        .I4(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ),
        .O(sig_psm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hF300AA00)) 
    \FSM_sequential_sig_psm_state[0]_i_2 
       (.I0(sig_realign_reg_empty),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_child_cmd_reg_full),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[0]),
        .O(\FSM_sequential_sig_psm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h0000BBC0)) 
    \FSM_sequential_sig_psm_state[1]_i_1 
       (.I0(sig_child_cmd_reg_full),
        .I1(sig_psm_state[0]),
        .I2(sig_push_input_reg13_out),
        .I3(sig_psm_state[1]),
        .I4(sig_psm_state[2]),
        .O(sig_psm_state_ns[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAABF0000)) 
    \FSM_sequential_sig_psm_state[2]_i_1 
       (.I0(sig_calc2dm_calc_err),
        .I1(sig_first_realigner_cmd),
        .I2(sig_skip_align2mbaa),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_psm_ld_chcmd_reg_i_1_n_0),
        .I5(\FSM_sequential_sig_psm_state[2]_i_3_n_0 ),
        .O(sig_psm_state_ns[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \FSM_sequential_sig_psm_state[2]_i_10 
       (.I0(sig_first_realigner_cmd),
        .I1(sig_btt_upper_slice[8]),
        .I2(sig_btt_upper_slice[5]),
        .I3(sig_btt_upper_slice[4]),
        .I4(sig_btt_upper_slice[7]),
        .I5(sig_btt_upper_slice[6]),
        .O(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFF02)) 
    \FSM_sequential_sig_psm_state[2]_i_2 
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_input_addr_reg[5]),
        .I3(sig_calc2dm_calc_err),
        .I4(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .O(sig_skip_align2mbaa));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \FSM_sequential_sig_psm_state[2]_i_3 
       (.I0(sig_psm_state[2]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[0]),
        .O(\FSM_sequential_sig_psm_state[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAAA0000BAAB)) 
    \FSM_sequential_sig_psm_state[2]_i_4 
       (.I0(sig_btt_lt_b2mbaa2),
        .I1(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ),
        .I2(sig_btt_residue_slice[4]),
        .I3(\FSM_sequential_sig_psm_state[2]_i_6_n_0 ),
        .I4(\FSM_sequential_sig_psm_state[2]_i_7_n_0 ),
        .I5(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFDFDEFFEFDFEFD)) 
    \FSM_sequential_sig_psm_state[2]_i_5 
       (.I0(sig_btt_residue_slice[5]),
        .I1(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ),
        .I2(sig_btt_residue_slice[6]),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_input_addr_reg[4]),
        .I5(\sig_realigner_btt2[5]_i_2_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555556)) 
    \FSM_sequential_sig_psm_state[2]_i_6 
       (.I0(sig_input_addr_reg[4]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[1]),
        .O(\FSM_sequential_sig_psm_state[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_sig_psm_state[2]_i_7 
       (.I0(sig_btt_upper_slice[2]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_btt_upper_slice[3]),
        .I3(sig_btt_upper_slice[0]),
        .I4(\FSM_sequential_sig_psm_state[2]_i_10_n_0 ),
        .O(\FSM_sequential_sig_psm_state[2]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99999996)) 
    \FSM_sequential_sig_psm_state[2]_i_8 
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[2]),
        .O(\FSM_sequential_sig_psm_state[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFDEFF7BFDFFB7FFE)) 
    \FSM_sequential_sig_psm_state[2]_i_9 
       (.I0(sig_btt_residue_slice[0]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_btt_residue_slice[1]),
        .O(\FSM_sequential_sig_psm_state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[0]),
        .Q(sig_psm_state[0]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[1]),
        .Q(sig_psm_state[1]),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_psm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_state_ns[2]),
        .Q(sig_psm_state[2]),
        .R(sig_init_reg));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(sig_input_addr_reg1[31]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(sig_input_addr_reg1[30]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(sig_input_addr_reg1[21]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(sig_input_addr_reg1[20]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(sig_input_addr_reg1[19]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(sig_input_addr_reg1[18]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(sig_input_addr_reg1[17]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(sig_input_addr_reg1[16]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(sig_input_addr_reg1[15]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(sig_input_addr_reg1[14]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(sig_input_addr_reg1[13]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(sig_input_addr_reg1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(sig_input_addr_reg1[29]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(sig_input_addr_reg1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(sig_input_addr_reg1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(sig_input_addr_reg1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(sig_input_addr_reg1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(sig_input_addr_reg1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(sig_input_addr_reg1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(sig_input_addr_reg1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(sig_input_addr_reg1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(sig_input_addr_reg1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(sig_input_addr_reg1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(sig_input_addr_reg1[28]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(sig_input_addr_reg1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(sig_input_addr_reg1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(sig_input_addr_reg1[27]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(sig_input_addr_reg1[26]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(sig_input_addr_reg1[25]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(sig_input_addr_reg1[24]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(sig_input_addr_reg1[23]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(sig_input_addr_reg1[22]));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_2 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_3 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_4 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[11]_i_5 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_6 
       (.I0(sig_realigner_btt2[11]),
        .I1(sig_btt_upper_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(out[11]),
        .O(\sig_btt_cntr[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_7 
       (.I0(sig_realigner_btt2[10]),
        .I1(sig_btt_upper_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(out[10]),
        .O(\sig_btt_cntr[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_8 
       (.I0(sig_realigner_btt2[9]),
        .I1(sig_btt_upper_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(out[9]),
        .O(\sig_btt_cntr[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[11]_i_9 
       (.I0(sig_realigner_btt2[8]),
        .I1(sig_btt_upper_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(out[8]),
        .O(\sig_btt_cntr[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAABAA)) 
    \sig_btt_cntr[15]_i_1 
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_3 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_4 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[15]_i_5 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_6 
       (.I0(sig_realigner_btt2[15]),
        .I1(sig_btt_upper_slice[8]),
        .I2(sig_push_input_reg13_out),
        .I3(out[15]),
        .O(\sig_btt_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_7 
       (.I0(sig_realigner_btt2[14]),
        .I1(sig_btt_upper_slice[7]),
        .I2(sig_push_input_reg13_out),
        .I3(out[14]),
        .O(\sig_btt_cntr[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_8 
       (.I0(sig_realigner_btt2[13]),
        .I1(sig_btt_upper_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(out[13]),
        .O(\sig_btt_cntr[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[15]_i_9 
       (.I0(sig_realigner_btt2[12]),
        .I1(sig_btt_upper_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(out[12]),
        .O(\sig_btt_cntr[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_10 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_btt_residue_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(out[0]),
        .O(\sig_btt_cntr[3]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \sig_btt_cntr[3]_i_2 
       (.I0(sig_calc2dm_calc_err),
        .I1(Q),
        .I2(sig_input_reg_empty),
        .I3(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_3 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_4 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_5 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[3]_i_6 
       (.I0(sig_realigner_btt2[0]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_7 
       (.I0(sig_realigner_btt2[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_push_input_reg13_out),
        .I3(out[3]),
        .O(\sig_btt_cntr[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_8 
       (.I0(sig_realigner_btt2[2]),
        .I1(sig_btt_residue_slice[2]),
        .I2(sig_push_input_reg13_out),
        .I3(out[2]),
        .O(\sig_btt_cntr[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[3]_i_9 
       (.I0(sig_realigner_btt2[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_push_input_reg13_out),
        .I3(out[1]),
        .O(\sig_btt_cntr[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_2 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_3 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_4 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555455)) 
    \sig_btt_cntr[7]_i_5 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_calc2dm_calc_err),
        .I2(Q),
        .I3(sig_input_reg_empty),
        .I4(sig_psm_halt),
        .O(\sig_btt_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_6 
       (.I0(sig_realigner_btt2[7]),
        .I1(sig_btt_upper_slice[0]),
        .I2(sig_push_input_reg13_out),
        .I3(out[7]),
        .O(\sig_btt_cntr[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_7 
       (.I0(sig_realigner_btt2[6]),
        .I1(sig_btt_residue_slice[6]),
        .I2(sig_push_input_reg13_out),
        .I3(out[6]),
        .O(\sig_btt_cntr[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_8 
       (.I0(sig_realigner_btt2[5]),
        .I1(sig_btt_residue_slice[5]),
        .I2(sig_push_input_reg13_out),
        .I3(out[5]),
        .O(\sig_btt_cntr[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr[7]_i_9 
       (.I0(sig_realigner_btt2[4]),
        .I1(sig_btt_residue_slice[4]),
        .I2(sig_push_input_reg13_out),
        .I3(out[4]),
        .O(\sig_btt_cntr[7]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_5 ),
        .Q(sig_btt_upper_slice[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[4]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[11]_i_1 
       (.CI(\sig_btt_cntr_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[11]_i_1_n_0 ,\sig_btt_cntr_reg[11]_i_1_n_1 ,\sig_btt_cntr_reg[11]_i_1_n_2 ,\sig_btt_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[11]_i_2_n_0 ,\sig_btt_cntr[11]_i_3_n_0 ,\sig_btt_cntr[11]_i_4_n_0 ,\sig_btt_cntr[11]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[11]_i_1_n_4 ,\sig_btt_cntr_reg[11]_i_1_n_5 ,\sig_btt_cntr_reg[11]_i_1_n_6 ,\sig_btt_cntr_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr[11]_i_6_n_0 ,\sig_btt_cntr[11]_i_7_n_0 ,\sig_btt_cntr[11]_i_8_n_0 ,\sig_btt_cntr[11]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_7 ),
        .Q(sig_btt_upper_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_6 ),
        .Q(sig_btt_upper_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_5 ),
        .Q(sig_btt_upper_slice[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[15]_i_2_n_4 ),
        .Q(sig_btt_upper_slice[8]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[15]_i_2 
       (.CI(\sig_btt_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED [3],\sig_btt_cntr_reg[15]_i_2_n_1 ,\sig_btt_cntr_reg[15]_i_2_n_2 ,\sig_btt_cntr_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr[15]_i_3_n_0 ,\sig_btt_cntr[15]_i_4_n_0 ,\sig_btt_cntr[15]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[15]_i_2_n_4 ,\sig_btt_cntr_reg[15]_i_2_n_5 ,\sig_btt_cntr_reg[15]_i_2_n_6 ,\sig_btt_cntr_reg[15]_i_2_n_7 }),
        .S({\sig_btt_cntr[15]_i_6_n_0 ,\sig_btt_cntr[15]_i_7_n_0 ,\sig_btt_cntr[15]_i_8_n_0 ,\sig_btt_cntr[15]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[3]_i_1_n_4 ),
        .Q(sig_btt_residue_slice[3]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_reg[3]_i_1_n_0 ,\sig_btt_cntr_reg[3]_i_1_n_1 ,\sig_btt_cntr_reg[3]_i_1_n_2 ,\sig_btt_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr[3]_i_2_n_0 ),
        .DI({\sig_btt_cntr[3]_i_3_n_0 ,\sig_btt_cntr[3]_i_4_n_0 ,\sig_btt_cntr[3]_i_5_n_0 ,\sig_btt_cntr[3]_i_6_n_0 }),
        .O({\sig_btt_cntr_reg[3]_i_1_n_4 ,\sig_btt_cntr_reg[3]_i_1_n_5 ,\sig_btt_cntr_reg[3]_i_1_n_6 ,\sig_btt_cntr_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr[3]_i_7_n_0 ,\sig_btt_cntr[3]_i_8_n_0 ,\sig_btt_cntr[3]_i_9_n_0 ,\sig_btt_cntr[3]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_7 ),
        .Q(sig_btt_residue_slice[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_6 ),
        .Q(sig_btt_residue_slice[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_5 ),
        .Q(sig_btt_residue_slice[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[7]_i_1_n_4 ),
        .Q(sig_btt_upper_slice[0]),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_reg[7]_i_1 
       (.CI(\sig_btt_cntr_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_reg[7]_i_1_n_0 ,\sig_btt_cntr_reg[7]_i_1_n_1 ,\sig_btt_cntr_reg[7]_i_1_n_2 ,\sig_btt_cntr_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr[7]_i_2_n_0 ,\sig_btt_cntr[7]_i_3_n_0 ,\sig_btt_cntr[7]_i_4_n_0 ,\sig_btt_cntr[7]_i_5_n_0 }),
        .O({\sig_btt_cntr_reg[7]_i_1_n_4 ,\sig_btt_cntr_reg[7]_i_1_n_5 ,\sig_btt_cntr_reg[7]_i_1_n_6 ,\sig_btt_cntr_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr[7]_i_6_n_0 ,\sig_btt_cntr[7]_i_7_n_0 ,\sig_btt_cntr[7]_i_8_n_0 ,\sig_btt_cntr[7]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_7 ),
        .Q(sig_btt_upper_slice[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_btt_cntr[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_reg[11]_i_1_n_6 ),
        .Q(sig_btt_upper_slice[2]),
        .R(sig_init_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa2_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa2,sig_btt_lt_b2mbaa2_carry_n_1,sig_btt_lt_b2mbaa2_carry_n_2,sig_btt_lt_b2mbaa2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_btt_lt_b2mbaa2_carry_i_1_n_0,sig_btt_lt_b2mbaa2_carry_i_2_n_0,sig_btt_lt_b2mbaa2_carry_i_3_n_0,sig_btt_lt_b2mbaa2_carry_i_4_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa2_carry_i_5_n_0,sig_btt_lt_b2mbaa2_carry_i_6_n_0,sig_btt_lt_b2mbaa2_carry_i_7_n_0,sig_btt_lt_b2mbaa2_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_btt_lt_b2mbaa2_carry_i_1
       (.I0(sig_input_addr_reg[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h104551C7)) 
    sig_btt_lt_b2mbaa2_carry_i_2
       (.I0(sig_btt_residue_slice[5]),
        .I1(sig_input_addr_reg[4]),
        .I2(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_btt_residue_slice[4]),
        .O(sig_btt_lt_b2mbaa2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h1111111411177774)) 
    sig_btt_lt_b2mbaa2_carry_i_3
       (.I0(sig_btt_residue_slice[3]),
        .I1(sig_input_addr_reg[3]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[2]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa2_carry_i_4
       (.I0(sig_btt_residue_slice[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_btt_residue_slice[0]),
        .O(sig_btt_lt_b2mbaa2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h02FD)) 
    sig_btt_lt_b2mbaa2_carry_i_5
       (.I0(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I1(sig_input_addr_reg[4]),
        .I2(sig_input_addr_reg[5]),
        .I3(sig_btt_residue_slice[6]),
        .O(sig_btt_lt_b2mbaa2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h21428418)) 
    sig_btt_lt_b2mbaa2_carry_i_6
       (.I0(sig_btt_residue_slice[4]),
        .I1(sig_input_addr_reg[5]),
        .I2(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I3(sig_input_addr_reg[4]),
        .I4(sig_btt_residue_slice[5]),
        .O(sig_btt_lt_b2mbaa2_carry_i_6_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa2_carry_i_7
       (.I0(sig_input_addr_reg[3]),
        .I1(sig_btt_residue_slice[3]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[0]),
        .I4(sig_input_addr_reg[1]),
        .I5(sig_btt_residue_slice[2]),
        .O(sig_btt_lt_b2mbaa2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa2_carry_i_8
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_btt_residue_slice[1]),
        .I2(sig_btt_residue_slice[0]),
        .I3(sig_input_addr_reg[0]),
        .O(sig_btt_lt_b2mbaa2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFFFF0020)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_btt_is_zero),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(Q),
        .I4(sig_calc2dm_calc_err),
        .O(sig_calc_error_reg_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1__0_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_child_addr_cntr_lsh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_child_qual_burst_type),
        .I2(sig_csm_ld_xfer),
        .O(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_10 
       (.I0(dout[0]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[0] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [0]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_7 
       (.I0(dout[3]),
        .I1(sig_child_addr_cntr_lsh_reg[3]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[3] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_8 
       (.I0(dout[2]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[2] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[0]_i_9 
       (.I0(dout[1]),
        .I1(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[1] ),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] [1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[15] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(p_1_in),
        .O(\sig_child_addr_cntr_lsh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[14] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[14]),
        .O(\sig_child_addr_cntr_lsh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[13] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[13]),
        .O(\sig_child_addr_cntr_lsh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[12]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[12] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[12]),
        .O(\sig_child_addr_cntr_lsh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[4]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[7] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[7]),
        .O(\sig_child_addr_reg_reg[7]_0 [3]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_6 
       (.I0(dout[6]),
        .I1(sig_child_addr_cntr_lsh_reg[6]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[6] ),
        .O(\sig_child_addr_reg_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_7 
       (.I0(dout[5]),
        .I1(sig_child_addr_cntr_lsh_reg[5]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[5] ),
        .O(\sig_child_addr_reg_reg[7]_0 [1]));
  LUT4 #(
    .INIT(16'hF606)) 
    \sig_child_addr_cntr_lsh[4]_i_8 
       (.I0(dout[4]),
        .I1(sig_child_addr_cntr_lsh_reg[4]),
        .I2(sig_csm_pop_child_cmd),
        .I3(\sig_child_addr_reg_reg_n_0_[4] ),
        .O(\sig_child_addr_reg_reg[7]_0 [0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_2 
       (.I0(\sig_child_addr_reg_reg_n_0_[11] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[11]),
        .O(\sig_child_addr_cntr_lsh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_3 
       (.I0(\sig_child_addr_reg_reg_n_0_[10] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[10]),
        .O(\sig_child_addr_cntr_lsh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_4 
       (.I0(\sig_child_addr_reg_reg_n_0_[9] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[9]),
        .O(\sig_child_addr_cntr_lsh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_lsh[8]_i_5 
       (.I0(\sig_child_addr_reg_reg_n_0_[8] ),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_lsh_reg[8]),
        .O(\sig_child_addr_cntr_lsh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[0]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_lsh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_lsh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[12]_i_2_n_0 ,\sig_child_addr_cntr_lsh[12]_i_3_n_0 ,\sig_child_addr_cntr_lsh[12]_i_4_n_0 ,\sig_child_addr_cntr_lsh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_lsh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[12]_i_1_n_4 ),
        .Q(p_1_in),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[1]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[2]),
        .Q(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(O[3]),
        .Q(sig_child_addr_cntr_lsh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [0]),
        .Q(sig_child_addr_cntr_lsh_reg[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [1]),
        .Q(sig_child_addr_cntr_lsh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [2]),
        .Q(sig_child_addr_cntr_lsh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[7]_0 [3]),
        .Q(sig_child_addr_cntr_lsh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_lsh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[11]_0 ),
        .CO({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_lsh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_lsh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_lsh[8]_i_2_n_0 ,\sig_child_addr_cntr_lsh[8]_i_3_n_0 ,\sig_child_addr_cntr_lsh[8]_i_4_n_0 ,\sig_child_addr_cntr_lsh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_lsh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_lsh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_lsh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_lsh_reg[9]),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hEAAA)) 
    \sig_child_addr_cntr_msh[0]_i_1 
       (.I0(sig_csm_pop_child_cmd),
        .I1(sig_csm_ld_xfer),
        .I2(sig_child_qual_burst_type),
        .I3(sig_child_addr_lsh_rollover_reg),
        .O(\sig_child_addr_cntr_msh[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_3 
       (.I0(data[0]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[0]),
        .O(\sig_child_addr_cntr_msh[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_4 
       (.I0(data[3]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[3]),
        .O(\sig_child_addr_cntr_msh[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_5 
       (.I0(data[2]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[2]),
        .O(\sig_child_addr_cntr_msh[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[0]_i_6 
       (.I0(data[1]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[1]),
        .O(\sig_child_addr_cntr_msh[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \sig_child_addr_cntr_msh[0]_i_7 
       (.I0(sig_child_addr_cntr_msh_reg[0]),
        .I1(data[0]),
        .I2(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_msh[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_2 
       (.I0(data[15]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[15]),
        .O(\sig_child_addr_cntr_msh[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_3 
       (.I0(data[14]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[14]),
        .O(\sig_child_addr_cntr_msh[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_4 
       (.I0(data[13]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[13]),
        .O(\sig_child_addr_cntr_msh[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[12]_i_5 
       (.I0(data[12]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[12]),
        .O(\sig_child_addr_cntr_msh[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_2 
       (.I0(data[7]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[7]),
        .O(\sig_child_addr_cntr_msh[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_3 
       (.I0(data[6]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[6]),
        .O(\sig_child_addr_cntr_msh[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_4 
       (.I0(data[5]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[5]),
        .O(\sig_child_addr_cntr_msh[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[4]_i_5 
       (.I0(data[4]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[4]),
        .O(\sig_child_addr_cntr_msh[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_2 
       (.I0(data[11]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[11]),
        .O(\sig_child_addr_cntr_msh[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_3 
       (.I0(data[10]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[10]),
        .O(\sig_child_addr_cntr_msh[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_4 
       (.I0(data[9]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[9]),
        .O(\sig_child_addr_cntr_msh[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_child_addr_cntr_msh[8]_i_5 
       (.I0(data[8]),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_addr_cntr_msh_reg[8]),
        .O(\sig_child_addr_cntr_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[0]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_child_addr_cntr_msh[0]_i_3_n_0 }),
        .O({\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ,\sig_child_addr_cntr_msh_reg[0]_i_2_n_7 }),
        .S({\sig_child_addr_cntr_msh[0]_i_4_n_0 ,\sig_child_addr_cntr_msh[0]_i_5_n_0 ,\sig_child_addr_cntr_msh[0]_i_6_n_0 ,\sig_child_addr_cntr_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[12]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_child_addr_cntr_msh_reg[12]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[12]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[12]_i_2_n_0 ,\sig_child_addr_cntr_msh[12]_i_3_n_0 ,\sig_child_addr_cntr_msh[12]_i_4_n_0 ,\sig_child_addr_cntr_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[12]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[0]_i_2_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[4]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[4]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[4]_i_2_n_0 ,\sig_child_addr_cntr_msh[4]_i_3_n_0 ,\sig_child_addr_cntr_msh[4]_i_4_n_0 ,\sig_child_addr_cntr_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_5 ),
        .Q(sig_child_addr_cntr_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[4]_i_1_n_4 ),
        .Q(sig_child_addr_cntr_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 ),
        .Q(sig_child_addr_cntr_msh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_msh_reg[8]_i_1 
       (.CI(\sig_child_addr_cntr_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_child_addr_cntr_msh_reg[8]_i_1_n_0 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_1 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_2 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_child_addr_cntr_msh_reg[8]_i_1_n_4 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_5 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ,\sig_child_addr_cntr_msh_reg[8]_i_1_n_7 }),
        .S({\sig_child_addr_cntr_msh[8]_i_2_n_0 ,\sig_child_addr_cntr_msh[8]_i_3_n_0 ,\sig_child_addr_cntr_msh[8]_i_4_n_0 ,\sig_child_addr_cntr_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_cntr_msh_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_child_addr_cntr_msh[0]_i_1_n_0 ),
        .D(\sig_child_addr_cntr_msh_reg[8]_i_1_n_6 ),
        .Q(sig_child_addr_cntr_msh_reg[9]),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h2)) 
    sig_child_addr_lsh_rollover_reg_i_1
       (.I0(p_1_in),
        .I1(sig_predict_child_addr_lsh),
        .O(sig_child_addr_lsh_rollover));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_10
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I1(dout[2]),
        .O(sig_child_addr_lsh_rollover_reg_i_10_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_11
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I1(dout[1]),
        .O(sig_child_addr_lsh_rollover_reg_i_11_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_12
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I1(dout[0]),
        .O(sig_child_addr_lsh_rollover_reg_i_12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_6
       (.I0(sig_child_addr_cntr_lsh_reg[6]),
        .I1(dout[6]),
        .O(sig_child_addr_lsh_rollover_reg_i_6_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_7
       (.I0(sig_child_addr_cntr_lsh_reg[5]),
        .I1(dout[5]),
        .O(sig_child_addr_lsh_rollover_reg_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_8
       (.I0(sig_child_addr_cntr_lsh_reg[4]),
        .I1(dout[4]),
        .O(sig_child_addr_lsh_rollover_reg_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    sig_child_addr_lsh_rollover_reg_i_9
       (.I0(sig_child_addr_cntr_lsh_reg[3]),
        .I1(dout[3]),
        .O(sig_child_addr_lsh_rollover_reg_i_9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_addr_lsh_rollover_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_addr_lsh_rollover),
        .Q(sig_child_addr_lsh_rollover_reg),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_2
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_3_n_0),
        .CO({NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED[3],sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,sig_child_addr_lsh_rollover_reg_reg_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({sig_predict_child_addr_lsh,NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED[2:0]}),
        .S({p_1_in,sig_child_addr_cntr_lsh_reg[14:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_3
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_4_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,sig_child_addr_lsh_rollover_reg_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED[3:0]),
        .S(sig_child_addr_cntr_lsh_reg[11:8]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_4
       (.CI(sig_child_addr_lsh_rollover_reg_reg_i_5_n_0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,sig_child_addr_lsh_rollover_reg_reg_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_child_addr_cntr_lsh_reg[6:4]}),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_cntr_lsh_reg[7],sig_child_addr_lsh_rollover_reg_i_6_n_0,sig_child_addr_lsh_rollover_reg_i_7_n_0,sig_child_addr_lsh_rollover_reg_i_8_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_child_addr_lsh_rollover_reg_reg_i_5
       (.CI(1'b0),
        .CO({sig_child_addr_lsh_rollover_reg_reg_i_5_n_0,sig_child_addr_lsh_rollover_reg_reg_i_5_n_1,sig_child_addr_lsh_rollover_reg_reg_i_5_n_2,sig_child_addr_lsh_rollover_reg_reg_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({sig_child_addr_cntr_lsh_reg[3],\sig_child_addr_cntr_lsh_reg[2]_0 }),
        .O(NLW_sig_child_addr_lsh_rollover_reg_reg_i_5_O_UNCONNECTED[3:0]),
        .S({sig_child_addr_lsh_rollover_reg_i_9_n_0,sig_child_addr_lsh_rollover_reg_i_10_n_0,sig_child_addr_lsh_rollover_reg_i_11_n_0,sig_child_addr_lsh_rollover_reg_i_12_n_0}));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[0]),
        .Q(\sig_child_addr_reg_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[10]),
        .Q(\sig_child_addr_reg_reg_n_0_[10] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[11]),
        .Q(\sig_child_addr_reg_reg_n_0_[11] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[12]),
        .Q(\sig_child_addr_reg_reg_n_0_[12] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[13]),
        .Q(\sig_child_addr_reg_reg_n_0_[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[14]),
        .Q(\sig_child_addr_reg_reg_n_0_[14] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[15]),
        .Q(\sig_child_addr_reg_reg_n_0_[15] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[16]),
        .Q(data[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[17]),
        .Q(data[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[18]),
        .Q(data[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[19]),
        .Q(data[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[1]),
        .Q(\sig_child_addr_reg_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[20]),
        .Q(data[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[21]),
        .Q(data[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[22]),
        .Q(data[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[23]),
        .Q(data[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[24]),
        .Q(data[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[25]),
        .Q(data[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[26]),
        .Q(data[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[27]),
        .Q(data[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[28]),
        .Q(data[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[29]),
        .Q(data[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[2]),
        .Q(\sig_child_addr_reg_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[30]),
        .Q(data[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[31]),
        .Q(data[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[3]),
        .Q(\sig_child_addr_reg_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[4]),
        .Q(\sig_child_addr_reg_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[5]),
        .Q(\sig_child_addr_reg_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[6]),
        .Q(\sig_child_addr_reg_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[7]),
        .Q(\sig_child_addr_reg_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[8]),
        .Q(\sig_child_addr_reg_reg_n_0_[8] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_child_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_addr_reg[9]),
        .Q(\sig_child_addr_reg_reg_n_0_[9] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_input_burst_type_reg),
        .Q(sig_child_burst_type_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_cmd_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_psm_ld_chcmd_reg),
        .Q(sig_child_cmd_reg_full),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_calc2dm_calc_err),
        .Q(sig_child_error_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_burst_type_i_1
       (.I0(sig_child_burst_type_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_burst_type),
        .O(sig_child_qual_burst_type_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_burst_type_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_burst_type_i_1_n_0),
        .Q(sig_child_qual_burst_type),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    sig_child_qual_error_reg_i_1
       (.I0(sig_child_error_reg),
        .I1(sig_csm_pop_child_cmd),
        .I2(sig_child_qual_error_reg),
        .O(sig_child_qual_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_error_reg_i_1_n_0),
        .Q(sig_child_qual_error_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h0000000070777000)) 
    sig_child_qual_first_of_2_i_1
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(dout[7]),
        .I2(sig_needed_2_realign_cmds),
        .I3(sig_csm_pop_child_cmd),
        .I4(sig_child_qual_first_of_2),
        .I5(sig_init_reg),
        .O(sig_child_qual_first_of_2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_child_qual_first_of_2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_child_qual_first_of_2_i_1_n_0),
        .Q(sig_child_qual_first_of_2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50445544)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(sig_inhibit_rdy_n_1),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50445544)) 
    sig_cmd2data_valid_i_1__0
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_inhibit_rdy_n),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1110)) 
    sig_csm_ld_xfer_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_mstr2data_cmd_valid),
        .I2(\FSM_onehot_sig_csm_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .O(sig_csm_ld_xfer_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_ld_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_ld_xfer_ns),
        .Q(sig_csm_ld_xfer),
        .R(sig_init_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_csm_pop_child_cmd_i_1
       (.I0(sig_child_cmd_reg_full),
        .I1(\FSM_onehot_sig_csm_state_reg_n_0_[1] ),
        .O(sig_csm_pop_child_cmd_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_child_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_child_cmd_ns),
        .Q(sig_csm_pop_child_cmd),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_csm_pop_sf_fifo_i_1
       (.I0(\FSM_onehot_sig_csm_state_reg_n_0_[5] ),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_csm_pop_sf_fifo_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_csm_pop_sf_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_csm_pop_sf_fifo_ns),
        .Q(sig_pcc2sf_xfer_ready),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h00DC)) 
    sig_first_realigner_cmd_i_1
       (.I0(sig_psm_ld_realigner_reg),
        .I1(sig_push_input_reg13_out),
        .I2(sig_first_realigner_cmd),
        .I3(sig_init_reg),
        .O(sig_first_realigner_cmd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_realigner_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_first_realigner_cmd_i_1_n_0),
        .Q(sig_first_realigner_cmd),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0004)) 
    \sig_input_addr_reg[31]_i_2 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(Q),
        .I3(sig_calc2dm_calc_err),
        .O(sig_push_input_reg13_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[18]),
        .Q(sig_input_addr_reg[0]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[28]),
        .Q(sig_input_addr_reg[10]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[29]),
        .Q(sig_input_addr_reg[11]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[30]),
        .Q(sig_input_addr_reg[12]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[31]),
        .Q(sig_input_addr_reg[13]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[32]),
        .Q(sig_input_addr_reg[14]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[33]),
        .Q(sig_input_addr_reg[15]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[34]),
        .Q(sig_input_addr_reg[16]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[35]),
        .Q(sig_input_addr_reg[17]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[36]),
        .Q(sig_input_addr_reg[18]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[37]),
        .Q(sig_input_addr_reg[19]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[19]),
        .Q(sig_input_addr_reg[1]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[38]),
        .Q(sig_input_addr_reg[20]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[39]),
        .Q(sig_input_addr_reg[21]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[40]),
        .Q(sig_input_addr_reg[22]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[41]),
        .Q(sig_input_addr_reg[23]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[42]),
        .Q(sig_input_addr_reg[24]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[43]),
        .Q(sig_input_addr_reg[25]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[44]),
        .Q(sig_input_addr_reg[26]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[45]),
        .Q(sig_input_addr_reg[27]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[46]),
        .Q(sig_input_addr_reg[28]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[47]),
        .Q(sig_input_addr_reg[29]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[20]),
        .Q(sig_input_addr_reg[2]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[48]),
        .Q(sig_input_addr_reg[30]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[49]),
        .Q(sig_input_addr_reg[31]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[21]),
        .Q(sig_input_addr_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[22]),
        .Q(sig_input_addr_reg[4]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[23]),
        .Q(sig_input_addr_reg[5]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[24]),
        .Q(sig_input_addr_reg[6]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[25]),
        .Q(sig_input_addr_reg[7]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[26]),
        .Q(sig_input_addr_reg[8]),
        .R(sig_input_cache_type_reg0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[27]),
        .Q(sig_input_addr_reg[9]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[16]),
        .Q(sig_input_burst_type_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(out[17]),
        .Q(sig_input_eof_reg),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_input_reg13_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_needed_2_realign_cmds_i_1
       (.I0(sig_skip_align2mbaa_s_h),
        .O(sig_needed_2_realign_cmds_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_needed_2_realign_cmds_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_chcmd_reg),
        .D(sig_needed_2_realign_cmds_i_1_n_0),
        .Q(sig_needed_2_realign_cmds),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_psm_halt_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[0]),
        .O(sig_psm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_psm_halt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_halt_ns),
        .Q(sig_psm_halt),
        .S(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sig_psm_ld_calc1_i_1
       (.I0(sig_psm_state[0]),
        .I1(sig_realign_reg_empty),
        .I2(sig_psm_state[1]),
        .I3(sig_psm_state[2]),
        .O(sig_psm_ld_calc1_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_calc1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_calc1_ns),
        .Q(sig_psm_ld_calc1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    sig_psm_ld_chcmd_reg_i_1
       (.I0(sig_psm_state[2]),
        .I1(sig_psm_state[1]),
        .I2(sig_psm_state[0]),
        .I3(sig_child_cmd_reg_full),
        .O(sig_psm_ld_chcmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_chcmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_chcmd_reg_i_1_n_0),
        .Q(sig_psm_ld_chcmd_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h4200)) 
    sig_psm_ld_realigner_reg_i_1
       (.I0(sig_psm_state[1]),
        .I1(sig_psm_state[2]),
        .I2(sig_psm_state[0]),
        .I3(sig_realign_reg_empty),
        .O(sig_psm_ld_realigner_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_ld_realigner_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_ld_realigner_reg_ns),
        .Q(sig_psm_ld_realigner_reg),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hBBBBBAAAAAAAAAAA)) 
    sig_psm_pop_input_cmd_i_1
       (.I0(sig_psm_pop_input_cmd_i_2_n_0),
        .I1(sig_calc2dm_calc_err),
        .I2(sig_first_realigner_cmd),
        .I3(sig_skip_align2mbaa),
        .I4(sig_skip_align2mbaa_s_h),
        .I5(sig_psm_ld_chcmd_reg_i_1_n_0),
        .O(sig_psm_pop_input_cmd_ns));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_psm_pop_input_cmd_i_2
       (.I0(sig_realign_reg_empty),
        .I1(sig_psm_state[0]),
        .I2(sig_psm_state[2]),
        .I3(sig_psm_state[1]),
        .O(sig_psm_pop_input_cmd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_psm_pop_input_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_psm_pop_input_cmd_ns),
        .Q(sig_psm_pop_input_cmd),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[0]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [2]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[10]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [12]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[11]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [13]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[12]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [14]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[13]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [15]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[14]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [16]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[15]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [17]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[1]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [3]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[2]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [4]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[3]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [5]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[4]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [6]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[5]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [7]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[6]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [8]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[7]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [9]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[8]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [10]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_btt_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realigner_btt2[9]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [11]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_calc2dm_calc_err),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [20]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_realign_cmd_cmplt_reg_i_1
       (.I0(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_cmd_cmplt_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [19]),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(sig_psm_ld_calc1),
        .O(sig_dre_dest_align[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_dest_align_reg[1]_i_1 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_psm_ld_calc1),
        .O(sig_dre_dest_align[1]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[0]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [0]),
        .R(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_dest_align_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_dre_dest_align[1]),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [1]),
        .R(sig_realign_tag_reg0));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_realign_eof_reg_i_1
       (.I0(sig_input_eof_reg),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realign_eof_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_eof_reg0),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [18]),
        .R(sig_realign_tag_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_realign_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(1'b0),
        .Q(sig_realign_reg_empty),
        .S(sig_realign_tag_reg0));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    sig_realign_reg_full_i_1
       (.I0(sig_init_reg),
        .I1(sig_psm_ld_realigner_reg),
        .I2(\sig_realign_strt_offset_reg_reg[0]_1 ),
        .I3(sig_mstr2dre_cmd_valid),
        .I4(sig_inhibit_rdy_n_2),
        .O(sig_realign_tag_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_realign_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_psm_ld_realigner_reg),
        .Q(sig_mstr2dre_cmd_valid),
        .R(sig_realign_tag_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_realign_strt_offset_reg[0]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_psm_ld_calc1),
        .O(sig_realign_strt_offset));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realign_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_psm_ld_realigner_reg),
        .D(sig_realign_strt_offset),
        .Q(\sig_realign_strt_offset_reg_reg[0]_0 [21]),
        .R(sig_realign_tag_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_realigner_btt2[0]_i_1 
       (.I0(sig_input_addr_reg[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I2(sig_btt_residue_slice[0]),
        .O(sig_realigner_btt[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[10]_i_1 
       (.I0(sig_btt_upper_slice[3]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[10]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[11]_i_1 
       (.I0(sig_btt_upper_slice[4]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[11]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[12]_i_1 
       (.I0(sig_btt_upper_slice[5]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[12]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[13]_i_1 
       (.I0(sig_btt_upper_slice[6]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[13]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[14]_i_1 
       (.I0(sig_btt_upper_slice[7]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[14]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[15]_i_1 
       (.I0(sig_btt_upper_slice[8]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[15]));
  LUT6 #(
    .INIT(64'h0202020002020202)) 
    \sig_realigner_btt2[15]_i_2 
       (.I0(sig_first_realigner_cmd),
        .I1(\FSM_sequential_sig_psm_state[2]_i_4_n_0 ),
        .I2(sig_calc2dm_calc_err),
        .I3(sig_input_addr_reg[5]),
        .I4(sig_input_addr_reg[4]),
        .I5(\sig_realigner_btt2[5]_i_2_n_0 ),
        .O(\sig_realigner_btt2[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \sig_realigner_btt2[1]_i_1 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[1]),
        .O(sig_realigner_btt[1]));
  LUT5 #(
    .INIT(32'h56FF5600)) 
    \sig_realigner_btt2[2]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I4(sig_btt_residue_slice[2]),
        .O(sig_realigner_btt[2]));
  LUT6 #(
    .INIT(64'h01FEFFFF01FE0000)) 
    \sig_realigner_btt2[3]_i_1 
       (.I0(sig_input_addr_reg[2]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[1]),
        .I3(sig_input_addr_reg[3]),
        .I4(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I5(sig_btt_residue_slice[3]),
        .O(sig_realigner_btt[3]));
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_realigner_btt2[4]_i_1 
       (.I0(sig_input_addr_reg[4]),
        .I1(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I2(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I3(sig_btt_residue_slice[4]),
        .O(sig_realigner_btt[4]));
  LUT5 #(
    .INIT(32'h59FF5900)) 
    \sig_realigner_btt2[5]_i_1 
       (.I0(sig_input_addr_reg[5]),
        .I1(\sig_realigner_btt2[5]_i_2_n_0 ),
        .I2(sig_input_addr_reg[4]),
        .I3(\sig_realigner_btt2[15]_i_2_n_0 ),
        .I4(sig_btt_residue_slice[5]),
        .O(sig_realigner_btt[5]));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_realigner_btt2[5]_i_2 
       (.I0(sig_input_addr_reg[1]),
        .I1(sig_input_addr_reg[0]),
        .I2(sig_input_addr_reg[2]),
        .I3(sig_input_addr_reg[3]),
        .O(\sig_realigner_btt2[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[6]_i_1 
       (.I0(sig_btt_residue_slice[6]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[7]_i_1 
       (.I0(sig_btt_upper_slice[0]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[7]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[8]_i_1 
       (.I0(sig_btt_upper_slice[1]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[8]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_realigner_btt2[9]_i_1 
       (.I0(sig_btt_upper_slice[2]),
        .I1(\sig_realigner_btt2[15]_i_2_n_0 ),
        .O(sig_realigner_btt[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[0]),
        .Q(sig_realigner_btt2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[10]),
        .Q(sig_realigner_btt2[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[11]),
        .Q(sig_realigner_btt2[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[12]),
        .Q(sig_realigner_btt2[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[13]),
        .Q(sig_realigner_btt2[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[14]),
        .Q(sig_realigner_btt2[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[15]),
        .Q(sig_realigner_btt2[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[1]),
        .Q(sig_realigner_btt2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[2]),
        .Q(sig_realigner_btt2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[3]),
        .Q(sig_realigner_btt2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[4]),
        .Q(sig_realigner_btt2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[5]),
        .Q(sig_realigner_btt2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[6]),
        .Q(sig_realigner_btt2[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[7]),
        .Q(sig_realigner_btt2[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[8]),
        .Q(sig_realigner_btt2[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_realigner_btt2_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_realigner_btt[9]),
        .Q(sig_realigner_btt2[9]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h0000C5C0)) 
    sig_skip_align2mbaa_s_h_i_1
       (.I0(sig_psm_ld_chcmd_reg),
        .I1(sig_skip_align2mbaa),
        .I2(sig_psm_ld_realigner_reg),
        .I3(sig_skip_align2mbaa_s_h),
        .I4(sig_init_reg),
        .O(sig_skip_align2mbaa_s_h_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_skip_align2mbaa_s_h_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_skip_align2mbaa_s_h_i_1_n_0),
        .Q(sig_skip_align2mbaa_s_h),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBABBAAAABABBBABA)) 
    \sig_xfer_addr_reg[31]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_csm_ld_xfer),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\USE_SRL_FIFO.sig_wr_fifo_0 ),
        .I5(sig_mstr2data_cmd_valid),
        .O(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .Q(in[0]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[10]),
        .Q(in[10]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[11]),
        .Q(in[11]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[12]),
        .Q(in[12]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[13]),
        .Q(in[13]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[14]),
        .Q(in[14]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(p_1_in),
        .Q(in[15]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[0]),
        .Q(in[16]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[1]),
        .Q(in[17]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[2]),
        .Q(in[18]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[3]),
        .Q(in[19]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .Q(in[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[4]),
        .Q(in[20]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[5]),
        .Q(in[21]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[6]),
        .Q(in[22]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[7]),
        .Q(in[23]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[8]),
        .Q(in[24]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[9]),
        .Q(in[25]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[10]),
        .Q(in[26]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[11]),
        .Q(in[27]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[12]),
        .Q(in[28]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[13]),
        .Q(in[29]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .Q(in[2]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[14]),
        .Q(in[30]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_msh_reg[15]),
        .Q(in[31]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[3]),
        .Q(in[3]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[4]),
        .Q(in[4]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[5]),
        .Q(in[5]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[6]),
        .Q(in[6]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[7]),
        .Q(in[7]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[8]),
        .Q(in[8]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_addr_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_addr_cntr_lsh_reg[9]),
        .Q(in[9]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_calc_err_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_error_reg),
        .Q(in[37]),
        .R(sig_xfer_cache_reg0));
  LUT4 #(
    .INIT(16'hFBAA)) 
    sig_xfer_cmd_cmplt_reg_i_1
       (.I0(sig_child_qual_error_reg),
        .I1(sig_child_qual_first_of_2),
        .I2(dout[8]),
        .I3(dout[7]),
        .O(sig_xfer_cmd_cmplt_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_cmd_cmplt_reg0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[1]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_is_seq_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_xfer_is_seq_reg_reg_0),
        .Q(sig_xfer_cmd_cmplt_reg_reg_0[0]),
        .R(sig_xfer_cache_reg0));
  LUT6 #(
    .INIT(64'hFFFFF880F8800000)) 
    \sig_xfer_len_reg[3]_i_3 
       (.I0(\sig_child_addr_cntr_lsh_reg[2]_0 [0]),
        .I1(dout[0]),
        .I2(\sig_child_addr_cntr_lsh_reg[2]_0 [1]),
        .I3(dout[1]),
        .I4(\sig_child_addr_cntr_lsh_reg[2]_0 [2]),
        .I5(dout[2]),
        .O(\sig_child_addr_cntr_lsh_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[0]),
        .Q(in[32]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[1]),
        .Q(in[33]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[2]),
        .Q(in[34]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_len_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(D[3]),
        .Q(in[35]),
        .R(sig_xfer_cache_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_type_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_csm_ld_xfer),
        .D(sig_child_qual_burst_type),
        .Q(in[36]),
        .R(sig_xfer_cache_reg0));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__1 
       (.I0(sig_pcc2sf_xfer_ready),
        .I1(empty),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt
   (dout,
    empty,
    sig_clr_dbc_reg,
    Q,
    out,
    sig_ibtt2wdc_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ,
    \INCLUDE_PACKING.lsig_0ffset_cntr ,
    sig_dre_tvalid_i_reg,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    S,
    \sig_data_reg_out_reg[67] ,
    sig_m_valid_out_reg,
    sig_m_valid_out_reg_0,
    D,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ,
    sig_ld_byte_cntr,
    sig_dre_halted_reg,
    E,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    \sig_strb_reg_out_reg[7] ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    rd_en,
    sig_dre2ibtt_tlast,
    sig_dre2ibtt_eop,
    sig_sf_strt_addr_offset,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_m_valid_out_reg_1,
    sig_init_reg,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg ,
    \GEN_INDET_BTT.lsig_eop_reg ,
    CO,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_pcc2sf_xfer_ready,
    sig_dre2ibtt_tvalid,
    sig_dre_halted,
    \sig_xfer_len_reg_reg[0] ,
    sig_child_addr_cntr_lsh_reg,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ,
    \INCLUDE_PACKING.lsig_first_dbeat ,
    \sig_byte_cntr_reg[3]_0 );
  output [8:0]dout;
  output empty;
  output sig_clr_dbc_reg;
  output [2:0]Q;
  output out;
  output sig_ibtt2wdc_tlast;
  output \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr ;
  output sig_dre_tvalid_i_reg;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [0:0]S;
  output [67:0]\sig_data_reg_out_reg[67] ;
  output sig_m_valid_out_reg;
  output [0:0]sig_m_valid_out_reg_0;
  output [3:0]D;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  output sig_ld_byte_cntr;
  output sig_dre_halted_reg;
  output [0:0]E;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output [3:0]O;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  output [7:0]\sig_strb_reg_out_reg[7] ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input sig_dre2ibtt_eop;
  input sig_sf_strt_addr_offset;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_m_valid_out_reg_1;
  input sig_init_reg;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  input \GEN_INDET_BTT.lsig_end_of_cmd_reg ;
  input \GEN_INDET_BTT.lsig_eop_reg ;
  input [0:0]CO;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input sig_pcc2sf_xfer_ready;
  input sig_dre2ibtt_tvalid;
  input sig_dre_halted;
  input \sig_xfer_len_reg_reg[0] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input [0:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ;
  input [0:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ;
  input [31:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ;
  input [3:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ;
  input \INCLUDE_PACKING.lsig_first_dbeat ;
  input [3:0]\sig_byte_cntr_reg[3]_0 ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg ;
  wire \GEN_INDET_BTT.lsig_eop_reg ;
  wire [0:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ;
  wire [31:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ;
  wire [0:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ;
  wire [3:0]\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire [63:0]\INCLUDE_PACKING.lsig_combined_data ;
  wire [7:0]\INCLUDE_PACKING.lsig_combined_strb ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg_0 ;
  wire \INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_packer_full ;
  wire I_DATA_FIFO_n_75;
  wire I_XD_FIFO_n_10;
  wire I_XD_FIFO_n_12;
  wire I_XD_FIFO_n_14;
  wire I_XD_FIFO_n_16;
  wire I_XD_FIFO_n_18;
  wire I_XD_FIFO_n_19;
  wire I_XD_FIFO_n_20;
  wire I_XD_FIFO_n_21;
  wire I_XD_FIFO_n_22;
  wire I_XD_FIFO_n_23;
  wire I_XD_FIFO_n_24;
  wire I_XD_FIFO_n_25;
  wire I_XD_FIFO_n_26;
  wire I_XD_FIFO_n_27;
  wire I_XD_FIFO_n_28;
  wire I_XD_FIFO_n_29;
  wire I_XD_FIFO_n_30;
  wire I_XD_FIFO_n_31;
  wire I_XD_FIFO_n_32;
  wire I_XD_FIFO_n_33;
  wire I_XD_FIFO_n_34;
  wire I_XD_FIFO_n_35;
  wire I_XD_FIFO_n_36;
  wire I_XD_FIFO_n_37;
  wire I_XD_FIFO_n_38;
  wire I_XD_FIFO_n_39;
  wire I_XD_FIFO_n_40;
  wire I_XD_FIFO_n_41;
  wire I_XD_FIFO_n_42;
  wire I_XD_FIFO_n_43;
  wire I_XD_FIFO_n_44;
  wire I_XD_FIFO_n_45;
  wire I_XD_FIFO_n_46;
  wire I_XD_FIFO_n_47;
  wire I_XD_FIFO_n_48;
  wire I_XD_FIFO_n_49;
  wire I_XD_FIFO_n_50;
  wire I_XD_FIFO_n_51;
  wire I_XD_FIFO_n_52;
  wire I_XD_FIFO_n_53;
  wire I_XD_FIFO_n_54;
  wire I_XD_FIFO_n_55;
  wire I_XD_FIFO_n_56;
  wire I_XD_FIFO_n_61;
  wire I_XD_FIFO_n_62;
  wire I_XD_FIFO_n_78;
  wire I_XD_FIFO_n_79;
  wire I_XD_FIFO_n_80;
  wire [3:0]O;
  wire [2:0]Q;
  wire [0:0]S;
  wire [8:0]dout;
  wire empty;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  wire \lsig_flag_slice_reg[1]_25 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire rd_en;
  wire [67:64]s_data;
  wire [2:0]sig_burst_dbeat_cntr;
  wire [6:3]sig_byte_cntr;
  wire [3:0]\sig_byte_cntr_reg[3]_0 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbc_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_csm_pop_child_cmd;
  wire [73:72]sig_data_fifo_data_in;
  wire [73:0]sig_data_fifo_data_out;
  wire sig_data_fifo_full;
  wire [67:0]\sig_data_reg_out_reg[67] ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_eop_reg;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tlast_reg;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_halted_reg;
  wire sig_dre_tvalid_i_reg;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_ld_byte_cntr;
  wire sig_m_valid_out_reg;
  wire [0:0]sig_m_valid_out_reg_0;
  wire sig_m_valid_out_reg_1;
  wire sig_pcc2sf_xfer_ready;
  wire sig_pop_data_fifo;
  wire sig_sf_strt_addr_offset;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire sig_stream_rst;
  wire \sig_xfer_len_reg_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF 
       (.D(D),
        .E(E),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] (\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg (\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg (\GEN_INDET_BTT.lsig_eop_reg ),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_75),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(sig_pop_data_fifo),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_reg_out_reg[67]_0 (\sig_data_reg_out_reg[67] ),
        .\sig_data_skid_reg_reg[67]_0 (s_data),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(sig_init_reg),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .sig_m_valid_out_reg_1(sig_m_valid_out_reg_0),
        .sig_m_valid_out_reg_2(sig_m_valid_out_reg_1),
        .\sig_strb_reg_out_reg[7]_0 (\sig_strb_reg_out_reg[7] ),
        .sig_stream_rst(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_53),
        .Q(\INCLUDE_PACKING.lsig_combined_data [0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_43),
        .Q(\INCLUDE_PACKING.lsig_combined_data [10]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_42),
        .Q(\INCLUDE_PACKING.lsig_combined_data [11]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_41),
        .Q(\INCLUDE_PACKING.lsig_combined_data [12]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_40),
        .Q(\INCLUDE_PACKING.lsig_combined_data [13]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_39),
        .Q(\INCLUDE_PACKING.lsig_combined_data [14]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_38),
        .Q(\INCLUDE_PACKING.lsig_combined_data [15]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_37),
        .Q(\INCLUDE_PACKING.lsig_combined_data [16]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_36),
        .Q(\INCLUDE_PACKING.lsig_combined_data [17]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_35),
        .Q(\INCLUDE_PACKING.lsig_combined_data [18]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_34),
        .Q(\INCLUDE_PACKING.lsig_combined_data [19]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_52),
        .Q(\INCLUDE_PACKING.lsig_combined_data [1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_33),
        .Q(\INCLUDE_PACKING.lsig_combined_data [20]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_32),
        .Q(\INCLUDE_PACKING.lsig_combined_data [21]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_31),
        .Q(\INCLUDE_PACKING.lsig_combined_data [22]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_30),
        .Q(\INCLUDE_PACKING.lsig_combined_data [23]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_29),
        .Q(\INCLUDE_PACKING.lsig_combined_data [24]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_28),
        .Q(\INCLUDE_PACKING.lsig_combined_data [25]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_27),
        .Q(\INCLUDE_PACKING.lsig_combined_data [26]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_26),
        .Q(\INCLUDE_PACKING.lsig_combined_data [27]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_25),
        .Q(\INCLUDE_PACKING.lsig_combined_data [28]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_24),
        .Q(\INCLUDE_PACKING.lsig_combined_data [29]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_51),
        .Q(\INCLUDE_PACKING.lsig_combined_data [2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_23),
        .Q(\INCLUDE_PACKING.lsig_combined_data [30]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_22),
        .Q(\INCLUDE_PACKING.lsig_combined_data [31]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_50),
        .Q(\INCLUDE_PACKING.lsig_combined_data [3]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_49),
        .Q(\INCLUDE_PACKING.lsig_combined_data [4]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_48),
        .Q(\INCLUDE_PACKING.lsig_combined_data [5]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_47),
        .Q(\INCLUDE_PACKING.lsig_combined_data [6]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_46),
        .Q(\INCLUDE_PACKING.lsig_combined_data [7]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_45),
        .Q(\INCLUDE_PACKING.lsig_combined_data [8]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_44),
        .Q(\INCLUDE_PACKING.lsig_combined_data [9]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_62),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_21),
        .Q(\INCLUDE_PACKING.lsig_combined_strb [0]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_20),
        .Q(\INCLUDE_PACKING.lsig_combined_strb [1]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_19),
        .Q(\INCLUDE_PACKING.lsig_combined_strb [2]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .D(I_XD_FIFO_n_18),
        .Q(\INCLUDE_PACKING.lsig_combined_strb [3]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [0]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [32]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [10]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [42]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [11]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [43]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [12]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [44]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [13]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [45]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [14]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [46]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [15]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [47]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [16]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [48]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [17]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [49]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [18]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [50]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [19]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [51]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [1]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [33]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [20]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [52]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [21]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [53]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [22]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [54]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [23]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [55]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [24]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [56]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [25]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [57]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [26]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [58]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [27]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [59]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [28]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [60]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [29]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [61]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [2]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [34]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [30]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [62]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [31]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [63]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [3]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [35]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [4]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [36]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [5]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [37]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [6]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [38]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [7]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [39]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [8]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [40]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 [9]),
        .Q(\INCLUDE_PACKING.lsig_combined_data [41]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 ),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(I_XD_FIFO_n_61),
        .Q(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [0]),
        .Q(\INCLUDE_PACKING.lsig_combined_strb [4]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [1]),
        .Q(\INCLUDE_PACKING.lsig_combined_strb [5]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [2]),
        .Q(\INCLUDE_PACKING.lsig_combined_strb [6]),
        .R(sig_stream_rst));
  FDRE \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\lsig_flag_slice_reg[1]_25 ),
        .D(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 [3]),
        .Q(\INCLUDE_PACKING.lsig_combined_strb [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_14),
        .Q(\INCLUDE_PACKING.lsig_0ffset_cntr ),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_first_dbeat_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_10),
        .Q(\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_PACKING.lsig_packer_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_12),
        .Q(\INCLUDE_PACKING.lsig_packer_full ),
        .R(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized1 I_DATA_FIFO
       (.E(\lsig_flag_slice_reg[1]_25 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_packer_full (\INCLUDE_PACKING.lsig_packer_full ),
        .din({sig_data_fifo_data_in,\INCLUDE_PACKING.lsig_combined_strb ,\INCLUDE_PACKING.lsig_combined_data }),
        .dout(sig_data_fifo_data_out),
        .empty(I_DATA_FIFO_n_75),
        .full(sig_data_fifo_full),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (s_data),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(sig_pop_data_fifo),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0 I_XD_FIFO
       (.CO(CO),
        .D({I_XD_FIFO_n_18,I_XD_FIFO_n_19,I_XD_FIFO_n_20,I_XD_FIFO_n_21}),
        .E(sig_dre_tvalid_i_reg),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] (I_XD_FIFO_n_14),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_flag_slice_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ({I_XD_FIFO_n_22,I_XD_FIFO_n_23,I_XD_FIFO_n_24,I_XD_FIFO_n_25,I_XD_FIFO_n_26,I_XD_FIFO_n_27,I_XD_FIFO_n_28,I_XD_FIFO_n_29,I_XD_FIFO_n_30,I_XD_FIFO_n_31,I_XD_FIFO_n_32,I_XD_FIFO_n_33,I_XD_FIFO_n_34,I_XD_FIFO_n_35,I_XD_FIFO_n_36,I_XD_FIFO_n_37,I_XD_FIFO_n_38,I_XD_FIFO_n_39,I_XD_FIFO_n_40,I_XD_FIFO_n_41,I_XD_FIFO_n_42,I_XD_FIFO_n_43,I_XD_FIFO_n_44,I_XD_FIFO_n_45,I_XD_FIFO_n_46,I_XD_FIFO_n_47,I_XD_FIFO_n_48,I_XD_FIFO_n_49,I_XD_FIFO_n_50,I_XD_FIFO_n_51,I_XD_FIFO_n_52,I_XD_FIFO_n_53}),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 (\INCLUDE_PACKING.lsig_0ffset_cntr ),
        .\INCLUDE_PACKING.lsig_first_dbeat (\INCLUDE_PACKING.lsig_first_dbeat ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg_0 ),
        .\INCLUDE_PACKING.lsig_packer_full (\INCLUDE_PACKING.lsig_packer_full ),
        .O(O),
        .S(S),
        .SR(I_XD_FIFO_n_16),
        .din({sig_dre2ibtt_eop_reg,sig_dre2ibtt_tlast_reg,sig_byte_cntr,Q}),
        .dout(dout),
        .empty(empty),
        .full(sig_data_fifo_full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (I_XD_FIFO_n_12),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_byte_cntr_reg[6] ({I_XD_FIFO_n_54,I_XD_FIFO_n_55,I_XD_FIFO_n_56}),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_XD_FIFO_n_78),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(I_XD_FIFO_n_79),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(I_XD_FIFO_n_80),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(sig_dre_halted),
        .sig_dre_halted_reg(sig_dre_halted_reg),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg(I_XD_FIFO_n_10),
        .sig_tlast_out_reg_0(I_XD_FIFO_n_61),
        .sig_tlast_out_reg_1(I_XD_FIFO_n_62),
        .\sig_xfer_len_reg_reg[0] (\sig_xfer_len_reg_reg[0] ),
        .wr_en(sig_clr_dbc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_79),
        .Q(sig_burst_dbeat_cntr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_80),
        .Q(sig_burst_dbeat_cntr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_burst_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_XD_FIFO_n_78),
        .Q(sig_burst_dbeat_cntr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(\sig_byte_cntr_reg[3]_0 [0]),
        .Q(Q[0]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(\sig_byte_cntr_reg[3]_0 [1]),
        .Q(Q[1]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(\sig_byte_cntr_reg[3]_0 [2]),
        .Q(Q[2]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(\sig_byte_cntr_reg[3]_0 [3]),
        .Q(sig_byte_cntr[3]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(I_XD_FIFO_n_56),
        .Q(sig_byte_cntr[4]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(I_XD_FIFO_n_55),
        .Q(sig_byte_cntr[5]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    \sig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_dre_tvalid_i_reg),
        .D(I_XD_FIFO_n_54),
        .Q(sig_byte_cntr[6]),
        .R(I_XD_FIFO_n_16));
  FDRE #(
    .INIT(1'b0)) 
    sig_clr_dbc_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_clr_dbeat_cntr0_out),
        .Q(sig_clr_dbc_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_eop_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_eop),
        .Q(sig_dre2ibtt_eop_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre2ibtt_tlast_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre2ibtt_tlast),
        .Q(sig_dre2ibtt_tlast_reg),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0] ),
        .O(sig_data_fifo_data_in[73]));
  LUT2 #(
    .INIT(4'hE)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1] ),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1] ),
        .O(sig_data_fifo_data_in[72]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_dre
   (dm2linebuf_mm2s_tvalid,
    sig_flush_db1,
    din,
    sig_input_accept21_out,
    SS,
    m_axi_mm2s_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_tlast_out_reg_0,
    sig_flush_db2_reg_0,
    sig_flush_db108_out,
    \INCLUDE_UNPACKING.lsig_cmd_loaded ,
    empty,
    sig_sf2dre_new_align,
    Q,
    SR,
    E,
    D,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ,
    sig_sf2dre_use_autodest);
  output dm2linebuf_mm2s_tvalid;
  output sig_flush_db1;
  output [36:0]din;
  output sig_input_accept21_out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_tlast_out_reg_0;
  input sig_flush_db2_reg_0;
  input sig_flush_db108_out;
  input \INCLUDE_UNPACKING.lsig_cmd_loaded ;
  input empty;
  input sig_sf2dre_new_align;
  input [1:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input [9:0]D;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  input [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  input [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  input [9:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  input sig_sf2dre_use_autodest;

  wire [9:0]D;
  wire [0:0]E;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire [9:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ;
  wire [1:0]\GEN_MUXFARM_32.sig_shift_case_reg ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [36:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire empty;
  wire m_axi_mm2s_aclk;
  wire p_0_in14_in;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [8:8]\sig_delay_mux_bus[0]_23 ;
  wire [9:0]\sig_delay_mux_bus[0]_24 ;
  wire [8:8]\sig_delay_mux_bus[1]_13 ;
  wire [9:0]\sig_delay_mux_bus[1]_19 ;
  wire sig_dre_tvalid_i_i_1_n_0;
  wire sig_dre_tvalid_i_i_3_n_0;
  wire sig_dre_tvalid_i_i_4_n_0;
  wire sig_dre_tvalid_i_i_5_n_0;
  wire sig_enable_input_rdy;
  wire [7:0]\sig_final_mux_bus[0]_20 ;
  wire [8:8]\sig_final_mux_bus[0]_21 ;
  wire [8:8]\sig_final_mux_bus[1]_15 ;
  wire [7:0]\sig_final_mux_bus[1]_22 ;
  wire [7:0]\sig_final_mux_bus[2]_17 ;
  wire [8:8]\sig_final_mux_bus[2]_18 ;
  wire [7:0]\sig_final_mux_bus[3]_16 ;
  wire sig_final_mux_has_tlast;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_flush_db1_i_1_n_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1_n_0;
  wire sig_flush_db2_reg_0;
  wire sig_input_accept21_out;
  wire [8:8]\sig_pass_mux_bus[3]_14 ;
  wire sig_sf2dre_new_align;
  wire sig_sf2dre_use_autodest;
  wire sig_tlast_out_i_1_n_0;
  wire sig_tlast_out_reg_0;

  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [0]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [0]),
        .O(\sig_delay_mux_bus[0]_24 [0]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [1]),
        .O(\sig_delay_mux_bus[0]_24 [1]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [2]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [2]),
        .O(\sig_delay_mux_bus[0]_24 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [3]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [3]),
        .O(\sig_delay_mux_bus[0]_24 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [4]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [4]),
        .O(\sig_delay_mux_bus[0]_24 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [5]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [5]),
        .O(\sig_delay_mux_bus[0]_24 [5]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [6]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [6]),
        .O(\sig_delay_mux_bus[0]_24 [6]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [7]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [7]),
        .O(\sig_delay_mux_bus[0]_24 [7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1 
       (.I0(p_0_in14_in),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [8]),
        .O(\sig_delay_mux_bus[0]_23 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1 
       (.I0(\sig_delay_mux_bus[0]_23 ),
        .I1(sig_advance_pipe_data16_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [8]),
        .I5(p_0_in14_in),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [9]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [9]),
        .O(\sig_delay_mux_bus[0]_24 [9]));
  LUT6 #(
    .INIT(64'h4440444044444440)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4 
       (.I0(sig_flush_db2_reg_0),
        .I1(sig_enable_input_rdy),
        .I2(sig_flush_db2),
        .I3(sig_flush_db1),
        .I4(\INCLUDE_UNPACKING.lsig_cmd_loaded ),
        .I5(empty),
        .O(sig_advance_pipe_data16_out));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_24 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_24 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_24 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_24 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_24 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_24 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_24 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_24 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_23 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_24 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [0]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_delay_mux_bus[1]_19 [0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [1]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_delay_mux_bus[1]_19 [1]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [2]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_delay_mux_bus[1]_19 [2]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [3]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .O(\sig_delay_mux_bus[1]_19 [3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [4]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .O(\sig_delay_mux_bus[1]_19 [4]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [5]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .O(\sig_delay_mux_bus[1]_19 [5]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [6]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_delay_mux_bus[1]_19 [6]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [7]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_delay_mux_bus[1]_19 [7]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1 
       (.I0(p_0_in14_in),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [8]),
        .O(\sig_delay_mux_bus[1]_13 ));
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [8]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(p_0_in14_in),
        .I3(sig_advance_pipe_data16_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(p_0_in14_in),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [8]),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .O(\sig_delay_mux_bus[1]_19 [9]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_19 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_19 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_19 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_19 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_19 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_19 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_19 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_19 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_13 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_19 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1 
       (.I0(p_0_in14_in),
        .I1(sig_advance_pipe_data16_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2 
       (.I0(p_0_in14_in),
        .I1(sig_advance_pipe_data16_out),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(p_0_in14_in),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [0]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [1]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [2]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [3]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [4]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [5]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [6]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [7]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [8]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [9]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [9]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [0]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [1]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [2]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [3]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [4]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [5]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [6]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [7]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [8]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [9]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [9]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [0]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [1]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [2]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [3]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [4]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [5]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [6]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [7]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [8]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [9]),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [8]),
        .Q(p_0_in14_in),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [9]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 
       (.I0(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2_n_0 ),
        .I1(sig_sf2dre_new_align),
        .I2(sig_input_accept21_out),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9A9A999AAAAAAAAA)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2 
       (.I0(Q[0]),
        .I1(din[35]),
        .I2(din[34]),
        .I3(din[32]),
        .I4(din[33]),
        .I5(sig_sf2dre_use_autodest),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8FFFFFFB8000000)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 
       (.I0(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0 ),
        .I3(sig_sf2dre_new_align),
        .I4(sig_input_accept21_out),
        .I5(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h999AAAAA)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2 
       (.I0(Q[1]),
        .I1(din[35]),
        .I2(din[34]),
        .I3(din[33]),
        .I4(sig_sf2dre_use_autodest),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAA5AAA6AAAAAAAA)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3 
       (.I0(Q[1]),
        .I1(din[33]),
        .I2(din[34]),
        .I3(din[35]),
        .I4(din[32]),
        .I5(sig_sf2dre_use_autodest),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_3_n_0 ));
  FDRE \GEN_MUXFARM_32.sig_shift_case_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ),
        .Q(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .R(SS));
  FDRE \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ),
        .Q(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [0]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [0]),
        .O(\sig_final_mux_bus[0]_20 [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [1]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [1]),
        .O(\sig_final_mux_bus[0]_20 [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [2]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [2]),
        .O(\sig_final_mux_bus[0]_20 [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [3]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [3]),
        .O(\sig_final_mux_bus[0]_20 [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [4]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [4]),
        .O(\sig_final_mux_bus[0]_20 [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [5]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [5]),
        .O(\sig_final_mux_bus[0]_20 [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [6]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [6]),
        .O(\sig_final_mux_bus[0]_20 [6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [7]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [7]),
        .O(\sig_final_mux_bus[0]_20 [7]));
  LUT6 #(
    .INIT(64'h01FD0000FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [8]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [8]),
        .I4(sig_tlast_out_reg_0),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h888A8880)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [8]),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [8]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [8]),
        .O(\sig_final_mux_bus[0]_21 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_20 [0]),
        .Q(din[0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_20 [1]),
        .Q(din[1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_20 [2]),
        .Q(din[2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_20 [3]),
        .Q(din[3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_20 [4]),
        .Q(din[4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_20 [5]),
        .Q(din[5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_20 [6]),
        .Q(din[6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_20 [7]),
        .Q(din[7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_21 ),
        .Q(din[32]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [0]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [0]),
        .O(\sig_final_mux_bus[1]_22 [0]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [1]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [1]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [1]),
        .O(\sig_final_mux_bus[1]_22 [1]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [2]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [2]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [2]),
        .O(\sig_final_mux_bus[1]_22 [2]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [3]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [3]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [3]),
        .O(\sig_final_mux_bus[1]_22 [3]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [4]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [4]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [4]),
        .O(\sig_final_mux_bus[1]_22 [4]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [5]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [5]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [5]),
        .O(\sig_final_mux_bus[1]_22 [5]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [6]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [6]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [6]),
        .O(\sig_final_mux_bus[1]_22 [6]));
  LUT5 #(
    .INIT(32'hEB2BE828)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [7]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [7]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [7]),
        .O(\sig_final_mux_bus[1]_22 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1 
       (.I0(\sig_final_mux_bus[1]_15 ),
        .I1(sig_tlast_out_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88AAAAA0880000A0)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [8]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [8]),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hEBE82B28)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [8]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [8]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [8]),
        .O(\sig_final_mux_bus[1]_15 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_22 [0]),
        .Q(din[8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_22 [1]),
        .Q(din[9]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_22 [2]),
        .Q(din[10]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_22 [3]),
        .Q(din[11]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_22 [4]),
        .Q(din[12]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_22 [5]),
        .Q(din[13]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_22 [6]),
        .Q(din[14]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_22 [7]),
        .Q(din[15]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_15 ),
        .Q(din[33]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [0]),
        .O(\sig_final_mux_bus[2]_17 [0]));
  LUT6 #(
    .INIT(64'hCFC0AFAFCFC0A0A0)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [1]),
        .O(\sig_final_mux_bus[2]_17 [1]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [2]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [2]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [2]),
        .O(\sig_final_mux_bus[2]_17 [2]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [3]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [3]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [3]),
        .O(\sig_final_mux_bus[2]_17 [3]));
  LUT6 #(
    .INIT(64'hF0AAFFCCF0AA00CC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [4]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [4]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [4]),
        .O(\sig_final_mux_bus[2]_17 [4]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [5]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [5]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [5]),
        .O(\sig_final_mux_bus[2]_17 [5]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [6]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [6]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [6]),
        .O(\sig_final_mux_bus[2]_17 [6]));
  LUT6 #(
    .INIT(64'hFAFAFC0C0A0AFC0C)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1 
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [7]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [7]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [7]),
        .O(\sig_final_mux_bus[2]_17 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1 
       (.I0(\sig_final_mux_bus[2]_18 ),
        .I1(sig_tlast_out_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\sig_final_mux_bus[2]_18 ),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [8]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [8]),
        .O(\sig_final_mux_bus[2]_18 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_17 [0]),
        .Q(din[16]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_17 [1]),
        .Q(din[17]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_17 [2]),
        .Q(din[18]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_17 [3]),
        .Q(din[19]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_17 [4]),
        .Q(din[20]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_17 [5]),
        .Q(din[21]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_17 [6]),
        .Q(din[22]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_17 [7]),
        .Q(din[23]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .D(\sig_final_mux_bus[2]_18 ),
        .Q(din[34]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [0]),
        .O(\sig_final_mux_bus[3]_16 [0]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [1]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [1]),
        .O(\sig_final_mux_bus[3]_16 [1]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [2]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [2]),
        .O(\sig_final_mux_bus[3]_16 [2]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [3]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [3]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [3]),
        .O(\sig_final_mux_bus[3]_16 [3]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [4]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [4]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [4]),
        .O(\sig_final_mux_bus[3]_16 [4]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [5]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [5]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [5]),
        .O(\sig_final_mux_bus[3]_16 [5]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [6]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [6]),
        .O(\sig_final_mux_bus[3]_16 [6]));
  LUT6 #(
    .INIT(64'hCCAAFFF0CCAA00F0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [7]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [7]),
        .O(\sig_final_mux_bus[3]_16 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1 
       (.I0(\sig_pass_mux_bus[3]_14 ),
        .I1(sig_tlast_out_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\sig_pass_mux_bus[3]_14 ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [8]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [8]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(p_0_in14_in),
        .O(\sig_pass_mux_bus[3]_14 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_16 [0]),
        .Q(din[24]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_16 [1]),
        .Q(din[25]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_16 [2]),
        .Q(din[26]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_16 [3]),
        .Q(din[27]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_16 [4]),
        .Q(din[28]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_16 [5]),
        .Q(din[29]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_16 [6]),
        .Q(din[30]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_final_mux_bus[3]_16 [7]),
        .Q(din[31]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .D(\sig_pass_mux_bus[3]_14 ),
        .Q(din[35]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFC00FC000000AA00)) 
    sig_dre_tvalid_i_i_1
       (.I0(dm2linebuf_mm2s_tvalid),
        .I1(\sig_pass_mux_bus[3]_14 ),
        .I2(sig_final_mux_has_tlast),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_tlast_out_reg_0),
        .I5(sig_advance_pipe_data16_out),
        .O(sig_dre_tvalid_i_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    sig_dre_tvalid_i_i_2
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_3 [9]),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [9]),
        .I2(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [9]),
        .I3(sig_dre_tvalid_i_i_3_n_0),
        .I4(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_6 [9]),
        .I5(sig_dre_tvalid_i_i_4_n_0),
        .O(sig_final_mux_has_tlast));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_dre_tvalid_i_i_3
       (.I0(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .O(sig_dre_tvalid_i_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00DC00)) 
    sig_dre_tvalid_i_i_4
       (.I0(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_4 [9]),
        .I2(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_5 [9]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [9]),
        .I5(sig_dre_tvalid_i_i_5_n_0),
        .O(sig_dre_tvalid_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hAAAAFFFE)) 
    sig_dre_tvalid_i_i_5
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_2 [9]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_1 [9]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .O(sig_dre_tvalid_i_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_dre_tvalid_i_i_1_n_0),
        .Q(dm2linebuf_mm2s_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_enable_input_rdy_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_enable_input_rdy),
        .R(SS));
  LUT6 #(
    .INIT(64'hE200E2000000E200)) 
    sig_flush_db1_i_1
       (.I0(sig_flush_db1),
        .I1(sig_input_accept21_out),
        .I2(sig_flush_db108_out),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_flush_db2),
        .I5(sig_flush_db2_reg_0),
        .O(sig_flush_db1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_i_1_n_0),
        .Q(sig_flush_db1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC008)) 
    sig_flush_db2_i_1
       (.I0(sig_flush_db1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_flush_db2),
        .I3(sig_flush_db2_reg_0),
        .O(sig_flush_db2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1_n_0),
        .Q(sig_flush_db2),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    sig_tlast_out_i_1
       (.I0(din[36]),
        .I1(sig_final_mux_has_tlast),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_tlast_out_reg_0),
        .I4(sig_advance_pipe_data16_out),
        .O(sig_tlast_out_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_tlast_out_i_1_n_0),
        .Q(din[36]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_16 
       (.I0(sig_flush_db2_reg_0),
        .I1(\INCLUDE_UNPACKING.lsig_cmd_loaded ),
        .I2(empty),
        .I3(sig_enable_input_rdy),
        .I4(sig_flush_db2),
        .I5(sig_flush_db1),
        .O(sig_input_accept21_out));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_full_wrap
   (sig_rst2all_stop_request,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arvalid,
    dm2linebuf_mm2s_tvalid,
    din,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    sig_halt_cmplt_reg,
    mm2s_halt_cmplt,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_rready,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rdata,
    out,
    sig_s_h_halt_reg_reg,
    cmnd_wr,
    mm2s_halt,
    datamover_idle_reg,
    datamover_idle,
    sig_tlast_out_reg,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    m_axi_mm2s_rlast,
    m_axi_mm2s_arready,
    in,
    s_axis_mm2s_cmd_tvalid,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rresp);
  output sig_rst2all_stop_request;
  output [0:0]m_axi_mm2s_arburst;
  output m_axi_mm2s_arvalid;
  output dm2linebuf_mm2s_tvalid;
  output [36:0]din;
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output sig_halt_cmplt_reg;
  output mm2s_halt_cmplt;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [31:0]m_axi_mm2s_araddr;
  output [2:0]m_axi_mm2s_arlen;
  output [1:0]m_axi_mm2s_arsize;
  output m_axi_mm2s_rready;
  input m_axi_mm2s_aclk;
  input [63:0]m_axi_mm2s_rdata;
  input out;
  input sig_s_h_halt_reg_reg;
  input cmnd_wr;
  input mm2s_halt;
  input [0:0]datamover_idle_reg;
  input datamover_idle;
  input sig_tlast_out_reg;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_arready;
  input [48:0]in;
  input s_axis_mm2s_cmd_tvalid;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_mm2s_rvalid;
  input [1:0]m_axi_mm2s_rresp;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_19 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_30 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_41 ;
  wire \GEN_INCLUDE_MM2S_SF.I_RD_SF_n_8 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire I_ADDR_CNTL_n_0;
  wire I_ADDR_CNTL_n_2;
  wire I_ADDR_CNTL_n_7;
  wire I_ADDR_CNTL_n_8;
  wire \I_CMD_FIFO/USE_SRL_FIFO.sig_rd_empty ;
  wire I_CMD_STATUS_n_1;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_3;
  wire I_MSTR_PCC_n_0;
  wire I_MSTR_PCC_n_43;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_14;
  wire I_RD_DATA_CNTL_n_3;
  wire [0:0]Q;
  wire cmnd_wr;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire [36:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]m_axi_mm2s_arburst;
  wire [2:0]m_axi_mm2s_arlen;
  wire m_axi_mm2s_arready;
  wire [1:0]m_axi_mm2s_arsize;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire [2:0]sig_addr_posted_cntr;
  wire [5:3]sig_byte_change_minus1_im2;
  wire sig_calc_error_pushed;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_data2sf_cmd_cmplt;
  wire sig_data_fifo_full;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_good_sin_strm_dbeat;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_input_accept21_out;
  wire sig_input_reg_empty;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_eof;
  wire [7:0]sig_mstr2data_last_strb;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_drr;
  wire sig_next_calc_error_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rdc2dre_flush;
  wire sig_rdc2sf_wlast;
  wire [7:0]sig_rdc2sf_wstrb;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg;
  wire sig_sf2dre_new_align;
  wire [1:0]sig_sf2dre_src_align;
  wire sig_sf2dre_use_autodest;
  wire [3:0]sig_sf2dre_wstrb;
  wire [31:0]sig_sf2sout_tdata;
  wire sig_sf_allow_addr_req;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;
  wire [3:0]sig_tlast_enables;
  wire sig_tlast_out_reg;
  wire [2:0]sig_xfer_addr_reg;
  wire [7:0]sig_xfer_strt_strb2use_im3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mm2s_dre \GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64 
       (.D({sig_tlast_enables[2],sig_sf2dre_wstrb[2],sig_sf2sout_tdata[23:16]}),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_30 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ({sig_tlast_enables[0],sig_sf2dre_wstrb[0],sig_sf2sout_tdata[7:0]}),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_19 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ({sig_tlast_enables[1],sig_sf2dre_wstrb[1],sig_sf2sout_tdata[15:8]}),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_41 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ({sig_tlast_enables[3],sig_sf2dre_wstrb[3],sig_sf2sout_tdata[31:24]}),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded (\INCLUDE_UNPACKING.lsig_cmd_loaded ),
        .Q(sig_sf2dre_src_align),
        .SR(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_8 ),
        .SS(sig_stream_rst),
        .din(din),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db108_out(sig_flush_db108_out),
        .sig_flush_db2_reg_0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_sf2dre_new_align(sig_sf2dre_new_align),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest),
        .sig_tlast_out_reg_0(sig_tlast_out_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf \GEN_INCLUDE_MM2S_SF.I_RD_SF 
       (.D({sig_tlast_enables[2],sig_sf2dre_wstrb[2],sig_sf2sout_tdata[23:16]}),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .FIFO_Full_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded (\INCLUDE_UNPACKING.lsig_cmd_loaded ),
        .Q(sig_sf2dre_src_align),
        .SR(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_8 ),
        .SS(sig_stream_rst),
        .\USE_SRL_FIFO.sig_wr_fifo (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .din({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb,m_axi_mm2s_rdata}),
        .empty(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_1 ),
        .full(sig_data_fifo_full),
        .\gen_fwft.empty_fwft_i_reg (\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_41 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 ({sig_tlast_enables[1],sig_sf2dre_wstrb[1],sig_sf2sout_tdata[15:8]}),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_0 ({sig_tlast_enables[0],sig_sf2dre_wstrb[0],sig_sf2sout_tdata[7:0]}),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_1 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_2 (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_3 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 ({sig_tlast_enables[3],sig_sf2dre_wstrb[3],sig_sf2sout_tdata[31:24]}),
        .in({sig_xfer_addr_reg[2],sig_mstr2sf_drr,sig_xfer_addr_reg[1:0]}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(I_ADDR_CNTL_n_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_19 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_30 ),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db108_out(sig_flush_db108_out),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_10),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_new_align(sig_sf2dre_new_align),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req),
        .\sig_token_cntr_reg[1]_0 (I_RD_DATA_CNTL_n_3),
        .wr_en(sig_good_sin_strm_dbeat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_2),
        .FIFO_Full_reg_0(I_ADDR_CNTL_n_7),
        .SS(sig_stream_rst),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(m_axi_mm2s_arburst),
        .m_axi_mm2s_arlen(m_axi_mm2s_arlen),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(m_axi_mm2s_arsize),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .out(I_ADDR_CNTL_n_0),
        .sig_calc_error_reg_reg_0(I_ADDR_CNTL_n_8),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_12),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_posted_to_axi_reg_0(sig_addr2data_addr_posted),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status I_CMD_STATUS
       (.FIFO_Full_reg(I_CMD_STATUS_n_1),
        .FIFO_Full_reg_0(I_MSTR_PCC_n_43),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\I_CMD_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .Q(Q),
        .SS(sig_stream_rst),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_halt(mm2s_halt),
        .out({sig_cmd2mstr_command[63:30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_3),
        .sig_init_done(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2_reg(I_CMD_STATUS_n_10),
        .sig_init_reg2_reg_0(I_CMD_STATUS_n_11),
        .sig_init_reg2_reg_1(I_CMD_STATUS_n_12),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .slverr_i_reg(sig_rsc2stat_status));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc I_MSTR_PCC
       (.\USE_SRL_FIFO.sig_wr_fifo (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .in({I_MSTR_PCC_n_0,sig_mstr2addr_burst,sig_byte_change_minus1_im2,sig_mstr2addr_addr,sig_xfer_addr_reg}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out({sig_cmd2mstr_command[63:30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_calc_error_pushed_reg_0(I_MSTR_PCC_n_43),
        .sig_calc_error_reg_reg_0({sig_mstr2data_cmd_cmplt,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3}),
        .sig_calc_error_reg_reg_1(\I_CMD_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_2),
        .sig_cmd2data_valid_reg_0(I_RD_DATA_CNTL_n_0),
        .sig_cmd2dre_valid_reg_0(\GEN_INCLUDE_MM2S_SF.I_RD_SF_n_2 ),
        .sig_first_xfer_im0_reg_0(sig_mstr2sf_drr),
        .sig_inhibit_rdy_n(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_ld_xfer_reg_tmp_reg_0(I_ADDR_CNTL_n_7),
        .sig_ld_xfer_reg_tmp_reg_1(I_RD_DATA_CNTL_n_14),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2data_sequential(sig_mstr2data_sequential),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .FIFO_Full_reg_0(I_RD_DATA_CNTL_n_14),
        .SS(sig_stream_rst),
        .din({sig_rdc2dre_flush,sig_data2sf_cmd_cmplt,sig_rdc2sf_wlast,sig_rdc2sf_wstrb}),
        .full(sig_data_fifo_full),
        .in({I_MSTR_PCC_n_0,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_byte_change_minus1_im2}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_dqual_reg_empty_reg_0(I_CMD_STATUS_n_1),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_CMD_STATUS_n_11),
        .sig_last_mmap_dbeat_reg_reg_0(I_RD_DATA_CNTL_n_3),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .wr_en(sig_good_sin_strm_dbeat));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rd_sts_slverr_reg_reg_0(sig_rsc2stat_status),
        .sig_rd_sts_slverr_reg_reg_1(I_CMD_STATUS_n_3),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_32 I_RESET
       (.SS(sig_stream_rst),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg(datamover_idle_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(I_ADDR_CNTL_n_8),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_s_h_halt_reg_reg_0(sig_s_h_halt_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf
   (out,
    sig_s_ready_out_reg_0,
    sig_m_valid_out_reg_0,
    sig_s_ready_dup3_reg_0,
    \sig_strb_skid_reg_reg[1]_0 ,
    \sig_strb_skid_reg_reg[2]_0 ,
    sig_cmd_full_reg,
    \GEN_INDET_BTT.lsig_set_absorb2tlast ,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_empty_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    rd_en,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    sig_btt_eq_0_reg,
    \sig_strb_reg_out_reg[1]_0 ,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_m_valid_out_reg_1,
    \sig_strb_reg_out_reg[3]_0 ,
    \sig_strb_reg_out_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    E,
    sig_cmd_full,
    sig_sm_ld_dre_cmd,
    \sig_btt_cntr_reg[15] ,
    sig_scatter2drc_cmd_ready,
    sig_ld_cmd,
    sig_s_ready_dup_reg_0,
    empty,
    sig_init_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast ,
    \sig_btt_cntr_reg[15]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_need_cmd_flush,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ,
    sig_btt_eq_0_reg_0,
    sig_btt_eq_0_reg_1,
    sig_btt_eq_0_reg_2,
    sig_btt_eq_0_reg_3,
    sig_btt_eq_0,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    sig_eop_halt_xfer,
    \sig_mssa_index_reg_out_reg[1]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output sig_m_valid_out_reg_0;
  output sig_s_ready_dup3_reg_0;
  output \sig_strb_skid_reg_reg[1]_0 ;
  output \sig_strb_skid_reg_reg[2]_0 ;
  output sig_cmd_full_reg;
  output \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output sig_cmd_empty_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output \sig_mssa_index_reg_out_reg[0]_0 ;
  output rd_en;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output sig_btt_eq_0_reg;
  output [8:0]\sig_strb_reg_out_reg[1]_0 ;
  output [3:0]Q;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_m_valid_out_reg_1;
  output [8:0]\sig_strb_reg_out_reg[3]_0 ;
  output [8:0]\sig_strb_reg_out_reg[2]_0 ;
  output [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [36:0]dout;
  input [0:0]E;
  input sig_cmd_full;
  input sig_sm_ld_dre_cmd;
  input \sig_btt_cntr_reg[15] ;
  input sig_scatter2drc_cmd_ready;
  input sig_ld_cmd;
  input sig_s_ready_dup_reg_0;
  input empty;
  input sig_init_reg;
  input \GEN_INDET_BTT.lsig_absorb2tlast ;
  input \sig_btt_cntr_reg[15]_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_need_cmd_flush;
  input [0:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  input sig_btt_eq_0_reg_0;
  input sig_btt_eq_0_reg_1;
  input sig_btt_eq_0_reg_2;
  input sig_btt_eq_0_reg_3;
  input sig_btt_eq_0;
  input [7:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input sig_eop_halt_xfer;
  input [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;

  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2_n_0 ;
  wire [0:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  wire [7:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [3:0]Q;
  wire [36:0]dout;
  wire empty;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_btt_cntr_reg[15] ;
  wire \sig_btt_cntr_reg[15]_0 ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_btt_eq_0_reg_0;
  wire sig_btt_eq_0_reg_1;
  wire sig_btt_eq_0_reg_2;
  wire sig_btt_eq_0_reg_3;
  wire sig_cmd_empty_reg;
  wire sig_cmd_full;
  wire sig_cmd_full_i_2_n_0;
  wire sig_cmd_full_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_eop_halt_xfer;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_cmd;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_1;
  wire [1:0]sig_mssa_index;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire [1:0]\sig_mssa_index_reg_out_reg[1]_0 ;
  wire sig_need_cmd_flush;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup3;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup4;
  wire sig_s_ready_dup_i_1__1_n_0;
  wire sig_s_ready_dup_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_scatter2drc_cmd_ready;
  wire [3:3]sig_scatter2dre_tstrb;
  wire sig_sm_ld_dre_cmd;
  wire [8:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[2]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1]_0 ;
  wire \sig_strb_skid_reg_reg[2]_0 ;
  wire sig_stream_rst;
  wire sig_strm_tlast;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  assign sig_s_ready_dup3_reg_0 = sig_s_ready_dup3;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT6 #(
    .INIT(64'hAAAA002000000000)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2_n_0 ),
        .I1(sig_need_cmd_flush),
        .I2(sig_sm_ld_dre_cmd),
        .I3(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ),
        .I4(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[4] ),
        .I1(\sig_btt_cntr_reg[15] ),
        .O(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h08C8C8C8)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_i_1 
       (.I0(\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(\GEN_INDET_BTT.lsig_absorb2tlast ),
        .I3(sig_strm_tlast),
        .I4(sig_m_valid_out),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h0000000000070707)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [0]),
        .I1(Q[1]),
        .I2(sig_scatter2dre_tstrb),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .I4(Q[2]),
        .I5(\INFERRED_GEN.cnt_i_reg[4] ),
        .O(\sig_strb_reg_out_reg[1]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3__0 
       (.I0(sig_scatter2dre_tstrb),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .I2(Q[2]),
        .I3(\INFERRED_GEN.cnt_i_reg[4] ),
        .O(\sig_strb_reg_out_reg[2]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4__0 
       (.I0(Q[3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .O(sig_scatter2dre_tstrb));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3__0 
       (.I0(Q[3]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .I2(\INFERRED_GEN.cnt_i_reg[4] ),
        .O(\sig_strb_reg_out_reg[3]_0 [8]));
  LUT5 #(
    .INIT(32'hFCFFFEFF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 
       (.I0(\sig_mssa_index_reg_out_reg[0]_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .I2(sig_eop_halt_xfer),
        .I3(sig_m_valid_out),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [7]),
        .O(\INFERRED_GEN.cnt_i_reg[4] ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[4] ),
        .O(\INFERRED_GEN.cnt_i_reg[4]_0 [8]));
  LUT2 #(
    .INIT(4'h2)) 
    fg_inst_i_39
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
  LUT6 #(
    .INIT(64'h222222F2FFFFFFFF)) 
    \sig_btt_cntr[15]_i_1__0 
       (.I0(\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .I1(\GEN_INDET_BTT.lsig_absorb2tlast ),
        .I2(\sig_btt_cntr_reg[15] ),
        .I3(\sig_mssa_index_reg_out_reg[0]_0 ),
        .I4(\sig_btt_cntr_reg[15]_0 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
  LUT6 #(
    .INIT(64'h00000000A2220000)) 
    \sig_btt_cntr[15]_i_4__0 
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(\sig_mssa_index_reg_out_reg[0]_0 ),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [5]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [6]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ),
        .O(\GEN_INDET_BTT.lsig_set_absorb2tlast ));
  LUT6 #(
    .INIT(64'h20F2FFFFFFFFFFFF)) 
    \sig_btt_cntr[15]_i_5__0 
       (.I0(sig_mssa_index[0]),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .I2(sig_mssa_index[1]),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [4]),
        .I4(sig_m_valid_out),
        .I5(sig_strm_tlast),
        .O(\sig_mssa_index_reg_out_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAABAAAAAAABA)) 
    sig_btt_eq_0_i_1
       (.I0(\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .I1(sig_btt_eq_0_reg_0),
        .I2(sig_btt_eq_0_reg_1),
        .I3(sig_btt_eq_0_reg_2),
        .I4(sig_btt_eq_0_reg_3),
        .I5(sig_btt_eq_0),
        .O(sig_btt_eq_0_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF22222F22)) 
    sig_cmd_empty_i_1
       (.I0(sig_scatter2drc_cmd_ready),
        .I1(sig_ld_cmd),
        .I2(\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .I3(\sig_btt_cntr_reg[15] ),
        .I4(\INFERRED_GEN.cnt_i_reg[4] ),
        .I5(sig_cmd_full_i_2_n_0),
        .O(sig_cmd_empty_reg));
  LUT6 #(
    .INIT(64'h00000000EEEEE0EE)) 
    sig_cmd_full_i_1
       (.I0(sig_cmd_full),
        .I1(sig_sm_ld_dre_cmd),
        .I2(\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .I3(\sig_btt_cntr_reg[15] ),
        .I4(\INFERRED_GEN.cnt_i_reg[4] ),
        .I5(sig_cmd_full_i_2_n_0),
        .O(sig_cmd_full_reg));
  LUT4 #(
    .INIT(16'h80FF)) 
    sig_cmd_full_i_2
       (.I0(sig_m_valid_out),
        .I1(sig_strm_tlast),
        .I2(\GEN_INDET_BTT.lsig_absorb2tlast ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_cmd_full_i_2_n_0));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(sig_data_skid_reg[0]),
        .I1(dout[0]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(sig_data_skid_reg[10]),
        .I1(dout[10]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(sig_data_skid_reg[11]),
        .I1(dout[11]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(sig_data_skid_reg[12]),
        .I1(dout[12]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(sig_data_skid_reg[13]),
        .I1(dout[13]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(sig_data_skid_reg[14]),
        .I1(dout[14]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(sig_data_skid_reg[15]),
        .I1(dout[15]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(sig_data_skid_reg[16]),
        .I1(dout[16]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(sig_data_skid_reg[17]),
        .I1(dout[17]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(sig_data_skid_reg[18]),
        .I1(dout[18]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(sig_data_skid_reg[19]),
        .I1(dout[19]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(sig_data_skid_reg[1]),
        .I1(dout[1]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(sig_data_skid_reg[20]),
        .I1(dout[20]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(sig_data_skid_reg[21]),
        .I1(dout[21]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(sig_data_skid_reg[22]),
        .I1(dout[22]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(sig_data_skid_reg[23]),
        .I1(dout[23]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(sig_data_skid_reg[24]),
        .I1(dout[24]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(sig_data_skid_reg[25]),
        .I1(dout[25]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(sig_data_skid_reg[26]),
        .I1(dout[26]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(sig_data_skid_reg[27]),
        .I1(dout[27]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(sig_data_skid_reg[28]),
        .I1(dout[28]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(sig_data_skid_reg[29]),
        .I1(dout[29]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(sig_data_skid_reg[2]),
        .I1(dout[2]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(sig_data_skid_reg[30]),
        .I1(dout[30]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[31]_i_2 
       (.I0(sig_data_skid_reg[31]),
        .I1(dout[31]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_data_reg_out[31]_i_4 
       (.I0(\sig_mssa_index_reg_out_reg[0]_0 ),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [5]),
        .I2(sig_m_valid_out),
        .O(sig_m_valid_out_reg_1));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(sig_data_skid_reg[3]),
        .I1(dout[3]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(sig_data_skid_reg[4]),
        .I1(dout[4]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(sig_data_skid_reg[5]),
        .I1(dout[5]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(sig_data_skid_reg[6]),
        .I1(dout[6]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(sig_data_skid_reg[7]),
        .I1(dout[7]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(sig_data_skid_reg[8]),
        .I1(dout[8]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(sig_data_skid_reg[9]),
        .I1(dout[9]),
        .I2(sig_s_ready_dup2),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[1]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_strb_reg_out_reg[2]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_strb_reg_out_reg[2]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_strb_reg_out_reg[2]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_strb_reg_out_reg[2]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_strb_reg_out_reg[2]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_strb_reg_out_reg[2]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[1]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_strb_reg_out_reg[3]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_strb_reg_out_reg[3]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_strb_reg_out_reg[3]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_strb_reg_out_reg[3]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[1]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\INFERRED_GEN.cnt_i_reg[4]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[1]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[1]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[1]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[1]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[1]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_strb_reg_out_reg[2]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_strb_reg_out_reg[2]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__2
       (.I0(dout[36]),
        .I1(sig_s_ready_dup4),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(sig_strm_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0400444444444444)) 
    sig_m_valid_dup_i_1__1
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(empty),
        .I5(E),
        .O(sig_m_valid_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'h84B4)) 
    \sig_mssa_index_reg_out[0]_i_2 
       (.I0(sig_strb_skid_reg[2]),
        .I1(sig_strb_skid_reg[1]),
        .I2(sig_strb_skid_reg[3]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT4 #(
    .INIT(16'hA0F4)) 
    \sig_mssa_index_reg_out[1]_i_2 
       (.I0(sig_strb_skid_reg[1]),
        .I1(sig_strb_skid_reg[3]),
        .I2(sig_strb_skid_reg[2]),
        .I3(sig_strb_skid_reg[0]),
        .O(\sig_strb_skid_reg_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_mssa_index_reg_out_reg[1]_0 [0]),
        .Q(sig_mssa_index[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mssa_index_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\sig_mssa_index_reg_out_reg[1]_0 [1]),
        .Q(sig_mssa_index[1]),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup3),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup4_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup4),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFFEAEE)) 
    sig_s_ready_dup_i_1__1
       (.I0(sig_s_ready_dup_reg_0),
        .I1(sig_s_ready_dup),
        .I2(empty),
        .I3(sig_m_valid_dup),
        .I4(sig_init_reg),
        .O(sig_s_ready_dup_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__1_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__3 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__3 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__3 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__2 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup3),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_pcc
   (in,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed,
    sig_mstr2sf_cmd_valid,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_pushed_reg_0,
    sig_mstr2data_sequential,
    sig_calc_error_reg_reg_0,
    sig_first_xfer_im0_reg_0,
    sig_init_reg,
    m_axi_mm2s_aclk,
    out,
    sig_calc_error_reg_reg_1,
    sig_ld_xfer_reg_tmp_reg_0,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_ld_xfer_reg_tmp_reg_1,
    sig_inhibit_rdy_n,
    sig_cmd2dre_valid_reg_0,
    sig_cmd2data_valid_reg_0,
    sig_inhibit_rdy_n_0,
    sig_cmd2addr_valid_reg_0,
    sig_inhibit_rdy_n_1);
  output [36:0]in;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_calc_error_pushed;
  output sig_mstr2sf_cmd_valid;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output sig_calc_error_pushed_reg_0;
  output sig_mstr2data_sequential;
  output [17:0]sig_calc_error_reg_reg_0;
  output [0:0]sig_first_xfer_im0_reg_0;
  input sig_init_reg;
  input m_axi_mm2s_aclk;
  input [50:0]out;
  input [0:0]sig_calc_error_reg_reg_1;
  input sig_ld_xfer_reg_tmp_reg_0;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_ld_xfer_reg_tmp_reg_1;
  input sig_inhibit_rdy_n;
  input sig_cmd2dre_valid_reg_0;
  input sig_cmd2data_valid_reg_0;
  input sig_inhibit_rdy_n_0;
  input sig_cmd2addr_valid_reg_0;
  input sig_inhibit_rdy_n_1;

  wire \FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ;
  wire \FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ;
  wire [7:7]\I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_start_vect ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [50:0]out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire \sig_btt_cntr_im0[11]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_8_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_9_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_3_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_4_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_5_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_6_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_7_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_8_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[11]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[15]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[3]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_1 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_2 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_3 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_4 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_5 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_6 ;
  wire \sig_btt_cntr_im0_reg[7]_i_1_n_7 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_is_zero;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:1]sig_bytes_to_mbaa_im0;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_pushed_reg_0;
  wire sig_calc_error_reg_i_1_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire [17:0]sig_calc_error_reg_reg_0;
  wire [0:0]sig_calc_error_reg_reg_1;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2addr_valid_reg_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2data_valid_reg_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_0;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire [0:0]sig_first_xfer_im0_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_inhibit_rdy_n_1;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_drr_reg;
  wire sig_input_reg_empty;
  wire [2:2]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire sig_ld_xfer_reg_tmp_reg_0;
  wire sig_ld_xfer_reg_tmp_reg_1;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_sequential;
  wire sig_mstr2sf_cmd_valid;
  wire sig_mstr2sf_eof;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_push_input_reg11_out;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_xfer_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire [3:3]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire [7:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_1_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire [7:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFFFFF4444F444)) 
    \FSM_onehot_sig_pcc_sm_state[1]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I3(sig_parent_done),
        .I4(sig_calc_error_pushed),
        .I5(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .O(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h88888F88)) 
    \FSM_onehot_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .I2(sig_parent_done),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I4(sig_calc_error_pushed),
        .O(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \FSM_onehot_sig_pcc_sm_state[5]_i_1 
       (.I0(sig_sm_ld_xfer_reg_ns),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .O(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .I1(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000770277077702)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_2 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_ld_xfer_reg_tmp_reg_0),
        .I2(sig_mstr2sf_cmd_valid),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(sig_mstr2data_cmd_valid),
        .I5(sig_ld_xfer_reg_tmp_reg_1),
        .O(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \FSM_onehot_sig_pcc_sm_state[7]_i_1 
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .I1(sig_calc_error_pushed),
        .I2(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .O(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .S(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[1] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_ld_calc2_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg),
        .Q(sig_sm_ld_xfer_reg_ns),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[5]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[6]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .R(sig_init_reg));
  (* FSM_ENCODED_STATES = "init:00000001,calc_2:00001000,calc_3:00010000,wait_on_xfer_push:00100000,chk_if_done:01000000,error_trap:10000000,calc_1:00000100,wait_for_cmd:00000010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_sig_pcc_sm_state_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_sig_pcc_sm_state[7]_i_1_n_0 ),
        .Q(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'h0010)) 
    \INFERRED_GEN.cnt_i[2]_i_2__1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_calc_error_reg_reg_1),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_calc_error_pushed_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_calc_error_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][39]_srl4_i_1 
       (.I0(p_1_in_0),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1 
       (.I0(sig_first_xfer_im0),
        .I1(sig_input_drr_reg),
        .O(sig_first_xfer_im0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][40]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][41]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][42]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][43]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][44]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][45]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][46]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][47]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][48]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][49]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][50]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][51]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][52]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][53]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(in[36]),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[17]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_mstr2data_sequential));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0 
       (.I0(sig_mstr2sf_eof),
        .I1(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_mstr2data_sequential),
        .O(sig_calc_error_reg_reg_0[15]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_push_input_reg11_out),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(out[35]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(out[38]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(out[37]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(out[36]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555C55)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(out[35]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_calc_error_reg_reg_1),
        .I5(in[36]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(out[50]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(out[49]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(out[48]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(out[47]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(out[42]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(out[41]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(out[40]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(out[39]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(out[46]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(out[45]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(out[44]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(out[43]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(out[19]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(out[29]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(out[30]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(out[31]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(out[32]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(out[33]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_reg_reg_1),
        .I3(in[36]),
        .I4(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(out[34]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(out[20]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(out[21]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(out[22]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(out[23]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(out[24]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(out[25]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(out[26]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(out[27]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFFEFF00000200)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(out[28]),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[19]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[29]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[30]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[31]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[32]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[33]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[34]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[35]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[36]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[37]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[38]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[20]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[39]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[40]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[41]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[42]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[43]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[44]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[45]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[46]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[47]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[48]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[21]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[49]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[50]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[22]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[23]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[24]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[25]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[26]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[27]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[28]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  LUT6 #(
    .INIT(64'h9999966696666666)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  LUT6 #(
    .INIT(64'h000017771777FFFF)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h0000F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_2 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .I5(out[11]),
        .O(\sig_btt_cntr_im0[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .I5(out[10]),
        .O(\sig_btt_cntr_im0[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .I5(out[9]),
        .O(\sig_btt_cntr_im0[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[11]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .I5(out[8]),
        .O(\sig_btt_cntr_im0[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFB)) 
    \sig_btt_cntr_im0[15]_i_2 
       (.I0(sig_sm_halt_reg),
        .I1(sig_input_reg_empty),
        .I2(sig_calc_error_reg_reg_1),
        .I3(in[36]),
        .O(\sig_btt_cntr_im0[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_3 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .I5(out[15]),
        .O(\sig_btt_cntr_im0[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_4 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .I5(out[14]),
        .O(\sig_btt_cntr_im0[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .I5(out[13]),
        .O(\sig_btt_cntr_im0[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[15]_i_6 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .I5(out[12]),
        .O(\sig_btt_cntr_im0[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[3]_i_5 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[3]),
        .O(\sig_btt_cntr_im0[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[2]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[2]),
        .O(\sig_btt_cntr_im0[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[1]),
        .O(\sig_btt_cntr_im0[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[3]_i_9 
       (.I0(sig_addr_cntr_incr_ireg2[0]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[0]),
        .O(\sig_btt_cntr_im0[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_2 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_3 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h55555545)) 
    \sig_btt_cntr_im0[7]_i_4 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .O(\sig_btt_cntr_im0[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555557555555545)) 
    \sig_btt_cntr_im0[7]_i_5 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_calc_error_reg_reg_1),
        .I4(in[36]),
        .I5(out[7]),
        .O(\sig_btt_cntr_im0[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_6 
       (.I0(sig_addr_cntr_incr_ireg2[6]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[6]),
        .O(\sig_btt_cntr_im0[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_7 
       (.I0(sig_addr_cntr_incr_ireg2[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[5]),
        .O(\sig_btt_cntr_im0[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF909)) 
    \sig_btt_cntr_im0[7]_i_8 
       (.I0(sig_addr_cntr_incr_ireg2[4]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(sig_push_input_reg11_out),
        .I3(out[4]),
        .O(\sig_btt_cntr_im0[7]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[11]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[7]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[11]_i_1_n_0 ,\sig_btt_cntr_im0_reg[11]_i_1_n_1 ,\sig_btt_cntr_im0_reg[11]_i_1_n_2 ,\sig_btt_cntr_im0_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[11]_i_1_n_4 ,\sig_btt_cntr_im0_reg[11]_i_1_n_5 ,\sig_btt_cntr_im0_reg[11]_i_1_n_6 ,\sig_btt_cntr_im0_reg[11]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[11]_i_2_n_0 ,\sig_btt_cntr_im0[11]_i_3_n_0 ,\sig_btt_cntr_im0[11]_i_4_n_0 ,\sig_btt_cntr_im0[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[15]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[15]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_btt_cntr_im0_reg[15]_i_1_CO_UNCONNECTED [3],\sig_btt_cntr_im0_reg[15]_i_1_n_1 ,\sig_btt_cntr_im0_reg[15]_i_1_n_2 ,\sig_btt_cntr_im0_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[15]_i_2_n_0 }),
        .O({\sig_btt_cntr_im0_reg[15]_i_1_n_4 ,\sig_btt_cntr_im0_reg[15]_i_1_n_5 ,\sig_btt_cntr_im0_reg[15]_i_1_n_6 ,\sig_btt_cntr_im0_reg[15]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[15]_i_3_n_0 ,\sig_btt_cntr_im0[15]_i_4_n_0 ,\sig_btt_cntr_im0[15]_i_5_n_0 ,\sig_btt_cntr_im0[15]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[3]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_btt_cntr_im0_reg[3]_i_1_n_0 ,\sig_btt_cntr_im0_reg[3]_i_1_n_1 ,\sig_btt_cntr_im0_reg[3]_i_1_n_2 ,\sig_btt_cntr_im0_reg[3]_i_1_n_3 }),
        .CYINIT(\sig_btt_cntr_im0[15]_i_2_n_0 ),
        .DI({\sig_btt_cntr_im0[3]_i_2_n_0 ,\sig_btt_cntr_im0[3]_i_3_n_0 ,\sig_btt_cntr_im0[3]_i_4_n_0 ,\sig_btt_cntr_im0[3]_i_5_n_0 }),
        .O({\sig_btt_cntr_im0_reg[3]_i_1_n_4 ,\sig_btt_cntr_im0_reg[3]_i_1_n_5 ,\sig_btt_cntr_im0_reg[3]_i_1_n_6 ,\sig_btt_cntr_im0_reg[3]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[3]_i_6_n_0 ,\sig_btt_cntr_im0[3]_i_7_n_0 ,\sig_btt_cntr_im0[3]_i_8_n_0 ,\sig_btt_cntr_im0[3]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_5 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[7]_i_1_n_4 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_btt_cntr_im0_reg[7]_i_1 
       (.CI(\sig_btt_cntr_im0_reg[3]_i_1_n_0 ),
        .CO({\sig_btt_cntr_im0_reg[7]_i_1_n_0 ,\sig_btt_cntr_im0_reg[7]_i_1_n_1 ,\sig_btt_cntr_im0_reg[7]_i_1_n_2 ,\sig_btt_cntr_im0_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0[15]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_2_n_0 ,\sig_btt_cntr_im0[7]_i_3_n_0 ,\sig_btt_cntr_im0[7]_i_4_n_0 }),
        .O({\sig_btt_cntr_im0_reg[7]_i_1_n_4 ,\sig_btt_cntr_im0_reg[7]_i_1_n_5 ,\sig_btt_cntr_im0_reg[7]_i_1_n_6 ,\sig_btt_cntr_im0_reg[7]_i_1_n_7 }),
        .S({\sig_btt_cntr_im0[7]_i_5_n_0 ,\sig_btt_cntr_im0[7]_i_6_n_0 ,\sig_btt_cntr_im0[7]_i_7_n_0 ,\sig_btt_cntr_im0[7]_i_8_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_7 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0_reg[11]_i_1_n_6 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_bytes_to_mbaa_im0[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_bytes_to_mbaa_im0[3]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_bytes_to_mbaa_im0[4]));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_bytes_to_mbaa_im0[5]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[1]),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[3]),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[4]),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_bytes_to_mbaa_im0[5]),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[36]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'hCCCCCECC)) 
    sig_calc_error_reg_i_1
       (.I0(sig_btt_is_zero),
        .I1(in[36]),
        .I2(sig_calc_error_reg_reg_1),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .O(sig_calc_error_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    sig_calc_error_reg_i_2
       (.I0(sig_calc_error_reg_i_3_n_0),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[3]),
        .I4(out[2]),
        .I5(sig_calc_error_reg_i_4_n_0),
        .O(sig_btt_is_zero));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_3
       (.I0(out[12]),
        .I1(out[13]),
        .I2(out[10]),
        .I3(out[11]),
        .I4(out[15]),
        .I5(out[14]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_calc_error_reg_i_4
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[4]),
        .I3(out[5]),
        .I4(out[9]),
        .I5(out[8]),
        .O(sig_calc_error_reg_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_i_1_n_0),
        .Q(in[36]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2addr_valid_reg_0),
        .I3(sig_inhibit_rdy_n_1),
        .I4(sig_mstr2addr_cmd_valid),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h50554444)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_cmd2data_valid_reg_0),
        .I3(sig_inhibit_rdy_n_0),
        .I4(sig_mstr2data_cmd_valid),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5540554000405540)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_first_xfer_im0),
        .I3(sig_mstr2sf_cmd_valid),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_cmd2dre_valid_reg_0),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_mstr2sf_cmd_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_push_input_reg11_out),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_input_burst_type_reg_i_1
       (.I0(sig_sm_pop_input_reg),
        .I1(sig_calc_error_pushed),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0010)) 
    sig_input_burst_type_reg_i_2
       (.I0(in[36]),
        .I1(sig_calc_error_reg_reg_1),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_push_input_reg11_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[16]),
        .Q(in[35]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_drr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[18]),
        .Q(sig_input_drr_reg),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(out[17]),
        .Q(sig_mstr2sf_eof),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_input_reg11_out),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_last_addr_offset_im2__0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0454)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_init_reg),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(sig_ld_xfer_reg),
        .I3(sig_xfer_reg_empty),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_sm_ld_xfer_reg_ns),
        .I2(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I3(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg_ns),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00001510)) 
    sig_parent_done_i_1
       (.I0(sig_init_reg),
        .I1(sig_mstr2data_sequential),
        .I2(sig_ld_xfer_reg_tmp),
        .I3(sig_parent_done),
        .I4(sig_push_input_reg11_out),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({p_1_in_0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFFEA)) 
    sig_sm_halt_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I2(sig_calc_error_pushed),
        .I3(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[7] ),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_sm_pop_input_reg_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state_reg_n_0_[6] ),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAA8)) 
    \sig_strbgen_bytes_ireg2[3]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .I3(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h00000000000001FE)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_xfer_len_eq_0_ireg3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_len_eq_0_ireg3_i_1_n_0),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(\FSM_onehot_sig_pcc_sm_state[6]_i_2_n_0 ),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_sm_ld_xfer_reg_ns),
        .D(\I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ),
        .O(\I_STRT_STRB_GEN/GEN_8BIT_CASE.lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_sf
   (full,
    empty,
    FIFO_Full_reg,
    sig_sf2dre_new_align,
    sig_init_done,
    sig_sf_allow_addr_req,
    \INCLUDE_UNPACKING.lsig_cmd_loaded ,
    sig_sf2dre_use_autodest,
    SR,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg_0_0 ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_inhibit_rdy_n,
    \gen_wr_a.gen_word_narrow.mem_reg_0_1 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_3 ,
    E,
    sig_flush_db108_out,
    Q,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    sig_init_done_reg,
    sig_input_accept21_out,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    sig_mstr2sf_cmd_valid,
    \sig_token_cntr_reg[1]_0 ,
    in);
  output full;
  output empty;
  output FIFO_Full_reg;
  output sig_sf2dre_new_align;
  output sig_init_done;
  output sig_sf_allow_addr_req;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded ;
  output sig_sf2dre_use_autodest;
  output [0:0]SR;
  output [9:0]D;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_inhibit_rdy_n;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  output [0:0]E;
  output sig_flush_db108_out;
  output [1:0]Q;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [74:0]din;
  input sig_init_done_reg;
  input sig_input_accept21_out;
  input out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input sig_mstr2sf_cmd_valid;
  input \sig_token_cntr_reg[1]_0 ;
  input [3:0]in;

  wire [9:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 ;
  wire \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded ;
  wire \INCLUDE_UNPACKING.lsig_ld_offset ;
  wire I_DATA_FIFO_n_2;
  wire I_DATA_FIFO_n_39;
  wire I_DATA_FIFO_n_54;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [74:0]din;
  wire empty;
  wire full;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire [3:0]in;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_ok_to_post_rd_addr_i_4_n_0;
  wire sig_sf2dre_new_align;
  wire sig_sf2dre_use_autodest;
  wire sig_sf_allow_addr_req;
  wire \sig_token_cntr[0]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_1_n_0 ;
  wire \sig_token_cntr[1]_i_2_n_0 ;
  wire \sig_token_cntr[2]_i_1_n_0 ;
  wire \sig_token_cntr[3]_i_1_n_0 ;
  wire \sig_token_cntr[4]_i_1_n_0 ;
  wire \sig_token_cntr[4]_i_2_n_0 ;
  wire \sig_token_cntr[4]_i_3_n_0 ;
  wire \sig_token_cntr[4]_i_4_n_0 ;
  wire [4:0]sig_token_cntr_reg;
  wire \sig_token_cntr_reg[1]_0 ;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized3 \INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO 
       (.D({\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ,\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 }),
        .E(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_UNPACKING.lsig_cmd_loaded ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr (\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .\INCLUDE_UNPACKING.lsig_ld_offset (\INCLUDE_UNPACKING.lsig_ld_offset ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_DATA_FIFO_n_39),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .D(\INCLUDE_UNPACKING.lsig_ld_offset ),
        .Q(sig_sf2dre_new_align),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_8 ),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_7 ),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_6 ),
        .Q(sig_sf2dre_use_autodest),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_9 ),
        .D(\INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO_n_5 ),
        .Q(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_2),
        .Q(\INCLUDE_UNPACKING.lsig_cmd_loaded ),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord I_DATA_FIFO
       (.D(D),
        .E(E),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\INCLUDE_UNPACKING.lsig_cmd_loaded ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr (\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (I_DATA_FIFO_n_2),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (I_DATA_FIFO_n_39),
        .\INCLUDE_UNPACKING.lsig_ld_offset (\INCLUDE_UNPACKING.lsig_ld_offset ),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .SR(SR),
        .SS(SS),
        .din(din),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_0 (\gen_wr_a.gen_word_narrow.mem_reg_0_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 [8]),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_2 (\gen_wr_a.gen_word_narrow.mem_reg_0_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_3 (\gen_wr_a.gen_word_narrow.mem_reg_0_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_4 (\gen_wr_a.gen_word_narrow.mem_reg_0_3 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 ({\gen_wr_a.gen_word_narrow.mem_reg_1 [9],\gen_wr_a.gen_word_narrow.mem_reg_1 [7:0]}),
        .\gwdc.wr_data_count_i_reg[6] (I_DATA_FIFO_n_54),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db108_out(sig_flush_db108_out),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_ok_to_post_rd_addr_reg({sig_token_cntr_reg[4],sig_token_cntr_reg[2:0]}),
        .sig_ok_to_post_rd_addr_reg_0(\sig_token_cntr[1]_i_2_n_0 ),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_i_4_n_0),
        .wr_en(wr_en));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    sig_ok_to_post_rd_addr_i_4
       (.I0(sig_token_cntr_reg[3]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[1]),
        .I3(sig_token_cntr_reg[2]),
        .O(sig_ok_to_post_rd_addr_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ok_to_post_rd_addr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(I_DATA_FIFO_n_54),
        .Q(sig_sf_allow_addr_req),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_token_cntr[0]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCAFF35003500CAFF)) 
    \sig_token_cntr[1]_i_1 
       (.I0(out),
        .I1(sig_token_cntr_reg[4]),
        .I2(\sig_token_cntr[1]_i_2_n_0 ),
        .I3(\sig_token_cntr_reg[1]_0 ),
        .I4(sig_token_cntr_reg[1]),
        .I5(sig_token_cntr_reg[0]),
        .O(\sig_token_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_token_cntr[1]_i_2 
       (.I0(sig_token_cntr_reg[1]),
        .I1(sig_token_cntr_reg[0]),
        .I2(sig_token_cntr_reg[3]),
        .I3(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \sig_token_cntr[2]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .I1(\sig_token_cntr[4]_i_4_n_0 ),
        .I2(sig_token_cntr_reg[2]),
        .I3(sig_token_cntr_reg[1]),
        .O(\sig_token_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \sig_token_cntr[3]_i_1 
       (.I0(sig_token_cntr_reg[0]),
        .I1(sig_token_cntr_reg[1]),
        .I2(\sig_token_cntr[4]_i_4_n_0 ),
        .I3(sig_token_cntr_reg[3]),
        .I4(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h55575556AAA8AAAA)) 
    \sig_token_cntr[4]_i_1 
       (.I0(\sig_token_cntr_reg[1]_0 ),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(\sig_token_cntr[4]_i_3_n_0 ),
        .I4(sig_token_cntr_reg[4]),
        .I5(out),
        .O(\sig_token_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \sig_token_cntr[4]_i_2 
       (.I0(sig_token_cntr_reg[4]),
        .I1(sig_token_cntr_reg[3]),
        .I2(sig_token_cntr_reg[0]),
        .I3(sig_token_cntr_reg[1]),
        .I4(\sig_token_cntr[4]_i_4_n_0 ),
        .I5(sig_token_cntr_reg[2]),
        .O(\sig_token_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_token_cntr[4]_i_3 
       (.I0(sig_token_cntr_reg[0]),
        .I1(sig_token_cntr_reg[1]),
        .O(\sig_token_cntr[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000002AAA8AAAA)) 
    \sig_token_cntr[4]_i_4 
       (.I0(\sig_token_cntr_reg[1]_0 ),
        .I1(sig_token_cntr_reg[2]),
        .I2(sig_token_cntr_reg[3]),
        .I3(\sig_token_cntr[4]_i_3_n_0 ),
        .I4(sig_token_cntr_reg[4]),
        .I5(out),
        .O(\sig_token_cntr[4]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[0]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[1]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[2]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[3]_i_1_n_0 ),
        .Q(sig_token_cntr_reg[3]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \sig_token_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\sig_token_cntr[4]_i_1_n_0 ),
        .D(\sig_token_cntr[4]_i_2_n_0 ),
        .Q(sig_token_cntr_reg[4]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rd_status_cntl
   (sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_slverr_reg_reg_0,
    sig_rd_sts_slverr_reg_reg_1,
    m_axi_mm2s_aclk,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_data2rsc_valid,
    sig_data2rsc_decerr);
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  output [2:0]sig_rd_sts_slverr_reg_reg_0;
  input sig_rd_sts_slverr_reg_reg_1;
  input m_axi_mm2s_aclk;
  input sig_rd_sts_interr_reg0;
  input sig_rd_sts_slverr_reg0;
  input sig_data2rsc_valid;
  input sig_data2rsc_decerr;

  wire m_axi_mm2s_aclk;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [2:0]sig_rd_sts_slverr_reg_reg_0;
  wire sig_rd_sts_slverr_reg_reg_1;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(sig_rd_sts_slverr_reg_reg_0[1]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[1]),
        .R(sig_rd_sts_slverr_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[0]),
        .R(sig_rd_sts_slverr_reg_reg_1));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b0),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_slverr_reg_reg_1));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_reg_full_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(1'b1),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_slverr_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rd_sts_slverr_reg_reg_0[2]),
        .R(sig_rd_sts_slverr_reg_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_rddata_cntl
   (FIFO_Full_reg,
    sig_data2rsc_valid,
    sig_next_calc_error_reg,
    sig_last_mmap_dbeat_reg_reg_0,
    sig_data2addr_stop_req,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_addr_posted_cntr,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    wr_en,
    din,
    m_axi_mm2s_rready,
    SS,
    m_axi_mm2s_aclk,
    sig_init_done_reg,
    sig_rsc2data_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axi_mm2s_rlast,
    sig_rd_sts_slverr_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg_0,
    sig_rsc2stat_status_valid,
    m_axi_mm2s_rvalid,
    full,
    m_axi_mm2s_rresp,
    in,
    sig_rst2all_stop_request,
    \sig_addr_posted_cntr_reg[2]_0 );
  output FIFO_Full_reg;
  output sig_data2rsc_valid;
  output sig_next_calc_error_reg;
  output sig_last_mmap_dbeat_reg_reg_0;
  output sig_data2addr_stop_req;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output [2:0]sig_addr_posted_cntr;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_inhibit_rdy_n;
  output FIFO_Full_reg_0;
  output wr_en;
  output [10:0]din;
  output m_axi_mm2s_rready;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_init_done_reg;
  input sig_rsc2data_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axi_mm2s_rlast;
  input [1:0]sig_rd_sts_slverr_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg_0;
  input sig_rsc2stat_status_valid;
  input m_axi_mm2s_rvalid;
  input full;
  input [1:0]m_axi_mm2s_rresp;
  input [22:0]in;
  input sig_rst2all_stop_request;
  input \sig_addr_posted_cntr_reg[2]_0 ;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire [0:0]SS;
  wire [10:0]din;
  wire full;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire m_axi_mm2s_rready_INST_0_i_1_n_0;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire sig_cmd_cmplt_last_dbeat;
  wire [35:15]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_cmd_cmplt_reg_i_1_n_0;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_2_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire [7:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg16_out;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire [1:0]sig_rd_sts_slverr_reg_reg;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 }),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .Q(sig_dbeat_cntr),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out({sig_cmd_fifo_data_out[35:32],sig_cmd_fifo_data_out[30:15]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr[7]_i_4_n_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_next_calc_error_reg),
        .sig_dqual_reg_empty_reg_1(sig_data2addr_stop_req),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .sig_first_dbeat_reg_0(\sig_dbeat_cntr[7]_i_3_n_0 ),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_2_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_addr_posted_cntr[2]),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_addr_posted_cntr[1]),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_addr_posted_cntr[0]),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_data2rsc_valid),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg16_out(sig_push_dqual_reg16_out),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  LUT6 #(
    .INIT(64'h0000000000000D00)) 
    m_axi_mm2s_rready_INST_0
       (.I0(full),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data2rsc_valid),
        .I3(sig_dqual_reg_full),
        .I4(sig_next_calc_error_reg),
        .I5(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .O(m_axi_mm2s_rready));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h01)) 
    m_axi_mm2s_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(m_axi_mm2s_rready_INST_0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[2]_0 ),
        .I1(sig_last_mmap_dbeat_reg_reg_0),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hCCBCC2CC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'hAAEAA8AA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg_reg_0),
        .I4(\sig_addr_posted_cntr_reg[2]_0 ),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SS));
  LUT5 #(
    .INIT(32'h7000FFFF)) 
    sig_coelsc_cmd_cmplt_reg_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_rsc2data_ready),
        .I3(sig_data2rsc_valid),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_cmd_cmplt_reg_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_mm2s_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_mm2s_rvalid),
        .I2(m_axi_mm2s_rresp[1]),
        .I3(m_axi_mm2s_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(sig_coelsc_cmd_cmplt_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_dbeat_cntr[7]),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(sig_dbeat_cntr[1]),
        .I1(sig_dbeat_cntr[0]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[2]),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16 ),
        .Q(sig_dbeat_cntr[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15 ),
        .Q(sig_dbeat_cntr[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14 ),
        .Q(sig_dbeat_cntr[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_dbeat_cntr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_12 ),
        .Q(sig_dbeat_cntr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11 ),
        .Q(sig_dbeat_cntr[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_10 ),
        .Q(sig_dbeat_cntr[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr[7]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_push_dqual_reg16_out),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_data2addr_stop_req),
        .Q(sig_halt_reg_dly1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(SS));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_i_1_n_0),
        .Q(sig_data2addr_stop_req),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFDFF)) 
    sig_last_dbeat_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[2]),
        .I3(sig_dbeat_cntr[0]),
        .I4(sig_dbeat_cntr[1]),
        .I5(sig_last_dbeat_i_4_n_0),
        .O(sig_last_dbeat_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[6]),
        .I3(sig_dbeat_cntr[7]),
        .O(sig_last_dbeat_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(m_axi_mm2s_rlast),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_38 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_last_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_last_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_last_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_last_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_last_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_last_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_last_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_last_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(sig_push_dqual_reg16_out),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_rd_sts_slverr_reg_reg[0]),
        .O(sig_rd_sts_interr_reg0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(sig_rd_sts_slverr_reg_reg[1]),
        .O(sig_rd_sts_slverr_reg0));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_10 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[3]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_data2addr_stop_req),
        .O(din[3]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_11 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[2]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_data2addr_stop_req),
        .O(din[2]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_12 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[1]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_data2addr_stop_req),
        .O(din[1]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_13 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[0]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_data2addr_stop_req),
        .O(din[0]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_15 
       (.I0(sig_next_calc_error_reg),
        .I1(sig_dqual_reg_full),
        .O(\xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000000003030100)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_i_15_n_0 ),
        .I2(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I3(m_axi_mm2s_rvalid),
        .I4(sig_data2addr_stop_req),
        .I5(full),
        .O(wr_en));
  LUT3 #(
    .INIT(8'h04)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_3 
       (.I0(sig_next_sequential_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(sig_next_eof_reg),
        .O(din[10]));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_cmd_cmplt_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[9]));
  LUT6 #(
    .INIT(64'hFFFF004000400040)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_5 
       (.I0(m_axi_mm2s_rready_INST_0_i_1_n_0),
        .I1(sig_data2addr_stop_req),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_next_eof_reg),
        .I5(m_axi_mm2s_rlast),
        .O(din[8]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_6 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[7]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_data2addr_stop_req),
        .O(din[7]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_7 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[6]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_data2addr_stop_req),
        .O(din[6]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_8 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[5]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_data2addr_stop_req),
        .O(din[5]));
  LUT5 #(
    .INIT(32'hFFFFFD0D)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_9 
       (.I0(sig_last_dbeat_reg_n_0),
        .I1(sig_next_last_strb_reg[4]),
        .I2(sig_first_dbeat),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_data2addr_stop_req),
        .O(din[4]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request_0,
    sig_stream_rst,
    sig_halt_cmplt_reg_0,
    s2mm_halt_cmplt,
    sig_s_h_halt_reg_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_s2mm_aclk,
    sig_s_h_halt_reg_reg_1,
    s2mm_halt,
    s2mm_dmacr,
    datamover_idle_2,
    sig_halt_reg,
    sig_halt_cmplt_reg_1,
    sig_halt_reg_dly3,
    sig_halt_cmplt_reg_2,
    sig_halt_cmplt_reg_3);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request_0;
  output sig_stream_rst;
  output sig_halt_cmplt_reg_0;
  output s2mm_halt_cmplt;
  output sig_s_h_halt_reg_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_s2mm_aclk;
  input sig_s_h_halt_reg_reg_1;
  input s2mm_halt;
  input [0:0]s2mm_dmacr;
  input datamover_idle_2;
  input sig_halt_reg;
  input sig_halt_cmplt_reg_1;
  input sig_halt_reg_dly3;
  input sig_halt_cmplt_reg_2;
  input sig_halt_cmplt_reg_3;

  wire datamover_idle_2;
  wire m_axi_s2mm_aclk;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_halt_cmplt_reg_2;
  wire sig_halt_cmplt_reg_3;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_s_h_halt_reg_reg_1;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'hCF88)) 
    datamover_idle_i_1__0
       (.I0(s2mm_halt_cmplt),
        .I1(s2mm_halt),
        .I2(s2mm_dmacr),
        .I3(datamover_idle_2),
        .O(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00400000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_halt_reg),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_cmplt_reg_2),
        .I4(sig_halt_cmplt_reg_3),
        .I5(s2mm_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(s2mm_halt_cmplt),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request_0),
        .I1(sig_halt_reg),
        .O(sig_s_h_halt_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_1),
        .Q(sig_rst2all_stop_request_0),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset_32
   (sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_rst2all_stop_request,
    SS,
    sig_halt_cmplt_reg_0,
    mm2s_halt_cmplt,
    out,
    m_axi_mm2s_aclk,
    sig_s_h_halt_reg_reg_0,
    datamover_idle_reg,
    mm2s_halt,
    datamover_idle,
    sig_halt_cmplt_reg_1,
    sig_next_calc_error_reg,
    sig_addr_posted_cntr);
  output sig_cmd_stat_rst_user_reg_n_cdc_from;
  output sig_rst2all_stop_request;
  output [0:0]SS;
  output sig_halt_cmplt_reg_0;
  output mm2s_halt_cmplt;
  input out;
  input m_axi_mm2s_aclk;
  input sig_s_h_halt_reg_reg_0;
  input [0:0]datamover_idle_reg;
  input mm2s_halt;
  input datamover_idle;
  input sig_halt_cmplt_reg_1;
  input sig_next_calc_error_reg;
  input [2:0]sig_addr_posted_cntr;

  wire [0:0]SS;
  wire datamover_idle;
  wire [0:0]datamover_idle_reg;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_cmplt_i_1_n_0;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_cmplt_reg_1;
  wire sig_next_calc_error_reg;
  wire sig_rst2all_stop_request;
  wire sig_s_h_halt_reg_reg_0;

  LUT4 #(
    .INIT(16'hF3A0)) 
    datamover_idle_i_1
       (.I0(mm2s_halt_cmplt),
        .I1(datamover_idle_reg),
        .I2(mm2s_halt),
        .I3(datamover_idle),
        .O(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(out),
        .Q(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_1
       (.I0(sig_halt_cmplt_reg_1),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[2]),
        .I5(mm2s_halt_cmplt),
        .O(sig_halt_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_i_1_n_0),
        .Q(mm2s_halt_cmplt),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg_0),
        .Q(sig_rst2all_stop_request),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_dre
   (sig_flush_db1,
    sig_flush_db2,
    sig_dre2ibtt_tvalid,
    sig_dre_halted_reg_0,
    sig_tlast_out_reg_0,
    sig_tlast_out_reg_1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ,
    sig_sm_ld_dre_cmd_reg,
    Q,
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ,
    D,
    CO,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    \INCLUDE_PACKING.lsig_first_dbeat ,
    sig_tlast_out_reg_2,
    sig_tlast_out_reg_3,
    sig_dre2ibtt_eop,
    sig_tlast_out_reg_4,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ,
    sig_flush_db2_reg_0,
    m_axi_s2mm_aclk,
    sig_dre2scatter_tready,
    sig_flush_db1_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_dre_halted_reg_1,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ,
    \GEN_INCLUDE_DRE.lsig_pullreg_empty ,
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ,
    sig_advance_pipe_data16_out,
    sig_sm_ld_dre_cmd,
    sig_clr_dbc_reg,
    S,
    \sig_byte_cntr_reg[3] ,
    sig_ld_byte_cntr,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ,
    \GEN_INCLUDE_DRE.lsig_eop_reg ,
    \INCLUDE_PACKING.lsig_0ffset_cntr ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ,
    \GEN_INCLUDE_DRE.lsig_set_eop ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ,
    sig_sm_ld_dre_cmd_reg_0,
    sig_need_cmd_flush,
    sig_scatter2drc_cmd_ready,
    sig_sm_pop_cmd_fifo_reg,
    sig_scatter2dre_src_align,
    out,
    sig_stream_rst,
    SR,
    E,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ,
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ,
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 );
  output sig_flush_db1;
  output sig_flush_db2;
  output sig_dre2ibtt_tvalid;
  output sig_dre_halted_reg_0;
  output sig_tlast_out_reg_0;
  output sig_tlast_out_reg_1;
  output \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ;
  output sig_sm_ld_dre_cmd_reg;
  output [8:0]Q;
  output [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  output [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  output [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  output [0:0]D;
  output [0:0]CO;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  output \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  output \INCLUDE_PACKING.lsig_first_dbeat ;
  output [0:0]sig_tlast_out_reg_2;
  output [0:0]sig_tlast_out_reg_3;
  output sig_dre2ibtt_eop;
  output sig_tlast_out_reg_4;
  output [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 ;
  output \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  output sig_flush_db2_reg_0;
  input m_axi_s2mm_aclk;
  input sig_dre2scatter_tready;
  input sig_flush_db1_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_dre_halted_reg_1;
  input \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ;
  input \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  input \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ;
  input sig_advance_pipe_data16_out;
  input sig_sm_ld_dre_cmd;
  input sig_clr_dbc_reg;
  input [0:0]S;
  input [2:0]\sig_byte_cntr_reg[3] ;
  input sig_ld_byte_cntr;
  input \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  input \GEN_INCLUDE_DRE.lsig_eop_reg ;
  input \INCLUDE_PACKING.lsig_0ffset_cntr ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ;
  input \GEN_INCLUDE_DRE.lsig_set_eop ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ;
  input [0:0]sig_sm_ld_dre_cmd_reg_0;
  input sig_need_cmd_flush;
  input sig_scatter2drc_cmd_ready;
  input [0:0]sig_sm_pop_cmd_fifo_reg;
  input [1:0]sig_scatter2dre_src_align;
  input [1:0]out;
  input sig_stream_rst;
  input [0:0]SR;
  input [0:0]E;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  input [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  input [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  input [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  input [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  input [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  input [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  input [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ;
  input [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[1] ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ;
  wire \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ;
  wire [9:0]\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ;
  wire \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ;
  wire [9:0]\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ;
  wire \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ;
  wire [9:0]\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 ;
  wire \GEN_INCLUDE_DRE.lsig_eop_reg ;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_set_eop ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ;
  wire [9:0]\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [9:0]\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ;
  wire [0:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ;
  wire [8:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ;
  wire [1:0]\GEN_MUXFARM_32.sig_shift_case_reg ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ;
  wire \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ;
  wire \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ;
  wire [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ;
  wire \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ;
  wire [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ;
  wire [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ;
  wire [0:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ;
  wire [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 ;
  wire [0:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire [8:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire p_0_in14_in;
  wire sig_advance_pipe_data16_out;
  wire \sig_byte_cntr[3]_i_2_n_0 ;
  wire \sig_byte_cntr[3]_i_3_n_0 ;
  wire \sig_byte_cntr[3]_i_4_n_0 ;
  wire \sig_byte_cntr[3]_i_6_n_0 ;
  wire \sig_byte_cntr[3]_i_7_n_0 ;
  wire \sig_byte_cntr[3]_i_8_n_0 ;
  wire [2:0]\sig_byte_cntr_reg[3] ;
  wire \sig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \sig_byte_cntr_reg[3]_i_1_n_3 ;
  wire sig_clr_dbc_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cntl_accept;
  wire [9:0]\sig_delay_mux_bus[0]_34 ;
  wire [8:8]\sig_delay_mux_bus[0]_35 ;
  wire [8:8]\sig_delay_mux_bus[1]_28 ;
  wire [9:0]\sig_delay_mux_bus[1]_37 ;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre2scatter_tready;
  wire sig_dre_halted_i_1_n_0;
  wire sig_dre_halted_reg_0;
  wire sig_dre_halted_reg_1;
  wire sig_dre_tvalid_i_i_1__0_n_0;
  wire sig_dre_tvalid_i_i_2__0_n_0;
  wire sig_dre_tvalid_i_i_3__0_n_0;
  wire sig_dre_tvalid_i_i_4__0_n_0;
  wire sig_dre_tvalid_i_i_5__0_n_0;
  wire [7:0]\sig_final_mux_bus[0]_32 ;
  wire [8:8]\sig_final_mux_bus[0]_33 ;
  wire [8:8]\sig_final_mux_bus[1]_26 ;
  wire [7:0]\sig_final_mux_bus[1]_31 ;
  wire [7:0]\sig_final_mux_bus[2]_29 ;
  wire [7:0]\sig_final_mux_bus[3]_36 ;
  wire sig_flush_db1;
  wire sig_flush_db1_i_1__0_n_0;
  wire sig_flush_db1_reg_0;
  wire sig_flush_db2;
  wire sig_flush_db2_i_1__0_n_0;
  wire sig_flush_db2_reg_0;
  wire sig_ld_byte_cntr;
  wire sig_need_cmd_flush;
  wire [8:8]\sig_pass_mux_bus[3]_27 ;
  wire sig_scatter2drc_cmd_ready;
  wire [1:0]sig_scatter2dre_src_align;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_reg;
  wire [0:0]sig_sm_ld_dre_cmd_reg_0;
  wire [0:0]sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;
  wire sig_tlast_out_i_1__0_n_0;
  wire sig_tlast_out_reg_0;
  wire sig_tlast_out_reg_1;
  wire [0:0]sig_tlast_out_reg_2;
  wire [0:0]sig_tlast_out_reg_3;
  wire sig_tlast_out_reg_4;

  LUT3 #(
    .INIT(8'h70)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_2 
       (.I0(sig_sm_ld_dre_cmd_reg_0),
        .I1(sig_need_cmd_flush),
        .I2(sig_flush_db2_reg_0),
        .O(\FSM_sequential_sig_cmdcntl_sm_state_reg[1] ));
  LUT5 #(
    .INIT(32'h0000F200)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_2 
       (.I0(sig_flush_db2),
        .I1(sig_dre_halted_reg_1),
        .I2(sig_dre_halted_reg_0),
        .I3(sig_scatter2drc_cmd_ready),
        .I4(sig_sm_pop_cmd_fifo_reg),
        .O(sig_flush_db2_reg_0));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [0]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_delay_mux_bus[0]_34 [0]));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [1]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_delay_mux_bus[0]_34 [1]));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [2]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [2]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_delay_mux_bus[0]_34 [2]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [3]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [3]),
        .O(\sig_delay_mux_bus[0]_34 [3]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [4]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [4]),
        .O(\sig_delay_mux_bus[0]_34 [4]));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [5]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [5]),
        .O(\sig_delay_mux_bus[0]_34 [5]));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [6]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_delay_mux_bus[0]_34 [6]));
  LUT5 #(
    .INIT(32'hFAC00AC0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [7]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_delay_mux_bus[0]_34 [7]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1__0 
       (.I0(p_0_in14_in),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [8]),
        .O(\sig_delay_mux_bus[0]_35 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0 
       (.I0(\sig_delay_mux_bus[0]_35 ),
        .I1(sig_advance_pipe_data16_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAA80A0800A800080)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [8]),
        .I5(p_0_in14_in),
        .O(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [9]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [9]),
        .O(\sig_delay_mux_bus[0]_34 [9]));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [0]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [0]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [1]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [1]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [2]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [2]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [3]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [3]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [4]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [4]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [5]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [5]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [6]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [6]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [7]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [7]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_35 ),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [8]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0 ),
        .D(\sig_delay_mux_bus[0]_34 [9]),
        .Q(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [9]),
        .R(\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [0]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_delay_mux_bus[1]_37 [0]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [1]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_delay_mux_bus[1]_37 [1]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [2]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_delay_mux_bus[1]_37 [2]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [3]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .O(\sig_delay_mux_bus[1]_37 [3]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [4]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .O(\sig_delay_mux_bus[1]_37 [4]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [5]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .O(\sig_delay_mux_bus[1]_37 [5]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [6]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_delay_mux_bus[1]_37 [6]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [7]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_delay_mux_bus[1]_37 [7]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1__0 
       (.I0(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [8]),
        .I2(p_0_in14_in),
        .O(\sig_delay_mux_bus[1]_28 ));
  LUT5 #(
    .INIT(32'h3500FFFF)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0 
       (.I0(p_0_in14_in),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(sig_advance_pipe_data16_out),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hA280)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [8]),
        .I3(p_0_in14_in),
        .O(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [9]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .O(\sig_delay_mux_bus[1]_37 [9]));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [0]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [0]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [1]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [1]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [2]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [2]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [3]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [3]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [4]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [4]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [5]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [5]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [6]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [6]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [7]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [7]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_28 ),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [8]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0 ),
        .D(\sig_delay_mux_bus[1]_37 [9]),
        .Q(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [9]),
        .R(\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0 
       (.I0(p_0_in14_in),
        .I1(sig_advance_pipe_data16_out),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2__0 
       (.I0(p_0_in14_in),
        .I1(sig_advance_pipe_data16_out),
        .O(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [0]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [1]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [2]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [3]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [4]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [5]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [6]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [7]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(p_0_in14_in),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [8]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  FDRE \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .Q(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [9]),
        .R(\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hF7F00000)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_i_1 
       (.I0(sig_tlast_out_reg_0),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(\GEN_INCLUDE_DRE.lsig_set_eop ),
        .I3(\GEN_INCLUDE_DRE.lsig_eop_reg ),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_tlast_out_reg_4));
  LUT6 #(
    .INIT(64'hAA000000B800F000)) 
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg[0]_i_1 
       (.I0(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ),
        .I1(\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ),
        .I5(\INCLUDE_PACKING.lsig_first_dbeat ),
        .O(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I1(sig_tlast_out_reg_0),
        .I2(\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .I3(\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ),
        .O(sig_tlast_out_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hAAAEAEAE)) 
    \GEN_INCLUDE_DRE.lsig_pushreg_full_i_1 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg ),
        .I2(\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .I3(sig_tlast_out_reg_0),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .O(sig_sm_ld_dre_cmd_reg));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [0]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [0]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [1]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [1]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [2]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [2]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [3]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [3]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [4]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [4]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [5]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [5]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [6]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [6]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [7]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [7]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [8]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 ),
        .D(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 [8]),
        .Q(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [9]),
        .R(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [0]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [0]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [1]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [1]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [2]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [2]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [3]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [3]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [4]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [4]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [5]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [5]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [6]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [6]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [7]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [7]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [8]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 ),
        .D(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 [8]),
        .Q(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [9]),
        .R(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 ));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [0]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [0]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [1]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [1]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [2]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [2]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [3]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [3]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [4]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [4]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [5]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [5]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [6]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [6]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [7]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [7]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [8]),
        .R(SR));
  FDRE \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 [8]),
        .Q(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [9]),
        .R(SR));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [0]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [1]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [2]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [3]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [4]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [5]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [6]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [7]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(1'b1),
        .Q(p_0_in14_in),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  FDRE \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 ),
        .D(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 [8]),
        .Q(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .R(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(out[0]),
        .I2(sig_cntl_accept),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4BB4FFFF4BB40000)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(out[0]),
        .I2(out[1]),
        .I3(sig_scatter2dre_src_align[1]),
        .I4(sig_cntl_accept),
        .I5(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .O(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hAA08)) 
    \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2__0 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_flush_db2),
        .I2(sig_dre_halted_reg_1),
        .I3(sig_dre_halted_reg_0),
        .O(sig_cntl_accept));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0 ),
        .Q(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MUXFARM_32.sig_shift_case_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0 ),
        .Q(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [0]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [0]),
        .O(\sig_final_mux_bus[0]_32 [0]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [1]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [1]),
        .O(\sig_final_mux_bus[0]_32 [1]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [2]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [2]),
        .O(\sig_final_mux_bus[0]_32 [2]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [3]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [3]),
        .O(\sig_final_mux_bus[0]_32 [3]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [4]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [4]),
        .O(\sig_final_mux_bus[0]_32 [4]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [5]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [5]),
        .O(\sig_final_mux_bus[0]_32 [5]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [6]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [6]),
        .O(\sig_final_mux_bus[0]_32 [6]));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [7]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [7]),
        .O(\sig_final_mux_bus[0]_32 [7]));
  LUT6 #(
    .INIT(64'h01FD0000FFFFFFFF)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [8]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h888A8880)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [8]),
        .O(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ));
  LUT4 #(
    .INIT(16'hFE02)) 
    \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [8]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [8]),
        .O(\sig_final_mux_bus[0]_33 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [0]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [1]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [2]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [3]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [4]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [5]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [6]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_32 [7]),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0 ),
        .D(\sig_final_mux_bus[0]_33 ),
        .Q(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [0]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [0]),
        .O(\sig_final_mux_bus[1]_31 [0]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [1]),
        .O(\sig_final_mux_bus[1]_31 [1]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [2]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [2]),
        .O(\sig_final_mux_bus[1]_31 [2]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [3]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [3]),
        .O(\sig_final_mux_bus[1]_31 [3]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [4]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [4]),
        .O(\sig_final_mux_bus[1]_31 [4]));
  LUT5 #(
    .INIT(32'hFAAC0AAC)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [5]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [5]),
        .O(\sig_final_mux_bus[1]_31 [5]));
  LUT5 #(
    .INIT(32'hEEB822B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [6]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [6]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [6]),
        .O(\sig_final_mux_bus[1]_31 [6]));
  LUT5 #(
    .INIT(32'hEEB822B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [7]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [7]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [7]),
        .O(\sig_final_mux_bus[1]_31 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0 
       (.I0(\sig_final_mux_bus[1]_26 ),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8A8AAAA080800A00)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [8]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [8]),
        .O(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hEEB822B8)) 
    \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3__0 
       (.I0(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [8]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [8]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [8]),
        .O(\sig_final_mux_bus[1]_26 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [0]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [1]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [2]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [3]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [4]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [5]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [6]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_31 [7]),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0 ),
        .D(\sig_final_mux_bus[1]_26 ),
        .Q(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [0]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [0]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [0]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [0]),
        .O(\sig_final_mux_bus[2]_29 [0]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [1]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [1]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [1]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [1]),
        .O(\sig_final_mux_bus[2]_29 [1]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [2]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [2]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [2]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [2]),
        .O(\sig_final_mux_bus[2]_29 [2]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [3]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [3]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [3]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [3]),
        .O(\sig_final_mux_bus[2]_29 [3]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [4]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [4]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [4]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [4]),
        .O(\sig_final_mux_bus[2]_29 [4]));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [5]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [5]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [5]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [5]),
        .O(\sig_final_mux_bus[2]_29 [5]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [6]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [6]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [6]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [6]),
        .O(\sig_final_mux_bus[2]_29 [6]));
  LUT6 #(
    .INIT(64'hF0FFAACCF000AACC)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [7]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [7]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [7]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [7]),
        .O(\sig_final_mux_bus[2]_29 [7]));
  LUT3 #(
    .INIT(8'h4F)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0 
       (.I0(D),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFCCAAF000CCAA)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [8]),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [8]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [8]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [8]),
        .O(D));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [0]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [0]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [1]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [1]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [2]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [2]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [3]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [3]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [4]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [4]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [5]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [5]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [6]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [6]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(\sig_final_mux_bus[2]_29 [7]),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [7]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 ),
        .D(D),
        .Q(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .R(\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [0]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [0]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [0]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0] ),
        .O(\sig_final_mux_bus[3]_36 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [1]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [1]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1] ),
        .O(\sig_final_mux_bus[3]_36 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [2]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [2]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [2]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2] ),
        .O(\sig_final_mux_bus[3]_36 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [3]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [3]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [3]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3] ),
        .O(\sig_final_mux_bus[3]_36 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [4]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [4]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [4]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4] ),
        .O(\sig_final_mux_bus[3]_36 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [5]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [5]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [5]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5] ),
        .O(\sig_final_mux_bus[3]_36 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [6]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [6]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [6]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6] ),
        .O(\sig_final_mux_bus[3]_36 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1__0 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [7]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [7]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I3(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [7]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I5(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7] ),
        .O(\sig_final_mux_bus[3]_36 [7]));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0 
       (.I0(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFD5DAD0DF858A808)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3__0 
       (.I0(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I1(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [8]),
        .I2(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [8]),
        .I4(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [8]),
        .I5(p_0_in14_in),
        .O(\sig_pass_mux_bus[3]_27 ));
  LUT6 #(
    .INIT(64'h0F000FFF33553355)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_4 
       (.I0(p_0_in14_in),
        .I1(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [8]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [8]),
        .I3(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .I4(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [8]),
        .I5(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .O(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [0]),
        .Q(Q[0]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [1]),
        .Q(Q[1]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [2]),
        .Q(Q[2]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [3]),
        .Q(Q[3]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [4]),
        .Q(Q[4]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [5]),
        .Q(Q[5]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [6]),
        .Q(Q[6]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_final_mux_bus[3]_36 [7]),
        .Q(Q[7]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  FDRE \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 ),
        .D(\sig_pass_mux_bus[3]_27 ),
        .Q(Q[8]),
        .R(\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000008080800080)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1 
       (.I0(sig_tlast_out_reg_0),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(\GEN_INCLUDE_DRE.lsig_eop_reg ),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr ),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(sig_tlast_out_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [0]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [2]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [3]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [4]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [5]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [6]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [7]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [0]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [2]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [3]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [4]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [5]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [6]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [7]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1 
       (.I0(Q[0]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1 
       (.I0(Q[1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1 
       (.I0(Q[2]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1 
       (.I0(Q[3]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1 
       (.I0(Q[4]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1 
       (.I0(Q[5]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [2]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1 
       (.I0(Q[6]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1 
       (.I0(Q[7]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [3]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [4]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [5]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [6]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [7]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [0]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [1]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 [9]));
  LUT6 #(
    .INIT(64'h8080800000008000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1 
       (.I0(sig_tlast_out_reg_0),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(\GEN_INCLUDE_DRE.lsig_eop_reg ),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr ),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 ),
        .I5(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .O(sig_tlast_out_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1 
       (.I0(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1 
       (.I0(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1 
       (.I0(Q[8]),
        .I1(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_burst_dbeat_cntr[2]_i_2 
       (.I0(sig_tlast_out_reg_0),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .O(\INCLUDE_PACKING.lsig_first_dbeat ));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    \sig_byte_cntr[3]_i_2 
       (.I0(Q[8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I2(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000742074207420)) 
    \sig_byte_cntr[3]_i_3 
       (.I0(Q[8]),
        .I1(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I2(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000099609960996)) 
    \sig_byte_cntr[3]_i_4 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I1(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I2(Q[8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_clr_dbc_reg),
        .O(\sig_byte_cntr[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hD222222222222222)) 
    \sig_byte_cntr[3]_i_6 
       (.I0(\sig_byte_cntr_reg[3] [2]),
        .I1(sig_ld_byte_cntr),
        .I2(Q[8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I5(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .O(\sig_byte_cntr[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2DDD2D2222D22222)) 
    \sig_byte_cntr[3]_i_7 
       (.I0(\sig_byte_cntr_reg[3] [1]),
        .I1(sig_ld_byte_cntr),
        .I2(Q[8]),
        .I3(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I5(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .O(\sig_byte_cntr[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2222D22DD22D2DD2)) 
    \sig_byte_cntr[3]_i_8 
       (.I0(\sig_byte_cntr_reg[3] [0]),
        .I1(sig_ld_byte_cntr),
        .I2(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 [8]),
        .I3(\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 [8]),
        .I4(Q[8]),
        .I5(\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 [8]),
        .O(\sig_byte_cntr[3]_i_8_n_0 ));
  CARRY4 \sig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({CO,\sig_byte_cntr_reg[3]_i_1_n_1 ,\sig_byte_cntr_reg[3]_i_1_n_2 ,\sig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_byte_cntr[3]_i_2_n_0 ,\sig_byte_cntr[3]_i_3_n_0 ,\sig_byte_cntr[3]_i_4_n_0 }),
        .O(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .S({S,\sig_byte_cntr[3]_i_6_n_0 ,\sig_byte_cntr[3]_i_7_n_0 ,\sig_byte_cntr[3]_i_8_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_dre2ibtt_eop_reg_i_1
       (.I0(\GEN_INCLUDE_DRE.lsig_eop_reg ),
        .I1(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I2(sig_tlast_out_reg_0),
        .O(sig_dre2ibtt_eop));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'h5555DFDD)) 
    sig_dre_halted_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_dre_halted_reg_0),
        .I2(sig_dre_halted_reg_1),
        .I3(sig_flush_db2),
        .I4(sig_sm_ld_dre_cmd),
        .O(sig_dre_halted_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre_halted_i_1_n_0),
        .Q(sig_dre_halted_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h3F003F000000AA00)) 
    sig_dre_tvalid_i_i_1__0
       (.I0(sig_dre2ibtt_tvalid),
        .I1(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 ),
        .I2(sig_dre_tvalid_i_i_2__0_n_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I5(sig_advance_pipe_data16_out),
        .O(sig_dre_tvalid_i_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h0040004000405555)) 
    sig_dre_tvalid_i_i_2__0
       (.I0(\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_9 [9]),
        .I1(sig_dre_tvalid_i_i_3__0_n_0),
        .I2(sig_dre_tvalid_i_i_4__0_n_0),
        .I3(\GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9] ),
        .I4(\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_10 [9]),
        .I5(sig_dre_tvalid_i_i_5__0_n_0),
        .O(sig_dre_tvalid_i_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_dre_tvalid_i_i_3__0
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [9]),
        .I1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [9]),
        .O(sig_dre_tvalid_i_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_dre_tvalid_i_i_4__0
       (.I0(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I1(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .O(sig_dre_tvalid_i_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFF0EEEEFCFCFFFF)) 
    sig_dre_tvalid_i_i_5__0
       (.I0(\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_12 [9]),
        .I1(\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_11 [9]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_8 [9]),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_7 [9]),
        .I4(\GEN_MUXFARM_32.sig_shift_case_reg [1]),
        .I5(\GEN_MUXFARM_32.sig_shift_case_reg [0]),
        .O(sig_dre_tvalid_i_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dre_tvalid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_dre_tvalid_i_i_1__0_n_0),
        .Q(sig_dre2ibtt_tvalid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2E002E0000002E00)) 
    sig_flush_db1_i_1__0
       (.I0(sig_flush_db1),
        .I1(sig_dre2scatter_tready),
        .I2(sig_flush_db1_reg_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_flush_db2),
        .I5(sig_dre_halted_reg_1),
        .O(sig_flush_db1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db1_i_1__0_n_0),
        .Q(sig_flush_db1),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hC008)) 
    sig_flush_db2_i_1__0
       (.I0(sig_flush_db1),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_flush_db2),
        .I3(sig_dre_halted_reg_1),
        .O(sig_flush_db2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_db2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_flush_db2_i_1__0_n_0),
        .Q(sig_flush_db2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'h303000A0)) 
    sig_tlast_out_i_1__0
       (.I0(sig_tlast_out_reg_0),
        .I1(sig_dre_tvalid_i_i_2__0_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 ),
        .I4(sig_advance_pipe_data16_out),
        .O(sig_tlast_out_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_tlast_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_tlast_out_i_1__0_n_0),
        .Q(sig_tlast_out_reg_0),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_full_wrap
   (sig_s_ready_out_reg,
    out,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wlast,
    sig_rst2all_stop_request_0,
    undrflo_err0,
    Q,
    ovrflo_err0,
    E,
    sig_halt_cmplt_reg,
    s2mm_halt_cmplt,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    rd_en,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_bready,
    m_axi_s2mm_aclk,
    dout,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_s_h_halt_reg_reg,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    cmnd_wr_1,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    s2mm_dmacr,
    datamover_idle_2,
    empty,
    m_axi_s2mm_wready,
    m_axi_s2mm_awready,
    \sig_input_addr_reg_reg[31] ,
    m_axi_s2mm_bresp,
    D,
    s_axis_s2mm_cmd_tvalid,
    m_axi_s2mm_bvalid,
    m_axis_s2mm_sts_tready);
  output sig_s_ready_out_reg;
  output out;
  output [0:0]m_axi_s2mm_awburst;
  output m_axi_s2mm_awvalid;
  output m_axi_s2mm_wvalid;
  output m_axi_s2mm_wlast;
  output sig_rst2all_stop_request_0;
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output [0:0]E;
  output sig_halt_cmplt_reg;
  output s2mm_halt_cmplt;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output rd_en;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output [31:0]m_axi_s2mm_awaddr;
  output [3:0]m_axi_s2mm_awlen;
  output [1:0]m_axi_s2mm_awsize;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_bready;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_s_h_halt_reg_reg;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input cmnd_wr_1;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input [0:0]s2mm_dmacr;
  input datamover_idle_2;
  input empty;
  input m_axi_s2mm_wready;
  input m_axi_s2mm_awready;
  input [48:0]\sig_input_addr_reg_reg[31] ;
  input [1:0]m_axi_s2mm_bresp;
  input [1:0]D;
  input s_axis_s2mm_cmd_tvalid;
  input m_axi_s2mm_bvalid;
  input m_axis_s2mm_sts_tready;

  wire [1:0]D;
  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.sig_wr_fifo ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_rd_empty ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_108 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_109 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_110 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_111 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_112 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_113 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_91 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_92 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_93 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_94 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_95 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_96 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97 ;
  wire \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ;
  wire \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ;
  wire \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg ;
  wire \GEN_INDET_BTT.lsig_eop_reg ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire I_ADDR_CNTL_n_1;
  wire \I_CMD_FIFO/USE_SRL_FIFO.sig_rd_empty ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_6;
  wire \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \I_DRE_CNTL_FIFO/sig_init_reg2 ;
  wire I_RESET_n_5;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_26;
  wire I_WR_DATA_CNTL_n_27;
  wire I_WR_DATA_CNTL_n_28;
  wire I_WR_DATA_CNTL_n_29;
  wire I_WR_DATA_CNTL_n_30;
  wire I_WR_DATA_CNTL_n_34;
  wire I_WR_DATA_CNTL_n_53;
  wire I_WR_STATUS_CNTLR_n_0;
  wire I_WR_STATUS_CNTLR_n_26;
  wire I_WR_STATUS_CNTLR_n_27;
  wire I_WR_STATUS_CNTLR_n_28;
  wire I_WR_STATUS_CNTLR_n_31;
  wire I_WR_STATUS_CNTLR_n_32;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire datamover_idle_2;
  wire dma_err;
  wire [36:0]dout;
  wire empty;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]m_axi_s2mm_awburst;
  wire [3:0]m_axi_s2mm_awlen;
  wire m_axi_s2mm_awready;
  wire [1:0]m_axi_s2mm_awsize;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire p_0_in3_in;
  wire rd_en;
  wire [0:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire [2:0]sig_byte_cntr;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire sig_child_qual_first_of_2;
  wire sig_child_tag_reg0;
  wire sig_clr_dbc_reg;
  wire [63:0]sig_cmd2mstr_command;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_csm_pop_child_cmd;
  wire sig_data2skid_wlast;
  wire [7:0]sig_data2skid_wstrb;
  wire [15:0]sig_data2wsc_bytes_rcvd;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_eop;
  wire sig_data2wsc_valid;
  wire sig_dre2ibtt_eop;
  wire [31:0]sig_dre2ibtt_tdata;
  wire sig_dre2ibtt_tlast;
  wire [3:0]sig_dre2ibtt_tstrb;
  wire sig_dre2ibtt_tvalid;
  wire sig_good_strm_dbeat9_out;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire [3:0]sig_ibtt2wdc_stbs_asserted;
  wire [63:0]sig_ibtt2wdc_tdata;
  wire sig_ibtt2wdc_tlast;
  wire [7:0]sig_ibtt2wdc_tstrb;
  wire sig_ibtt2wdc_tvalid;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_cache_type_reg0;
  wire sig_input_reg_empty;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_byte_cntr;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_calc_error;
  wire sig_mstr2data_cmd_last;
  wire sig_mstr2data_cmd_valid;
  wire [3:0]sig_mstr2data_len;
  wire [2:0]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [15:0]sig_mstr2dre_btt;
  wire sig_mstr2dre_calc_error;
  wire sig_mstr2dre_cmd_cmplt;
  wire sig_mstr2dre_cmd_valid;
  wire [1:0]sig_mstr2dre_dre_dest_align;
  wire sig_mstr2dre_eof;
  wire sig_mstr2dre_sf_strt_offset;
  wire sig_next_calc_error_reg;
  wire sig_pcc2sf_xfer_ready;
  wire sig_pop_xd_fifo;
  wire sig_psm_halt;
  wire sig_psm_pop_input_cmd;
  wire sig_rst2all_stop_request_0;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_ready_out_reg;
  wire sig_sf2pcc_cmd_cmplt;
  wire sig_sf2pcc_packet_eop;
  wire [6:0]sig_sf2pcc_xfer_bytes;
  wire sig_sf_strt_addr_offset;
  wire sig_skid2data_wready;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire [31:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [3:0]sig_xfer_len;
  wire undrflo_err0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_indet_btt \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT 
       (.CO(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ),
        .D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_91 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_92 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_93 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_94 }),
        .E(sig_good_strm_dbeat9_out),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ({I_WR_DATA_CNTL_n_26,I_WR_DATA_CNTL_n_27,I_WR_DATA_CNTL_n_28,I_WR_DATA_CNTL_n_29}),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg (\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg (\GEN_INDET_BTT.lsig_eop_reg ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]_0 ({sig_dre2ibtt_tstrb[0],sig_dre2ibtt_tdata[7:0]}),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]_0 ({sig_dre2ibtt_tstrb[1],sig_dre2ibtt_tdata[15:8]}),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]_0 ({sig_dre2ibtt_tstrb[2],sig_dre2ibtt_tdata[23:16]}),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]_0 ({sig_dre2ibtt_tstrb[3],sig_dre2ibtt_tdata[31:24]}),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 }),
        .\INCLUDE_PACKING.lsig_0ffset_cntr (\INCLUDE_PACKING.lsig_0ffset_cntr ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ),
        .\INCLUDE_PACKING.lsig_first_dbeat (\INCLUDE_PACKING.lsig_first_dbeat ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_108 }),
        .Q(sig_byte_cntr),
        .S(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (sig_xfer_len),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_109 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_110 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_111 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_112 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_113 }),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_96 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_ibtt2wdc_tvalid),
        .rd_en(sig_pop_xd_fifo),
        .\sig_byte_cntr_reg[3]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52 }),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 }),
        .\sig_child_addr_cntr_lsh_reg[7] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_95 ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .\sig_data_reg_out_reg[67] ({sig_ibtt2wdc_stbs_asserted,sig_ibtt2wdc_tdata}),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted ),
        .sig_dre_halted_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99 ),
        .sig_dre_tvalid_i_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_m_valid_out_reg(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ),
        .sig_m_valid_out_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ),
        .sig_m_valid_out_reg_1(I_WR_DATA_CNTL_n_30),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .\sig_strb_reg_out_reg[7] (sig_ibtt2wdc_tstrb),
        .sig_stream_rst(sig_stream_rst),
        .\sig_xfer_len_reg_reg[0] (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_ibttcc \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC 
       (.D(sig_xfer_len),
        .\FSM_onehot_sig_csm_state_reg[1]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_97 ),
        .\FSM_onehot_sig_csm_state_reg[4]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_96 ),
        .O({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_108 }),
        .Q(\I_CMD_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .SR(sig_child_tag_reg0),
        .\USE_SRL_FIFO.sig_wr_fifo (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .\USE_SRL_FIFO.sig_wr_fifo_0 (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .dout({sig_sf2pcc_packet_eop,sig_sf2pcc_cmd_cmplt,sig_sf2pcc_xfer_bytes}),
        .empty(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_9 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_80 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_81 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_82 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_83 }),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .rd_en(sig_pop_xd_fifo),
        .\sig_child_addr_cntr_lsh_reg[0]_0 (\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_79 ),
        .\sig_child_addr_cntr_lsh_reg[11]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_109 ),
        .\sig_child_addr_cntr_lsh_reg[2]_0 (sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[7]_0 ({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_110 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_111 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_112 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_113 }),
        .\sig_child_addr_reg_reg[7]_0 ({\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_74 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_75 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_76 ,\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_77 }),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_cmd2addr_valid_reg_0(I_ADDR_CNTL_n_1),
        .sig_cmd2data_valid_reg_0(I_WR_DATA_CNTL_n_0),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_2(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_psm_halt(sig_psm_halt),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .\sig_realign_strt_offset_reg_reg[0]_0 ({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt,sig_mstr2dre_dre_dest_align}),
        .\sig_realign_strt_offset_reg_reg[0]_1 (\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .sig_xfer_cmd_cmplt_reg_reg_0({sig_mstr2data_cmd_last,sig_mstr2data_sequential}),
        .sig_xfer_is_seq_reg_reg_0(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_95 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER 
       (.CO(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_48 ),
        .D(D),
        .FIFO_Full_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_2 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_99 ),
        .\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ({sig_dre2ibtt_tstrb[0],sig_dre2ibtt_tdata[7:0]}),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ({sig_dre2ibtt_tstrb[1],sig_dre2ibtt_tdata[15:8]}),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ({sig_dre2ibtt_tstrb[2],sig_dre2ibtt_tdata[23:16]}),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_18 ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_58 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_59 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_60 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_61 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_62 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_63 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_64 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_65 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_66 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_67 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_73 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_74 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_75 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_76 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_77 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_78 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_79 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_82 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_83 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_84 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_85 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_86 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_87 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_88 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_89 }),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_49 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_50 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_51 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_52 }),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ({\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_90 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_91 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_92 ,\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_93 }),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_16 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_19 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr (\INCLUDE_PACKING.lsig_0ffset_cntr ),
        .\INCLUDE_PACKING.lsig_first_dbeat (\INCLUDE_PACKING.lsig_first_dbeat ),
        .Q({sig_dre2ibtt_tstrb[3],sig_dre2ibtt_tdata[31:24]}),
        .S(\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_20 ),
        .dout(dout),
        .empty(empty),
        .in({sig_mstr2dre_sf_strt_offset,sig_mstr2dre_calc_error,sig_mstr2dre_cmd_cmplt,sig_mstr2dre_eof,sig_mstr2dre_btt,sig_mstr2dre_dre_dest_align}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .\sig_byte_cntr_reg[3] (sig_byte_cntr),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_dre_halted ),
        .sig_inhibit_rdy_n(\I_DRE_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_init_reg2_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_55 ),
        .sig_tlast_out_reg_0(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_56 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.FIFO_Full_reg(I_ADDR_CNTL_n_1),
        .\USE_SRL_FIFO.sig_wr_fifo (\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .in({sig_mstr2data_calc_error,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(m_axi_s2mm_awburst),
        .m_axi_s2mm_awlen(m_axi_s2mm_awlen),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(m_axi_s2mm_awsize),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_reg(I_WR_STATUS_CNTLR_n_28),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_cmd_status__parameterized0 I_CMD_STATUS
       (.E(E),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (\I_CMD_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .dma_err(dma_err),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out({sig_cmd2mstr_command[63:32],sig_cmd2mstr_command[30],sig_cmd2mstr_command[23],sig_cmd2mstr_command[15:0]}),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .sig_inhibit_rdy_n_reg(I_CMD_STATUS_n_6),
        .sig_inhibit_rdy_n_reg_0(I_CMD_STATUS_n_11),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_WR_STATUS_CNTLR_n_26),
        .sig_init_done_reg_0(I_WR_STATUS_CNTLR_n_27),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_reset I_RESET
       (.datamover_idle_2(datamover_idle_2),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_cmplt_reg_1(I_WR_STATUS_CNTLR_n_31),
        .sig_halt_cmplt_reg_2(I_WR_DATA_CNTL_n_34),
        .sig_halt_cmplt_reg_3(I_WR_STATUS_CNTLR_n_32),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_rst2all_stop_request_0(sig_rst2all_stop_request_0),
        .sig_s_h_halt_reg_reg_0(I_RESET_n_5),
        .sig_s_h_halt_reg_reg_1(sig_s_h_halt_reg_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_ibtt2wdc_tdata),
        .Q(sig_strb_skid_reg),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg_0(I_WR_DATA_CNTL_n_53),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .\sig_strb_reg_out_reg[7]_0 (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[7]_0 (sig_data2skid_wstrb),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D({\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_91 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_92 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_93 ,\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_94 }),
        .E(sig_good_strm_dbeat9_out),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 (sig_ibtt2wdc_stbs_asserted),
        .\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_90 ),
        .\GEN_INDET_BTT.lsig_end_of_cmd_reg (\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg (\GEN_INDET_BTT.lsig_eop_reg ),
        .\GEN_INDET_BTT.lsig_eop_reg_reg_0 (\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_89 ),
        .Q(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .\USE_SRL_FIFO.sig_wr_fifo (\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .\USE_SRL_FIFO.sig_wr_fifo_1 (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .in({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_ibtt2wdc_tvalid),
        .\sig_addr_posted_cntr_reg[2]_0 (sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_dqual_reg_empty_reg_0(I_CMD_STATUS_n_11),
        .sig_dqual_reg_empty_reg_1(sig_skid2data_wready),
        .sig_first_dbeat_reg_0(sig_data2skid_wstrb),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(I_WR_DATA_CNTL_n_30),
        .sig_halt_reg_reg_0(I_WR_DATA_CNTL_n_53),
        .sig_ibtt2wdc_tlast(sig_ibtt2wdc_tlast),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_53 ),
        .sig_last_reg_out_reg(p_0_in3_in),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_m_valid_out_reg({I_WR_DATA_CNTL_n_26,I_WR_DATA_CNTL_n_27,I_WR_DATA_CNTL_n_28,I_WR_DATA_CNTL_n_29}),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg_0(I_WR_DATA_CNTL_n_34),
        .sig_next_calc_error_reg_reg_1({sig_mstr2data_calc_error,sig_mstr2data_cmd_last,sig_mstr2data_sequential,sig_mstr2data_len,sig_mstr2data_saddr_lsb}),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_0),
        .\sig_strb_reg_out_reg[7] (sig_strb_skid_mux_out),
        .\sig_strb_reg_out_reg[7]_0 (sig_ibtt2wdc_tstrb),
        .\sig_strb_reg_out_reg[7]_1 (sig_strb_skid_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (I_CMD_STATUS_n_6),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ({sig_data2wsc_eop,sig_data2wsc_bytes_rcvd,sig_data2wsc_cmd_cmplt,sig_data2wsc_calc_err}),
        .SR(sig_child_tag_reg0),
        .\USE_SRL_FIFO.sig_wr_fifo (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.sig_wr_fifo ),
        .in({sig_wsc2stat_status[31],sig_wsc2stat_status[23:8],sig_wsc2stat_status[6:4]}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(I_WR_STATUS_CNTLR_n_31),
        .sig_calc_error_reg_reg_0(I_WR_STATUS_CNTLR_n_32),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg_0(I_RESET_n_5),
        .sig_inhibit_rdy_n(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_reg(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_DRE_CNTL_FIFO/sig_init_reg2 ),
        .sig_init_reg_reg(I_WR_STATUS_CNTLR_n_26),
        .sig_init_reg_reg_0(I_WR_STATUS_CNTLR_n_27),
        .sig_init_reg_reg_1(I_WR_STATUS_CNTLR_n_28),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_realign
   (sig_s_ready_out_reg,
    out,
    FIFO_Full_reg,
    sig_init_reg2,
    sig_dre2ibtt_tvalid,
    sig_dre_halted,
    sig_dre2ibtt_tlast,
    sig_sf_strt_addr_offset,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    \INCLUDE_PACKING.lsig_first_dbeat ,
    Q,
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ,
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ,
    rd_en,
    CO,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_init_reg2_reg,
    sig_inhibit_rdy_n,
    sig_tlast_out_reg,
    sig_tlast_out_reg_0,
    sig_dre2ibtt_eop,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    dout,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ,
    sig_clr_dbc_reg,
    empty,
    S,
    \sig_byte_cntr_reg[3] ,
    sig_ld_byte_cntr,
    sig_init_done,
    sig_mstr2dre_cmd_valid,
    \INCLUDE_PACKING.lsig_0ffset_cntr ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ,
    in,
    D);
  output sig_s_ready_out_reg;
  output out;
  output FIFO_Full_reg;
  output sig_init_reg2;
  output sig_dre2ibtt_tvalid;
  output sig_dre_halted;
  output sig_dre2ibtt_tlast;
  output sig_sf_strt_addr_offset;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output \INCLUDE_PACKING.lsig_first_dbeat ;
  output [8:0]Q;
  output [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ;
  output [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  output [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  output rd_en;
  output [0:0]CO;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  output sig_init_reg2_reg;
  output sig_inhibit_rdy_n;
  output [0:0]sig_tlast_out_reg;
  output [0:0]sig_tlast_out_reg_0;
  output sig_dre2ibtt_eop;
  output [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ;
  output [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [36:0]dout;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  input sig_clr_dbc_reg;
  input empty;
  input [0:0]S;
  input [2:0]\sig_byte_cntr_reg[3] ;
  input sig_ld_byte_cntr;
  input sig_init_done;
  input sig_mstr2dre_cmd_valid;
  input \INCLUDE_PACKING.lsig_0ffset_cntr ;
  input \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ;
  input [21:0]in;
  input [1:0]D;

  wire [0:0]CO;
  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_5 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_50 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_55 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_6 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_7 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_92 ;
  wire \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_93 ;
  wire \GEN_INCLUDE_DRE.lsig_eop_reg ;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0] ;
  wire \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_n_0 ;
  wire \GEN_INCLUDE_DRE.lsig_set_eop ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_10 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_11 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_12 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_17 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ;
  wire \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_9 ;
  wire \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ;
  wire \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ;
  wire [8:0]\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ;
  wire [8:0]\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ;
  wire [8:0]\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ;
  wire [31:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire [3:0]\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire I_DRE_CNTL_FIFO_n_2;
  wire I_DRE_CNTL_FIFO_n_24;
  wire [8:0]Q;
  wire [0:0]S;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [36:0]dout;
  wire empty;
  wire [21:0]in;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [7:0]p_1_in;
  wire [7:0]p_1_in__0;
  wire [7:0]p_1_in__1;
  wire [7:0]p_1_in__2;
  wire rd_en;
  wire sig_advance_pipe_data16_out;
  wire [2:0]\sig_byte_cntr_reg[3] ;
  wire sig_clr_dbc_reg;
  wire [26:6]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [2:0]sig_cmdcntl_sm_state;
  wire [2:0]sig_cmdcntl_sm_state_ns;
  wire sig_dre2ibtt_eop;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre2scatter_tready;
  wire sig_dre_halted;
  wire [8:8]\sig_final_mux_bus[2]_30 ;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg2_reg;
  wire sig_ld_byte_cntr;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_s_ready_out_reg;
  wire sig_scatter2drc_cmd_ready;
  wire [1:0]sig_scatter2dre_src_align;
  wire sig_sf_strt_addr_offset;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire [3:0]sig_tlast_enables;
  wire [0:0]sig_tlast_out_reg;
  wire [0:0]sig_tlast_out_reg_0;

  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[0]),
        .Q(sig_cmdcntl_sm_state[0]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_24),
        .Q(sig_cmdcntl_sm_state[1]),
        .R(sig_stream_rst));
  (* FSM_ENCODED_STATES = "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_cmdcntl_sm_state_ns[2]),
        .Q(sig_cmdcntl_sm_state[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_12 ),
        .Q(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_17 ),
        .Q(sig_need_cmd_flush),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_dre \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK 
       (.CO(CO),
        .D(\sig_final_mux_bus[2]_30 ),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[1] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_92 ),
        .\GEN_INCLUDE_DRE.lsig_eop_reg (\GEN_INCLUDE_DRE.lsig_eop_reg ),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0] ),
        .\GEN_INCLUDE_DRE.lsig_pullreg_empty (\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg (\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_n_0 ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_50 ),
        .\GEN_INCLUDE_DRE.lsig_set_eop (\GEN_INCLUDE_DRE.lsig_set_eop ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_9 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1 (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2 ({sig_tlast_enables[0],p_1_in__0}),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_10 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1 (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2 ({sig_tlast_enables[1],p_1_in__1}),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ({sig_tlast_enables[2],p_1_in__2}),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]_0 (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_6 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1 (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2 ({sig_tlast_enables[3],p_1_in}),
        .\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0 (\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8] ),
        .\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0 (\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8] ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 (\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_1 (\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0 ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_2 (\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]_0 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_1 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0 ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_2 (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] (sig_sf_strt_addr_offset),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0 (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr (\INCLUDE_PACKING.lsig_0ffset_cntr ),
        .\INCLUDE_PACKING.lsig_first_dbeat (\INCLUDE_PACKING.lsig_first_dbeat ),
        .Q(Q),
        .S(S),
        .SR(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_11 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_cmd_fifo_data_out[7:6]),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .\sig_byte_cntr_reg[3] (\sig_byte_cntr_reg[3] ),
        .sig_clr_dbc_reg(sig_clr_dbc_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dre2ibtt_eop(sig_dre2ibtt_eop),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre2scatter_tready(sig_dre2scatter_tready),
        .sig_dre_halted_reg_0(sig_dre_halted),
        .sig_dre_halted_reg_1(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db1_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_93 ),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_scatter2dre_src_align(sig_scatter2dre_src_align),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_reg(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_7 ),
        .sig_sm_ld_dre_cmd_reg_0(sig_cmdcntl_sm_state[1]),
        .sig_sm_pop_cmd_fifo_reg(\USE_SRL_FIFO.sig_rd_empty ),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg_0(sig_dre2ibtt_tlast),
        .sig_tlast_out_reg_1(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_5 ),
        .sig_tlast_out_reg_2(sig_tlast_out_reg),
        .sig_tlast_out_reg_3(sig_tlast_out_reg_0),
        .sig_tlast_out_reg_4(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_55 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_55 ),
        .Q(\GEN_INCLUDE_DRE.lsig_eop_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_50 ),
        .Q(sig_sf_strt_addr_offset),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_5 ),
        .Q(\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .S(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_DRE_CNTL_FIFO_n_2),
        .Q(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0] ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_7 ),
        .Q(\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_n_0 ),
        .R(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER 
       (.D(\sig_final_mux_bus[2]_30 ),
        .E(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0 ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ({sig_cmd_fifo_data_out[26:25],sig_cmd_fifo_data_out[23:8]}),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_12 ),
        .\GEN_INCLUDE_DRE.lsig_set_eop (\GEN_INCLUDE_DRE.lsig_set_eop ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_6 ),
        .\INFERRED_GEN.cnt_i_reg[4] (\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_6 ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 ({sig_tlast_enables[3],p_1_in}),
        .SR(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_11 ),
        .dout(dout),
        .empty(empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .rd_en(rd_en),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_8 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_9 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_10 ),
        .sig_dre2scatter_tready(sig_dre2scatter_tready),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0 ),
        .sig_flush_db2_reg_0(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0 ),
        .sig_init_reg(sig_init_reg),
        .\sig_mssa_index_reg_out_reg[1] (D),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_scatter2dre_src_align(sig_scatter2dre_src_align),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_17 ),
        .\sig_strb_reg_out_reg[0] (\GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0 ),
        .\sig_strb_reg_out_reg[1] (\GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0 ),
        .\sig_strb_reg_out_reg[1]_0 ({sig_tlast_enables[0],p_1_in__0}),
        .\sig_strb_reg_out_reg[2] ({sig_tlast_enables[1],p_1_in__1}),
        .\sig_strb_reg_out_reg[3] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0 ),
        .\sig_strb_reg_out_reg[3]_0 ({sig_tlast_enables[2],p_1_in__2}),
        .\sig_strb_skid_reg_reg[1] (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2] (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized7 I_DRE_CNTL_FIFO
       (.D({sig_cmdcntl_sm_state_ns[2],I_DRE_CNTL_FIFO_n_24,sig_cmdcntl_sm_state_ns[0]}),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_INCLUDE_DRE.lsig_pullreg_empty (\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_pushreg_full_reg_n_0 ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg_n_0_[0] ),
        .\INCLUDE_PACKING.lsig_first_dbeat (\INCLUDE_PACKING.lsig_first_dbeat ),
        .\INFERRED_GEN.cnt_i_reg[2] (\USE_SRL_FIFO.sig_rd_empty ),
        .Q(sig_cmdcntl_sm_state),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[26:25],sig_cmd_fifo_data_out[23:6]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_reg(sig_init_reg),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg2_reg_0(sig_init_reg2_reg),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(I_DRE_CNTL_FIFO_n_2),
        .sig_sm_ld_dre_cmd_reg_0(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_92 ),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_93 ),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_dre_cmd_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_dre_cmd_ns),
        .Q(sig_sm_ld_dre_cmd),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_cmd_fifo_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_cmd_fifo_ns),
        .Q(sig_sm_pop_cmd_fifo),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_s2mm_scatter
   (sig_s_ready_out_reg,
    out,
    sig_scatter2drc_cmd_ready,
    \sig_strb_skid_reg_reg[1] ,
    \sig_strb_skid_reg_reg[2] ,
    sig_dre2scatter_tready,
    \INFERRED_GEN.cnt_i_reg[4] ,
    rd_en,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_sm_pop_cmd_fifo_reg,
    \GEN_INCLUDE_DRE.lsig_set_eop ,
    sig_flush_db2_reg,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_0,
    \sig_strb_reg_out_reg[1]_0 ,
    \sig_strb_reg_out_reg[3]_0 ,
    \sig_strb_reg_out_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    sig_scatter2dre_src_align,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ,
    sig_sm_ld_dre_cmd,
    empty,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    sig_need_cmd_flush,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ,
    sig_sm_pop_cmd_fifo,
    sig_flush_db2,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    \sig_mssa_index_reg_out_reg[1] );
  output sig_s_ready_out_reg;
  output out;
  output sig_scatter2drc_cmd_ready;
  output \sig_strb_skid_reg_reg[1] ;
  output \sig_strb_skid_reg_reg[2] ;
  output sig_dre2scatter_tready;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output rd_en;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  output \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output sig_sm_pop_cmd_fifo_reg;
  output \GEN_INCLUDE_DRE.lsig_set_eop ;
  output [0:0]sig_flush_db2_reg;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_0;
  output [8:0]\sig_strb_reg_out_reg[1]_0 ;
  output [8:0]\sig_strb_reg_out_reg[3]_0 ;
  output [8:0]\sig_strb_reg_out_reg[2] ;
  output [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  output [1:0]sig_scatter2dre_src_align;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [36:0]dout;
  input [17:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  input sig_sm_ld_dre_cmd;
  input empty;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input sig_need_cmd_flush;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  input sig_sm_pop_cmd_fifo;
  input sig_flush_db2;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input [1:0]\sig_mssa_index_reg_out_reg[1] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  wire [17:0]\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ;
  wire \GEN_INCLUDE_DRE.lsig_set_eop ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast ;
  wire \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [8:0]\INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire I_MSSAI_SKID_BUF_n_10;
  wire I_MSSAI_SKID_BUF_n_11;
  wire I_MSSAI_SKID_BUF_n_14;
  wire I_MSSAI_SKID_BUF_n_28;
  wire I_MSSAI_SKID_BUF_n_29;
  wire I_MSSAI_SKID_BUF_n_6;
  wire I_MSSAI_SKID_BUF_n_9;
  wire I_TSTRB_FIFO_n_0;
  wire I_TSTRB_FIFO_n_14;
  wire I_TSTRB_FIFO_n_23;
  wire SLICE_INSERTION_n_1;
  wire SLICE_INSERTION_n_10;
  wire SLICE_INSERTION_n_2;
  wire SLICE_INSERTION_n_4;
  wire SLICE_INSERTION_n_6;
  wire SLICE_INSERTION_n_7;
  wire SLICE_INSERTION_n_8;
  wire SLICE_INSERTION_n_9;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [36:0]dout;
  wire empty;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg3;
  wire m_axi_s2mm_aclk;
  wire out;
  wire p_1_in2_in;
  wire rd_en;
  wire [15:0]sel0;
  wire sig_advance_pipe_data16_out;
  wire sig_btt_cntr02_out;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire [15:0]sig_btt_cntr_dup;
  wire [15:0]sig_btt_cntr_prv0;
  wire sig_btt_cntr_prv0_carry__0_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__0_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_0;
  wire sig_btt_cntr_prv0_carry__0_n_1;
  wire sig_btt_cntr_prv0_carry__0_n_2;
  wire sig_btt_cntr_prv0_carry__0_n_3;
  wire sig_btt_cntr_prv0_carry__1_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__1_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_0;
  wire sig_btt_cntr_prv0_carry__1_n_1;
  wire sig_btt_cntr_prv0_carry__1_n_2;
  wire sig_btt_cntr_prv0_carry__1_n_3;
  wire sig_btt_cntr_prv0_carry__2_i_1_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_2_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_3_n_0;
  wire sig_btt_cntr_prv0_carry__2_i_4_n_0;
  wire sig_btt_cntr_prv0_carry__2_n_1;
  wire sig_btt_cntr_prv0_carry__2_n_2;
  wire sig_btt_cntr_prv0_carry__2_n_3;
  wire sig_btt_cntr_prv0_carry_i_1_n_0;
  wire sig_btt_cntr_prv0_carry_i_2_n_0;
  wire sig_btt_cntr_prv0_carry_i_3_n_0;
  wire sig_btt_cntr_prv0_carry_i_4_n_0;
  wire sig_btt_cntr_prv0_carry_n_0;
  wire sig_btt_cntr_prv0_carry_n_1;
  wire sig_btt_cntr_prv0_carry_n_2;
  wire sig_btt_cntr_prv0_carry_n_3;
  wire \sig_btt_cntr_reg_n_0_[0] ;
  wire \sig_btt_cntr_reg_n_0_[10] ;
  wire \sig_btt_cntr_reg_n_0_[11] ;
  wire \sig_btt_cntr_reg_n_0_[12] ;
  wire \sig_btt_cntr_reg_n_0_[13] ;
  wire \sig_btt_cntr_reg_n_0_[14] ;
  wire \sig_btt_cntr_reg_n_0_[15] ;
  wire \sig_btt_cntr_reg_n_0_[1] ;
  wire \sig_btt_cntr_reg_n_0_[2] ;
  wire \sig_btt_cntr_reg_n_0_[3] ;
  wire \sig_btt_cntr_reg_n_0_[4] ;
  wire \sig_btt_cntr_reg_n_0_[5] ;
  wire \sig_btt_cntr_reg_n_0_[6] ;
  wire \sig_btt_cntr_reg_n_0_[7] ;
  wire \sig_btt_cntr_reg_n_0_[8] ;
  wire \sig_btt_cntr_reg_n_0_[9] ;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_i_2_n_0;
  wire sig_btt_eq_0_i_3_n_0;
  wire sig_btt_eq_0_i_4_n_0;
  wire sig_btt_eq_0_i_6_n_0;
  wire sig_btt_eq_0_i_7_n_0;
  wire sig_btt_lteq_max_first_incr;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_1;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_2;
  wire sig_btt_lteq_max_first_incr0_carry__0_n_3;
  wire sig_btt_lteq_max_first_incr0_carry_i_1_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_2_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_3_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_4_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_5_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_i_6_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_0;
  wire sig_btt_lteq_max_first_incr0_carry_n_1;
  wire sig_btt_lteq_max_first_incr0_carry_n_2;
  wire sig_btt_lteq_max_first_incr0_carry_n_3;
  wire sig_cmd_full;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire \sig_curr_strt_offset[0]_i_1_n_0 ;
  wire \sig_curr_strt_offset[1]_i_1_n_0 ;
  wire sig_data_reg_out_en;
  wire sig_dre2scatter_tready;
  wire sig_eop_halt_xfer;
  wire sig_eop_halt_xfer_i_1_n_0;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg0;
  wire [1:0]sig_fifo_mssai;
  wire \sig_fifo_mssai[0]_i_1_n_0 ;
  wire \sig_fifo_mssai[1]_i_1_n_0 ;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire [0:0]sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_reg;
  wire sig_ld_cmd;
  wire \sig_max_first_increment[0]_i_1_n_0 ;
  wire \sig_max_first_increment[1]_i_1_n_0 ;
  wire \sig_max_first_increment[2]_i_1_n_0 ;
  wire \sig_max_first_increment_reg_n_0_[0] ;
  wire \sig_max_first_increment_reg_n_0_[1] ;
  wire \sig_max_first_increment_reg_n_0_[2] ;
  wire [1:0]\sig_mssa_index_reg_out_reg[1] ;
  wire sig_need_cmd_flush;
  wire \sig_next_strt_offset[0]_i_1_n_0 ;
  wire \sig_next_strt_offset[1]_i_1_n_0 ;
  wire sig_s_ready_out_reg;
  wire sig_scatter2drc_cmd_ready;
  wire [1:0]sig_scatter2dre_src_align;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [8:0]\sig_strb_reg_out_reg[1]_0 ;
  wire [8:0]\sig_strb_reg_out_reg[2] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire [8:0]\sig_strb_reg_out_reg[3]_0 ;
  wire \sig_strb_skid_reg_reg[1] ;
  wire \sig_strb_skid_reg_reg[2] ;
  wire sig_stream_rst;
  wire [3:0]sig_strm_tstrb;
  wire sig_strm_tvalid;
  wire [8:1]sig_tstrb_fifo_data_out;
  wire sig_valid_fifo_ld12_out;
  wire [8:0]slice_insert_data;
  wire slice_insert_valid;
  wire [3:3]NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_absorb2tlast_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_28),
        .Q(\GEN_INDET_BTT.lsig_absorb2tlast ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_mssai_skid_buf I_MSSAI_SKID_BUF
       (.E(sig_data_reg_out_en),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [17]),
        .\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg (\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg ),
        .\GEN_INDET_BTT.lsig_absorb2tlast (\GEN_INDET_BTT.lsig_absorb2tlast ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_MSSAI_SKID_BUF_n_10),
        .\GEN_INDET_BTT.lsig_set_absorb2tlast (\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (sig_tstrb_fifo_data_out),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0 (\USE_SRL_FIFO.sig_rd_empty ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .Q(sig_strm_tstrb),
        .dout(dout),
        .empty(empty),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(p_1_in2_in),
        .rd_en(rd_en),
        .\sig_btt_cntr_reg[15] (sig_dre2scatter_tready),
        .\sig_btt_cntr_reg[15]_0 (I_TSTRB_FIFO_n_14),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(I_MSSAI_SKID_BUF_n_14),
        .sig_btt_eq_0_reg_0(sig_btt_eq_0_i_2_n_0),
        .sig_btt_eq_0_reg_1(sig_btt_eq_0_i_3_n_0),
        .sig_btt_eq_0_reg_2(sig_btt_eq_0_i_4_n_0),
        .sig_btt_eq_0_reg_3(SLICE_INSERTION_n_6),
        .sig_cmd_empty_reg(I_MSSAI_SKID_BUF_n_9),
        .sig_cmd_full(sig_cmd_full),
        .sig_cmd_full_reg(I_MSSAI_SKID_BUF_n_6),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSSAI_SKID_BUF_n_28),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_init_reg(sig_init_reg),
        .sig_ld_cmd(sig_ld_cmd),
        .sig_m_valid_out_reg_0(sig_strm_tvalid),
        .sig_m_valid_out_reg_1(I_MSSAI_SKID_BUF_n_29),
        .\sig_mssa_index_reg_out_reg[0]_0 (I_MSSAI_SKID_BUF_n_11),
        .\sig_mssa_index_reg_out_reg[1]_0 (\sig_mssa_index_reg_out_reg[1] ),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_s_ready_dup3_reg_0(out),
        .sig_s_ready_dup_reg_0(I_TSTRB_FIFO_n_23),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg),
        .sig_scatter2drc_cmd_ready(sig_scatter2drc_cmd_ready),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .\sig_strb_reg_out_reg[1]_0 (\sig_strb_reg_out_reg[1]_0 ),
        .\sig_strb_reg_out_reg[2]_0 (\sig_strb_reg_out_reg[2] ),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3]_0 ),
        .\sig_strb_skid_reg_reg[1]_0 (\sig_strb_skid_reg_reg[1] ),
        .\sig_strb_skid_reg_reg[2]_0 (\sig_strb_skid_reg_reg[2] ),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized8 I_TSTRB_FIFO
       (.D(D),
        .E(E),
        .FIFO_Full_reg(I_TSTRB_FIFO_n_0),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ),
        .\GEN_INCLUDE_DRE.lsig_set_eop (\GEN_INCLUDE_DRE.lsig_set_eop ),
        .\GEN_INDET_BTT.lsig_absorb2tlast (\GEN_INDET_BTT.lsig_absorb2tlast ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (I_TSTRB_FIFO_n_23),
        .\GEN_INDET_BTT.lsig_set_absorb2tlast (\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 (slice_insert_data),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (sig_strm_tstrb),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\INFERRED_GEN.cnt_i_reg[4] (I_TSTRB_FIFO_n_14),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(sig_tstrb_fifo_data_out),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_data_reg_out_reg[31] (I_MSSAI_SKID_BUF_n_29),
        .\sig_data_reg_out_reg[31]_0 (p_1_in2_in),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(sig_data_reg_out_en),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg0(sig_eop_sent_reg0),
        .sig_eop_sent_reg_reg(I_MSSAI_SKID_BUF_n_11),
        .sig_eop_sent_reg_reg_0(sig_strm_tvalid),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_dre2scatter_tready),
        .sig_flush_db2_reg_0(sig_flush_db2_reg),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice SLICE_INSERTION
       (.CO(sig_btt_lteq_max_first_incr),
        .E(sig_btt_cntr02_out),
        .Q({\sig_btt_cntr_reg_n_0_[15] ,\sig_btt_cntr_reg_n_0_[14] ,\sig_btt_cntr_reg_n_0_[13] ,\sig_btt_cntr_reg_n_0_[12] ,\sig_btt_cntr_reg_n_0_[11] ,\sig_btt_cntr_reg_n_0_[10] ,\sig_btt_cntr_reg_n_0_[9] ,\sig_btt_cntr_reg_n_0_[8] ,\sig_btt_cntr_reg_n_0_[7] ,\sig_btt_cntr_reg_n_0_[6] ,\sig_btt_cntr_reg_n_0_[5] ,\sig_btt_cntr_reg_n_0_[4] ,\sig_btt_cntr_reg_n_0_[3] ,\sig_btt_cntr_reg_n_0_[2] ,\sig_btt_cntr_reg_n_0_[1] ,\sig_btt_cntr_reg_n_0_[0] }),
        .S({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}),
        .ld_btt_cntr_reg1(ld_btt_cntr_reg1),
        .ld_btt_cntr_reg1_reg(SLICE_INSERTION_n_4),
        .ld_btt_cntr_reg2(ld_btt_cntr_reg2),
        .ld_btt_cntr_reg2_reg(SLICE_INSERTION_n_1),
        .ld_btt_cntr_reg2_reg_0(SLICE_INSERTION_n_2),
        .ld_btt_cntr_reg3(ld_btt_cntr_reg3),
        .ld_btt_cntr_reg3_reg(I_MSSAI_SKID_BUF_n_10),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_valid_i_reg_0(I_TSTRB_FIFO_n_0),
        .out(sig_btt_cntr_dup[15:8]),
        .sig_btt_eq_0(sig_btt_eq_0),
        .sig_btt_eq_0_reg(SLICE_INSERTION_n_6),
        .sig_cmd_full(sig_cmd_full),
        .sig_curr_eof_reg(sig_curr_eof_reg),
        .sig_curr_strt_offset(sig_curr_strt_offset),
        .sig_fifo_mssai(sig_fifo_mssai),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_stream_rst(sig_stream_rst),
        .sig_valid_fifo_ld12_out(sig_valid_fifo_ld12_out),
        .slice_insert_valid(slice_insert_valid),
        .\storage_data_reg[8]_0 (slice_insert_data));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_4),
        .Q(ld_btt_cntr_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_2),
        .Q(ld_btt_cntr_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ld_btt_cntr_reg3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(SLICE_INSERTION_n_1),
        .Q(ld_btt_cntr_reg3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[0]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[0]),
        .O(sel0[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[10]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [10]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[10]),
        .O(sel0[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[11]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [11]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[11]),
        .O(sel0[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[12]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [12]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[12]),
        .O(sel0[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[13]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [13]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[13]),
        .O(sel0[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[14]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [14]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[14]),
        .O(sel0[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[15]_i_3__0 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [15]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[15]),
        .O(sel0[15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[1]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [1]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[1]),
        .O(sel0[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[2]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [2]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[2]),
        .O(sel0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[3]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [3]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[3]),
        .O(sel0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[4]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [4]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[4]),
        .O(sel0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[5]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [5]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[5]),
        .O(sel0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[6]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [6]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[6]),
        .O(sel0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[7]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [7]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[7]),
        .O(sel0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[8]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [8]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[8]),
        .O(sel0[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \sig_btt_cntr[9]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [9]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_btt_cntr_prv0[9]),
        .O(sel0[9]));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(sig_btt_cntr_dup[0]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(sig_btt_cntr_dup[10]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(sig_btt_cntr_dup[11]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(sig_btt_cntr_dup[12]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(sig_btt_cntr_dup[13]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(sig_btt_cntr_dup[14]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(sig_btt_cntr_dup[15]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(sig_btt_cntr_dup[1]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(sig_btt_cntr_dup[2]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(sig_btt_cntr_dup[3]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(sig_btt_cntr_dup[4]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(sig_btt_cntr_dup[5]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(sig_btt_cntr_dup[6]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(sig_btt_cntr_dup[7]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(sig_btt_cntr_dup[8]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_dup_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(sig_btt_cntr_dup[9]),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_prv0_carry_n_0,sig_btt_cntr_prv0_carry_n_1,sig_btt_cntr_prv0_carry_n_2,sig_btt_cntr_prv0_carry_n_3}),
        .CYINIT(1'b1),
        .DI(sig_btt_cntr_dup[3:0]),
        .O(sig_btt_cntr_prv0[3:0]),
        .S({sig_btt_cntr_prv0_carry_i_1_n_0,sig_btt_cntr_prv0_carry_i_2_n_0,sig_btt_cntr_prv0_carry_i_3_n_0,sig_btt_cntr_prv0_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__0
       (.CI(sig_btt_cntr_prv0_carry_n_0),
        .CO({sig_btt_cntr_prv0_carry__0_n_0,sig_btt_cntr_prv0_carry__0_n_1,sig_btt_cntr_prv0_carry__0_n_2,sig_btt_cntr_prv0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[7:4]),
        .O(sig_btt_cntr_prv0[7:4]),
        .S({sig_btt_cntr_prv0_carry__0_i_1_n_0,sig_btt_cntr_prv0_carry__0_i_2_n_0,sig_btt_cntr_prv0_carry__0_i_3_n_0,sig_btt_cntr_prv0_carry__0_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_1
       (.I0(sig_btt_cntr_dup[7]),
        .I1(\sig_btt_cntr_reg_n_0_[7] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_2
       (.I0(sig_btt_cntr_dup[6]),
        .I1(\sig_btt_cntr_reg_n_0_[6] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_3
       (.I0(sig_btt_cntr_dup[5]),
        .I1(\sig_btt_cntr_reg_n_0_[5] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__0_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(\sig_btt_cntr_reg_n_0_[4] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__1
       (.CI(sig_btt_cntr_prv0_carry__0_n_0),
        .CO({sig_btt_cntr_prv0_carry__1_n_0,sig_btt_cntr_prv0_carry__1_n_1,sig_btt_cntr_prv0_carry__1_n_2,sig_btt_cntr_prv0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sig_btt_cntr_dup[11:8]),
        .O(sig_btt_cntr_prv0[11:8]),
        .S({sig_btt_cntr_prv0_carry__1_i_1_n_0,sig_btt_cntr_prv0_carry__1_i_2_n_0,sig_btt_cntr_prv0_carry__1_i_3_n_0,sig_btt_cntr_prv0_carry__1_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_1
       (.I0(sig_btt_cntr_dup[11]),
        .I1(\sig_btt_cntr_reg_n_0_[11] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_2
       (.I0(sig_btt_cntr_dup[10]),
        .I1(\sig_btt_cntr_reg_n_0_[10] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_3
       (.I0(sig_btt_cntr_dup[9]),
        .I1(\sig_btt_cntr_reg_n_0_[9] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__1_i_4
       (.I0(sig_btt_cntr_dup[8]),
        .I1(\sig_btt_cntr_reg_n_0_[8] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sig_btt_cntr_prv0_carry__2
       (.CI(sig_btt_cntr_prv0_carry__1_n_0),
        .CO({NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED[3],sig_btt_cntr_prv0_carry__2_n_1,sig_btt_cntr_prv0_carry__2_n_2,sig_btt_cntr_prv0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,sig_btt_cntr_dup[14:12]}),
        .O(sig_btt_cntr_prv0[15:12]),
        .S({sig_btt_cntr_prv0_carry__2_i_1_n_0,sig_btt_cntr_prv0_carry__2_i_2_n_0,sig_btt_cntr_prv0_carry__2_i_3_n_0,sig_btt_cntr_prv0_carry__2_i_4_n_0}));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_1
       (.I0(sig_btt_cntr_dup[15]),
        .I1(\sig_btt_cntr_reg_n_0_[15] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_1_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_2
       (.I0(sig_btt_cntr_dup[14]),
        .I1(\sig_btt_cntr_reg_n_0_[14] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_2_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_3
       (.I0(sig_btt_cntr_dup[13]),
        .I1(\sig_btt_cntr_reg_n_0_[13] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry__2_i_4
       (.I0(sig_btt_cntr_dup[12]),
        .I1(\sig_btt_cntr_reg_n_0_[12] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h95)) 
    sig_btt_cntr_prv0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_btt_cntr_reg_n_0_[3] ),
        .I2(sig_btt_lteq_max_first_incr),
        .O(sig_btt_cntr_prv0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hA695)) 
    sig_btt_cntr_prv0_carry_i_2
       (.I0(sig_btt_cntr_dup[2]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[2] ),
        .I3(\sig_max_first_increment_reg_n_0_[2] ),
        .O(sig_btt_cntr_prv0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hA695)) 
    sig_btt_cntr_prv0_carry_i_3
       (.I0(sig_btt_cntr_dup[1]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[1] ),
        .I3(\sig_max_first_increment_reg_n_0_[1] ),
        .O(sig_btt_cntr_prv0_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hA695)) 
    sig_btt_cntr_prv0_carry_i_4
       (.I0(sig_btt_cntr_dup[0]),
        .I1(sig_btt_lteq_max_first_incr),
        .I2(\sig_btt_cntr_reg_n_0_[0] ),
        .I3(\sig_max_first_increment_reg_n_0_[0] ),
        .O(sig_btt_cntr_prv0_carry_i_4_n_0));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[0]),
        .Q(\sig_btt_cntr_reg_n_0_[0] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[10]),
        .Q(\sig_btt_cntr_reg_n_0_[10] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[11]),
        .Q(\sig_btt_cntr_reg_n_0_[11] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[12]),
        .Q(\sig_btt_cntr_reg_n_0_[12] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[13]),
        .Q(\sig_btt_cntr_reg_n_0_[13] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[14]),
        .Q(\sig_btt_cntr_reg_n_0_[14] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[15]),
        .Q(\sig_btt_cntr_reg_n_0_[15] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[1]),
        .Q(\sig_btt_cntr_reg_n_0_[1] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[2]),
        .Q(\sig_btt_cntr_reg_n_0_[2] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[3]),
        .Q(\sig_btt_cntr_reg_n_0_[3] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[4]),
        .Q(\sig_btt_cntr_reg_n_0_[4] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[5]),
        .Q(\sig_btt_cntr_reg_n_0_[5] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[6]),
        .Q(\sig_btt_cntr_reg_n_0_[6] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[7]),
        .Q(\sig_btt_cntr_reg_n_0_[7] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[8]),
        .Q(\sig_btt_cntr_reg_n_0_[8] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_btt_cntr02_out),
        .D(sel0[9]),
        .Q(\sig_btt_cntr_reg_n_0_[9] ),
        .R(I_MSSAI_SKID_BUF_n_10));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_eq_0_i_2
       (.I0(sel0[1]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[15]),
        .I4(sig_btt_eq_0_i_6_n_0),
        .I5(sig_btt_eq_0_i_7_n_0),
        .O(sig_btt_eq_0_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    sig_btt_eq_0_i_3
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [9]),
        .I1(sig_ld_cmd),
        .I2(sig_btt_cntr_prv0[9]),
        .I3(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [13]),
        .I4(sig_btt_cntr_prv0[13]),
        .I5(sel0[7]),
        .O(sig_btt_eq_0_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    sig_btt_eq_0_i_4
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[12]),
        .I3(sel0[8]),
        .I4(sel0[4]),
        .I5(sel0[5]),
        .O(sig_btt_eq_0_i_4_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_6
       (.I0(sig_btt_cntr_prv0[11]),
        .I1(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [11]),
        .I2(sig_btt_cntr_prv0[0]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [0]),
        .O(sig_btt_eq_0_i_6_n_0));
  LUT6 #(
    .INIT(64'hFAFFFAFAFACCFAFA)) 
    sig_btt_eq_0_i_7
       (.I0(sig_btt_cntr_prv0[14]),
        .I1(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [14]),
        .I2(sig_btt_cntr_prv0[10]),
        .I3(sig_cmd_full),
        .I4(sig_sm_ld_dre_cmd),
        .I5(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [10]),
        .O(sig_btt_eq_0_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_0_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_14),
        .Q(sig_btt_eq_0),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry
       (.CI(1'b0),
        .CO({sig_btt_lteq_max_first_incr0_carry_n_0,sig_btt_lteq_max_first_incr0_carry_n_1,sig_btt_lteq_max_first_incr0_carry_n_2,sig_btt_lteq_max_first_incr0_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,sig_btt_lteq_max_first_incr0_carry_i_1_n_0,sig_btt_lteq_max_first_incr0_carry_i_2_n_0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lteq_max_first_incr0_carry_i_3_n_0,sig_btt_lteq_max_first_incr0_carry_i_4_n_0,sig_btt_lteq_max_first_incr0_carry_i_5_n_0,sig_btt_lteq_max_first_incr0_carry_i_6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 sig_btt_lteq_max_first_incr0_carry__0
       (.CI(sig_btt_lteq_max_first_incr0_carry_n_0),
        .CO({sig_btt_lteq_max_first_incr,sig_btt_lteq_max_first_incr0_carry__0_n_1,sig_btt_lteq_max_first_incr0_carry__0_n_2,sig_btt_lteq_max_first_incr0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED[3:0]),
        .S({SLICE_INSERTION_n_7,SLICE_INSERTION_n_8,SLICE_INSERTION_n_9,SLICE_INSERTION_n_10}));
  LUT3 #(
    .INIT(8'h04)) 
    sig_btt_lteq_max_first_incr0_carry_i_1
       (.I0(sig_btt_cntr_dup[3]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_cntr_dup[2]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    sig_btt_lteq_max_first_incr0_carry_i_2
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_btt_cntr_dup[0]),
        .I2(sig_btt_cntr_dup[1]),
        .I3(\sig_max_first_increment_reg_n_0_[1] ),
        .O(sig_btt_lteq_max_first_incr0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_3
       (.I0(sig_btt_cntr_dup[6]),
        .I1(sig_btt_cntr_dup[7]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry_i_4
       (.I0(sig_btt_cntr_dup[4]),
        .I1(sig_btt_cntr_dup[5]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_4_n_0));
  LUT3 #(
    .INIT(8'h09)) 
    sig_btt_lteq_max_first_incr0_carry_i_5
       (.I0(sig_btt_cntr_dup[2]),
        .I1(\sig_max_first_increment_reg_n_0_[2] ),
        .I2(sig_btt_cntr_dup[3]),
        .O(sig_btt_lteq_max_first_incr0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    sig_btt_lteq_max_first_incr0_carry_i_6
       (.I0(sig_btt_cntr_dup[0]),
        .I1(\sig_max_first_increment_reg_n_0_[0] ),
        .I2(sig_btt_cntr_dup[1]),
        .I3(\sig_max_first_increment_reg_n_0_[1] ),
        .O(sig_btt_lteq_max_first_incr0_carry_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_9),
        .Q(sig_scatter2drc_cmd_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_MSSAI_SKID_BUF_n_6),
        .Q(sig_cmd_full),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    sig_curr_eof_reg_i_1
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .O(sig_ld_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_curr_eof_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_ld_cmd),
        .D(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [16]),
        .Q(sig_curr_eof_reg),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[0]_i_1 
       (.I0(sig_curr_strt_offset[0]),
        .I1(sig_ld_cmd),
        .I2(sig_scatter2dre_src_align[0]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \sig_curr_strt_offset[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_ld_cmd),
        .I2(sig_scatter2dre_src_align[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_eop_sent_reg),
        .I5(sig_valid_fifo_ld12_out),
        .O(\sig_curr_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[0]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_curr_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_curr_strt_offset[1]_i_1_n_0 ),
        .Q(sig_curr_strt_offset[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    sig_eop_halt_xfer_i_1
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_eop_halt_xfer),
        .I2(I_MSSAI_SKID_BUF_n_10),
        .O(sig_eop_halt_xfer_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_halt_xfer_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_halt_xfer_i_1_n_0),
        .Q(sig_eop_halt_xfer),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_eop_sent_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_eop_sent1_out),
        .Q(sig_eop_sent_reg),
        .R(sig_eop_sent_reg0));
  LUT4 #(
    .INIT(16'hF704)) 
    \sig_fifo_mssai[0]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(ld_btt_cntr_reg1),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_fifo_mssai[0]),
        .O(\sig_fifo_mssai[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFF9F0090)) 
    \sig_fifo_mssai[1]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(sig_scatter2dre_src_align[1]),
        .I2(ld_btt_cntr_reg1),
        .I3(ld_btt_cntr_reg2),
        .I4(sig_fifo_mssai[1]),
        .O(\sig_fifo_mssai[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[0]_i_1_n_0 ),
        .Q(sig_fifo_mssai[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fifo_mssai_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_fifo_mssai[1]_i_1_n_0 ),
        .Q(sig_fifo_mssai[1]),
        .R(sig_eop_sent_reg0));
  LUT6 #(
    .INIT(64'h00A0C0C000A000A0)) 
    \sig_max_first_increment[0]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[0] ),
        .I1(sig_scatter2dre_src_align[0]),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_valid_fifo_ld12_out),
        .I4(sig_cmd_full),
        .I5(sig_sm_ld_dre_cmd),
        .O(\sig_max_first_increment[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C003C000000AA00)) 
    \sig_max_first_increment[1]_i_1 
       (.I0(\sig_max_first_increment_reg_n_0_[1] ),
        .I1(sig_scatter2dre_src_align[0]),
        .I2(sig_scatter2dre_src_align[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_valid_fifo_ld12_out),
        .I5(sig_ld_cmd),
        .O(\sig_max_first_increment[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFF1FFF1F0010)) 
    \sig_max_first_increment[2]_i_1 
       (.I0(sig_scatter2dre_src_align[0]),
        .I1(sig_scatter2dre_src_align[1]),
        .I2(sig_sm_ld_dre_cmd),
        .I3(sig_cmd_full),
        .I4(sig_valid_fifo_ld12_out),
        .I5(\sig_max_first_increment_reg_n_0_[2] ),
        .O(\sig_max_first_increment[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[0]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[1]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_max_first_increment_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_max_first_increment[2]_i_1_n_0 ),
        .Q(\sig_max_first_increment_reg_n_0_[2] ),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \sig_next_strt_offset[0]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [0]),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(sig_scatter2dre_src_align[0]),
        .O(\sig_next_strt_offset[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF87FF00007800)) 
    \sig_next_strt_offset[1]_i_1 
       (.I0(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [0]),
        .I1(sig_scatter2dre_src_align[0]),
        .I2(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg [1]),
        .I3(sig_sm_ld_dre_cmd),
        .I4(sig_cmd_full),
        .I5(sig_scatter2dre_src_align[1]),
        .O(\sig_next_strt_offset[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[0]_i_1_n_0 ),
        .Q(sig_scatter2dre_src_align[0]),
        .R(sig_eop_sent_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_offset_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_next_strt_offset[1]_i_1_n_0 ),
        .Q(sig_scatter2dre_src_align[1]),
        .R(sig_eop_sent_reg0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord
   (full,
    empty,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    SR,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg_0_0 ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_1 ,
    \INCLUDE_UNPACKING.lsig_ld_offset ,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_4 ,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_flush_db108_out,
    \gwdc.wr_data_count_i_reg[6] ,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr ,
    sig_input_accept21_out,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    Q,
    out,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    sig_ok_to_post_rd_addr_reg_1);
  output full;
  output empty;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output [0:0]SR;
  output [9:0]D;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output \gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  output \INCLUDE_UNPACKING.lsig_ld_offset ;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_4 ;
  output [0:0]E;
  output [8:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output sig_flush_db108_out;
  output \gwdc.wr_data_count_i_reg[6] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [74:0]din;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  input sig_input_accept21_out;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input [0:0]Q;
  input out;
  input [3:0]sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input sig_ok_to_post_rd_addr_reg_1;

  wire [9:0]D;
  wire [0:0]E;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INCLUDE_UNPACKING.lsig_ld_offset ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [74:0]din;
  wire empty;
  wire full;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_4 ;
  wire [8:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gwdc.wr_data_count_i_reg[6] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_input_accept21_out;
  wire [3:0]sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.D(D),
        .E(E),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr (\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_cmd_loaded_reg (\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ),
        .\INCLUDE_UNPACKING.lsig_ld_offset (\INCLUDE_UNPACKING.lsig_ld_offset ),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .din(din),
        .empty(empty),
        .full(full),
        .\gen_fwft.empty_fwft_i_reg (\gen_fwft.empty_fwft_i_reg ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_0 (\gen_wr_a.gen_word_narrow.mem_reg_0_0 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_1 (\gen_wr_a.gen_word_narrow.mem_reg_0_1 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_2 (\gen_wr_a.gen_word_narrow.mem_reg_0_2 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_3 (\gen_wr_a.gen_word_narrow.mem_reg_0_3 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_0_4 (\gen_wr_a.gen_word_narrow.mem_reg_0_4 ),
        .\gen_wr_a.gen_word_narrow.mem_reg_1 (\gen_wr_a.gen_word_narrow.mem_reg_1 ),
        .\gwdc.wr_data_count_i_reg[6] (\gwdc.wr_data_count_i_reg[6] ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db108_out(sig_flush_db108_out),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_ok_to_post_rd_addr_reg(sig_ok_to_post_rd_addr_reg),
        .sig_ok_to_post_rd_addr_reg_0(sig_ok_to_post_rd_addr_reg_0),
        .sig_ok_to_post_rd_addr_reg_1(sig_ok_to_post_rd_addr_reg_1),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized0
   (dout,
    empty,
    sig_tlast_out_reg,
    E,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ,
    S,
    SR,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    D,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ,
    \sig_byte_cntr_reg[6] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ,
    sig_clr_dbeat_cntr0_out,
    sig_tlast_out_reg_0,
    sig_tlast_out_reg_1,
    sig_ld_byte_cntr,
    sig_dre_halted_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_dre2ibtt_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    full,
    \INCLUDE_PACKING.lsig_packer_full ,
    sig_sf_strt_addr_offset,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    CO,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_pcc2sf_xfer_ready,
    sig_burst_dbeat_cntr,
    sig_dre2ibtt_tvalid,
    sig_dre_halted,
    \sig_xfer_len_reg_reg[0] ,
    sig_child_addr_cntr_lsh_reg,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \INCLUDE_PACKING.lsig_first_dbeat );
  output [8:0]dout;
  output empty;
  output sig_tlast_out_reg;
  output [0:0]E;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  output [0:0]S;
  output [0:0]SR;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [3:0]D;
  output [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  output [2:0]\sig_byte_cntr_reg[6] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]sig_tlast_out_reg_0;
  output [0:0]sig_tlast_out_reg_1;
  output sig_ld_byte_cntr;
  output sig_dre_halted_reg;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output [3:0]O;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [8:0]din;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  input full;
  input \INCLUDE_PACKING.lsig_packer_full ;
  input sig_sf_strt_addr_offset;
  input \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input [0:0]CO;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input sig_pcc2sf_xfer_ready;
  input [2:0]sig_burst_dbeat_cntr;
  input sig_dre2ibtt_tvalid;
  input sig_dre_halted;
  input \sig_xfer_len_reg_reg[0] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input \INCLUDE_PACKING.lsig_first_dbeat ;

  wire [0:0]CO;
  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire \INCLUDE_PACKING.lsig_packer_full ;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SR;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [2:0]sig_burst_dbeat_cntr;
  wire [2:0]\sig_byte_cntr_reg[6] ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_csm_pop_child_cmd;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_halted_reg;
  wire sig_ld_byte_cntr;
  wire sig_pcc2sf_xfer_ready;
  wire sig_sf_strt_addr_offset;
  wire sig_stream_rst;
  wire sig_tlast_out_reg;
  wire [0:0]sig_tlast_out_reg_0;
  wire [0:0]sig_tlast_out_reg_1;
  wire \sig_xfer_len_reg_reg[0] ;
  wire wr_en;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0 \NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.CO(CO),
        .D(D),
        .\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ),
        .\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] (\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ),
        .\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 (\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .\INCLUDE_PACKING.lsig_first_dbeat (\INCLUDE_PACKING.lsig_first_dbeat ),
        .\INCLUDE_PACKING.lsig_first_dbeat_reg (\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .\INCLUDE_PACKING.lsig_packer_full (\INCLUDE_PACKING.lsig_packer_full ),
        .O(O),
        .S(S),
        .SR(SR),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ),
        .\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 (\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_burst_dbeat_cntr(sig_burst_dbeat_cntr),
        .\sig_byte_cntr_reg[6] (\sig_byte_cntr_reg[6] ),
        .sig_child_addr_cntr_lsh_reg(sig_child_addr_cntr_lsh_reg),
        .\sig_child_addr_cntr_lsh_reg[3] (\sig_child_addr_cntr_lsh_reg[3] ),
        .\sig_child_addr_cntr_lsh_reg[7] (\sig_child_addr_cntr_lsh_reg[7] ),
        .sig_child_qual_first_of_2(sig_child_qual_first_of_2),
        .sig_child_qual_first_of_2_reg(sig_child_qual_first_of_2_reg),
        .sig_clr_dbeat_cntr0_out(sig_clr_dbeat_cntr0_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_dre2ibtt_tlast(sig_dre2ibtt_tlast),
        .sig_dre2ibtt_tvalid(sig_dre2ibtt_tvalid),
        .sig_dre_halted(sig_dre_halted),
        .sig_dre_halted_reg(sig_dre_halted_reg),
        .sig_dre_tvalid_i_reg(E),
        .sig_ld_byte_cntr(sig_ld_byte_cntr),
        .sig_pcc2sf_xfer_ready(sig_pcc2sf_xfer_ready),
        .sig_sf_strt_addr_offset(sig_sf_strt_addr_offset),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_out_reg(sig_tlast_out_reg),
        .sig_tlast_out_reg_0(sig_tlast_out_reg_0),
        .sig_tlast_out_reg_1(sig_tlast_out_reg_1),
        .\sig_xfer_len_reg_reg[0] (\sig_xfer_len_reg_reg[0] ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "axi_datamover_sfifo_autord" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_sfifo_autord__parameterized1
   (full,
    dout,
    empty,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    \INCLUDE_PACKING.lsig_packer_full ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] );
  output full;
  output [73:0]dout;
  output empty;
  output [0:0]E;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [73:0]din;
  input rd_en;
  input \INCLUDE_PACKING.lsig_packer_full ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;

  wire [0:0]E;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.lsig_packer_full ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized1 \BLK_MEM.I_SYNC_FIFOGEN_FIFO 
       (.E(E),
        .\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] (\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .\INCLUDE_PACKING.lsig_packer_full (\INCLUDE_PACKING.lsig_packer_full ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .\gen_wr_a.gen_word_narrow.mem_reg_0 (\gen_wr_a.gen_word_narrow.mem_reg_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .rd_en(rd_en),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid2mm_buf
   (out,
    sig_s_ready_out_reg_0,
    m_axi_s2mm_wvalid,
    sig_last_skid_reg,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wdata,
    Q,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    sig_m_valid_out_reg_0,
    m_axi_s2mm_wready,
    sig_init_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    D,
    \sig_strb_skid_reg_reg[7]_0 ,
    \sig_strb_reg_out_reg[7]_0 );
  output out;
  output sig_s_ready_out_reg_0;
  output m_axi_s2mm_wvalid;
  output sig_last_skid_reg;
  output m_axi_s2mm_wlast;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]Q;
  output [7:0]m_axi_s2mm_wstrb;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input sig_m_valid_out_reg_0;
  input m_axi_s2mm_wready;
  input sig_init_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [63:0]D;
  input [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  input [7:0]\sig_strb_reg_out_reg[7]_0 ;

  wire [63:0]D;
  wire [7:0]Q;
  wire m_axi_s2mm_aclk;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__2_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]\sig_strb_skid_reg_reg[7]_0 ;
  wire sig_stream_rst;

  assign m_axi_s2mm_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_s_ready_out_reg_0 = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__2 
       (.I0(D[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__2 
       (.I0(D[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__2 
       (.I0(D[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__2 
       (.I0(D[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__2 
       (.I0(D[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__2 
       (.I0(D[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__2 
       (.I0(D[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__2 
       (.I0(D[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__2 
       (.I0(D[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__2 
       (.I0(D[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__2 
       (.I0(D[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__2 
       (.I0(D[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__2 
       (.I0(D[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__2 
       (.I0(D[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__2 
       (.I0(D[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__2 
       (.I0(D[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__1 
       (.I0(D[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__1 
       (.I0(D[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__1 
       (.I0(D[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__1 
       (.I0(D[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__1 
       (.I0(D[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__1 
       (.I0(D[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__2 
       (.I0(D[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__1 
       (.I0(D[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__2 
       (.I0(D[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1__0 
       (.I0(D[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1__0 
       (.I0(D[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1__0 
       (.I0(D[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1__0 
       (.I0(D[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1__0 
       (.I0(D[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1__0 
       (.I0(D[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1__0 
       (.I0(D[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1__0 
       (.I0(D[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__2 
       (.I0(D[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1__0 
       (.I0(D[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1__0 
       (.I0(D[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1__0 
       (.I0(D[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1__0 
       (.I0(D[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1__0 
       (.I0(D[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1__0 
       (.I0(D[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1__0 
       (.I0(D[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1__0 
       (.I0(D[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1__0 
       (.I0(D[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1__0 
       (.I0(D[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__2 
       (.I0(D[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1__0 
       (.I0(D[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1__0 
       (.I0(D[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1__0 
       (.I0(D[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1__0 
       (.I0(D[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1__0 
       (.I0(D[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1__0 
       (.I0(D[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1__0 
       (.I0(D[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1__0 
       (.I0(D[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1__0 
       (.I0(D[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1__0 
       (.I0(D[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__2 
       (.I0(D[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1__0 
       (.I0(D[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1__0 
       (.I0(D[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1__0 
       (.I0(D[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(m_axi_s2mm_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_2 
       (.I0(D[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__2 
       (.I0(D[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__2 
       (.I0(D[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__2 
       (.I0(D[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__2 
       (.I0(D[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_s2mm_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_s2mm_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_s2mm_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_s2mm_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_s2mm_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_s2mm_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_s2mm_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_s2mm_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_s2mm_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_s2mm_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_s2mm_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_s2mm_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_s2mm_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_s2mm_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_s2mm_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_s2mm_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_s2mm_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_s2mm_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_s2mm_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_s2mm_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_s2mm_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_s2mm_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_s2mm_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_s2mm_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_s2mm_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_s2mm_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_s2mm_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_s2mm_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_s2mm_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_s2mm_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_s2mm_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_s2mm_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_s2mm_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_s2mm_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_s2mm_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_s2mm_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_s2mm_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_s2mm_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_s2mm_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_s2mm_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_s2mm_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_s2mm_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_s2mm_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_s2mm_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_s2mm_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_s2mm_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_s2mm_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_s2mm_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_s2mm_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_s2mm_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_s2mm_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_s2mm_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_s2mm_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_s2mm_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_s2mm_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_s2mm_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_s2mm_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_s2mm_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_s2mm_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_s2mm_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_s2mm_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_s2mm_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_s2mm_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_s2mm_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(D[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_s2mm_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0444000044444444)) 
    sig_m_valid_dup_i_1__2
       (.I0(sig_init_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(m_axi_s2mm_wready),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(sig_m_valid_out_reg_0),
        .O(sig_m_valid_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__2_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    sig_s_ready_dup_i_1__2
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_out_reg_0),
        .I2(sig_s_ready_dup),
        .I3(m_axi_s2mm_wready),
        .I4(sig_init_reg),
        .O(sig_s_ready_dup_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__2_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [0]),
        .Q(m_axi_s2mm_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [1]),
        .Q(m_axi_s2mm_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [2]),
        .Q(m_axi_s2mm_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [3]),
        .Q(m_axi_s2mm_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [4]),
        .Q(m_axi_s2mm_wstrb[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [5]),
        .Q(m_axi_s2mm_wstrb[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [6]),
        .Q(m_axi_s2mm_wstrb[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_strb_reg_out_reg[7]_0 [7]),
        .Q(m_axi_s2mm_wstrb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_strb_skid_reg_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_skid_buf
   (out,
    sig_ibtt2wdc_tlast,
    \sig_data_reg_out_reg[67]_0 ,
    sig_m_valid_out_reg_0,
    sig_m_valid_out_reg_1,
    D,
    E,
    rd_en,
    \sig_strb_reg_out_reg[7]_0 ,
    m_axi_s2mm_aclk,
    sig_stream_rst,
    dout,
    sig_m_valid_out_reg_2,
    sig_init_reg,
    empty,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg ,
    \GEN_INDET_BTT.lsig_eop_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] ,
    \sig_data_skid_reg_reg[67]_0 );
  output out;
  output sig_ibtt2wdc_tlast;
  output [67:0]\sig_data_reg_out_reg[67]_0 ;
  output sig_m_valid_out_reg_0;
  output [0:0]sig_m_valid_out_reg_1;
  output [3:0]D;
  output [0:0]E;
  output rd_en;
  output [7:0]\sig_strb_reg_out_reg[7]_0 ;
  input m_axi_s2mm_aclk;
  input sig_stream_rst;
  input [73:0]dout;
  input sig_m_valid_out_reg_2;
  input sig_init_reg;
  input empty;
  input \GEN_INDET_BTT.lsig_end_of_cmd_reg ;
  input \GEN_INDET_BTT.lsig_eop_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  input [3:0]\sig_data_skid_reg_reg[67]_0 ;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg ;
  wire \GEN_INDET_BTT.lsig_eop_reg ;
  wire [73:0]dout;
  wire empty;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data_reg_out_en;
  wire [67:0]\sig_data_reg_out_reg[67]_0 ;
  wire [67:0]sig_data_skid_mux_out;
  wire [67:0]sig_data_skid_reg;
  wire [3:0]\sig_data_skid_reg_reg[67]_0 ;
  wire sig_ibtt2wdc_eop;
  wire sig_ibtt2wdc_tlast;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire [0:0]sig_m_valid_out_reg_1;
  wire sig_m_valid_out_reg_2;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__3_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [8:0]sig_strb_skid_mux_out;
  wire [8:0]sig_strb_skid_reg;
  wire sig_stream_rst;

  assign out = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .O(E));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(\sig_data_reg_out_reg[67]_0 [67]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(\sig_data_reg_out_reg[67]_0 [66]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(\sig_data_reg_out_reg[67]_0 [65]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(\sig_data_reg_out_reg[67]_0 [64]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1 
       (.CI(1'b0),
        .CO({sig_m_valid_out_reg_1,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0 }),
        .O(D),
        .S(\GEN_INDET_BTT.lsig_byte_cntr_reg[3] ));
  LUT4 #(
    .INIT(16'hFD20)) 
    \GEN_INDET_BTT.lsig_eop_reg_i_1 
       (.I0(sig_m_valid_out),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_ibtt2wdc_eop),
        .I3(\GEN_INDET_BTT.lsig_eop_reg ),
        .O(sig_m_valid_out_reg_0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1__1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1__1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1__1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1__1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1__1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1__1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1__1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1__1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1__1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1__1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1__1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1__1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1__1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1__1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1__1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1__1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1__0 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1__0 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1__0 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1__0 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1__0 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1__0 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1__1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1__0 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1__1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(dout[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(dout[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1__1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(dout[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(dout[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(dout[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(dout[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(dout[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(dout[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(dout[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(dout[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(dout[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(dout[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1__1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(dout[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(dout[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(dout[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(dout[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(dout[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(dout[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(dout[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(dout[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(dout[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(dout[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1__1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(dout[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(dout[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(dout[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_1__0 
       (.I0(dout[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[64]_i_1 
       (.I0(\sig_data_skid_reg_reg[67]_0 [0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[64]),
        .O(sig_data_skid_mux_out[64]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[65]_i_1 
       (.I0(\sig_data_skid_reg_reg[67]_0 [1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[65]),
        .O(sig_data_skid_mux_out[65]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[66]_i_1 
       (.I0(\sig_data_skid_reg_reg[67]_0 [2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[66]),
        .O(sig_data_skid_mux_out[66]));
  LUT2 #(
    .INIT(4'h7)) 
    \sig_data_reg_out[67]_i_1 
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_out_reg_2),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[67]_i_2 
       (.I0(\sig_data_skid_reg_reg[67]_0 [3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[67]),
        .O(sig_data_skid_mux_out[67]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1__1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1__1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1__1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1__1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[67]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[67]_0 [10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[67]_0 [11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[67]_0 [12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[67]_0 [13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[67]_0 [14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[67]_0 [15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[67]_0 [16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[67]_0 [17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[67]_0 [18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[67]_0 [19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[67]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[67]_0 [20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[67]_0 [21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[67]_0 [22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[67]_0 [23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[67]_0 [24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[67]_0 [25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[67]_0 [26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[67]_0 [27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[67]_0 [28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[67]_0 [29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[67]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[67]_0 [30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[67]_0 [31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(\sig_data_reg_out_reg[67]_0 [32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(\sig_data_reg_out_reg[67]_0 [33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(\sig_data_reg_out_reg[67]_0 [34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(\sig_data_reg_out_reg[67]_0 [35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(\sig_data_reg_out_reg[67]_0 [36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(\sig_data_reg_out_reg[67]_0 [37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(\sig_data_reg_out_reg[67]_0 [38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(\sig_data_reg_out_reg[67]_0 [39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[67]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(\sig_data_reg_out_reg[67]_0 [40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(\sig_data_reg_out_reg[67]_0 [41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(\sig_data_reg_out_reg[67]_0 [42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(\sig_data_reg_out_reg[67]_0 [43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(\sig_data_reg_out_reg[67]_0 [44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(\sig_data_reg_out_reg[67]_0 [45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(\sig_data_reg_out_reg[67]_0 [46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(\sig_data_reg_out_reg[67]_0 [47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(\sig_data_reg_out_reg[67]_0 [48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(\sig_data_reg_out_reg[67]_0 [49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[67]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(\sig_data_reg_out_reg[67]_0 [50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(\sig_data_reg_out_reg[67]_0 [51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(\sig_data_reg_out_reg[67]_0 [52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(\sig_data_reg_out_reg[67]_0 [53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(\sig_data_reg_out_reg[67]_0 [54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(\sig_data_reg_out_reg[67]_0 [55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(\sig_data_reg_out_reg[67]_0 [56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(\sig_data_reg_out_reg[67]_0 [57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(\sig_data_reg_out_reg[67]_0 [58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(\sig_data_reg_out_reg[67]_0 [59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[67]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(\sig_data_reg_out_reg[67]_0 [60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(\sig_data_reg_out_reg[67]_0 [61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(\sig_data_reg_out_reg[67]_0 [62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(\sig_data_reg_out_reg[67]_0 [63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[64]),
        .Q(\sig_data_reg_out_reg[67]_0 [64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[65]),
        .Q(\sig_data_reg_out_reg[67]_0 [65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[66]),
        .Q(\sig_data_reg_out_reg[67]_0 [66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[67]),
        .Q(\sig_data_reg_out_reg[67]_0 [67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[67]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[67]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[67]_0 [8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[67]_0 [9]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_data_skid_reg[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_data_skid_reg[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_data_skid_reg[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_data_skid_reg[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_data_skid_reg[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_data_skid_reg[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[38]),
        .Q(sig_data_skid_reg[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[39]),
        .Q(sig_data_skid_reg[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[40]),
        .Q(sig_data_skid_reg[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[41]),
        .Q(sig_data_skid_reg[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[42]),
        .Q(sig_data_skid_reg[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[43]),
        .Q(sig_data_skid_reg[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[44]),
        .Q(sig_data_skid_reg[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[45]),
        .Q(sig_data_skid_reg[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[46]),
        .Q(sig_data_skid_reg[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[47]),
        .Q(sig_data_skid_reg[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[48]),
        .Q(sig_data_skid_reg[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[49]),
        .Q(sig_data_skid_reg[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[50]),
        .Q(sig_data_skid_reg[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[51]),
        .Q(sig_data_skid_reg[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[52]),
        .Q(sig_data_skid_reg[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[53]),
        .Q(sig_data_skid_reg[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[54]),
        .Q(sig_data_skid_reg[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[55]),
        .Q(sig_data_skid_reg[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[56]),
        .Q(sig_data_skid_reg[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[57]),
        .Q(sig_data_skid_reg[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[58]),
        .Q(sig_data_skid_reg[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[59]),
        .Q(sig_data_skid_reg[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[60]),
        .Q(sig_data_skid_reg[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[61]),
        .Q(sig_data_skid_reg[61]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[62]),
        .Q(sig_data_skid_reg[62]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[63]),
        .Q(sig_data_skid_reg[63]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[64] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [0]),
        .Q(sig_data_skid_reg[64]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[65] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [1]),
        .Q(sig_data_skid_reg[65]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[66] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [2]),
        .Q(sig_data_skid_reg[66]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[67] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(\sig_data_skid_reg_reg[67]_0 [3]),
        .Q(sig_data_skid_reg[67]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_1__0
       (.I0(dout[72]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(sig_ibtt2wdc_tlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[72]),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h08000F000A000F00)) 
    sig_m_valid_dup_i_1__3
       (.I0(sig_m_valid_dup),
        .I1(sig_m_valid_out_reg_2),
        .I2(sig_init_reg),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(empty),
        .I5(sig_s_ready_dup),
        .O(sig_m_valid_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__3_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFDFDDDFD)) 
    sig_s_ready_dup_i_1__3
       (.I0(sig_m_valid_out_reg_2),
        .I1(sig_init_reg),
        .I2(sig_s_ready_dup),
        .I3(sig_m_valid_dup),
        .I4(empty),
        .O(sig_s_ready_dup_i_1__3_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_dup),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__3_n_0),
        .Q(sig_s_ready_out),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__1 
       (.I0(dout[64]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__1 
       (.I0(dout[65]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__1 
       (.I0(dout[66]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1__0 
       (.I0(dout[67]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(dout[68]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[4]),
        .O(sig_strb_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(dout[69]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[5]),
        .O(sig_strb_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(dout[70]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[6]),
        .O(sig_strb_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[7]_i_1__0 
       (.I0(dout[71]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[7]),
        .O(sig_strb_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[8]_i_1 
       (.I0(dout[73]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[8]),
        .O(sig_strb_skid_mux_out[8]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[7]_0 [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[7]_0 [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[7]_0 [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[7]_0 [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[4]),
        .Q(\sig_strb_reg_out_reg[7]_0 [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[5]),
        .Q(\sig_strb_reg_out_reg[7]_0 [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[6]),
        .Q(\sig_strb_reg_out_reg[7]_0 [6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[7]),
        .Q(\sig_strb_reg_out_reg[7]_0 [7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_strb_skid_mux_out[8]),
        .Q(sig_ibtt2wdc_eop),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[64]),
        .Q(sig_strb_skid_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[65]),
        .Q(sig_strb_skid_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[66]),
        .Q(sig_strb_skid_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[67]),
        .Q(sig_strb_skid_reg[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[68]),
        .Q(sig_strb_skid_reg[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[69]),
        .Q(sig_strb_skid_reg[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[70]),
        .Q(sig_strb_skid_reg[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[71]),
        .Q(sig_strb_skid_reg[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[73]),
        .Q(sig_strb_skid_reg[8]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_4__0 
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_slice
   (slice_insert_valid,
    ld_btt_cntr_reg2_reg,
    ld_btt_cntr_reg2_reg_0,
    sig_valid_fifo_ld12_out,
    ld_btt_cntr_reg1_reg,
    E,
    sig_btt_eq_0_reg,
    S,
    \storage_data_reg[8]_0 ,
    m_axi_s2mm_aclk,
    CO,
    ld_btt_cntr_reg2,
    sig_btt_eq_0,
    ld_btt_cntr_reg3,
    ld_btt_cntr_reg3_reg,
    ld_btt_cntr_reg1,
    sig_sm_ld_dre_cmd,
    sig_cmd_full,
    sig_curr_strt_offset,
    Q,
    m_valid_i_reg_0,
    sig_inhibit_rdy_n,
    out,
    sig_curr_eof_reg,
    sig_fifo_mssai,
    sig_stream_rst);
  output slice_insert_valid;
  output ld_btt_cntr_reg2_reg;
  output ld_btt_cntr_reg2_reg_0;
  output sig_valid_fifo_ld12_out;
  output ld_btt_cntr_reg1_reg;
  output [0:0]E;
  output sig_btt_eq_0_reg;
  output [3:0]S;
  output [8:0]\storage_data_reg[8]_0 ;
  input m_axi_s2mm_aclk;
  input [0:0]CO;
  input ld_btt_cntr_reg2;
  input sig_btt_eq_0;
  input ld_btt_cntr_reg3;
  input ld_btt_cntr_reg3_reg;
  input ld_btt_cntr_reg1;
  input sig_sm_ld_dre_cmd;
  input sig_cmd_full;
  input [1:0]sig_curr_strt_offset;
  input [15:0]Q;
  input m_valid_i_reg_0;
  input sig_inhibit_rdy_n;
  input [7:0]out;
  input sig_curr_eof_reg;
  input [1:0]sig_fifo_mssai;
  input sig_stream_rst;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:3]\I_SCATTER_STROBE_GEN/GEN_4BIT_CASE.lsig_end_vect ;
  wire [0:0]\I_SCATTER_STROBE_GEN/GEN_4BIT_CASE.lsig_start_vect ;
  wire [15:0]Q;
  wire [3:0]S;
  wire \areset_d_reg_n_0_[0] ;
  wire ld_btt_cntr_reg1;
  wire ld_btt_cntr_reg1_reg;
  wire ld_btt_cntr_reg2;
  wire ld_btt_cntr_reg2_reg;
  wire ld_btt_cntr_reg2_reg_0;
  wire ld_btt_cntr_reg3;
  wire ld_btt_cntr_reg3_reg;
  wire m_axi_s2mm_aclk;
  wire m_valid_i_i_1_n_0;
  wire m_valid_i_reg_0;
  wire [7:0]out;
  wire p_1_in;
  wire sig_btt_eq_0;
  wire sig_btt_eq_0_reg;
  wire sig_cmd_full;
  wire sig_curr_eof_reg;
  wire [1:0]sig_curr_strt_offset;
  wire [1:0]sig_fifo_mssai;
  wire sig_inhibit_rdy_n;
  wire sig_sm_ld_dre_cmd;
  wire [2:2]sig_stbgen_tstrb;
  wire sig_stream_rst;
  wire [7:4]sig_tstrb_fifo_data_in;
  wire sig_tstrb_fifo_rdy;
  wire sig_tstrb_fifo_valid;
  wire sig_valid_fifo_ld12_out;
  wire slice_insert_valid;
  wire \storage_data[1]_i_1_n_0 ;
  wire \storage_data[6]_i_2_n_0 ;
  wire \storage_data[6]_i_3_n_0 ;
  wire \storage_data[6]_i_4_n_0 ;
  wire [8:0]\storage_data_reg[8]_0 ;

  FDRE \areset_d_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\areset_d_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \areset_d_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\areset_d_reg_n_0_[0] ),
        .Q(p_1_in),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000AEAEAE)) 
    ld_btt_cntr_reg1_i_1
       (.I0(ld_btt_cntr_reg1),
        .I1(sig_sm_ld_dre_cmd),
        .I2(sig_cmd_full),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(ld_btt_cntr_reg3_reg),
        .O(ld_btt_cntr_reg1_reg));
  LUT6 #(
    .INIT(64'h0000000000E2E2E2)) 
    ld_btt_cntr_reg2_i_1
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg1),
        .I3(CO),
        .I4(sig_valid_fifo_ld12_out),
        .I5(ld_btt_cntr_reg3_reg),
        .O(ld_btt_cntr_reg2_reg_0));
  LUT6 #(
    .INIT(64'h000000007F774040)) 
    ld_btt_cntr_reg3_i_1
       (.I0(CO),
        .I1(sig_tstrb_fifo_rdy),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_btt_eq_0),
        .I4(ld_btt_cntr_reg3),
        .I5(ld_btt_cntr_reg3_reg),
        .O(ld_btt_cntr_reg2_reg));
  LUT5 #(
    .INIT(32'h0000FF8A)) 
    m_valid_i_i_1
       (.I0(slice_insert_valid),
        .I1(m_valid_i_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(sig_tstrb_fifo_valid),
        .I4(p_1_in),
        .O(m_valid_i_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    m_valid_i_i_2
       (.I0(ld_btt_cntr_reg2),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg3),
        .O(sig_tstrb_fifo_valid));
  FDRE m_valid_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(m_valid_i_i_1_n_0),
        .Q(slice_insert_valid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h2F22)) 
    \sig_btt_cntr[15]_i_2 
       (.I0(sig_sm_ld_dre_cmd),
        .I1(sig_cmd_full),
        .I2(sig_btt_eq_0),
        .I3(sig_valid_fifo_ld12_out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hD0DD)) 
    sig_btt_eq_0_i_5
       (.I0(sig_valid_fifo_ld12_out),
        .I1(sig_btt_eq_0),
        .I2(sig_cmd_full),
        .I3(sig_sm_ld_dre_cmd),
        .O(sig_btt_eq_0_reg));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_1
       (.I0(out[6]),
        .I1(out[7]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_2
       (.I0(out[4]),
        .I1(out[5]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_3
       (.I0(out[2]),
        .I1(out[3]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_lteq_max_first_incr0_carry__0_i_4
       (.I0(out[0]),
        .I1(out[1]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \storage_data[0]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(sig_curr_strt_offset[0]),
        .O(\I_SCATTER_STROBE_GEN/GEN_4BIT_CASE.lsig_start_vect ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h5545)) 
    \storage_data[1]_i_1 
       (.I0(sig_curr_strt_offset[1]),
        .I1(Q[1]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .O(\storage_data[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00FFAF8F)) 
    \storage_data[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(sig_stbgen_tstrb));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hFFAF8F0F)) 
    \storage_data[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(\I_SCATTER_STROBE_GEN/GEN_4BIT_CASE.lsig_end_vect ));
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[4]_i_1 
       (.I0(sig_fifo_mssai[0]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \storage_data[5]_i_1 
       (.I0(sig_fifo_mssai[1]),
        .I1(CO),
        .O(sig_tstrb_fifo_data_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h005070F0)) 
    \storage_data[6]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\storage_data[6]_i_2_n_0 ),
        .I3(sig_curr_strt_offset[0]),
        .I4(sig_curr_strt_offset[1]),
        .O(sig_tstrb_fifo_data_in[6]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \storage_data[6]_i_2 
       (.I0(\storage_data[6]_i_3_n_0 ),
        .I1(\storage_data[6]_i_4_n_0 ),
        .I2(Q[7]),
        .I3(Q[2]),
        .I4(Q[12]),
        .I5(Q[15]),
        .O(\storage_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \storage_data[6]_i_3 
       (.I0(Q[13]),
        .I1(Q[6]),
        .I2(Q[9]),
        .I3(Q[11]),
        .I4(Q[5]),
        .I5(Q[10]),
        .O(\storage_data[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \storage_data[6]_i_4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[14]),
        .I3(Q[8]),
        .O(\storage_data[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \storage_data[7]_i_1 
       (.I0(CO),
        .I1(sig_curr_eof_reg),
        .O(sig_tstrb_fifo_data_in[7]));
  LUT4 #(
    .INIT(16'hF200)) 
    \storage_data[8]_i_1 
       (.I0(ld_btt_cntr_reg3),
        .I1(sig_btt_eq_0),
        .I2(ld_btt_cntr_reg2),
        .I3(sig_tstrb_fifo_rdy),
        .O(sig_valid_fifo_ld12_out));
  LUT5 #(
    .INIT(32'h00000075)) 
    \storage_data[8]_i_2 
       (.I0(slice_insert_valid),
        .I1(m_valid_i_reg_0),
        .I2(sig_inhibit_rdy_n),
        .I3(\areset_d_reg_n_0_[0] ),
        .I4(p_1_in),
        .O(sig_tstrb_fifo_rdy));
  FDRE \storage_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/GEN_4BIT_CASE.lsig_start_vect ),
        .Q(\storage_data_reg[8]_0 [0]),
        .R(1'b0));
  FDRE \storage_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\storage_data[1]_i_1_n_0 ),
        .Q(\storage_data_reg[8]_0 [1]),
        .R(1'b0));
  FDRE \storage_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_stbgen_tstrb),
        .Q(\storage_data_reg[8]_0 [2]),
        .R(1'b0));
  FDRE \storage_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(\I_SCATTER_STROBE_GEN/GEN_4BIT_CASE.lsig_end_vect ),
        .Q(\storage_data_reg[8]_0 [3]),
        .R(1'b0));
  FDRE \storage_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[4]),
        .Q(\storage_data_reg[8]_0 [4]),
        .R(1'b0));
  FDRE \storage_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[5]),
        .Q(\storage_data_reg[8]_0 [5]),
        .R(1'b0));
  FDRE \storage_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[6]),
        .Q(\storage_data_reg[8]_0 [6]),
        .R(1'b0));
  FDRE \storage_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(sig_tstrb_fifo_data_in[7]),
        .Q(\storage_data_reg[8]_0 [7]),
        .R(1'b0));
  FDRE \storage_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_valid_fifo_ld12_out),
        .D(CO),
        .Q(\storage_data_reg[8]_0 [8]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2
   (D,
    out);
  output [5:0]D;
  input [2:0]out;

  wire [5:0]D;
  wire [2:0]out;

  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_8BIT_CASE.lsig_start_vect 
       (.I0(out[1]),
        .I1(out[0]),
        .I2(out[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_next_strt_strb_reg[1]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h15)) 
    \sig_next_strt_strb_reg[2]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h1F)) 
    \sig_next_strt_strb_reg[4]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_next_strt_strb_reg[5]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sig_next_strt_strb_reg[6]_i_1 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[0]),
        .O(D[5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wr_status_cntl
   (FIFO_Full_reg,
    sig_wsc2stat_status_valid,
    in,
    sig_wdc_status_going_full,
    sig_init_reg,
    sig_halt_reg,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_init_reg_reg,
    sig_init_reg_reg_0,
    sig_init_reg_reg_1,
    m_axi_s2mm_bready,
    sig_inhibit_rdy_n,
    sig_calc_error_reg_reg,
    sig_calc_error_reg_reg_0,
    sig_input_cache_type_reg0,
    SR,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    sig_halt_reg_reg_0,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    out,
    m_axi_s2mm_bvalid,
    sig_data2wsc_valid,
    sig_addr2wsc_calc_error,
    sig_addr_reg_empty,
    sig_psm_pop_input_cmd,
    sig_csm_pop_child_cmd,
    m_axi_s2mm_bresp,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 );
  output FIFO_Full_reg;
  output sig_wsc2stat_status_valid;
  output [19:0]in;
  output sig_wdc_status_going_full;
  output sig_init_reg;
  output sig_halt_reg;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_init_reg_reg;
  output sig_init_reg_reg_0;
  output sig_init_reg_reg_1;
  output m_axi_s2mm_bready;
  output sig_inhibit_rdy_n;
  output sig_calc_error_reg_reg;
  output sig_calc_error_reg_reg_0;
  output sig_input_cache_type_reg0;
  output [0:0]SR;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input sig_halt_reg_reg_0;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input out;
  input m_axi_s2mm_bvalid;
  input sig_data2wsc_valid;
  input sig_addr2wsc_calc_error;
  input sig_addr_reg_empty;
  input sig_psm_pop_input_cmd;
  input sig_csm_pop_child_cmd;
  input [1:0]m_axi_s2mm_bresp;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;

  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_30 ;
  wire \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_31 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire [22:4]\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_10;
  wire I_WRESP_STATUS_FIFO_n_11;
  wire I_WRESP_STATUS_FIFO_n_12;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_9;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_rd_empty_3 ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire out;
  wire p_0_in;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1__0_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_csm_pop_child_cmd;
  wire sig_data2wsc_valid;
  wire sig_halt_reg;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_init_reg_reg;
  wire sig_init_reg_reg_0;
  wire sig_init_reg_reg_1;
  wire sig_input_cache_type_reg0;
  wire sig_psm_pop_input_cmd;
  wire sig_push_coelsc_reg;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized6 \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ,\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 }),
        .E(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\USE_SRL_FIFO.sig_rd_empty_3 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_31 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\USE_SRL_FIFO.sig_rd_empty ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_30 ),
        .Q(sig_wdc_statcnt_reg),
        .in(in[0]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out ),
        .p_0_in(p_0_in),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done_2),
        .sig_init_done_reg_0(I_WRESP_STATUS_FIFO_n_5),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [6]),
        .Q(in[3]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [16]),
        .Q(in[13]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [17]),
        .Q(in[14]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [18]),
        .Q(in[15]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [19]),
        .Q(in[16]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [20]),
        .Q(in[17]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [21]),
        .Q(in[18]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [7]),
        .Q(in[4]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [8]),
        .Q(in[5]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [9]),
        .Q(in[6]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [10]),
        .Q(in[7]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [11]),
        .Q(in[8]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [12]),
        .Q(in[9]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [13]),
        .Q(in[10]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [14]),
        .Q(in[11]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [15]),
        .Q(in[12]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(in[1]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [22]),
        .Q(in[19]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(in[0]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_0_in),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [5]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(in[2]),
        .R(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized5 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_10,I_WRESP_STATUS_FIFO_n_11,I_WRESP_STATUS_FIFO_n_12}),
        .E(I_WRESP_STATUS_FIFO_n_9),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_1),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_2),
        .\INFERRED_GEN.cnt_i_reg[0] (\USE_SRL_FIFO.sig_rd_empty ),
        .\INFERRED_GEN.cnt_i_reg[2] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_30 ),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_31 ),
        .Q(\USE_SRL_FIFO.sig_rd_empty_3 ),
        .SR(SR),
        .in(in[2:1]),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(\GEN_ENABLE_INDET_BTT.sig_dcntl_sfifo_out [4]),
        .\sig_addr_posted_cntr_reg[0] (sig_addr_posted_cntr_reg),
        .\sig_addr_posted_cntr_reg[1] (out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_csm_pop_child_cmd(sig_csm_pop_child_cmd),
        .sig_halt_reg(sig_halt_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_reg2(sig_init_reg2),
        .sig_init_reg_reg_0(sig_init_reg),
        .sig_init_reg_reg_1(sig_init_reg_reg),
        .sig_init_reg_reg_2(sig_init_reg_reg_0),
        .sig_init_reg_reg_3(I_WRESP_STATUS_FIFO_n_5),
        .sig_init_reg_reg_4(sig_init_reg_reg_1),
        .sig_input_cache_type_reg0(sig_input_cache_type_reg0),
        .sig_psm_pop_input_cmd(sig_psm_pop_input_cmd),
        .sig_stream_rst(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1__0 
       (.I0(sig_addr_posted_cntr_reg[0]),
        .O(\sig_addr_posted_cntr[0]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(\sig_addr_posted_cntr[0]_i_1__0_n_0 ),
        .Q(sig_addr_posted_cntr_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_12),
        .Q(sig_addr_posted_cntr_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_11),
        .Q(sig_addr_posted_cntr_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_9),
        .D(I_WRESP_STATUS_FIFO_n_10),
        .Q(sig_addr_posted_cntr_reg[3]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_posted_cntr_reg[1]),
        .I2(sig_addr_posted_cntr_reg[0]),
        .I3(sig_addr_posted_cntr_reg[3]),
        .I4(sig_addr_posted_cntr_reg[2]),
        .O(sig_calc_error_reg_reg));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    sig_halt_cmplt_i_4
       (.I0(sig_addr2wsc_calc_error),
        .I1(sig_addr_posted_cntr_reg[0]),
        .I2(sig_addr_posted_cntr_reg[1]),
        .I3(sig_addr_posted_cntr_reg[2]),
        .I4(sig_addr_posted_cntr_reg[3]),
        .I5(sig_addr_reg_empty),
        .O(sig_calc_error_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_reg_0),
        .Q(sig_halt_reg),
        .R(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_24 ),
        .Q(sig_wdc_statcnt_reg[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_23 ),
        .Q(sig_wdc_statcnt_reg[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_29 ),
        .D(\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_22 ),
        .Q(sig_wdc_statcnt_reg[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt_reg[2]),
        .I1(sig_wdc_statcnt_reg[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_wrdata_cntl
   (FIFO_Full_reg,
    sig_next_calc_error_reg,
    sig_halt_reg_dly3,
    sig_init_done,
    sig_data2wsc_valid,
    in,
    \GEN_INDET_BTT.lsig_eop_reg ,
    \GEN_INDET_BTT.lsig_end_of_cmd_reg ,
    sig_m_valid_out_reg,
    sig_halt_reg_reg,
    \USE_SRL_FIFO.sig_wr_fifo ,
    Q,
    sig_inhibit_rdy_n,
    sig_next_calc_error_reg_reg_0,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    \sig_strb_reg_out_reg[7] ,
    sig_first_dbeat_reg_0,
    sig_halt_reg_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    sig_init_done_reg,
    \GEN_INDET_BTT.lsig_eop_reg_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_push_to_wsc_reg_0,
    sig_inhibit_rdy_n_0,
    \USE_SRL_FIFO.sig_wr_fifo_1 ,
    out,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ,
    sig_ibtt2wdc_tlast,
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ,
    sig_mstr2data_cmd_valid,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    \sig_addr_posted_cntr_reg[2]_0 ,
    sig_last_reg_out_reg,
    sig_last_skid_reg,
    \sig_strb_reg_out_reg[7]_0 ,
    \sig_strb_reg_out_reg[7]_1 ,
    sig_next_calc_error_reg_reg_1,
    E,
    D);
  output FIFO_Full_reg;
  output sig_next_calc_error_reg;
  output sig_halt_reg_dly3;
  output sig_init_done;
  output sig_data2wsc_valid;
  output [18:0]in;
  output \GEN_INDET_BTT.lsig_eop_reg ;
  output \GEN_INDET_BTT.lsig_end_of_cmd_reg ;
  output [3:0]sig_m_valid_out_reg;
  output sig_halt_reg_reg;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output [0:0]Q;
  output sig_inhibit_rdy_n;
  output sig_next_calc_error_reg_reg_0;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output [7:0]\sig_strb_reg_out_reg[7] ;
  output [7:0]sig_first_dbeat_reg_0;
  output sig_halt_reg_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input sig_init_done_reg;
  input \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_push_to_wsc_reg_0;
  input sig_inhibit_rdy_n_0;
  input \USE_SRL_FIFO.sig_wr_fifo_1 ;
  input out;
  input [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  input sig_ibtt2wdc_tlast;
  input [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  input sig_mstr2data_cmd_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input \sig_addr_posted_cntr_reg[2]_0 ;
  input sig_last_reg_out_reg;
  input sig_last_skid_reg;
  input [7:0]\sig_strb_reg_out_reg[7]_0 ;
  input [7:0]\sig_strb_reg_out_reg[7]_1 ;
  input [9:0]sig_next_calc_error_reg_reg_1;
  input [0:0]E;
  input [3:0]D;

  wire [3:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_8BIT_CASE.lsig_start_vect ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ;
  wire [3:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 ;
  wire [0:0]\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ;
  wire \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg ;
  wire \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ;
  wire \GEN_INDET_BTT.lsig_eop_reg ;
  wire \GEN_INDET_BTT.lsig_eop_reg_reg_0 ;
  wire [0:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire \USE_SRL_FIFO.sig_wr_fifo_1 ;
  wire [18:0]in;
  wire m_axi_s2mm_aclk;
  wire out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[2]_0 ;
  wire [35:4]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_calc_err_i_1_n_0;
  wire sig_data2wsc_cmd_cmplt_i_1_n_0;
  wire sig_data2wsc_valid;
  wire [7:0]sig_dbeat_cntr;
  wire \sig_dbeat_cntr[4]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[5]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[6]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2__0_n_0 ;
  wire \sig_dbeat_cntr[7]_i_3__0_n_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire [7:0]sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_ibtt2wdc_tlast;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_init_done_reg;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_i_4__0_n_0;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_reg_out_i_2__1_n_0;
  wire sig_last_reg_out_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1__0_n_0;
  wire [3:0]sig_m_valid_out_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_1_n_0;
  wire sig_next_calc_error_reg_reg_0;
  wire [9:0]sig_next_calc_error_reg_reg_1;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_push_to_wsc_reg_0;
  wire [6:1]sig_sfhalt_next_strt_strb;
  wire sig_single_dbeat_reg_n_0;
  wire \sig_strb_reg_out[7]_i_3_n_0 ;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire [7:0]\sig_strb_reg_out_reg[7]_0 ;
  wire [7:0]\sig_strb_reg_out_reg[7]_1 ;
  wire sig_stream_rst;
  wire [3:3]\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_fifo__parameterized9 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .FIFO_Full_reg(FIFO_Full_reg),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out[35:33],sig_cmd_fifo_data_out[6:4]}),
        .sel(\USE_SRL_FIFO.sig_wr_fifo ),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .\sig_dbeat_cntr_reg[3] ({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 }),
        .\sig_dbeat_cntr_reg[3]_0 (sig_dbeat_cntr[3:0]),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_empty_reg_1(out),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_halt_cmplt_reg(sig_next_calc_error_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n),
        .sig_init_done(sig_init_done),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_i_3__0_n_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_i_4__0_n_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2(\sig_addr_posted_cntr_reg[2]_0 ),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg_0),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_1),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .sig_single_dbeat_reg(sig_last_reg_out_i_2__1_n_0),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_n_0),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover_strb_gen2 \GEN_INDET_BTT.I_STRT_STRB_GEN 
       (.D({sig_sfhalt_next_strt_strb[6:4],sig_sfhalt_next_strt_strb[2:1],\GEN_8BIT_CASE.lsig_start_vect }),
        .out(sig_cmd_fifo_data_out[6:4]));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[13]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[12]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[11]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[10]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1 
       (.I0(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_4 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[17]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[16]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[15]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[14]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_6 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[5]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [3]),
        .O(sig_m_valid_out_reg[3]));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_7 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[4]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [2]),
        .O(sig_m_valid_out_reg[2]));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_8 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[3]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [1]),
        .O(sig_m_valid_out_reg[1]));
  LUT5 #(
    .INIT(32'h20FFDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[3]_i_9 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[2]),
        .I4(\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0 [0]),
        .O(sig_m_valid_out_reg[0]));
  LUT4 #(
    .INIT(16'hD0FF)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_3 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[9]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[8]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[7]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hDF00)) 
    \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .I3(in[6]),
        .O(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(in[2]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ),
        .Q(in[12]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ),
        .Q(in[13]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 ),
        .Q(in[14]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ),
        .Q(in[15]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ),
        .Q(in[16]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ),
        .Q(in[17]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0 ),
        .CO({\NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED [3],\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(in[3]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(in[4]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(in[5]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 ),
        .Q(in[6]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ),
        .Q(in[7]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ),
        .Q(in[8]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ),
        .Q(in[9]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0 ));
  CARRY4 \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2 
       (.CI(\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0 ),
        .CO({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_1 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_2 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_4 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_5 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_6 ,\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_2_n_7 }),
        .S({\GEN_INDET_BTT.lsig_byte_cntr[7]_i_3_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0 ,\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7 ),
        .Q(in[10]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_byte_cntr_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6 ),
        .Q(in[11]),
        .R(\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDDD2000)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1 
       (.I0(out),
        .I1(sig_halt_reg_reg),
        .I2(sig_ibtt2wdc_tlast),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .O(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_end_of_cmd_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0 ),
        .Q(\GEN_INDET_BTT.lsig_end_of_cmd_reg ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INDET_BTT.lsig_eop_reg_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INDET_BTT.lsig_eop_reg_reg_0 ),
        .Q(\GEN_INDET_BTT.lsig_eop_reg ),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(\GEN_INDET_BTT.lsig_eop_reg ),
        .I1(sig_next_calc_error_reg),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hD9996664)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(\sig_addr_posted_cntr_reg[2]_0 ),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hF0A4DAF0)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT5 #(
    .INIT(32'hCCC8ECCC)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(\sig_addr_posted_cntr_reg[2]_0 ),
        .I4(sig_last_mmap_dbeat_reg),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hEE000000FE100000)) 
    sig_data2wsc_calc_err_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(in[0]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(\USE_SRL_FIFO.sig_wr_fifo_1 ),
        .O(sig_data2wsc_calc_err_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_calc_err_i_1_n_0),
        .Q(in[0]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEE000000FE100000)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(in[1]),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(\USE_SRL_FIFO.sig_wr_fifo_1 ),
        .O(sig_data2wsc_cmd_cmplt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_data2wsc_cmd_cmplt_i_1_n_0),
        .Q(in[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_push_dqual_reg),
        .I1(sig_dbeat_cntr[2]),
        .I2(sig_dbeat_cntr[3]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_dbeat_cntr[0]),
        .I5(sig_dbeat_cntr[4]),
        .O(\sig_dbeat_cntr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(sig_dbeat_cntr[4]),
        .I1(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_push_dqual_reg),
        .O(\sig_dbeat_cntr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I1(sig_dbeat_cntr[4]),
        .I2(sig_dbeat_cntr[5]),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_push_dqual_reg),
        .O(\sig_dbeat_cntr[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_push_dqual_reg),
        .I1(sig_last_reg_out_i_2__1_n_0),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(\sig_dbeat_cntr[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[4]),
        .I2(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I3(sig_dbeat_cntr[6]),
        .I4(sig_dbeat_cntr[7]),
        .I5(sig_push_dqual_reg),
        .O(\sig_dbeat_cntr[7]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_dbeat_cntr[7]_i_3__0 
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[1]),
        .I3(sig_dbeat_cntr[0]),
        .O(\sig_dbeat_cntr[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20 ),
        .Q(sig_dbeat_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19 ),
        .Q(sig_dbeat_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18 ),
        .Q(sig_dbeat_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17 ),
        .Q(sig_dbeat_cntr[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[4]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[5]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[6]_i_1__0_n_0 ),
        .Q(sig_dbeat_cntr[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__0_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2__0_n_0 ),
        .Q(sig_dbeat_cntr[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    sig_last_dbeat_i_3__0
       (.I0(sig_dbeat_cntr[2]),
        .I1(sig_dbeat_cntr[3]),
        .I2(sig_dbeat_cntr[0]),
        .I3(sig_dbeat_cntr[1]),
        .I4(sig_last_dbeat_i_5_n_0),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .O(sig_last_dbeat_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    sig_last_dbeat_i_4__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .I5(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .O(sig_last_dbeat_i_4__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_5
       (.I0(sig_dbeat_cntr[5]),
        .I1(sig_dbeat_cntr[7]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[6]),
        .O(sig_last_dbeat_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .I5(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2F20)) 
    sig_last_reg_out_i_1__1
       (.I0(sig_dqual_reg_full),
        .I1(sig_last_reg_out_i_2__1_n_0),
        .I2(sig_last_reg_out_reg),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_reg_out_i_2__1
       (.I0(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .I1(sig_dbeat_cntr[6]),
        .I2(sig_dbeat_cntr[4]),
        .I3(sig_dbeat_cntr[7]),
        .I4(sig_dbeat_cntr[5]),
        .O(sig_last_reg_out_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr[5]),
        .I2(sig_dbeat_cntr[7]),
        .I3(sig_dbeat_cntr[4]),
        .I4(sig_dbeat_cntr[6]),
        .I5(\sig_dbeat_cntr[7]_i_3__0_n_0 ),
        .O(sig_data2skid_wlast));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'h40)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_push_dqual_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_ld_new_cmd_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1__0_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h4555)) 
    sig_m_valid_dup_i_2
       (.I0(sig_halt_reg),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .I2(sig_next_calc_error_reg_reg_0),
        .I3(sig_dqual_reg_empty_reg_1),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hBBBF)) 
    sig_m_valid_dup_i_2__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_21 ),
        .I1(sig_next_calc_error_reg_reg_0),
        .I2(sig_halt_reg),
        .I3(out),
        .O(sig_halt_reg_reg_0));
  LUT3 #(
    .INIT(8'h4F)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_push_dqual_reg),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_8BIT_CASE.lsig_start_vect ),
        .Q(sig_next_strt_strb_reg[0]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[1]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[2]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_next_strt_strb_reg[3]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[4]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[5]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_sfhalt_next_strt_strb[6]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b1),
        .Q(sig_next_strt_strb_reg[7]),
        .R(sig_next_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_ld_new_cmd_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0E0F0F0E0E0E0E0)) 
    sig_push_to_wsc_i_1
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_push_to_wsc_reg_0),
        .I4(sig_inhibit_rdy_n_0),
        .I5(sig_data2wsc_valid),
        .O(sig_push_to_wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_push_to_wsc_i_1_n_0),
        .Q(sig_data2wsc_valid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_single_dbeat_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4 ),
        .Q(sig_single_dbeat_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[0]_i_1__2 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [0]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[0]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [0]),
        .O(\sig_strb_reg_out_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[1]_i_1__2 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [1]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[1]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [1]),
        .O(\sig_strb_reg_out_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[2]_i_1__2 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [2]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[2]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [2]),
        .O(\sig_strb_reg_out_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[3]_i_1__1 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [3]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[3]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [3]),
        .O(\sig_strb_reg_out_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[4]_i_1__0 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [4]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[4]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [4]),
        .O(\sig_strb_reg_out_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[5]_i_1__0 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [5]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[5]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [5]),
        .O(\sig_strb_reg_out_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[6]_i_1__0 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [6]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[6]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [6]),
        .O(\sig_strb_reg_out_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFEAEFFFFFEAE0000)) 
    \sig_strb_reg_out[7]_i_2 
       (.I0(\sig_strb_reg_out[7]_i_3_n_0 ),
        .I1(\sig_strb_reg_out_reg[7]_0 [7]),
        .I2(sig_halt_reg),
        .I3(sig_next_strt_strb_reg[7]),
        .I4(sig_last_reg_out_reg),
        .I5(\sig_strb_reg_out_reg[7]_1 [7]),
        .O(\sig_strb_reg_out_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_strb_reg_out[7]_i_3 
       (.I0(sig_single_dbeat_reg_n_0),
        .I1(sig_halt_reg),
        .I2(sig_first_dbeat_reg_n_0),
        .O(\sig_strb_reg_out[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [0]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[0]),
        .O(sig_first_dbeat_reg_0[0]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [1]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[1]),
        .O(sig_first_dbeat_reg_0[1]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [2]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[2]),
        .O(sig_first_dbeat_reg_0[2]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [3]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[3]),
        .O(sig_first_dbeat_reg_0[3]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [4]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[4]),
        .O(sig_first_dbeat_reg_0[4]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [5]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[5]),
        .O(sig_first_dbeat_reg_0[5]));
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [6]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[6]),
        .O(sig_first_dbeat_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'hFFF011F0)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(sig_first_dbeat_reg_n_0),
        .I1(sig_single_dbeat_reg_n_0),
        .I2(\sig_strb_reg_out_reg[7]_0 [7]),
        .I3(sig_halt_reg),
        .I4(sig_next_strt_strb_reg[7]),
        .O(sig_first_dbeat_reg_0[7]));
endmodule

(* C_DLYTMR_RESOLUTION = "125" *) (* C_DYNAMIC_RESOLUTION = "1" *) (* C_ENABLE_DEBUG_ALL = "0" *) 
(* C_ENABLE_DEBUG_INFO_0 = "0" *) (* C_ENABLE_DEBUG_INFO_1 = "0" *) (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
(* C_ENABLE_DEBUG_INFO_11 = "0" *) (* C_ENABLE_DEBUG_INFO_12 = "0" *) (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
(* C_ENABLE_DEBUG_INFO_14 = "1" *) (* C_ENABLE_DEBUG_INFO_15 = "1" *) (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
(* C_ENABLE_DEBUG_INFO_3 = "0" *) (* C_ENABLE_DEBUG_INFO_4 = "0" *) (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
(* C_ENABLE_DEBUG_INFO_6 = "1" *) (* C_ENABLE_DEBUG_INFO_7 = "1" *) (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
(* C_ENABLE_DEBUG_INFO_9 = "0" *) (* C_ENABLE_VERT_FLIP = "0" *) (* C_ENABLE_VIDPRMTR_READS = "1" *) 
(* C_FAMILY = "zynq" *) (* C_FLUSH_ON_FSYNC = "1" *) (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
(* C_INCLUDE_MM2S = "1" *) (* C_INCLUDE_MM2S_DRE = "1" *) (* C_INCLUDE_MM2S_SF = "0" *) 
(* C_INCLUDE_S2MM = "1" *) (* C_INCLUDE_S2MM_DRE = "1" *) (* C_INCLUDE_S2MM_SF = "1" *) 
(* C_INCLUDE_SG = "0" *) (* C_INSTANCE = "axi_vdma" *) (* C_MM2S_GENLOCK_MODE = "3" *) 
(* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
(* C_MM2S_LINEBUFFER_THRESH = "4" *) (* C_MM2S_MAX_BURST_LENGTH = "8" *) (* C_MM2S_SOF_ENABLE = "1" *) 
(* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
(* C_M_AXI_MM2S_DATA_WIDTH = "64" *) (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
(* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) (* C_NUM_FSTORES = "3" *) 
(* C_PRMRY_IS_ACLK_ASYNC = "0" *) (* C_S2MM_GENLOCK_MODE = "2" *) (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
(* C_S2MM_GENLOCK_REPEAT_EN = "1" *) (* C_S2MM_LINEBUFFER_DEPTH = "512" *) (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
(* C_S2MM_MAX_BURST_LENGTH = "8" *) (* C_S2MM_SOF_ENABLE = "1" *) (* C_SELECT_XPM = "0" *) 
(* C_S_AXIS_S2MM_TDATA_WIDTH = "24" *) (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
(* C_S_AXI_LITE_DATA_WIDTH = "32" *) (* C_USE_FSYNC = "1" *) (* C_USE_MM2S_FSYNC = "0" *) 
(* C_USE_S2MM_FSYNC = "2" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_group = "LOGICORE" *) 
(* iptype = "PERIPHERAL" *) (* run_ngcbuild = "TRUE" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma
   (s_axi_lite_aclk,
    m_axi_sg_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_fsync,
    mm2s_frame_ptr_in,
    mm2s_frame_ptr_out,
    s2mm_fsync,
    s2mm_frame_ptr_in,
    s2mm_frame_ptr_out,
    mm2s_buffer_empty,
    mm2s_buffer_almost_empty,
    s2mm_buffer_full,
    s2mm_buffer_almost_full,
    mm2s_fsync_out,
    s2mm_fsync_out,
    mm2s_prmtr_update,
    s2mm_prmtr_update,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_arvalid,
    m_axi_sg_arready,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_rready,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    mm2s_prmry_reset_out_n,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s2mm_prmry_reset_out_n,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut,
    axi_vdma_tstvec);
  input s_axi_lite_aclk;
  input m_axi_sg_aclk;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input axi_resetn;
  input s_axi_lite_awvalid;
  output s_axi_lite_awready;
  input [8:0]s_axi_lite_awaddr;
  input s_axi_lite_wvalid;
  output s_axi_lite_wready;
  input [31:0]s_axi_lite_wdata;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_bvalid;
  input s_axi_lite_bready;
  input s_axi_lite_arvalid;
  output s_axi_lite_arready;
  input [8:0]s_axi_lite_araddr;
  output s_axi_lite_rvalid;
  input s_axi_lite_rready;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input mm2s_fsync;
  input [5:0]mm2s_frame_ptr_in;
  output [5:0]mm2s_frame_ptr_out;
  input s2mm_fsync;
  input [5:0]s2mm_frame_ptr_in;
  output [5:0]s2mm_frame_ptr_out;
  output mm2s_buffer_empty;
  output mm2s_buffer_almost_empty;
  output s2mm_buffer_full;
  output s2mm_buffer_almost_full;
  output mm2s_fsync_out;
  output s2mm_fsync_out;
  output mm2s_prmtr_update;
  output s2mm_prmtr_update;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_arvalid;
  input m_axi_sg_arready;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  output m_axi_sg_rready;
  output [31:0]m_axi_mm2s_araddr;
  output [7:0]m_axi_mm2s_arlen;
  output [2:0]m_axi_mm2s_arsize;
  output [1:0]m_axi_mm2s_arburst;
  output [2:0]m_axi_mm2s_arprot;
  output [3:0]m_axi_mm2s_arcache;
  output m_axi_mm2s_arvalid;
  input m_axi_mm2s_arready;
  input [63:0]m_axi_mm2s_rdata;
  input [1:0]m_axi_mm2s_rresp;
  input m_axi_mm2s_rlast;
  input m_axi_mm2s_rvalid;
  output m_axi_mm2s_rready;
  output mm2s_prmry_reset_out_n;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  output m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  output m_axis_mm2s_tlast;
  output [31:0]m_axi_s2mm_awaddr;
  output [7:0]m_axi_s2mm_awlen;
  output [2:0]m_axi_s2mm_awsize;
  output [1:0]m_axi_s2mm_awburst;
  output [2:0]m_axi_s2mm_awprot;
  output [3:0]m_axi_s2mm_awcache;
  output m_axi_s2mm_awvalid;
  input m_axi_s2mm_awready;
  output [63:0]m_axi_s2mm_wdata;
  output [7:0]m_axi_s2mm_wstrb;
  output m_axi_s2mm_wlast;
  output m_axi_s2mm_wvalid;
  input m_axi_s2mm_wready;
  input [1:0]m_axi_s2mm_bresp;
  input m_axi_s2mm_bvalid;
  output m_axi_s2mm_bready;
  output s2mm_prmry_reset_out_n;
  input [23:0]s_axis_s2mm_tdata;
  input [2:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tvalid;
  output s_axis_s2mm_tready;
  input s_axis_s2mm_tlast;
  output mm2s_introut;
  output s2mm_introut;
  output [63:0]axi_vdma_tstvec;

  wire \<const0> ;
  wire AXI_LITE_REG_INTERFACE_I_n_100;
  wire AXI_LITE_REG_INTERFACE_I_n_101;
  wire AXI_LITE_REG_INTERFACE_I_n_102;
  wire AXI_LITE_REG_INTERFACE_I_n_103;
  wire AXI_LITE_REG_INTERFACE_I_n_104;
  wire AXI_LITE_REG_INTERFACE_I_n_105;
  wire AXI_LITE_REG_INTERFACE_I_n_106;
  wire AXI_LITE_REG_INTERFACE_I_n_107;
  wire AXI_LITE_REG_INTERFACE_I_n_108;
  wire AXI_LITE_REG_INTERFACE_I_n_109;
  wire AXI_LITE_REG_INTERFACE_I_n_110;
  wire AXI_LITE_REG_INTERFACE_I_n_111;
  wire AXI_LITE_REG_INTERFACE_I_n_125;
  wire AXI_LITE_REG_INTERFACE_I_n_126;
  wire AXI_LITE_REG_INTERFACE_I_n_127;
  wire AXI_LITE_REG_INTERFACE_I_n_128;
  wire AXI_LITE_REG_INTERFACE_I_n_129;
  wire AXI_LITE_REG_INTERFACE_I_n_130;
  wire AXI_LITE_REG_INTERFACE_I_n_131;
  wire AXI_LITE_REG_INTERFACE_I_n_132;
  wire AXI_LITE_REG_INTERFACE_I_n_133;
  wire AXI_LITE_REG_INTERFACE_I_n_134;
  wire AXI_LITE_REG_INTERFACE_I_n_135;
  wire AXI_LITE_REG_INTERFACE_I_n_136;
  wire AXI_LITE_REG_INTERFACE_I_n_137;
  wire AXI_LITE_REG_INTERFACE_I_n_138;
  wire AXI_LITE_REG_INTERFACE_I_n_139;
  wire AXI_LITE_REG_INTERFACE_I_n_140;
  wire AXI_LITE_REG_INTERFACE_I_n_141;
  wire AXI_LITE_REG_INTERFACE_I_n_142;
  wire AXI_LITE_REG_INTERFACE_I_n_143;
  wire AXI_LITE_REG_INTERFACE_I_n_144;
  wire AXI_LITE_REG_INTERFACE_I_n_145;
  wire AXI_LITE_REG_INTERFACE_I_n_146;
  wire AXI_LITE_REG_INTERFACE_I_n_147;
  wire AXI_LITE_REG_INTERFACE_I_n_148;
  wire AXI_LITE_REG_INTERFACE_I_n_149;
  wire AXI_LITE_REG_INTERFACE_I_n_150;
  wire AXI_LITE_REG_INTERFACE_I_n_151;
  wire AXI_LITE_REG_INTERFACE_I_n_152;
  wire AXI_LITE_REG_INTERFACE_I_n_153;
  wire AXI_LITE_REG_INTERFACE_I_n_154;
  wire AXI_LITE_REG_INTERFACE_I_n_155;
  wire AXI_LITE_REG_INTERFACE_I_n_156;
  wire AXI_LITE_REG_INTERFACE_I_n_157;
  wire AXI_LITE_REG_INTERFACE_I_n_158;
  wire AXI_LITE_REG_INTERFACE_I_n_159;
  wire AXI_LITE_REG_INTERFACE_I_n_160;
  wire AXI_LITE_REG_INTERFACE_I_n_161;
  wire AXI_LITE_REG_INTERFACE_I_n_162;
  wire AXI_LITE_REG_INTERFACE_I_n_163;
  wire AXI_LITE_REG_INTERFACE_I_n_164;
  wire AXI_LITE_REG_INTERFACE_I_n_165;
  wire AXI_LITE_REG_INTERFACE_I_n_166;
  wire AXI_LITE_REG_INTERFACE_I_n_167;
  wire AXI_LITE_REG_INTERFACE_I_n_168;
  wire AXI_LITE_REG_INTERFACE_I_n_73;
  wire AXI_LITE_REG_INTERFACE_I_n_83;
  wire AXI_LITE_REG_INTERFACE_I_n_84;
  wire AXI_LITE_REG_INTERFACE_I_n_85;
  wire AXI_LITE_REG_INTERFACE_I_n_86;
  wire AXI_LITE_REG_INTERFACE_I_n_87;
  wire AXI_LITE_REG_INTERFACE_I_n_88;
  wire AXI_LITE_REG_INTERFACE_I_n_89;
  wire AXI_LITE_REG_INTERFACE_I_n_90;
  wire AXI_LITE_REG_INTERFACE_I_n_91;
  wire AXI_LITE_REG_INTERFACE_I_n_92;
  wire AXI_LITE_REG_INTERFACE_I_n_93;
  wire AXI_LITE_REG_INTERFACE_I_n_94;
  wire AXI_LITE_REG_INTERFACE_I_n_95;
  wire AXI_LITE_REG_INTERFACE_I_n_96;
  wire AXI_LITE_REG_INTERFACE_I_n_97;
  wire AXI_LITE_REG_INTERFACE_I_n_98;
  wire AXI_LITE_REG_INTERFACE_I_n_99;
  wire [1:1]\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_end ;
  wire \GEN_FREE_RUN_MODE.frame_sync_aligned ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_rd_empty ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/halt_reset ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ;
  wire \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ;
  wire [1:0]\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_rd_empty ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ;
  wire \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_25 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_42 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_43 ;
  wire \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_44 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_1 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3 ;
  wire \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_6 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_7 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_216 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_217 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_220 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_222 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_224 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_225 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_227 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_233 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1 ;
  wire \GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_2 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_47 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_12 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_34 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_63 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_64 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_65 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_66 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_88 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_93 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_94 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1 ;
  wire \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_2 ;
  wire I_AXI_DMA_INTRPT_n_1;
  wire I_AXI_DMA_INTRPT_n_40;
  wire I_AXI_DMA_INTRPT_n_41;
  wire \I_CMDSTS/ovrflo_err0 ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0 ;
  wire \I_CMDSTS/s_axis_cmd_tvalid0_9 ;
  wire \I_CMDSTS/undrflo_err0 ;
  wire [21:21]\I_DMA_REGISTER/dmacr_i ;
  wire \I_DMA_REGISTER/irqdelay_wren_i ;
  wire \I_DMA_REGISTER/irqdelay_wren_i0 ;
  wire \I_DMA_REGISTER/irqthresh_wren_i0 ;
  wire \I_DMA_REGISTER/reset_counts ;
  wire \I_DMA_REGISTER/reset_counts_10 ;
  wire I_PRMRY_DATAMOVER_n_42;
  wire I_PRMRY_DATAMOVER_n_48;
  wire I_PRMRY_DATAMOVER_n_49;
  wire I_PRMRY_DATAMOVER_n_54;
  wire I_PRMRY_DATAMOVER_n_55;
  wire I_PRMRY_DATAMOVER_n_57;
  wire I_PRMRY_DATAMOVER_n_58;
  wire I_PRMRY_DATAMOVER_n_59;
  wire I_PRMRY_DATAMOVER_n_60;
  wire I_PRMRY_DATAMOVER_n_62;
  wire I_PRMRY_DATAMOVER_n_63;
  wire I_PRMRY_DATAMOVER_n_64;
  wire I_PRMRY_DATAMOVER_n_65;
  wire I_PRMRY_DATAMOVER_n_66;
  wire I_RST_MODULE_n_18;
  wire I_RST_MODULE_n_19;
  wire I_RST_MODULE_n_20;
  wire I_RST_MODULE_n_23;
  wire I_RST_MODULE_n_24;
  wire I_RST_MODULE_n_25;
  wire I_RST_MODULE_n_26;
  wire I_RST_MODULE_n_27;
  wire I_RST_MODULE_n_28;
  wire I_RST_MODULE_n_29;
  wire I_RST_MODULE_n_30;
  wire I_RST_MODULE_n_33;
  wire I_RST_MODULE_n_35;
  wire I_RST_MODULE_n_36;
  wire I_RST_MODULE_n_37;
  wire I_RST_MODULE_n_38;
  wire I_RST_MODULE_n_39;
  wire I_RST_MODULE_n_40;
  wire I_RST_MODULE_n_41;
  wire I_RST_MODULE_n_42;
  wire I_RST_MODULE_n_43;
  wire I_RST_MODULE_n_44;
  wire \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ;
  wire \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ;
  wire \I_SM/p_2_in ;
  wire \I_STS_MNGR/datamover_idle ;
  wire \I_STS_MNGR/datamover_idle_6 ;
  wire all_lines_xfred;
  wire all_lines_xfred_1;
  wire axi_resetn;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_fast_cnt0;
  wire ch1_thresh_count1;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire cmnd_wr_7;
  wire [15:0]crnt_hsize;
  wire [31:0]dm2linebuf_mm2s_tdata;
  wire [3:0]dm2linebuf_mm2s_tkeep;
  wire dm2linebuf_mm2s_tlast;
  wire dm2linebuf_mm2s_tvalid;
  wire dm2linebuf_s2mm_tready;
  wire dma_err;
  wire dma_err_3;
  wire [3:0]dma_irq_mask_i;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire fifo_empty_i;
  wire fifo_full_i;
  wire fifo_full_i_8;
  wire fifo_wren;
  wire frame_number_i0;
  wire frame_number_i1;
  wire initial_frame;
  wire initial_frame_4;
  wire [31:0]linebuf2dm_s2mm_tdata;
  wire [3:0]linebuf2dm_s2mm_tkeep;
  wire linebuf2dm_s2mm_tlast;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [2:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [3:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:0]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire [23:0]m_axis_mm2s_tdata;
  wire [31:0]m_axis_mm2s_tdata_i;
  wire [2:0]m_axis_mm2s_tkeep;
  wire [3:0]m_axis_mm2s_tkeep_i;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_i;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire m_axis_mm2s_tvalid;
  wire m_axis_mm2s_tvalid_i;
  wire m_axis_s2mm_sts_tready;
  wire mm2s_all_idle;
  wire mm2s_all_lines_xfred;
  wire [3:2]mm2s_axi2ip_rdaddr;
  wire [25:0]mm2s_axi2ip_wrce;
  wire [31:0]mm2s_axi2ip_wrdata;
  wire mm2s_axis_resetn;
  wire [4:0]mm2s_chnl_current_frame;
  wire [12:1]mm2s_crnt_vsize;
  wire mm2s_dly_irq_set;
  wire mm2s_dm_prmry_resetn;
  wire mm2s_dmac2cdc_fsync_out;
  wire [31:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire [4:0]mm2s_frame_number;
  wire [2:0]\^mm2s_frame_ptr_out ;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire [2:0]mm2s_genlock_pair_frame;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  wire [4:0]mm2s_ip2axi_frame_ptr_ref;
  wire [4:0]mm2s_ip2axi_frame_store;
  wire mm2s_ip2axi_introut;
  wire [31:0]mm2s_ip2axi_rddata;
  wire [7:0]mm2s_irqdelay_status;
  wire [7:0]mm2s_irqthresh_status;
  wire mm2s_mask_fsync_out;
  wire mm2s_prmry_resetn;
  wire [15:0]mm2s_reg_module_hsize;
  wire [15:0]mm2s_reg_module_stride;
  wire [31:0]\mm2s_reg_module_strt_addr[0] ;
  wire [31:0]\mm2s_reg_module_strt_addr[1] ;
  wire [31:0]\mm2s_reg_module_strt_addr[2] ;
  wire [12:0]mm2s_reg_module_vsize;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_stop;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire mm2s_vid2cdc_packet_sof;
  wire [1:1]num_fstore_minus1;
  wire p_0_in;
  wire p_0_in2_in;
  wire p_1_in;
  wire [0:0]p_1_in_0;
  wire [0:0]p_2_in;
  wire prmtr_update_complete;
  wire prmtr_update_complete_5;
  wire [1:1]r0_is_null_r;
  wire repeat_frame;
  wire [45:10]s2mm_axi2ip_wrce;
  wire [31:0]s2mm_axi2ip_wrdata;
  wire s2mm_axis_resetn;
  wire s2mm_cdc2dmac_fsync;
  wire [4:0]s2mm_chnl_current_frame;
  wire s2mm_chnl_ready;
  wire [12:0]s2mm_crnt_vsize;
  wire s2mm_dly_irq_set;
  wire s2mm_dm_prmry_resetn;
  wire s2mm_dma_interr_set;
  wire s2mm_dmac2cdc_fsync_out;
  wire [31:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire [4:0]s2mm_frame_number;
  wire [2:0]\^s2mm_frame_ptr_out ;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_fsync_core;
  wire s2mm_ftchcmdsts_idle;
  wire [4:0]s2mm_genlock_pair_frame;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  wire [4:0]s2mm_ip2axi_frame_ptr_ref;
  wire [4:0]s2mm_ip2axi_frame_store;
  wire s2mm_ip2axi_introut;
  wire [31:0]s2mm_ip2axi_rddata;
  wire [7:0]s2mm_irqdelay_status;
  wire [7:0]s2mm_irqthresh_status;
  wire s2mm_lsize_mismatch_err;
  wire s2mm_lsize_more_mismatch_err;
  wire s2mm_prmry_resetn;
  wire [15:0]s2mm_reg_module_hsize;
  wire [15:0]s2mm_reg_module_stride;
  wire [31:0]\s2mm_reg_module_strt_addr[0] ;
  wire [31:0]\s2mm_reg_module_strt_addr[1] ;
  wire [31:0]\s2mm_reg_module_strt_addr[2] ;
  wire [12:0]s2mm_reg_module_vsize;
  wire s2mm_soft_reset;
  wire s2mm_stop;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tstvect_fsync;
  wire s2mm_tuser_fsync_top2_out;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [63:0]s_axis_mm2s_cmd_tdata;
  wire s_axis_mm2s_cmd_tvalid;
  wire s_axis_s2mm_aclk;
  wire [63:0]s_axis_s2mm_cmd_tdata;
  wire s_axis_s2mm_cmd_tvalid;
  wire [23:0]s_axis_s2mm_tdata;
  wire [31:0]s_axis_s2mm_tdata_i;
  wire [23:0]s_axis_s2mm_tdata_signal;
  wire [2:0]s_axis_s2mm_tkeep;
  wire [3:0]s_axis_s2mm_tkeep_i;
  wire [2:0]s_axis_s2mm_tkeep_signal;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tlast_i;
  wire s_axis_s2mm_tlast_signal;
  wire s_axis_s2mm_tready;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_i;
  wire s_axis_s2mm_tvalid_int;
  wire s_axis_s2mm_tvalid_signal;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_valid0;
  wire sof_reset;
  wire stop_i;
  wire valid_frame_sync_d2;
  wire [0:0]vsize_counter;
  wire vsize_counter0;
  wire [0:0]vsize_counter_2;
  wire [0:0]vsize_counter_dwidth;

  assign axi_vdma_tstvec[63] = \<const0> ;
  assign axi_vdma_tstvec[62] = \<const0> ;
  assign axi_vdma_tstvec[61] = \<const0> ;
  assign axi_vdma_tstvec[60] = \<const0> ;
  assign axi_vdma_tstvec[59] = \<const0> ;
  assign axi_vdma_tstvec[58] = \<const0> ;
  assign axi_vdma_tstvec[57] = \<const0> ;
  assign axi_vdma_tstvec[56] = \<const0> ;
  assign axi_vdma_tstvec[55] = \<const0> ;
  assign axi_vdma_tstvec[54] = \<const0> ;
  assign axi_vdma_tstvec[53] = \<const0> ;
  assign axi_vdma_tstvec[52] = \<const0> ;
  assign axi_vdma_tstvec[51] = \<const0> ;
  assign axi_vdma_tstvec[50] = \<const0> ;
  assign axi_vdma_tstvec[49] = \<const0> ;
  assign axi_vdma_tstvec[48] = \<const0> ;
  assign axi_vdma_tstvec[47] = \<const0> ;
  assign axi_vdma_tstvec[46] = \<const0> ;
  assign axi_vdma_tstvec[45] = \<const0> ;
  assign axi_vdma_tstvec[44] = \<const0> ;
  assign axi_vdma_tstvec[43] = \<const0> ;
  assign axi_vdma_tstvec[42] = \<const0> ;
  assign axi_vdma_tstvec[41] = \<const0> ;
  assign axi_vdma_tstvec[40] = \<const0> ;
  assign axi_vdma_tstvec[39] = \<const0> ;
  assign axi_vdma_tstvec[38] = \<const0> ;
  assign axi_vdma_tstvec[37] = \<const0> ;
  assign axi_vdma_tstvec[36] = \<const0> ;
  assign axi_vdma_tstvec[35] = \<const0> ;
  assign axi_vdma_tstvec[34] = \<const0> ;
  assign axi_vdma_tstvec[33] = \<const0> ;
  assign axi_vdma_tstvec[32] = \<const0> ;
  assign axi_vdma_tstvec[31] = \<const0> ;
  assign axi_vdma_tstvec[30] = \<const0> ;
  assign axi_vdma_tstvec[29] = \<const0> ;
  assign axi_vdma_tstvec[28] = \<const0> ;
  assign axi_vdma_tstvec[27] = \<const0> ;
  assign axi_vdma_tstvec[26] = \<const0> ;
  assign axi_vdma_tstvec[25] = \<const0> ;
  assign axi_vdma_tstvec[24] = \<const0> ;
  assign axi_vdma_tstvec[23] = \<const0> ;
  assign axi_vdma_tstvec[22] = \<const0> ;
  assign axi_vdma_tstvec[21] = \<const0> ;
  assign axi_vdma_tstvec[20] = \<const0> ;
  assign axi_vdma_tstvec[19] = \<const0> ;
  assign axi_vdma_tstvec[18] = \<const0> ;
  assign axi_vdma_tstvec[17] = \<const0> ;
  assign axi_vdma_tstvec[16] = \<const0> ;
  assign axi_vdma_tstvec[15] = \<const0> ;
  assign axi_vdma_tstvec[14] = \<const0> ;
  assign axi_vdma_tstvec[13] = \<const0> ;
  assign axi_vdma_tstvec[12] = \<const0> ;
  assign axi_vdma_tstvec[11] = \<const0> ;
  assign axi_vdma_tstvec[10] = \<const0> ;
  assign axi_vdma_tstvec[9] = \<const0> ;
  assign axi_vdma_tstvec[8] = \<const0> ;
  assign axi_vdma_tstvec[7] = \<const0> ;
  assign axi_vdma_tstvec[6] = \<const0> ;
  assign axi_vdma_tstvec[5] = \<const0> ;
  assign axi_vdma_tstvec[4] = \<const0> ;
  assign axi_vdma_tstvec[3] = \<const0> ;
  assign axi_vdma_tstvec[2] = \<const0> ;
  assign axi_vdma_tstvec[1] = \<const0> ;
  assign axi_vdma_tstvec[0] = \<const0> ;
  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const0> ;
  assign m_axi_mm2s_arcache[0] = \<const0> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2:0] = \^m_axi_mm2s_arlen [2:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const0> ;
  assign m_axi_s2mm_awcache[0] = \<const0> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3:0] = \^m_axi_s2mm_awlen [3:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1:0] = \^m_axi_s2mm_awsize [1:0];
  assign m_axi_sg_araddr[31] = \<const0> ;
  assign m_axi_sg_araddr[30] = \<const0> ;
  assign m_axi_sg_araddr[29] = \<const0> ;
  assign m_axi_sg_araddr[28] = \<const0> ;
  assign m_axi_sg_araddr[27] = \<const0> ;
  assign m_axi_sg_araddr[26] = \<const0> ;
  assign m_axi_sg_araddr[25] = \<const0> ;
  assign m_axi_sg_araddr[24] = \<const0> ;
  assign m_axi_sg_araddr[23] = \<const0> ;
  assign m_axi_sg_araddr[22] = \<const0> ;
  assign m_axi_sg_araddr[21] = \<const0> ;
  assign m_axi_sg_araddr[20] = \<const0> ;
  assign m_axi_sg_araddr[19] = \<const0> ;
  assign m_axi_sg_araddr[18] = \<const0> ;
  assign m_axi_sg_araddr[17] = \<const0> ;
  assign m_axi_sg_araddr[16] = \<const0> ;
  assign m_axi_sg_araddr[15] = \<const0> ;
  assign m_axi_sg_araddr[14] = \<const0> ;
  assign m_axi_sg_araddr[13] = \<const0> ;
  assign m_axi_sg_araddr[12] = \<const0> ;
  assign m_axi_sg_araddr[11] = \<const0> ;
  assign m_axi_sg_araddr[10] = \<const0> ;
  assign m_axi_sg_araddr[9] = \<const0> ;
  assign m_axi_sg_araddr[8] = \<const0> ;
  assign m_axi_sg_araddr[7] = \<const0> ;
  assign m_axi_sg_araddr[6] = \<const0> ;
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \<const0> ;
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const0> ;
  assign m_axi_sg_arcache[0] = \<const0> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \<const0> ;
  assign m_axi_sg_arlen[1] = \<const0> ;
  assign m_axi_sg_arlen[0] = \<const0> ;
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \<const0> ;
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_arvalid = \<const0> ;
  assign m_axi_sg_rready = \<const0> ;
  assign mm2s_buffer_almost_empty = \<const0> ;
  assign mm2s_buffer_empty = \<const0> ;
  assign mm2s_frame_ptr_out[5] = \<const0> ;
  assign mm2s_frame_ptr_out[4] = \<const0> ;
  assign mm2s_frame_ptr_out[3] = \<const0> ;
  assign mm2s_frame_ptr_out[2:0] = \^mm2s_frame_ptr_out [2:0];
  assign mm2s_fsync_out = \<const0> ;
  assign mm2s_prmry_reset_out_n = \<const0> ;
  assign mm2s_prmtr_update = \<const0> ;
  assign s2mm_buffer_almost_full = \<const0> ;
  assign s2mm_buffer_full = \<const0> ;
  assign s2mm_frame_ptr_out[5] = \<const0> ;
  assign s2mm_frame_ptr_out[4] = \<const0> ;
  assign s2mm_frame_ptr_out[3] = \<const0> ;
  assign s2mm_frame_ptr_out[2:0] = \^s2mm_frame_ptr_out [2:0];
  assign s2mm_fsync_out = \<const0> ;
  assign s2mm_prmry_reset_out_n = \<const0> ;
  assign s2mm_prmtr_update = \<const0> ;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if AXI_LITE_REG_INTERFACE_I
       (.D(mm2s_axi2ip_wrdata),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 (\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 (\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_108),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_109),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 (AXI_LITE_REG_INTERFACE_I_n_110),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 (AXI_LITE_REG_INTERFACE_I_n_111),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_158),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] (AXI_LITE_REG_INTERFACE_I_n_159),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_160),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_161),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (AXI_LITE_REG_INTERFACE_I_n_73),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] (mm2s_reg_module_hsize[14:13]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (mm2s_reg_module_stride[14:13]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 }),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_220 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] (mm2s_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ({\mm2s_reg_module_strt_addr[1] [31:12],\mm2s_reg_module_strt_addr[1] [6:4],\mm2s_reg_module_strt_addr[1] [0]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ({\mm2s_reg_module_strt_addr[0] [31:16],\mm2s_reg_module_strt_addr[0] [14:13]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ({\mm2s_reg_module_strt_addr[2] [31:12],\mm2s_reg_module_strt_addr[2] [6:4],\mm2s_reg_module_strt_addr[2] [0]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 (mm2s_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_216 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_217 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (AXI_LITE_REG_INTERFACE_I_n_165),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (AXI_LITE_REG_INTERFACE_I_n_166),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (AXI_LITE_REG_INTERFACE_I_n_167),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (AXI_LITE_REG_INTERFACE_I_n_168),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] (\I_DMA_REGISTER/dmacr_i ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] (s2mm_axi2ip_wrdata),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (AXI_LITE_REG_INTERFACE_I_n_162),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (AXI_LITE_REG_INTERFACE_I_n_163),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (AXI_LITE_REG_INTERFACE_I_n_164),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] (s2mm_reg_module_vsize),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82 }),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] (s2mm_reg_module_hsize),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 (s2mm_reg_module_stride),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] (s2mm_irqthresh_status),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] (\s2mm_reg_module_strt_addr[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (\s2mm_reg_module_strt_addr[1] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 (s2mm_ip2axi_rddata),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] (dma_irq_mask_i),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 (mm2s_chnl_current_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 (mm2s_genlock_pair_frame),
        .\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 (mm2s_ip2axi_frame_store),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ({AXI_LITE_REG_INTERFACE_I_n_126,AXI_LITE_REG_INTERFACE_I_n_127,AXI_LITE_REG_INTERFACE_I_n_128,AXI_LITE_REG_INTERFACE_I_n_129,AXI_LITE_REG_INTERFACE_I_n_130,AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137,AXI_LITE_REG_INTERFACE_I_n_138,AXI_LITE_REG_INTERFACE_I_n_139,AXI_LITE_REG_INTERFACE_I_n_140,AXI_LITE_REG_INTERFACE_I_n_141,AXI_LITE_REG_INTERFACE_I_n_142,AXI_LITE_REG_INTERFACE_I_n_143,AXI_LITE_REG_INTERFACE_I_n_144,AXI_LITE_REG_INTERFACE_I_n_145,AXI_LITE_REG_INTERFACE_I_n_146,AXI_LITE_REG_INTERFACE_I_n_147,AXI_LITE_REG_INTERFACE_I_n_148,AXI_LITE_REG_INTERFACE_I_n_149,AXI_LITE_REG_INTERFACE_I_n_150,AXI_LITE_REG_INTERFACE_I_n_151,AXI_LITE_REG_INTERFACE_I_n_152,AXI_LITE_REG_INTERFACE_I_n_153,AXI_LITE_REG_INTERFACE_I_n_154,AXI_LITE_REG_INTERFACE_I_n_155,AXI_LITE_REG_INTERFACE_I_n_156,AXI_LITE_REG_INTERFACE_I_n_157}),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 (s2mm_chnl_current_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 (s2mm_genlock_pair_frame),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 (s2mm_ip2axi_frame_ptr_ref),
        .\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 (s2mm_ip2axi_frame_store),
        .Q(mm2s_ip2axi_frame_ptr_ref),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_irqdelay_status(mm2s_irqdelay_status),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqdelay_status(s2mm_irqdelay_status),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .dly_irq_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .\dmacr_i_reg[0] (s2mm_stop),
        .\dmacr_i_reg[2] (AXI_LITE_REG_INTERFACE_I_n_83),
        .\dmacr_i_reg[2]_0 (AXI_LITE_REG_INTERFACE_I_n_125),
        .in0({AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107}),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .ioc_irq_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[25:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dmacr({mm2s_dmacr[31:16],mm2s_dmacr[4],mm2s_dmacr[0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_introut(mm2s_introut),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(mm2s_axi2ip_rdaddr),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_0(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[45:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmacr({s2mm_dmacr[31:15],s2mm_dmacr[4:3],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_introut(s2mm_introut),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[7:2]),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[7:2]),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(mm2s_stop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr \GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR 
       (.D(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 (mm2s_genlock_pair_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (mm2s_chnl_current_frame),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 (mm2s_ip2axi_frame_ptr_ref[0]),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_233 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (mm2s_frame_number),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_224 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_225 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_227 }),
        .E(valid_frame_sync_d2),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] (vsize_counter),
        .\GEN_FREE_RUN_MODE.frame_sync_aligned (\GEN_FREE_RUN_MODE.frame_sync_aligned ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] (vsize_counter_2),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_42 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_222 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\mm2s_reg_module_strt_addr[0] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\mm2s_reg_module_strt_addr[1] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\mm2s_reg_module_strt_addr[2] ),
        .Q(mm2s_crnt_vsize),
        .SR(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .cmnd_wr(cmnd_wr),
        .\cmnds_queued_reg[0] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .\cmnds_queued_reg[7] (I_RST_MODULE_n_33),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_49),
        .decerr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_44 ),
        .decerr_i_reg_0(I_PRMRY_DATAMOVER_n_62),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dma_err(dma_err),
        .dma_interr_reg(mm2s_axi2ip_wrdata[4]),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .frame_number_i1(frame_number_i1),
        .halted_set_i_reg(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_1 ),
        .halted_set_i_reg_0(m_axis_mm2s_tvalid),
        .\hsize_vid_reg[15] (mm2s_reg_module_hsize),
        .initial_frame(initial_frame),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_60),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1]),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_dmacr(mm2s_dmacr[1:0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_frame_ptr_out(\^mm2s_frame_ptr_out ),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_valid_frame_sync_cmb(mm2s_valid_frame_sync_cmb),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .p_0_in(p_0_in),
        .p_2_in(\I_SM/p_2_in ),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_25 ),
        .prmtr_update_complete(prmtr_update_complete),
        .s2mm_frame_ptr_out(\^s2mm_frame_ptr_out ),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .s_axis_cmd_tvalid_reg(I_PRMRY_DATAMOVER_n_48),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .slverr_i_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_43 ),
        .slverr_i_reg_0(I_PRMRY_DATAMOVER_n_63),
        .stop(mm2s_stop),
        .\stride_vid_reg[15] (mm2s_reg_module_stride),
        .sts_tready_reg(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41 ),
        .\vsize_vid_reg[0] (p_1_in_0),
        .\vsize_vid_reg[12] (mm2s_reg_module_vsize));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter \GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I 
       (.D(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_12 ),
        .E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ),
        .\FSM_onehot_state_reg[2] (m_axis_mm2s_tvalid_i),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 (I_RST_MODULE_n_19),
        .\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg_0 (I_RST_MODULE_n_18),
        .\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_0 (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_1 ),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3 ),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 (mm2s_crnt_vsize),
        .Q(vsize_counter),
        .SR(vsize_counter0),
        .all_lines_xfred(all_lines_xfred_1),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_0(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_6 ),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_halt(mm2s_halt),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .\r0_data_reg[31] (m_axis_mm2s_tdata_i),
        .\r0_keep_reg[3] (m_axis_mm2s_tkeep_i),
        .\state_reg[1] (m_axis_mm2s_tvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen \GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I 
       (.\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg (\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_3 ),
        .\GEN_FREE_RUN_MODE.frame_sync_aligned (\GEN_FREE_RUN_MODE.frame_sync_aligned ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i (\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i0 (\GEN_FREE_RUN_MODE.mask_fsync_out_i0 ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 (I_AXI_DMA_INTRPT_n_40),
        .\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_7 ),
        .Q(mm2s_irqthresh_status),
        .all_lines_xfred(all_lines_xfred_1),
        .all_lines_xfred_0(all_lines_xfred),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_dmacr({mm2s_dmacr[4],mm2s_dmacr[0]}),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_mask_fsync_out(mm2s_mask_fsync_out),
        .mm2s_valid_frame_sync_cmb(mm2s_valid_frame_sync_cmb),
        .mm2s_valid_video_prmtrs(mm2s_valid_video_prmtrs),
        .p_0_in(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf \GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I 
       (.D(p_1_in_0),
        .E(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0 (I_RST_MODULE_n_23),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 (I_RST_MODULE_n_24),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 (I_RST_MODULE_n_25),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 (\GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I_n_7 ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 (mm2s_crnt_vsize),
        .Q(vsize_counter_2),
        .SR(vsize_counter0),
        .all_lines_xfred(all_lines_xfred),
        .din({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .full(fifo_full_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .out(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/p_0_in2_in ),
        .ram_full_i_reg(I_RST_MODULE_n_35),
        .\sig_data_reg_out_reg[31] (m_axis_mm2s_tdata_i),
        .sig_m_valid_out_reg(m_axis_mm2s_tvalid_i),
        .\sig_strb_reg_out_reg[3] (m_axis_mm2s_tkeep_i),
        .srst(sof_reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module \GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I 
       (.D(mm2s_axi2ip_wrdata),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (mm2s_reg_module_stride),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_220 ),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_233 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_224 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_225 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_226 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_227 }),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] (valid_frame_sync_d2),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_36 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] (mm2s_genlock_pair_frame[2:1]),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_37 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_39 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_38 ),
        .E(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ({mm2s_dmacr[31:16],mm2s_dmacr[4],mm2s_dmacr[1:0]}),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] (AXI_LITE_REG_INTERFACE_I_n_73),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (ch1_dly_fast_cnt0),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (AXI_LITE_REG_INTERFACE_I_n_109),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 (AXI_LITE_REG_INTERFACE_I_n_110),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 (AXI_LITE_REG_INTERFACE_I_n_108),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 (AXI_LITE_REG_INTERFACE_I_n_111),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (mm2s_axi2ip_rdaddr),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\mm2s_reg_module_strt_addr[0] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\mm2s_reg_module_strt_addr[1] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\mm2s_reg_module_strt_addr[2] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] (mm2s_ip2axi_frame_store),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (mm2s_frame_number),
        .Q({\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_67 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_68 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_69 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_70 ,\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_71 }),
        .SR(p_0_in),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_thresh_count1(ch1_thresh_count1),
        .dly_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_57 ),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_161),
        .dma_decerr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_55 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_44 ),
        .dma_err(dma_err),
        .dma_interr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_53 ),
        .dma_interr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_42 ),
        .dma_slverr_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_54 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_43 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_83),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_20),
        .err_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_73 ),
        .frame_number_i1(frame_number_i1),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halted_reg(\I_CMDSTS/s_axis_cmd_tvalid0 ),
        .halted_reg_0(\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_25 ),
        .in0({AXI_LITE_REG_INTERFACE_I_n_84,AXI_LITE_REG_INTERFACE_I_n_85,AXI_LITE_REG_INTERFACE_I_n_86,AXI_LITE_REG_INTERFACE_I_n_87,AXI_LITE_REG_INTERFACE_I_n_88,AXI_LITE_REG_INTERFACE_I_n_89,AXI_LITE_REG_INTERFACE_I_n_90,AXI_LITE_REG_INTERFACE_I_n_91,AXI_LITE_REG_INTERFACE_I_n_92,AXI_LITE_REG_INTERFACE_I_n_93,AXI_LITE_REG_INTERFACE_I_n_94,AXI_LITE_REG_INTERFACE_I_n_95,AXI_LITE_REG_INTERFACE_I_n_96,AXI_LITE_REG_INTERFACE_I_n_97,AXI_LITE_REG_INTERFACE_I_n_98,AXI_LITE_REG_INTERFACE_I_n_99,AXI_LITE_REG_INTERFACE_I_n_100,AXI_LITE_REG_INTERFACE_I_n_101,AXI_LITE_REG_INTERFACE_I_n_102,AXI_LITE_REG_INTERFACE_I_n_103,AXI_LITE_REG_INTERFACE_I_n_104,AXI_LITE_REG_INTERFACE_I_n_105,AXI_LITE_REG_INTERFACE_I_n_106,AXI_LITE_REG_INTERFACE_I_n_107}),
        .initial_frame(initial_frame),
        .ioc_irq_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_56 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_160),
        .irqdelay_wren_i(\I_DMA_REGISTER/irqdelay_wren_i ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce({mm2s_axi2ip_wrce[25:20],mm2s_axi2ip_wrce[10],mm2s_axi2ip_wrce[1:0]}),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_mask_fsync_out(mm2s_mask_fsync_out),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_vid2cdc_packet_sof(mm2s_vid2cdc_packet_sof),
        .out(mm2s_ip2axi_rddata),
        .p_2_in(\I_SM/p_2_in ),
        .prmry_in(mm2s_ftchcmdsts_idle),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg(\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_222 ),
        .prmtr_updt_complete_i_reg_0(AXI_LITE_REG_INTERFACE_I_n_158),
        .\ptr_ref_i_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[0] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_74 ),
        .\reg_module_hsize_reg[12] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_219 ),
        .\reg_module_hsize_reg[15] (mm2s_reg_module_hsize),
        .\reg_module_hsize_reg[4] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_216 ),
        .\reg_module_hsize_reg[5] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_217 ),
        .\reg_module_hsize_reg[6] (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_218 ),
        .\reg_module_vsize_reg[12] (mm2s_reg_module_vsize),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_reg(I_RST_MODULE_n_42),
        .s_axis_cmd_tvalid_reg(mm2s_prmry_resetn),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .stop(mm2s_stop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen \GEN_SPRT_FOR_MM2S.MM2S_SOF_I 
       (.\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg (\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_2 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .hold_sof_reg_0(\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1 ),
        .irqdelay_wren_i(\I_DMA_REGISTER/irqdelay_wren_i ),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_vid2cdc_packet_sof(mm2s_vid2cdc_packet_sof),
        .out(mm2s_axis_resetn),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .s_valid_reg_0(\GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I_n_6 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_axis_dwidth_converter \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I 
       (.D(p_2_in),
        .E(\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_47 ),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_3 ),
        .\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_0 ),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 (\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 (s2mm_crnt_vsize[12:1]),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ),
        .M_Last(s_axis_s2mm_tlast_signal),
        .M_VALID(s_axis_s2mm_tvalid_signal),
        .Q(vsize_counter_dwidth),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ),
        .din({s_axis_s2mm_tlast_i,s_axis_s2mm_tkeep_i,s_axis_s2mm_tdata_i}),
        .full(fifo_full_i_8),
        .out(p_0_in2_in),
        .\r0_data_reg[23] (s_axis_s2mm_tdata_signal),
        .r0_is_end(\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_end ),
        .r0_is_null_r(r0_is_null_r),
        .\r0_keep_reg[2] (s_axis_s2mm_tkeep_signal),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tready_i_axis_dw_conv(s_axis_s2mm_tready_i_axis_dw_conv),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_i(s_axis_s2mm_tvalid_i),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .s_valid0(s_valid0),
        .srst(I_RST_MODULE_n_40),
        .\state_reg[0] (I_RST_MODULE_n_26));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_94 ),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(I_RST_MODULE_n_38),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_12 ),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ),
        .R(I_RST_MODULE_n_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf__parameterized0 \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF 
       (.E(\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_47 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag (\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out (\GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_7 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_9 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ),
        .M_Data(s_axis_s2mm_tdata_signal),
        .M_Last(s_axis_s2mm_tlast_signal),
        .M_STRB(s_axis_s2mm_tkeep_signal),
        .M_VALID(s_axis_s2mm_tvalid_signal),
        .SR(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_3 ),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .out(s2mm_axis_resetn),
        .p_1_in(p_1_in),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tready_i_axis_dw_conv(s_axis_s2mm_tready_i_axis_dw_conv),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .sig_last_reg_out_reg_0(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_0 ),
        .sig_m_valid_dup_reg_0(p_0_in2_in),
        .sig_m_valid_out_reg_0(\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_12 ),
        .srst(I_RST_MODULE_n_40));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr__parameterized0 \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR 
       (.D(p_2_in),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 (s2mm_frame_number),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 (s2mm_ip2axi_frame_ptr_ref),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_93 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_3 (frame_number_i0),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 (s2mm_chnl_current_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 (s2mm_genlock_pair_frame),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ),
        .E(I_PRMRY_DATAMOVER_n_54),
        .\FSM_sequential_dmacntrl_cs_reg[1] (I_RST_MODULE_n_28),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] (vsize_counter_dwidth),
        .\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]_0 (s2mm_cdc2dmac_fsync),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 (\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 (I_RST_MODULE_n_29),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 (\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 (\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_66 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_63 ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag (\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored (\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\s2mm_reg_module_strt_addr[1] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\s2mm_reg_module_strt_addr[2] ),
        .Q(s2mm_crnt_vsize),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (s2mm_axi2ip_wrdata[4]),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ),
        .SR(\I_CMDSTS/s_axis_cmd_tvalid0_9 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .cmnd_wr(cmnd_wr_7),
        .\cmnds_queued_reg[0] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .\cmnds_queued_reg[7] (I_RST_MODULE_n_37),
        .datamover_idle(\I_STS_MNGR/datamover_idle_6 ),
        .datamover_idle_reg(I_PRMRY_DATAMOVER_n_55),
        .decerr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_65 ),
        .decerr_i_reg_0(I_PRMRY_DATAMOVER_n_64),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .dma_err(dma_err_3),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (s2mm_reg_module_hsize),
        .initial_frame(initial_frame_4),
        .initial_frame_reg_0(\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_2 ),
        .interr_i_reg(I_PRMRY_DATAMOVER_n_66),
        .lsize_mismatch_err(s2mm_lsize_mismatch_err),
        .lsize_more_mismatch_err(s2mm_lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mm2s_frame_ptr_out(\^mm2s_frame_ptr_out ),
        .num_fstore_minus1(num_fstore_minus1),
        .out(s2mm_prmry_resetn),
        .ovrflo_err0(\I_CMDSTS/ovrflo_err0 ),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_34 ),
        .prmtr_update_complete(prmtr_update_complete_5),
        .regdir_idle_i1(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .repeat_frame(repeat_frame),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[13]),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr({s2mm_dmacr[15],s2mm_dmacr[3],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_frame_ptr_out(\^s2mm_frame_ptr_out ),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsize_mismatch_err_flag(s2mm_fsize_mismatch_err_flag),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .\s_axis_cmd_tdata_reg[63] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .slverr_i_reg(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_64 ),
        .slverr_i_reg_0(I_PRMRY_DATAMOVER_n_65),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .stop_i(stop_i),
        .stop_reg_0(s2mm_stop),
        .\stride_vid_reg[15] (s2mm_reg_module_stride),
        .undrflo_err0(\I_CMDSTS/undrflo_err0 ),
        .\vert_count_reg[3] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_88 ),
        .\vsize_vid_reg[12] (s2mm_reg_module_vsize));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I 
       (.\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg (\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_44 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 (s2mm_cdc2dmac_fsync),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_3 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 (I_AXI_DMA_INTRPT_n_41),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4 ),
        .Q(s2mm_irqthresh_status),
        .SS(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I 
       (.D(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 (\I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s (\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 (I_RST_MODULE_n_39),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag (\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 (\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag (\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored (\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_61 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (dm2linebuf_s2mm_tready),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out (\GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ),
        .Q(s2mm_crnt_vsize),
        .SR(I_RST_MODULE_n_30),
        .din({s_axis_s2mm_tlast_i,s_axis_s2mm_tkeep_i,s_axis_s2mm_tdata_i}),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata}),
        .empty(fifo_empty_i),
        .full(fifo_full_i_8),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(s2mm_axis_resetn),
        .rd_en(I_PRMRY_DATAMOVER_n_59),
        .s2mm_chnl_ready(s2mm_chnl_ready),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_fsize_mismatch_err(s2mm_fsize_mismatch_err),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_halt(s2mm_halt),
        .s2mm_strm_all_lines_rcvd(s2mm_strm_all_lines_rcvd),
        .s2mm_tuser_fsync_top2_out(s2mm_tuser_fsync_top2_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\sig_mssa_index_reg_out_reg[0] (I_PRMRY_DATAMOVER_n_42),
        .\sig_mssa_index_reg_out_reg[0]_0 (I_PRMRY_DATAMOVER_n_58),
        .\sig_mssa_index_reg_out_reg[1] (I_PRMRY_DATAMOVER_n_57),
        .srst(I_RST_MODULE_n_40),
        .wr_en(fifo_wren));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module__parameterized0 \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I 
       (.D(s2mm_axi2ip_wrdata),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] (dma_irq_mask_i),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] (s2mm_reg_module_stride),
        .\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_93 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] (\I_DMA_REGISTER/dmacr_i ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58 ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (AXI_LITE_REG_INTERFACE_I_n_163),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (AXI_LITE_REG_INTERFACE_I_n_165),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ({\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_73 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_77 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_78 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_79 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_80 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81 ,\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82 }),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (s2mm_cdc2dmac_fsync),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_63 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ({AXI_LITE_REG_INTERFACE_I_n_126,AXI_LITE_REG_INTERFACE_I_n_127,AXI_LITE_REG_INTERFACE_I_n_128,AXI_LITE_REG_INTERFACE_I_n_129,AXI_LITE_REG_INTERFACE_I_n_130,AXI_LITE_REG_INTERFACE_I_n_131,AXI_LITE_REG_INTERFACE_I_n_132,AXI_LITE_REG_INTERFACE_I_n_133,AXI_LITE_REG_INTERFACE_I_n_134,AXI_LITE_REG_INTERFACE_I_n_135,AXI_LITE_REG_INTERFACE_I_n_136,AXI_LITE_REG_INTERFACE_I_n_137,AXI_LITE_REG_INTERFACE_I_n_138,AXI_LITE_REG_INTERFACE_I_n_139,AXI_LITE_REG_INTERFACE_I_n_140,AXI_LITE_REG_INTERFACE_I_n_141,AXI_LITE_REG_INTERFACE_I_n_142,AXI_LITE_REG_INTERFACE_I_n_143,AXI_LITE_REG_INTERFACE_I_n_144,AXI_LITE_REG_INTERFACE_I_n_145,AXI_LITE_REG_INTERFACE_I_n_146,AXI_LITE_REG_INTERFACE_I_n_147,AXI_LITE_REG_INTERFACE_I_n_148,AXI_LITE_REG_INTERFACE_I_n_149,AXI_LITE_REG_INTERFACE_I_n_150,AXI_LITE_REG_INTERFACE_I_n_151,AXI_LITE_REG_INTERFACE_I_n_152,AXI_LITE_REG_INTERFACE_I_n_153,AXI_LITE_REG_INTERFACE_I_n_154,AXI_LITE_REG_INTERFACE_I_n_155,AXI_LITE_REG_INTERFACE_I_n_156,AXI_LITE_REG_INTERFACE_I_n_157}),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] (\s2mm_reg_module_strt_addr[0] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\s2mm_reg_module_strt_addr[1] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] (\s2mm_reg_module_strt_addr[2] ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (s2mm_axis_resetn),
        .Q(s2mm_irqdelay_status),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64 ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_66 ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] (s2mm_ip2axi_frame_store),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (s2mm_frame_number),
        .SR(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .SS(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_dly_fast_cnt0(ch2_dly_fast_cnt0),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .dly_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62 ),
        .dly_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_167),
        .dma_decerr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57 ),
        .dma_decerr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_65 ),
        .dma_err(dma_err_3),
        .dma_interr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_55 ),
        .dma_interr_reg_0(AXI_LITE_REG_INTERFACE_I_n_162),
        .dma_slverr_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56 ),
        .dma_slverr_reg_0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_64 ),
        .\dmacr_i_reg[0] (AXI_LITE_REG_INTERFACE_I_n_125),
        .\dmacr_i_reg[2] (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_88 ),
        .\dmacr_i_reg[2]_0 (I_RST_MODULE_n_27),
        .err_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_87 ),
        .halt_reset(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .halted_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_90 ),
        .halted_reg_0(\I_CMDSTS/s_axis_cmd_tvalid0_9 ),
        .halted_reg_1(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_34 ),
        .initial_frame(initial_frame_4),
        .ioc_irq_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61 ),
        .ioc_irq_reg_0(AXI_LITE_REG_INTERFACE_I_n_166),
        .irqdelay_wren_i0(\I_DMA_REGISTER/irqdelay_wren_i0 ),
        .irqthresh_wren_i0(\I_DMA_REGISTER/irqthresh_wren_i0 ),
        .lsize_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59 ),
        .lsize_err_reg_0(AXI_LITE_REG_INTERFACE_I_n_164),
        .lsize_more_err_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63 ),
        .lsize_more_err_reg_0(AXI_LITE_REG_INTERFACE_I_n_168),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .num_fstore_minus1(num_fstore_minus1),
        .out(s2mm_ip2axi_rddata),
        .prmry_in(s2mm_ftchcmdsts_idle),
        .prmry_resetn_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71 ),
        .prmry_resetn_i_reg_0(frame_number_i0),
        .prmtr_update_complete(prmtr_update_complete_5),
        .prmtr_updt_complete_i_reg(\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_94 ),
        .prmtr_updt_complete_i_reg_0(AXI_LITE_REG_INTERFACE_I_n_159),
        .\ptr_ref_i_reg[4]_0 (s2mm_ip2axi_frame_ptr_ref),
        .\reg_module_hsize_reg[15] (s2mm_reg_module_hsize),
        .\reg_module_vsize_reg[12] (s2mm_reg_module_vsize),
        .repeat_frame(repeat_frame),
        .reset_counts(\I_DMA_REGISTER/reset_counts_10 ),
        .reset_counts_reg(I_RST_MODULE_n_43),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[45:40],s2mm_axi2ip_wrce[15],s2mm_axi2ip_wrce[13:12],s2mm_axi2ip_wrce[10]}),
        .s2mm_dmacr({s2mm_dmacr[31:15],s2mm_dmacr[4:3],s2mm_dmacr[1:0]}),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_cmd_tvalid_reg(s2mm_prmry_resetn),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_soft_reset_i0(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .stop_i(stop_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen_0 \GEN_SPRT_FOR_S2MM.S2MM_SOF_I 
       (.E(I_AXI_DMA_INTRPT_n_1),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg (\GEN_SPRT_FOR_S2MM.S2MM_SOF_I_n_1 ),
        .Q(s2mm_irqdelay_status[7]),
        .out(s2mm_axis_resetn),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[31]),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_valid0(s_valid0),
        .s_valid_d1_reg_0(I_RST_MODULE_n_29));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc_1 \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I 
       (.initial_frame(initial_frame_4),
        .initial_frame_reg(\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_2 ),
        .out(s2mm_prmry_resetn),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsync_core(s2mm_fsync_core),
        .s2mm_valid_frame_sync_cmb(s2mm_valid_frame_sync_cmb),
        .s2mm_valid_video_prmtrs(s2mm_valid_video_prmtrs),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_fsync_d2_reg_0(s2mm_cdc2dmac_fsync),
        .s_fsync_d2_reg_1(I_RST_MODULE_n_29));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt I_AXI_DMA_INTRPT
       (.E(I_AXI_DMA_INTRPT_n_1),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] (I_AXI_DMA_INTRPT_n_41),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i (\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .\GEN_FREE_RUN_MODE.mask_fsync_out_i0 (\GEN_FREE_RUN_MODE.mask_fsync_out_i0 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg (\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I_n_4 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_2 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_64 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 (\GEN_SPRT_FOR_MM2S.MM2S_SOF_I_n_1 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (mm2s_dmacr[31:16]),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 (p_0_in),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 (mm2s_irqthresh_status),
        .\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 (\GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I_n_72 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (ch2_dly_fast_cnt0),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_17 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 (s2mm_irqdelay_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_68 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 (s2mm_prmry_resetn),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 (\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_72 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 (s2mm_irqthresh_status),
        .\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 (\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18 ),
        .Q(mm2s_irqdelay_status),
        .SR(ch1_dly_fast_cnt0),
        .SS(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(mm2s_dly_irq_set),
        .ch1_thresh_count1(ch1_thresh_count1),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_dly_irq_set(s2mm_dly_irq_set),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .out(mm2s_prmry_resetn),
        .prmry_resetn_i_reg(I_AXI_DMA_INTRPT_n_40),
        .s2mm_dmacr({s2mm_dmacr[23:16],s2mm_dmacr[4]}),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_datamover I_PRMRY_DATAMOVER
       (.D(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out ),
        .E(I_PRMRY_DATAMOVER_n_54),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (I_RST_MODULE_n_36),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (I_PRMRY_DATAMOVER_n_48),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (crnt_hsize),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR_n_41 ),
        .\INFERRED_GEN.cnt_i_reg[2] (I_PRMRY_DATAMOVER_n_60),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (I_PRMRY_DATAMOVER_n_62),
        .\INFERRED_GEN.cnt_i_reg[2]_2 (I_PRMRY_DATAMOVER_n_63),
        .\INFERRED_GEN.cnt_i_reg[2]_3 (I_PRMRY_DATAMOVER_n_64),
        .\INFERRED_GEN.cnt_i_reg[2]_4 (I_PRMRY_DATAMOVER_n_65),
        .\INFERRED_GEN.cnt_i_reg[2]_5 (I_PRMRY_DATAMOVER_n_66),
        .Q(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.sig_rd_empty ),
        .cmnd_wr(cmnd_wr),
        .cmnd_wr_1(cmnd_wr_7),
        .datamover_idle(\I_STS_MNGR/datamover_idle ),
        .datamover_idle_2(\I_STS_MNGR/datamover_idle_6 ),
        .datamover_idle_reg(mm2s_dmacr[0]),
        .din({dm2linebuf_mm2s_tlast,dm2linebuf_mm2s_tkeep,dm2linebuf_mm2s_tdata}),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dma_err(dma_err_3),
        .dout({linebuf2dm_s2mm_tlast,linebuf2dm_s2mm_tkeep,linebuf2dm_s2mm_tdata}),
        .empty(fifo_empty_i),
        .in({s_axis_mm2s_cmd_tdata[63:32],s_axis_mm2s_cmd_tdata[23],s_axis_mm2s_cmd_tdata[15:0]}),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst(\^m_axi_mm2s_arburst ),
        .m_axi_mm2s_arlen(\^m_axi_mm2s_arlen ),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize(\^m_axi_mm2s_arsize ),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst(\^m_axi_s2mm_awburst ),
        .m_axi_s2mm_awlen(\^m_axi_s2mm_awlen ),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize(\^m_axi_s2mm_awsize ),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .out(mm2s_dm_prmry_resetn),
        .ovrflo_err0(\I_CMDSTS/ovrflo_err0 ),
        .rd_en(I_PRMRY_DATAMOVER_n_59),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(s2mm_dm_prmry_resetn),
        .sig_halt_cmplt_reg(I_PRMRY_DATAMOVER_n_49),
        .sig_halt_cmplt_reg_0(I_PRMRY_DATAMOVER_n_55),
        .\sig_input_addr_reg_reg[31] ({s_axis_s2mm_cmd_tdata[63:32],s_axis_s2mm_cmd_tdata[23],s_axis_s2mm_cmd_tdata[15:0]}),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_0(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_41),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_44),
        .sig_s_ready_dup3_reg(I_PRMRY_DATAMOVER_n_42),
        .sig_s_ready_out_reg(dm2linebuf_s2mm_tready),
        .\sig_strb_skid_reg_reg[1] (I_PRMRY_DATAMOVER_n_57),
        .\sig_strb_skid_reg_reg[2] (I_PRMRY_DATAMOVER_n_58),
        .sig_tlast_out_reg(I_RST_MODULE_n_35),
        .undrflo_err0(\I_CMDSTS/undrflo_err0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module I_RST_MODULE
       (.D(mm2s_axi2ip_wrdata[2]),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (mm2s_axis_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 (s2mm_axis_resetn),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 (I_RST_MODULE_n_29),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 (vsize_counter0),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 (I_RST_MODULE_n_39),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (mm2s_ftchcmdsts_idle),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (s2mm_ftchcmdsts_idle),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg (I_RST_MODULE_n_30),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (fifo_full_i),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg (m_axis_mm2s_tvalid_i),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (mm2s_dm_prmry_resetn),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (s2mm_dm_prmry_resetn),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s (\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (I_RST_MODULE_n_38),
        .SR(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2 ),
        .SS(\GEN_REG_DIRECT_MODE.REGDIRECT_I/regdir_idle_i1 ),
        .axi_resetn(axi_resetn),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dma_err(dma_err_3),
        .dma_err_3(dma_err),
        .\dmacr_i_reg[2] (I_RST_MODULE_n_20),
        .\dmacr_i_reg[2]_0 (I_RST_MODULE_n_27),
        .\dmacr_i_reg[2]_1 (I_RST_MODULE_n_37),
        .\dmacr_i_reg[2]_2 (s2mm_axi2ip_wrdata[2]),
        .full(fifo_full_i_8),
        .halt_i0(\GEN_RESET_FOR_S2MM.RESET_I/halt_i0 ),
        .halt_i_reg(I_RST_MODULE_n_28),
        .halt_i_reg_0(I_RST_MODULE_n_33),
        .halt_i_reg_1(I_RST_MODULE_n_40),
        .halt_i_reg_2(I_RST_MODULE_n_41),
        .halt_i_reg_3(I_RST_MODULE_n_44),
        .halt_i_reg_4(mm2s_dmacr[0]),
        .halt_reset(\GEN_RESET_FOR_MM2S.RESET_I/halt_reset ),
        .halt_reset_0(\GEN_RESET_FOR_S2MM.RESET_I/halt_reset ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_0(I_RST_MODULE_n_19),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[0]),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(mm2s_prmry_resetn),
        .prmry_in(s_axi_lite_resetn),
        .prmry_reset2(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_reset2_1(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2 ),
        .prmry_resetn_i_reg(s2mm_prmry_resetn),
        .prmry_resetn_i_reg_0(p_0_in),
        .r0_is_end(\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_end ),
        .r0_is_null_r(r0_is_null_r),
        .ram_full_i_reg(I_RST_MODULE_n_26),
        .reset_counts(\I_DMA_REGISTER/reset_counts ),
        .reset_counts_4(\I_DMA_REGISTER/reset_counts_10 ),
        .reset_counts_reg(I_RST_MODULE_n_42),
        .reset_counts_reg_0(I_RST_MODULE_n_43),
        .run_stop_d1(\GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1 ),
        .run_stop_d1_reg(s2mm_stop),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[12]),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_mismatch_err_flag(s2mm_fsize_mismatch_err_flag),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tvalid_i(s_axis_s2mm_tvalid_i),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_soft_reset_i0(\GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i0 ),
        .s_soft_reset_i0_2(\GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0 ),
        .sig_dre_tvalid_i_reg(I_RST_MODULE_n_35),
        .sig_dre_tvalid_i_reg_0(I_RST_MODULE_n_36),
        .sig_last_reg_out_reg(I_RST_MODULE_n_23),
        .sig_m_valid_out_reg(I_RST_MODULE_n_25),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2all_stop_request_5(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request ),
        .soft_reset_d1(\GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1 ),
        .srst(sof_reset),
        .\state_reg[0] (I_RST_MODULE_n_24),
        .\state_reg[1] (I_RST_MODULE_n_18),
        .stop(mm2s_stop),
        .wr_en(fifo_wren));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if
   (sts_tready_reg_0,
    interr_i_reg_0,
    s_axis_cmd_tvalid_reg_0,
    xfers_done,
    err_i_reg_0,
    dmacntrl_ns11_out__0,
    stop_i,
    frame_sync_reg_reg,
    sts_tready_reg_1,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    mm2s_prmry_resetn,
    m_axi_mm2s_aclk,
    p_0_in,
    decerr_i_reg_1,
    slverr_i_reg_1,
    interr_i_reg_1,
    SR,
    s_axis_cmd_tvalid_reg_1,
    s_axis_cmd_tvalid_reg_2,
    mm2s_halt,
    mm2s_soft_reset,
    mm2s_dmacr,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 ,
    mm2s_all_lines_xfred,
    frame_sync_reg,
    \INFERRED_GEN.cnt_i_reg[1] ,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output sts_tready_reg_0;
  output interr_i_reg_0;
  output s_axis_cmd_tvalid_reg_0;
  output xfers_done;
  output err_i_reg_0;
  output dmacntrl_ns11_out__0;
  output stop_i;
  output frame_sync_reg_reg;
  output sts_tready_reg_1;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  input mm2s_prmry_resetn;
  input m_axi_mm2s_aclk;
  input p_0_in;
  input decerr_i_reg_1;
  input slverr_i_reg_1;
  input interr_i_reg_1;
  input [0:0]SR;
  input [0:0]s_axis_cmd_tvalid_reg_1;
  input s_axis_cmd_tvalid_reg_2;
  input mm2s_halt;
  input mm2s_soft_reset;
  input [0:0]mm2s_dmacr;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 ;
  input mm2s_all_lines_xfred;
  input frame_sync_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]SR;
  wire decerr_i_reg_0;
  wire decerr_i_reg_1;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire dmacntrl_ns11_out__0;
  wire err_i_i_1_n_0;
  wire err_i_reg_0;
  wire frame_sync_reg;
  wire frame_sync_reg_reg;
  wire interr_i_reg_0;
  wire interr_i_reg_1;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_lines_xfred;
  wire mm2s_dma_decerr_set;
  wire mm2s_dma_slverr_set;
  wire [0:0]mm2s_dmacr;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire p_0_in;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire [0:0]s_axis_cmd_tvalid_reg_1;
  wire s_axis_cmd_tvalid_reg_2;
  wire slverr_i_reg_0;
  wire slverr_i_reg_1;
  wire stop_i;
  wire sts_tready_reg_0;
  wire sts_tready_reg_1;
  wire xfers_done;
  wire zero_hsize_err;
  wire zero_vsize_err;

  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2 
       (.I0(mm2s_halt),
        .I1(err_i_reg_0),
        .I2(mm2s_soft_reset),
        .I3(frame_sync_reg),
        .O(dmacntrl_ns11_out__0));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3__0 
       (.I0(frame_sync_reg),
        .I1(mm2s_soft_reset),
        .I2(err_i_reg_0),
        .I3(mm2s_halt),
        .I4(s_axis_cmd_tvalid_reg_0),
        .O(frame_sync_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFEFFFEFFFEFF)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5 
       (.I0(mm2s_halt),
        .I1(err_i_reg_0),
        .I2(mm2s_soft_reset),
        .I3(mm2s_dmacr),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 ),
        .I5(mm2s_all_lines_xfred),
        .O(xfers_done));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(sts_tready_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(sts_tready_reg_1));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1 
       (.I0(mm2s_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1 
       (.I0(mm2s_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(decerr_i_reg_1),
        .Q(mm2s_dma_decerr_set),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1
       (.I0(mm2s_dma_decerr_set),
        .I1(zero_hsize_err),
        .I2(zero_vsize_err),
        .I3(interr_i_reg_0),
        .I4(mm2s_dma_slverr_set),
        .I5(err_i_reg_0),
        .O(err_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_i_i_1_n_0),
        .Q(err_i_reg_0),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(interr_i_reg_1),
        .Q(interr_i_reg_0),
        .R(p_0_in));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(SR));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_mm2s_aclk),
        .CE(s_axis_cmd_tvalid_reg_1),
        .D(s_axis_cmd_tvalid_reg_2),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slverr_i_reg_1),
        .Q(mm2s_dma_slverr_set),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1
       (.I0(err_i_reg_0),
        .I1(mm2s_soft_reset),
        .O(stop_i));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_prmry_resetn),
        .Q(sts_tready_reg_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_cmdsts_if" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if__parameterized0
   (m_axis_s2mm_sts_tready,
    interr_i_reg_0,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    s_axis_cmd_tvalid_reg_0,
    slverr_i_reg_0,
    decerr_i_reg_0,
    \s_axis_cmd_tdata_reg[63]_0 ,
    err_i_reg_0,
    out,
    m_axi_s2mm_aclk,
    regdir_idle_i1,
    decerr_i_reg_1,
    slverr_i_reg_1,
    interr_i_reg_1,
    undrflo_err0,
    ovrflo_err0,
    SR,
    E,
    s_axis_cmd_tvalid_reg_1,
    dma_slverr_reg,
    dma_decerr_reg,
    D,
    zero_hsize_err,
    zero_vsize_err);
  output m_axis_s2mm_sts_tready;
  output interr_i_reg_0;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output s_axis_cmd_tvalid_reg_0;
  output slverr_i_reg_0;
  output decerr_i_reg_0;
  output [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  output err_i_reg_0;
  input out;
  input m_axi_s2mm_aclk;
  input regdir_idle_i1;
  input decerr_i_reg_1;
  input slverr_i_reg_1;
  input interr_i_reg_1;
  input undrflo_err0;
  input ovrflo_err0;
  input [0:0]SR;
  input [0:0]E;
  input s_axis_cmd_tvalid_reg_1;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [48:0]D;
  input zero_hsize_err;
  input zero_vsize_err;

  wire [48:0]D;
  wire [0:0]E;
  wire [0:0]SR;
  wire decerr_i_reg_0;
  wire decerr_i_reg_1;
  wire dma_decerr_reg;
  wire dma_slverr_reg;
  wire err_i_i_1__0_n_0;
  wire err_i_reg_0;
  wire interr_i_reg_0;
  wire interr_i_reg_1;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire ovrflo_err0;
  wire regdir_idle_i1;
  wire s2mm_dma_decerr_set;
  wire s2mm_dma_slverr_set;
  wire [48:0]\s_axis_cmd_tdata_reg[63]_0 ;
  wire s_axis_cmd_tvalid_reg_0;
  wire s_axis_cmd_tvalid_reg_1;
  wire slverr_i_reg_0;
  wire slverr_i_reg_1;
  wire undrflo_err0;
  wire zero_hsize_err;
  wire zero_vsize_err;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ovrflo_err0),
        .Q(lsize_more_mismatch_err),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(undrflo_err0),
        .Q(lsize_mismatch_err),
        .R(regdir_idle_i1));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_decerr_i_1__0 
       (.I0(s2mm_dma_decerr_set),
        .I1(dma_decerr_reg),
        .O(decerr_i_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    \I_DMA_REGISTER/dma_slverr_i_1__0 
       (.I0(s2mm_dma_slverr_set),
        .I1(dma_slverr_reg),
        .O(slverr_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    decerr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(decerr_i_reg_1),
        .Q(s2mm_dma_decerr_set),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    err_i_i_1__0
       (.I0(s2mm_dma_decerr_set),
        .I1(s2mm_dma_slverr_set),
        .I2(interr_i_reg_0),
        .I3(zero_hsize_err),
        .I4(zero_vsize_err),
        .I5(err_i_reg_0),
        .O(err_i_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_i_i_1__0_n_0),
        .Q(err_i_reg_0),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    interr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(interr_i_reg_1),
        .Q(interr_i_reg_0),
        .R(regdir_idle_i1));
  FDRE \s_axis_cmd_tdata_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[0]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [0]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[10]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [10]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[11]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [11]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[12]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [12]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[13]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [13]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[14]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [14]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[15]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [15]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[1]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [1]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[16]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [16]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[2]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [2]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[17]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [17]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[18]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [18]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[19]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [19]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[20]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [20]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[21]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [21]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[22]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [22]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[23]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [23]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[24]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [24]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[3]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [3]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[25]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [25]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[26]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [26]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[27]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [27]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[28]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [28]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[29]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [29]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[30]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [30]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[31]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [31]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[32]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [32]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[33]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [33]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[34]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [34]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[4]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [4]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[35]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [35]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[36]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [36]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[37]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [37]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[38]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [38]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[39]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [39]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[40]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [40]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[41]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [41]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[42]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [42]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[43]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [43]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[44]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [44]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [5]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[45]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [45]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[46]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [46]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[47]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [47]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[48]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [48]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[6]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [6]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[7]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [7]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[8]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [8]),
        .R(SR));
  FDRE \s_axis_cmd_tdata_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(D[9]),
        .Q(\s_axis_cmd_tdata_reg[63]_0 [9]),
        .R(SR));
  FDRE s_axis_cmd_tvalid_reg
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(s_axis_cmd_tvalid_reg_1),
        .Q(s_axis_cmd_tvalid_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    slverr_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slverr_i_reg_1),
        .Q(s2mm_dma_slverr_set),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    sts_tready_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(out),
        .Q(m_axis_s2mm_sts_tready),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen
   (mm2s_frame_sync,
    \GEN_FREE_RUN_MODE.frame_sync_aligned ,
    mm2s_dmac2cdc_fsync_out,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i ,
    all_lines_xfred,
    mm2s_valid_frame_sync_cmb,
    all_lines_xfred_0,
    mm2s_mask_fsync_out,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i0 ,
    mm2s_dmacr,
    p_0_in,
    mm2s_all_idle,
    m_axi_mm2s_aclk,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ,
    mm2s_valid_video_prmtrs,
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ,
    Q);
  output mm2s_frame_sync;
  output \GEN_FREE_RUN_MODE.frame_sync_aligned ;
  output mm2s_dmac2cdc_fsync_out;
  output \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  output all_lines_xfred;
  output mm2s_valid_frame_sync_cmb;
  output all_lines_xfred_0;
  output mm2s_mask_fsync_out;
  output \GEN_FREE_RUN_MODE.mask_fsync_out_i0 ;
  input [1:0]mm2s_dmacr;
  input p_0_in;
  input mm2s_all_idle;
  input m_axi_mm2s_aclk;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  input \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  input mm2s_valid_video_prmtrs;
  input \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  input [7:0]Q;

  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ;
  wire \GEN_FREE_RUN_MODE.all_idle_d1 ;
  wire \GEN_FREE_RUN_MODE.all_idle_d2 ;
  wire \GEN_FREE_RUN_MODE.frame_sync_aligned ;
  wire \GEN_FREE_RUN_MODE.frame_sync_i0__0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ;
  wire [7:0]Q;
  wire all_lines_xfred;
  wire all_lines_xfred_0;
  wire frame_sync_out0;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_idle;
  wire mm2s_dmac2cdc_fsync_out;
  wire [1:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_mask_fsync_out;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire p_0_in;

  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(mm2s_frame_sync),
        .I1(mm2s_valid_video_prmtrs),
        .O(mm2s_valid_frame_sync_cmb));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_i_1 
       (.I0(mm2s_dmac2cdc_fsync_out),
        .I1(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg ),
        .O(all_lines_xfred));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_all_idle),
        .Q(\GEN_FREE_RUN_MODE.all_idle_d1 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.all_idle_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.all_idle_d1 ),
        .Q(\GEN_FREE_RUN_MODE.all_idle_d2 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_aligned_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_frame_sync),
        .Q(\GEN_FREE_RUN_MODE.frame_sync_aligned ),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_FREE_RUN_MODE.frame_sync_i0 
       (.I0(\GEN_FREE_RUN_MODE.all_idle_d2 ),
        .I1(\GEN_FREE_RUN_MODE.all_idle_d1 ),
        .I2(mm2s_dmacr[0]),
        .O(\GEN_FREE_RUN_MODE.frame_sync_i0__0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.frame_sync_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.frame_sync_i0__0 ),
        .Q(mm2s_frame_sync),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FREE_RUN_MODE.frame_sync_out_i_1 
       (.I0(\GEN_FREE_RUN_MODE.frame_sync_aligned ),
        .I1(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .I2(mm2s_valid_video_prmtrs),
        .O(frame_sync_out0));
  FDRE \GEN_FREE_RUN_MODE.frame_sync_out_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(mm2s_dmac2cdc_fsync_out),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_2 
       (.I0(mm2s_frame_sync),
        .I1(mm2s_valid_video_prmtrs),
        .I2(Q[6]),
        .I3(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ),
        .I4(Q[7]),
        .I5(mm2s_dmacr[1]),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\GEN_FREE_RUN_MODE.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.mask_fsync_out_i_reg_0 ),
        .Q(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_5 
       (.I0(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .I1(mm2s_valid_video_prmtrs),
        .O(mm2s_mask_fsync_out));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_i_1 
       (.I0(mm2s_dmac2cdc_fsync_out),
        .I1(\GEN_LINEBUF_NO_SOF.all_lines_xfred_reg ),
        .O(all_lines_xfred_0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_fsync_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_fsync_gen__parameterized0
   (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ,
    s2mm_dmac2cdc_fsync_out,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    SS,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 ,
    m_axi_s2mm_aclk,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ,
    s2mm_valid_video_prmtrs,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ,
    Q,
    s_fsync_d2,
    s_fsync_d1);
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ;
  output s2mm_dmac2cdc_fsync_out;
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ;
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  input [0:0]SS;
  input [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 ;
  input m_axi_s2mm_aclk;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  input s2mm_valid_video_prmtrs;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  input [7:0]Q;
  input s_fsync_d2;
  input s_fsync_d1;

  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ;
  wire [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire frame_sync_out0;
  wire m_axi_s2mm_aclk;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_valid_video_prmtrs;
  wire s_fsync_d1;
  wire s_fsync_d2;

  LUT2 #(
    .INIT(4'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_i_1 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg ),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned_reg_0 ),
        .Q(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ),
        .R(SS));
  LUT3 #(
    .INIT(8'h20)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1 
       (.I0(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ),
        .I1(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ),
        .I2(s2mm_valid_video_prmtrs),
        .O(frame_sync_out0));
  FDRE \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_out0),
        .Q(s2mm_dmac2cdc_fsync_out),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_2 
       (.I0(Q[7]),
        .I1(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ),
        .I2(Q[6]),
        .I3(s2mm_valid_video_prmtrs),
        .I4(s_fsync_d2),
        .I5(s_fsync_d1),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[5]),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0 ),
        .Q(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr
   (mm2s_valid_frame_sync,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    mm2s_frame_ptr_out,
    D,
    p_0_in,
    m_axi_mm2s_aclk,
    E,
    Q,
    num_fstore_minus1,
    mm2s_dmacr,
    mm2s_prmry_resetn,
    mm2s_dmasr,
    s2mm_frame_ptr_out);
  output mm2s_valid_frame_sync;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  output [2:0]mm2s_frame_ptr_out;
  output [2:0]D;
  input p_0_in;
  input m_axi_mm2s_aclk;
  input [0:0]E;
  input [4:0]Q;
  input [0:0]num_fstore_minus1;
  input [0:0]mm2s_dmacr;
  input mm2s_prmry_resetn;
  input mm2s_dmasr;
  input [2:0]s2mm_frame_ptr_out;

  wire [2:0]D;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [0:0]E;
  wire [4:0]Q;
  wire [2:0]binary_frame_ptr;
  wire data1;
  wire data2;
  wire [1:0]ds_binary_frame_ptr;
  wire ds_mstr_reverse_order_d1;
  wire [1:0]grey_frame_ptr_out;
  wire m_axi_mm2s_aclk;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire [2:0]mm2s_frame_ptr_out;
  wire mm2s_prmry_resetn;
  wire mm2s_valid_frame_sync;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire [0:0]num_fstore_minus1;
  wire p_0_in;
  wire [2:0]raw_frame_ptr;
  wire [2:0]s2mm_frame_ptr_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux_71 \DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I 
       (.D({data1,\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 }),
        .data2(data2),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .p_0_in(p_0_in),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0_72 \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.GREY_CODER_I 
       (.D(grey_frame_ptr_out),
        .Q(binary_frame_ptr));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0 ),
        .Q(binary_frame_ptr[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .Q(binary_frame_ptr[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .Q(binary_frame_ptr[2]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[0]_inv_i_1 
       (.I0(Q[0]),
        .O(raw_frame_ptr[0]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h6333)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(mstr_reverse_order),
        .I3(num_fstore_minus1),
        .O(raw_frame_ptr[1]));
  LUT5 #(
    .INIT(32'h78F0F0F0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(mstr_reverse_order),
        .I4(num_fstore_minus1),
        .O(raw_frame_ptr[2]));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[0]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0]_inv_n_0 ),
        .S(p_0_in));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[2]),
        .Q(\DYNAMIC_GENLOCK_FOR_SLAVE.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.GENLOCK_MUX_I_n_2 ),
        .Q(ds_binary_frame_ptr[0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(data1),
        .Q(ds_binary_frame_ptr[1]),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(data2),
        .Q(ds_mstr_reverse_order_d1),
        .S(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2 
       (.I0(mstr_reverse_order_d2),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[0]),
        .Q(mm2s_frame_ptr_out[0]),
        .R(p_0_in));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[1]),
        .Q(mm2s_frame_ptr_out[1]),
        .R(p_0_in));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_2_n_0 ),
        .Q(mm2s_frame_ptr_out[2]),
        .R(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(p_0_in));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF6AAAFFFF)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(mm2s_dmacr),
        .I2(E),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .I4(mm2s_prmry_resetn),
        .I5(mm2s_dmasr),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(E),
        .Q(mm2s_valid_frame_sync),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1 
       (.I0(ds_binary_frame_ptr[0]),
        .I1(mm2s_prmry_resetn),
        .I2(num_fstore_minus1),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h90A00000)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1 
       (.I0(ds_binary_frame_ptr[1]),
        .I1(ds_binary_frame_ptr[0]),
        .I2(mm2s_prmry_resetn),
        .I3(ds_mstr_reverse_order_d1),
        .I4(num_fstore_minus1),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1 
       (.I0(ds_binary_frame_ptr[1]),
        .I1(ds_binary_frame_ptr[0]),
        .I2(mm2s_prmry_resetn),
        .I3(ds_mstr_reverse_order_d1),
        .I4(num_fstore_minus1),
        .O(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[0]_i_1_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[1]_i_1_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[2]_i_1_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000001001)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_3 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(num_fstore_minus1),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[3]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mngr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr__parameterized0
   (s2mm_valid_frame_sync,
    D,
    slv_frame_ref_out,
    s2mm_frame_ptr_out,
    regdir_idle_i1,
    m_axi_s2mm_aclk,
    valid_frame_sync_d2,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ,
    out,
    s2mm_dmasr,
    Q,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ,
    s2mm_dmacr,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] ,
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ,
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]_0 ,
    mm2s_frame_ptr_out);
  output s2mm_valid_frame_sync;
  output [4:0]D;
  output [2:0]slv_frame_ref_out;
  output [2:0]s2mm_frame_ptr_out;
  input regdir_idle_i1;
  input m_axi_s2mm_aclk;
  input valid_frame_sync_d2;
  input \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  input out;
  input [0:0]s2mm_dmasr;
  input [4:0]Q;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ;
  input [1:0]s2mm_dmacr;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] ;
  input \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ;
  input [2:0]\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0] ;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]_0 ;
  input [2:0]mm2s_frame_ptr_out;

  wire [4:0]D;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_2 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ;
  wire [2:0]\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1_n_0 ;
  wire \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_4_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_7_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_8_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_9_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ;
  wire [4:0]Q;
  wire [2:0]binary_frame_ptr;
  wire data1;
  wire data2;
  wire [1:0]dm_binary_frame_ptr;
  wire dm_mstr_reverse_order_d1;
  wire [1:0]grey_frame_ptr_out;
  wire m_axi_s2mm_aclk;
  wire [2:0]mm2s_frame_ptr_out;
  wire mstr_reverse_order;
  wire mstr_reverse_order_d1;
  wire mstr_reverse_order_d2;
  wire out;
  wire [2:1]raw_frame_ptr;
  wire regdir_idle_i1;
  wire [1:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire [2:0]s2mm_frame_ptr_out;
  wire s2mm_valid_frame_sync;
  wire [2:0]slv_frame_ref_out;
  wire valid_frame_sync_d2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux \DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I 
       (.D({data1,\DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_2 }),
        .data2(data2),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .regdir_idle_i1(regdir_idle_i1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0 \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.GREY_CODER_I 
       (.D(grey_frame_ptr_out),
        .Q(binary_frame_ptr));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1 
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr[0]_i_1_n_0 ),
        .Q(binary_frame_ptr[0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .Q(binary_frame_ptr[1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.binary_frame_ptr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .Q(binary_frame_ptr[2]),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'h6555)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[1]_inv_i_1 
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 [1]),
        .I1(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 [0]),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ),
        .I3(mstr_reverse_order),
        .O(raw_frame_ptr[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr[2]_i_1 
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 [2]),
        .I1(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 [0]),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 [1]),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ),
        .I4(mstr_reverse_order),
        .O(raw_frame_ptr[2]));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 [0]),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[0] ),
        .R(regdir_idle_i1));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[1]),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_n_0 ),
        .S(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(raw_frame_ptr[2]),
        .Q(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg_n_0_[2] ),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.GENLOCK_MUX_I_n_2 ),
        .Q(dm_binary_frame_ptr[0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(data1),
        .Q(dm_binary_frame_ptr[1]),
        .R(regdir_idle_i1));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(data2),
        .Q(dm_mstr_reverse_order_d1),
        .S(regdir_idle_i1));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2 
       (.I0(mstr_reverse_order_d2),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[0]),
        .Q(s2mm_frame_ptr_out[0]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(grey_frame_ptr_out[1]),
        .Q(s2mm_frame_ptr_out[1]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_2_n_0 ),
        .Q(s2mm_frame_ptr_out[2]),
        .R(regdir_idle_i1));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order),
        .Q(mstr_reverse_order_d1),
        .S(regdir_idle_i1));
  FDSE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mstr_reverse_order_d1),
        .Q(mstr_reverse_order_d2),
        .S(regdir_idle_i1));
  LUT5 #(
    .INIT(32'hFFFFA6FF)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1 
       (.I0(mstr_reverse_order),
        .I1(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2_n_0 ),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 ),
        .I3(out),
        .I4(s2mm_dmasr),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0009)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2 
       (.I0(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ),
        .I1(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 [1]),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 [2]),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 [0]),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0 ),
        .Q(mstr_reverse_order),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(valid_frame_sync_d2),
        .Q(s2mm_valid_frame_sync),
        .R(regdir_idle_i1));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1 
       (.I0(dm_binary_frame_ptr[0]),
        .I1(out),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'hD2000000)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1 
       (.I0(dm_mstr_reverse_order_d1),
        .I1(dm_binary_frame_ptr[0]),
        .I2(dm_binary_frame_ptr[1]),
        .I3(out),
        .I4(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1 
       (.I0(dm_binary_frame_ptr[1]),
        .I1(dm_binary_frame_ptr[0]),
        .I2(dm_mstr_reverse_order_d1),
        .I3(out),
        .I4(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ),
        .O(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0 ));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[0]_i_1_n_0 ),
        .Q(slv_frame_ref_out[0]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[1]_i_1_n_0 ),
        .Q(slv_frame_ref_out[1]),
        .R(1'b0));
  FDRE \DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[2]_i_1_n_0 ),
        .Q(slv_frame_ref_out[2]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA0FCCCCAA0FAA0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_1 
       (.I0(Q[0]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [0]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ),
        .I4(s2mm_dmacr[0]),
        .I5(valid_frame_sync_d2),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000FF7FFF7F0070)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2 
       (.I0(s2mm_dmacr[1]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3_n_0 ),
        .I2(valid_frame_sync_d2),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0] ),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [0]),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3 
       (.I0(slv_frame_ref_out[1]),
        .I1(slv_frame_ref_out[0]),
        .I2(slv_frame_ref_out[2]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCAACC00CCAACC0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_1 
       (.I0(Q[1]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [1]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] ),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_4_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF10BA55)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0] ),
        .I2(valid_frame_sync_d2),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [1]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [0]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABAAAAABAAAAAAAA)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_4 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]_0 ),
        .I1(slv_frame_ref_out[2]),
        .I2(slv_frame_ref_out[0]),
        .I3(slv_frame_ref_out[1]),
        .I4(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_7_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0080800080000002)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_7 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_8_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [4]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [3]),
        .I3(slv_frame_ref_out[2]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_9_n_0 ),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [2]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0690000000000000)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_8 
       (.I0(slv_frame_ref_out[1]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [1]),
        .I2(slv_frame_ref_out[0]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [0]),
        .I4(valid_frame_sync_d2),
        .I5(s2mm_dmacr[1]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_9 
       (.I0(slv_frame_ref_out[0]),
        .I1(slv_frame_ref_out[1]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAA0FCCCCAA0FAA0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_1 
       (.I0(Q[2]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [2]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ),
        .I4(s2mm_dmacr[0]),
        .I5(valid_frame_sync_d2),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFAAFEABF)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_4_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [0]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [1]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [2]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA0FCCCCAA0FAA0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_1 
       (.I0(Q[3]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [3]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ),
        .I4(s2mm_dmacr[0]),
        .I5(valid_frame_sync_d2),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hC9333333)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [3]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [0]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [1]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [2]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAA0FCCCCAA0FAA0F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_3 
       (.I0(Q[4]),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] [4]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4_n_0 ),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ),
        .I4(s2mm_dmacr[0]),
        .I5(valid_frame_sync_d2),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hC333333393333333)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ),
        .I1(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [4]),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [3]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [2]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [1]),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 [0]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'hA8A8AAA8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_7_n_0 ),
        .I1(slv_frame_ref_out[2]),
        .I2(slv_frame_ref_out[0]),
        .I3(slv_frame_ref_out[1]),
        .I4(\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_6_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux
   (data2,
    D,
    regdir_idle_i1,
    mm2s_frame_ptr_out,
    m_axi_s2mm_aclk);
  output data2;
  output [1:0]D;
  input regdir_idle_i1;
  input [2:0]mm2s_frame_ptr_out;
  input m_axi_s2mm_aclk;

  wire [1:0]D;
  wire data2;
  wire \frame_ptr_out_reg_n_0_[2] ;
  wire [1:0]grey_frame_ptr;
  wire m_axi_s2mm_aclk;
  wire [2:0]mm2s_frame_ptr_out;
  wire regdir_idle_i1;

  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[0]_i_1 
       (.I0(grey_frame_ptr[0]),
        .I1(grey_frame_ptr[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_binary_frame_ptr[1]_i_1 
       (.I0(grey_frame_ptr[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.dm_mstr_reverse_order_d1_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[2] ),
        .O(data2));
  FDRE \frame_ptr_out_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[0]),
        .Q(grey_frame_ptr[0]),
        .R(regdir_idle_i1));
  FDRE \frame_ptr_out_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[1]),
        .Q(grey_frame_ptr[1]),
        .R(regdir_idle_i1));
  FDRE \frame_ptr_out_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(mm2s_frame_ptr_out[2]),
        .Q(\frame_ptr_out_reg_n_0_[2] ),
        .R(regdir_idle_i1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_genlock_mux" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mux_71
   (data2,
    D,
    p_0_in,
    s2mm_frame_ptr_out,
    m_axi_mm2s_aclk);
  output data2;
  output [1:0]D;
  input p_0_in;
  input [2:0]s2mm_frame_ptr_out;
  input m_axi_mm2s_aclk;

  wire [1:0]D;
  wire data2;
  wire \frame_ptr_out_reg_n_0_[2] ;
  wire [1:0]grey_frame_ptr;
  wire m_axi_mm2s_aclk;
  wire p_0_in;
  wire [2:0]s2mm_frame_ptr_out;

  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[0]_i_1 
       (.I0(grey_frame_ptr[0]),
        .I1(grey_frame_ptr[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_binary_frame_ptr[1]_i_1 
       (.I0(grey_frame_ptr[1]),
        .O(D[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.ds_mstr_reverse_order_d1_i_1 
       (.I0(\frame_ptr_out_reg_n_0_[2] ),
        .O(data2));
  FDRE \frame_ptr_out_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[0]),
        .Q(grey_frame_ptr[0]),
        .R(p_0_in));
  FDRE \frame_ptr_out_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[1]),
        .Q(grey_frame_ptr[1]),
        .R(p_0_in));
  FDRE \frame_ptr_out_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s2mm_frame_ptr_out[2]),
        .Q(\frame_ptr_out_reg_n_0_[2] ),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_vdma_greycoder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0
   (D,
    Q);
  output [1:0]D;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(D[1]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_greycoder" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_greycoder__parameterized0_72
   (D,
    Q);
  output [1:0]D;
  input [2:0]Q;

  wire [1:0]D;
  wire [2:0]Q;

  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[0]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(D[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_intrpt
   (ch1_dly_irq_set,
    E,
    ch2_dly_irq_set,
    ch1_delay_cnt_en,
    mm2s_ioc_irq_set,
    ch2_delay_cnt_en,
    ch2_irqthresh_decr_mask_sig,
    s2mm_ioc_irq_set,
    Q,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ,
    prmry_resetn_i_reg,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] ,
    SR,
    m_axi_mm2s_aclk,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    m_axi_s2mm_aclk,
    ch2_delay_count0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    SS,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    ch1_thresh_count1,
    out,
    mm2s_tstvect_fsync,
    ch1_delay_zero,
    s2mm_dmacr,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ,
    s2mm_tstvect_fsync,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i0 ,
    \GEN_FREE_RUN_MODE.mask_fsync_out_i ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 );
  output ch1_dly_irq_set;
  output [0:0]E;
  output ch2_dly_irq_set;
  output ch1_delay_cnt_en;
  output mm2s_ioc_irq_set;
  output ch2_delay_cnt_en;
  output ch2_irqthresh_decr_mask_sig;
  output s2mm_ioc_irq_set;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  output [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  output prmry_resetn_i_reg;
  output \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  input [0:0]SR;
  input m_axi_mm2s_aclk;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  input m_axi_s2mm_aclk;
  input ch2_delay_count0;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input [0:0]SS;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;
  input [15:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input ch1_thresh_count1;
  input out;
  input mm2s_tstvect_fsync;
  input ch1_delay_zero;
  input [8:0]s2mm_dmacr;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ;
  input s2mm_tstvect_fsync;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i0 ;
  input \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ;
  input [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ;

  wire [0:0]E;
  wire \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i ;
  wire \GEN_FREE_RUN_MODE.mask_fsync_out_i0 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ;
  wire [15:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ;
  wire [7:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ;
  wire [6:0]L;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ch1_delay_cnt_en;
  wire ch1_delay_count0;
  wire ch1_delay_zero;
  wire [6:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire ch1_dly_irq_set;
  wire ch1_thresh_count1;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire [6:0]ch2_dly_fast_cnt;
  wire ch2_dly_fast_incr;
  wire ch2_dly_irq_set;
  wire ch2_irqthresh_decr_mask_sig;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire mm2s_ioc_irq_set;
  wire mm2s_tstvect_fsync;
  wire out;
  wire [7:0]p_2_in;
  wire [7:0]plusOp;
  wire [7:0]plusOp__0;
  wire prmry_resetn_i_reg;
  wire [8:0]s2mm_dmacr;
  wire s2mm_ioc_irq_set;
  wire s2mm_tstvect_fsync;

  LUT4 #(
    .INIT(16'h08C8)) 
    \GEN_FREE_RUN_MODE.mask_fsync_out_i_i_1 
       (.I0(\GEN_FREE_RUN_MODE.mask_fsync_out_i0 ),
        .I1(out),
        .I2(\GEN_FREE_RUN_MODE.mask_fsync_out_i ),
        .I3(mm2s_ioc_irq_set),
        .O(prmry_resetn_i_reg));
  LUT5 #(
    .INIT(32'h0080F080)) 
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1 
       (.I0(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg ),
        .I1(s2mm_dmacr[0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ),
        .I3(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ),
        .I4(s2mm_ioc_irq_set),
        .O(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(L[1]),
        .I1(L[0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2 
       (.I0(L[5]),
        .I1(L[3]),
        .I2(L[2]),
        .I3(L[4]),
        .I4(L[6]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(L[2]),
        .I1(L[0]),
        .I2(L[1]),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[2]),
        .I3(L[3]),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(L[0]),
        .I1(L[1]),
        .I2(L[4]),
        .I3(L[2]),
        .I4(L[3]),
        .I5(L[5]),
        .O(ch1_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(L[5]),
        .I2(L[3]),
        .I3(L[2]),
        .I4(L[4]),
        .I5(L[6]),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4 
       (.I0(L[0]),
        .I1(L[1]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(L[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(L[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(L[2]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(L[3]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(L[4]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(L[5]),
        .S(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(L[6]),
        .S(SR));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(L[6]),
        .I1(L[4]),
        .I2(L[2]),
        .I3(L[3]),
        .I4(L[5]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I1(Q[6]),
        .O(plusOp[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF04FFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_0 ),
        .I4(ch1_delay_cnt_en),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0]_1 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ),
        .I2(Q[7]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(ch1_delay_zero),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ),
        .O(ch1_delay_count0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(Q[7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [15]),
        .I2(Q[6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [14]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .I1(Q[1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [9]),
        .I3(Q[0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [8]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(Q[4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [12]),
        .I2(Q[3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [11]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(Q[5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [13]),
        .I2(Q[2]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [10]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ch1_delay_count0),
        .Q(ch1_dly_irq_set),
        .R(SR));
  LUT5 #(
    .INIT(32'h40000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1 
       (.I0(ch1_thresh_count1),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I2(out),
        .I3(mm2s_tstvect_fsync),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(mm2s_ioc_irq_set),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .O(p_2_in[0]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[1]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hF099)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [4]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[4]));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hFFFF0000AAA9AAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [6]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFF00A9A9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 [7]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000002)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_3_n_0 ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .I5(ch1_thresh_count1),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ),
        .D(p_2_in[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [0]),
        .S(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ),
        .D(p_2_in[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ),
        .D(p_2_in[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ),
        .D(p_2_in[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ),
        .D(p_2_in[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ),
        .D(p_2_in[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ),
        .D(p_2_in[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_1 ),
        .D(p_2_in[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h32)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'h98)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ),
        .O(ch2_dly_fast_cnt[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch2_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch2_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch2_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .O(ch2_dly_fast_cnt[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch2_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[0] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[1] ),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .S(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[4] ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[2] ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[3] ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg_n_0_[5] ),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0 ),
        .O(ch2_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_dly_fast_incr),
        .Q(E),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .Q(ch2_delay_cnt_en),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .O(plusOp__0[6]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [0]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [1]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [2]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [3]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [4]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [5]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [6]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_0 [7]),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ch2_delay_count0),
        .Q(ch2_dly_irq_set),
        .R(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg_0 ),
        .I2(s2mm_tstvect_fsync),
        .I3(ch2_irqthresh_decr_mask_sig),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0 ),
        .Q(s2mm_ioc_irq_set),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0 ),
        .Q(ch2_irqthresh_decr_mask_sig),
        .R(SS));
  LUT4 #(
    .INIT(16'h4F44)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I1(s2mm_dmacr[1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'hF44F4444)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I1(s2mm_dmacr[2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(s2mm_dmacr[3]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I5(s2mm_dmacr[4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA6FFFFAAA60000)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I5(s2mm_dmacr[5]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(s2mm_dmacr[6]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I3(s2mm_dmacr[7]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ),
        .I4(s2mm_dmacr[8]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA2AAAAAAAA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [0]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_1 ),
        .D(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0 [7]),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if
   (D,
    out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 ,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ,
    irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ,
    \dmacr_i_reg[2]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ,
    s_axi_lite_rdata,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_prmry_resetn,
    mm2s_soft_reset,
    stop,
    mm2s_dmacr,
    mm2s_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ,
    mm2s_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ,
    ioc_irq_reg,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ,
    ch1_irqdelay_status,
    s2mm_dmacr,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    \dmacr_i_reg[0] ,
    s2mm_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    s2mm_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ,
    ch2_irqdelay_status,
    dma_interr_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ,
    lsize_more_err_reg,
    ch1_dly_irq_set,
    s2mm_dma_interr_set,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ,
    lsize_mismatch_err,
    s2mm_fsize_more_or_sof_late_s,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 );
  output [31:0]D;
  output [1:0]out;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 ;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  output [8:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[2] ;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ;
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ;
  output irqthresh_wren_i0;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  output \dmacr_i_reg[2]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  output [31:0]s_axi_lite_rdata;
  output [7:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_prmry_resetn;
  input mm2s_soft_reset;
  input stop;
  input [17:0]mm2s_dmacr;
  input mm2s_ioc_irq_set;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  input [17:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  input mm2s_dmasr;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ;
  input ioc_irq_reg;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  input [7:0]ch1_irqdelay_status;
  input [20:0]s2mm_dmacr;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input \dmacr_i_reg[0] ;
  input s2mm_ioc_irq_set;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input [0:0]s2mm_dmasr;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  input [12:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  input [7:0]ch2_irqdelay_status;
  input dma_interr_reg;
  input [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_err_reg;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ;
  input lsize_more_err_reg;
  input ch1_dly_irq_set;
  input s2mm_dma_interr_set;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  input lsize_mismatch_err;
  input s2mm_fsize_more_or_sof_late_s;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;

  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0_n_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire [17:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ;
  wire [12:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 ;
  wire [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [0:0]SR;
  wire arvalid;
  wire [7:2]awaddr;
  wire awvalid;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_mm2s_cdc_tig;
  wire \axi2ip_rdaddr_captured_reg_n_0_[4] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[5] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[6] ;
  wire \axi2ip_rdaddr_captured_reg_n_0_[7] ;
  (* async_reg = "true" *) wire [7:2]axi2ip_rdaddr_captured_s2mm_cdc_tig;
  wire [7:2]axi2ip_wraddr_captured;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [7:2]axi2ip_wraddr_captured_s2mm_cdc_tig;
  wire bvalid_out_i_i_1_n_0;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_interr_reg;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire [31:0]ip2axi_rddata_captured;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_mm2s_cdc_tig;
  (* async_reg = "true" *) wire [31:0]ip2axi_rddata_captured_s2mm_cdc_tig;
  wire ip2axi_rddata_int_inferred_i_33__0_n_0;
  wire ip2axi_rddata_int_inferred_i_33_n_0;
  wire ip2axi_rddata_int_inferred_i_34__0_n_0;
  wire ip2axi_rddata_int_inferred_i_34_n_0;
  wire ip2axi_rddata_int_inferred_i_35__0_n_0;
  wire ip2axi_rddata_int_inferred_i_36__0_n_0;
  wire ip2axi_rddata_int_inferred_i_36_n_0;
  wire ip2axi_rddata_int_inferred_i_37__0_n_0;
  wire ip2axi_rddata_int_inferred_i_37_n_0;
  wire ip2axi_rddata_int_inferred_i_38__0_n_0;
  wire ip2axi_rddata_int_inferred_i_38_n_0;
  wire ip2axi_rddata_int_inferred_i_39__0_n_0;
  wire ip2axi_rddata_int_inferred_i_39_n_0;
  wire ip2axi_rddata_int_inferred_i_40__0_n_0;
  wire ip2axi_rddata_int_inferred_i_40_n_0;
  wire ip2axi_rddata_int_inferred_i_41__0_n_0;
  wire ip2axi_rddata_int_inferred_i_41_n_0;
  wire ip2axi_rddata_int_inferred_i_42__0_n_0;
  wire ip2axi_rddata_int_inferred_i_42_n_0;
  wire ip2axi_rddata_int_inferred_i_43__0_n_0;
  wire ip2axi_rddata_int_inferred_i_43_n_0;
  wire ip2axi_rddata_int_inferred_i_44__0_n_0;
  wire ip2axi_rddata_int_inferred_i_44_n_0;
  wire ip2axi_rddata_int_inferred_i_45__0_n_0;
  wire ip2axi_rddata_int_inferred_i_45_n_0;
  wire ip2axi_rddata_int_inferred_i_46__0_n_0;
  wire ip2axi_rddata_int_inferred_i_46_n_0;
  wire ip2axi_rddata_int_inferred_i_47__0_n_0;
  wire ip2axi_rddata_int_inferred_i_47_n_0;
  wire ip2axi_rddata_int_inferred_i_48__0_n_0;
  wire ip2axi_rddata_int_inferred_i_48_n_0;
  wire ip2axi_rddata_int_inferred_i_49__0_n_0;
  wire ip2axi_rddata_int_inferred_i_49_n_0;
  wire ip2axi_rddata_int_inferred_i_50__0_n_0;
  wire ip2axi_rddata_int_inferred_i_50_n_0;
  wire ip2axi_rddata_int_inferred_i_51__0_n_0;
  wire ip2axi_rddata_int_inferred_i_52__0_n_0;
  wire ip2axi_rddata_int_inferred_i_53__0_n_0;
  wire ip2axi_rddata_int_inferred_i_54__0_n_0;
  wire ip2axi_rddata_int_inferred_i_54_n_0;
  wire ip2axi_rddata_int_inferred_i_55__0_n_0;
  wire ip2axi_rddata_int_inferred_i_55_n_0;
  wire ip2axi_rddata_int_inferred_i_56__0_n_0;
  wire ip2axi_rddata_int_inferred_i_56_n_0;
  wire ip2axi_rddata_int_inferred_i_57__0_n_0;
  wire ip2axi_rddata_int_inferred_i_57_n_0;
  wire ip2axi_rddata_int_inferred_i_58__0_n_0;
  wire ip2axi_rddata_int_inferred_i_58_n_0;
  wire ip2axi_rddata_int_inferred_i_59__0_n_0;
  wire ip2axi_rddata_int_inferred_i_60__0_n_0;
  wire ip2axi_rddata_int_inferred_i_61__0_n_0;
  wire ip2axi_rddata_int_inferred_i_62__0_n_0;
  wire ip2axi_rddata_int_inferred_i_63__0_n_0;
  wire ip2axi_rddata_int_inferred_i_64__0_n_0;
  wire ip2axi_rddata_int_inferred_i_65__0_n_0;
  wire ip2axi_rddata_int_inferred_i_65_n_0;
  wire ip2axi_rddata_int_inferred_i_66__0_n_0;
  wire ip2axi_rddata_int_inferred_i_67__0_n_0;
  wire ip2axi_rddata_int_inferred_i_67_n_0;
  wire ip2axi_rddata_int_inferred_i_68__0_n_0;
  wire ip2axi_rddata_int_inferred_i_69__0_n_0;
  wire ip2axi_rddata_int_inferred_i_69_n_0;
  wire ip2axi_rddata_int_inferred_i_70__0_n_0;
  wire ip2axi_rddata_int_inferred_i_71__0_n_0;
  wire ip2axi_rddata_int_inferred_i_72__0_n_0;
  wire ip2axi_rddata_int_inferred_i_73__0_n_0;
  wire ip2axi_rddata_int_inferred_i_74__0_n_0;
  wire ip2axi_rddata_int_inferred_i_74_n_0;
  wire ip2axi_rddata_int_inferred_i_75__0_n_0;
  wire ip2axi_rddata_int_inferred_i_76__0_n_0;
  wire ip2axi_rddata_int_inferred_i_77__0_n_0;
  wire ip2axi_rddata_int_inferred_i_77_n_0;
  wire ip2axi_rddata_int_inferred_i_78__0_n_0;
  wire ip2axi_rddata_int_inferred_i_79__0_n_0;
  wire ip2axi_rddata_int_inferred_i_80__0_n_0;
  wire ip2axi_rddata_int_inferred_i_81__0_n_0;
  wire ip2axi_rddata_int_inferred_i_82__0_n_0;
  wire ip2axi_rddata_int_inferred_i_83__0_n_0;
  wire ip2axi_rddata_int_inferred_i_84__0_n_0;
  wire ip2axi_rddata_int_inferred_i_85__0_n_0;
  wire ip2axi_rddata_int_inferred_i_86_n_0;
  wire ip2axi_rddata_int_inferred_i_87_n_0;
  wire ip2axi_rddata_int_inferred_i_88_n_0;
  wire ip2axi_rddata_int_inferred_i_89_n_0;
  wire ip2axi_rddata_int_inferred_i_90_n_0;
  wire ip2axi_rddata_int_inferred_i_91_n_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lite_wr_addr_phase_finished_data_phase_started_i_1_n_0;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]mm2s_axi2ip_wrdata_cdc_tig;
  wire [17:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_ioc_irq_set;
  wire [31:0]mm2s_ip2axi_rddata_d1;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire [5:0]p_1_in;
  wire prepare_wrce;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_lite;
  wire prepare_wrce_pulse_lite_d6;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire read_has_started_i;
  wire read_has_started_i_i_1_n_0;
  wire [7:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [31:0]s2mm_axi2ip_wrdata_cdc_tig;
  wire s2mm_dma_interr_set;
  wire [20:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_ioc_irq_set;
  wire [31:0]s2mm_ip2axi_rddata_d1;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sig_arvalid_arrived_d1;
  wire sig_arvalid_arrived_d1_i_1_n_0;
  wire sig_arvalid_arrived_d4;
  wire sig_arvalid_detected__0;
  wire sig_awvalid_arrived_d1;
  wire sig_awvalid_arrived_d1_i_1_n_0;
  wire sig_awvalid_detected__0;
  wire [3:2]sig_axi2ip_lite_rdaddr;
  wire stop;
  wire [31:0]wdata;
  wire write_has_started;
  wire write_has_started_i_1_n_0;
  wire wvalid;

  assign D[31:0] = mm2s_axi2ip_wrdata_cdc_tig;
  assign \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 [31:0] = s2mm_axi2ip_wrdata_cdc_tig;
  assign out[1:0] = axi2ip_rdaddr_captured_mm2s_cdc_tig[3:2];
  LUT2 #(
    .INIT(4'h6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .I1(s2mm_dmacr[17]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0 
       (.I0(s2mm_axi2ip_wrdata_cdc_tig[20]),
        .I1(s2mm_dmacr[9]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I 
       (.D({mm2s_axi2ip_wrdata_cdc_tig[23:16],mm2s_axi2ip_wrdata_cdc_tig[13:12],mm2s_axi2ip_wrdata_cdc_tig[0]}),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 ),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .dly_irq_reg(dly_irq_reg),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .ioc_irq_reg(ioc_irq_reg),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr[1:0]),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(axi2ip_wraddr_captured_mm2s_cdc_tig),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .stop(stop),
        .wvalid(wvalid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_74 \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I 
       (.\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ({s2mm_axi2ip_wrdata_cdc_tig[31:29],s2mm_axi2ip_wrdata_cdc_tig[27:15],s2mm_axi2ip_wrdata_cdc_tig[13:11],s2mm_axi2ip_wrdata_cdc_tig[8:7],s2mm_axi2ip_wrdata_cdc_tig[4],s2mm_axi2ip_wrdata_cdc_tig[0]}),
        .\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 (\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5__0_n_0 ),
        .\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg (\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5__0_n_0 ),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 ),
        .SR(SR),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .dly_irq_reg(dly_irq_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2]_0 ),
        .ioc_irq_reg(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lite_wr_addr_phase_finished_data_phase_started(lite_wr_addr_phase_finished_data_phase_started),
        .lsize_err_reg(lsize_err_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(axi2ip_wraddr_captured_s2mm_cdc_tig),
        .prepare_wrce_d1(prepare_wrce_d1),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmacr({s2mm_dmacr[20:18],s2mm_dmacr[16:10],s2mm_dmacr[8:5],s2mm_dmacr[3],s2mm_dmacr[0]}),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .wvalid(wvalid));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.arready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d4),
        .Q(s_axi_lite_arready),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[2]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[3]),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[2]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_lite_rdaddr[3]),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .Q(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[2]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[3]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[4]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[5]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[6]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(axi2ip_wraddr_captured[7]),
        .Q(axi2ip_wraddr_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[10]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[11]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[12]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[12]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[13]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[13]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[14]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[14]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[15]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[20]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[21]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[21]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[22]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[22]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[23]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[24]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[25]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [1]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[26]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[27]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[28]));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(sig_axi2ip_lite_rdaddr[2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .O(ip2axi_rddata_captured[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[2]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .O(ip2axi_rddata_captured[30]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(sig_axi2ip_lite_rdaddr[2]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h38AC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h03E3)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[31]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0 ),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .O(ip2axi_rddata_captured[4]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2 
       (.I0(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .I1(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I4(sig_axi2ip_lite_rdaddr[3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 [4]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[5]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .I2(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .O(ip2axi_rddata_captured[6]));
  LUT6 #(
    .INIT(64'h0AAAAACCCCCAA0CC)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[7]_i_1 
       (.I0(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .I1(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .I2(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .I3(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .I4(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .I5(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .O(ip2axi_rddata_captured[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[8]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[9]_i_1 
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_2_n_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_4_n_0 ),
        .I3(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .I4(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3_n_0 ),
        .O(ip2axi_rddata_captured[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[12]),
        .Q(s_axi_lite_rdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[13]),
        .Q(s_axi_lite_rdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[14]),
        .Q(s_axi_lite_rdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[6]),
        .Q(s_axi_lite_rdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(ip2axi_rddata_captured[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_mm2s_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_mm2s_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[0]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[10]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[11]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[12]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[13]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[14]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[15]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[16]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[17]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[18]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[19]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[1]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[20]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[21]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[22]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[23]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[24]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[25]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[26]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[27]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[28]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[29]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[2]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[30]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[31]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[3]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[4]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[5]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[6]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[7]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[8]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_rddata_d1[9]),
        .Q(ip2axi_rddata_captured_s2mm_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(mm2s_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [0]),
        .Q(mm2s_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [10]),
        .Q(mm2s_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [11]),
        .Q(mm2s_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [12]),
        .Q(mm2s_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [13]),
        .Q(mm2s_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [14]),
        .Q(mm2s_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [15]),
        .Q(mm2s_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [16]),
        .Q(mm2s_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [17]),
        .Q(mm2s_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [18]),
        .Q(mm2s_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [19]),
        .Q(mm2s_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [1]),
        .Q(mm2s_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [20]),
        .Q(mm2s_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [21]),
        .Q(mm2s_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [22]),
        .Q(mm2s_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [23]),
        .Q(mm2s_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [24]),
        .Q(mm2s_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [25]),
        .Q(mm2s_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [26]),
        .Q(mm2s_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [27]),
        .Q(mm2s_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [28]),
        .Q(mm2s_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [29]),
        .Q(mm2s_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [2]),
        .Q(mm2s_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [30]),
        .Q(mm2s_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [31]),
        .Q(mm2s_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [3]),
        .Q(mm2s_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [4]),
        .Q(mm2s_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [5]),
        .Q(mm2s_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [6]),
        .Q(mm2s_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [7]),
        .Q(mm2s_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [8]),
        .Q(mm2s_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 [9]),
        .Q(mm2s_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1 
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(wvalid),
        .O(prepare_wrce));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce),
        .Q(prepare_wrce_d1),
        .R(SR));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(prepare_wrce_pulse_lite),
        .Q(prepare_wrce_pulse_lite_d6));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1 
       (.I0(wvalid),
        .I1(lite_wr_addr_phase_finished_data_phase_started),
        .I2(prepare_wrce_d1),
        .O(prepare_wrce_pulse_lite));
  LUT4 #(
    .INIT(16'h0C88)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1 
       (.I0(s_axi_lite_arready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_rready),
        .I3(s_axi_lite_rvalid),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[0]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[10]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[11]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[12]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[13]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[14]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[15]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[16]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[17]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[18]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[19]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[1]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[20]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[21]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[22]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[23]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[24]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[25]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[26]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[27]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[28]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[29]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[2]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[30]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[31]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[3]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[4]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[5]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[6]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[7]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[8]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(wdata[9]),
        .Q(s2mm_axi2ip_wrdata_cdc_tig[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [0]),
        .Q(s2mm_ip2axi_rddata_d1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [10]),
        .Q(s2mm_ip2axi_rddata_d1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [11]),
        .Q(s2mm_ip2axi_rddata_d1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [12]),
        .Q(s2mm_ip2axi_rddata_d1[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [13]),
        .Q(s2mm_ip2axi_rddata_d1[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [14]),
        .Q(s2mm_ip2axi_rddata_d1[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [15]),
        .Q(s2mm_ip2axi_rddata_d1[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [16]),
        .Q(s2mm_ip2axi_rddata_d1[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [17]),
        .Q(s2mm_ip2axi_rddata_d1[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [18]),
        .Q(s2mm_ip2axi_rddata_d1[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [19]),
        .Q(s2mm_ip2axi_rddata_d1[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [1]),
        .Q(s2mm_ip2axi_rddata_d1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [20]),
        .Q(s2mm_ip2axi_rddata_d1[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [21]),
        .Q(s2mm_ip2axi_rddata_d1[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [22]),
        .Q(s2mm_ip2axi_rddata_d1[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [23]),
        .Q(s2mm_ip2axi_rddata_d1[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [24]),
        .Q(s2mm_ip2axi_rddata_d1[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [25]),
        .Q(s2mm_ip2axi_rddata_d1[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [26]),
        .Q(s2mm_ip2axi_rddata_d1[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [27]),
        .Q(s2mm_ip2axi_rddata_d1[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [28]),
        .Q(s2mm_ip2axi_rddata_d1[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [29]),
        .Q(s2mm_ip2axi_rddata_d1[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [2]),
        .Q(s2mm_ip2axi_rddata_d1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [30]),
        .Q(s2mm_ip2axi_rddata_d1[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [31]),
        .Q(s2mm_ip2axi_rddata_d1[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [3]),
        .Q(s2mm_ip2axi_rddata_d1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [4]),
        .Q(s2mm_ip2axi_rddata_d1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [5]),
        .Q(s2mm_ip2axi_rddata_d1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [6]),
        .Q(s2mm_ip2axi_rddata_d1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [7]),
        .Q(s2mm_ip2axi_rddata_d1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [8]),
        .Q(s2mm_ip2axi_rddata_d1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 [9]),
        .Q(s2mm_ip2axi_rddata_d1[9]),
        .R(1'b0));
  (* srl_name = "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(s_axi_lite_aclk),
        .D(sig_arvalid_arrived_d1),
        .Q(sig_arvalid_arrived_d4));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.wready_out_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(prepare_wrce_pulse_lite_d6),
        .Q(s_axi_lite_wready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(p_1_in[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(p_1_in[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(p_1_in[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(p_1_in[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[4]),
        .Q(p_1_in[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[5]),
        .Q(p_1_in[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[0]),
        .Q(awaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[1]),
        .Q(awaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[2]),
        .Q(awaddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[3]),
        .Q(awaddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[4]),
        .Q(awaddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \awaddr_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awaddr[5]),
        .Q(awaddr[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awready_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_detected__0),
        .Q(s_axi_lite_awready),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[0]),
        .Q(sig_axi2ip_lite_rdaddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[1]),
        .Q(sig_axi2ip_lite_rdaddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[2]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[4] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[3]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[5] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[4]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[6] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_rdaddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_arvalid_detected__0),
        .D(p_1_in[5]),
        .Q(\axi2ip_rdaddr_captured_reg_n_0_[7] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[2]),
        .Q(axi2ip_wraddr_captured[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[3]),
        .Q(axi2ip_wraddr_captured[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[4]),
        .Q(axi2ip_wraddr_captured[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[5]),
        .Q(axi2ip_wraddr_captured[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[6]),
        .Q(axi2ip_wraddr_captured[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \axi2ip_wraddr_captured_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(sig_awvalid_detected__0),
        .D(awaddr[7]),
        .Q(axi2ip_wraddr_captured[7]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0C88)) 
    bvalid_out_i_i_1
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_resetn),
        .I2(s_axi_lite_bready),
        .I3(s_axi_lite_bvalid),
        .O(bvalid_out_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    bvalid_out_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(bvalid_out_i_i_1_n_0),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_1
       (.I0(ip2axi_rddata_int_inferred_i_33_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [17]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [23]),
        .O(in0[23]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_10
       (.I0(ip2axi_rddata_int_inferred_i_44_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [8]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [14]),
        .O(in0[14]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_10__0
       (.I0(ip2axi_rddata_int_inferred_i_44__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [22]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [22]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_11
       (.I0(ip2axi_rddata_int_inferred_i_45_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [7]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [13]),
        .O(in0[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_11__0
       (.I0(ip2axi_rddata_int_inferred_i_45__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [21]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [21]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [21]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_12
       (.I0(ip2axi_rddata_int_inferred_i_46_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [6]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [12]),
        .O(in0[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_12__0
       (.I0(ip2axi_rddata_int_inferred_i_46__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [20]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [20]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [20]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_13
       (.I0(ip2axi_rddata_int_inferred_i_47_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [5]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [11]),
        .O(in0[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_13__0
       (.I0(ip2axi_rddata_int_inferred_i_47__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [19]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [19]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [19]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_14
       (.I0(ip2axi_rddata_int_inferred_i_48_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [10]),
        .O(in0[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_14__0
       (.I0(ip2axi_rddata_int_inferred_i_48__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [18]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [18]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [18]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_15
       (.I0(ip2axi_rddata_int_inferred_i_49_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [9]),
        .O(in0[9]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_15__0
       (.I0(ip2axi_rddata_int_inferred_i_49__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [17]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [17]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [17]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_16
       (.I0(ip2axi_rddata_int_inferred_i_50_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [8]),
        .O(in0[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_16__0
       (.I0(ip2axi_rddata_int_inferred_i_50__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [16]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [16]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_17
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [7]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(in0[7]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_17__0
       (.I0(ip2axi_rddata_int_inferred_i_51__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_52__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [15]),
        .I3(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [15]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_18
       (.I0(ip2axi_rddata_int_inferred_i_54_n_0),
        .I1(ip2axi_rddata_int_inferred_i_55_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [6]),
        .O(in0[6]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_18__0
       (.I0(ip2axi_rddata_int_inferred_i_53__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_54__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [14]),
        .I3(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [14]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_19
       (.I0(ip2axi_rddata_int_inferred_i_56_n_0),
        .I1(ip2axi_rddata_int_inferred_i_57_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [5]),
        .O(in0[5]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_19__0
       (.I0(ip2axi_rddata_int_inferred_i_55__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_56__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [13]),
        .I3(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_1__0
       (.I0(ip2axi_rddata_int_inferred_i_33__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [31]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [31]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [31]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_2
       (.I0(ip2axi_rddata_int_inferred_i_36_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [16]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [22]),
        .O(in0[22]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_20
       (.I0(ip2axi_rddata_int_inferred_i_58_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [4]),
        .O(in0[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_20__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [12]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [12]),
        .I4(ip2axi_rddata_int_inferred_i_57__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_58__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_21__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [11]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [11]),
        .I4(ip2axi_rddata_int_inferred_i_59__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_60__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [11]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_22__0
       (.I0(ip2axi_rddata_int_inferred_i_61__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_62__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [10]),
        .I3(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [10]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    ip2axi_rddata_int_inferred_i_23__0
       (.I0(ip2axi_rddata_int_inferred_i_63__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_64__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [9]),
        .I3(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_24__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [8]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [8]),
        .I4(ip2axi_rddata_int_inferred_i_65__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_66__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_25__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [7]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [7]),
        .I4(ip2axi_rddata_int_inferred_i_67__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_68__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [7]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_26
       (.I0(ip2axi_rddata_int_inferred_i_65_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [3]),
        .O(in0[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_26__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [6]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [6]),
        .I4(ip2axi_rddata_int_inferred_i_69__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_70__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [6]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_27
       (.I0(ip2axi_rddata_int_inferred_i_67_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [2]),
        .O(in0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_27__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [5]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [5]),
        .I4(ip2axi_rddata_int_inferred_i_71__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_72__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [5]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_28
       (.I0(ip2axi_rddata_int_inferred_i_69_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [1]),
        .O(in0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_28__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [4]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [4]),
        .I4(ip2axi_rddata_int_inferred_i_73__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_74__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_29__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [3]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [3]),
        .I4(ip2axi_rddata_int_inferred_i_75__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_76__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [3]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_2__0
       (.I0(ip2axi_rddata_int_inferred_i_36__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [30]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [30]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [30]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_3
       (.I0(ip2axi_rddata_int_inferred_i_37_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [15]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [21]),
        .O(in0[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_30__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [2]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [2]),
        .I4(ip2axi_rddata_int_inferred_i_77__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_78__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFF888)) 
    ip2axi_rddata_int_inferred_i_31__0
       (.I0(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [1]),
        .I2(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [1]),
        .I4(ip2axi_rddata_int_inferred_i_79__0_n_0),
        .I5(ip2axi_rddata_int_inferred_i_80__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [1]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_32
       (.I0(ip2axi_rddata_int_inferred_i_74_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [0]),
        .O(in0[0]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    ip2axi_rddata_int_inferred_i_32__0
       (.I0(ip2axi_rddata_int_inferred_i_81__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [0]),
        .I3(ip2axi_rddata_int_inferred_i_82__0_n_0),
        .I4(ip2axi_rddata_int_inferred_i_83__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_33
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[17]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [23]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_33_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_33__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[20]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(ch2_irqdelay_status[7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [31]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_33__0_n_0));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    ip2axi_rddata_int_inferred_i_34
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .O(ip2axi_rddata_int_inferred_i_34_n_0));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    ip2axi_rddata_int_inferred_i_34__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_34__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    ip2axi_rddata_int_inferred_i_35
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    ip2axi_rddata_int_inferred_i_35__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_35__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_36
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[16]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [22]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_36_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_36__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[19]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(ch2_irqdelay_status[6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [30]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_36__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_37
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[15]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [21]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_37_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_37__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[18]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(ch2_irqdelay_status[5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [29]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_37__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_38
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[14]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [20]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_38_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_38__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[17]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(ch2_irqdelay_status[4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [28]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_38__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_39
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[13]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [19]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_39__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[16]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(ch2_irqdelay_status[3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [27]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_39__0_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_3__0
       (.I0(ip2axi_rddata_int_inferred_i_37__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [29]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [29]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [29]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_4
       (.I0(ip2axi_rddata_int_inferred_i_38_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [14]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [20]),
        .O(in0[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_40
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[12]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [18]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_40_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_40__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[15]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(ch2_irqdelay_status[2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [26]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_40__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_41
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[11]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [17]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_41_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_41__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[14]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(ch2_irqdelay_status[1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [25]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_41__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_42
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[10]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ch1_irqdelay_status[0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [16]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_42_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_42__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[13]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(ch2_irqdelay_status[0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [24]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_42__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_43
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[9]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [15]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_43_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_43__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[12]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [23]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_43__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_44
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[8]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [14]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_44_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_44__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[11]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [22]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_44__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_45
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[7]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [13]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_45_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_45__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[10]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [21]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_45__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_46
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[6]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [12]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_46_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_46__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[9]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [20]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_46__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_47
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[5]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_47_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_47__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[8]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [19]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_47__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_48
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[4]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [10]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_48_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_48__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[7]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [18]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_48__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_49
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[3]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [9]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_49_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_49__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[6]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [17]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_49__0_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_4__0
       (.I0(ip2axi_rddata_int_inferred_i_38__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [28]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [28]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [28]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_5
       (.I0(ip2axi_rddata_int_inferred_i_39_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [13]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [19]),
        .O(in0[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_50
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[2]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [8]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_50_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_50__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[5]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [16]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_50__0_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    ip2axi_rddata_int_inferred_i_51
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_51__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[4]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(lsize_more_err_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [15]),
        .I5(ip2axi_rddata_int_inferred_i_87_n_0),
        .O(ip2axi_rddata_int_inferred_i_51__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_52__0
       (.I0(ip2axi_rddata_int_inferred_i_88_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [15]),
        .I2(ip2axi_rddata_int_inferred_i_86_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [15]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [15]),
        .I5(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_52__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ip2axi_rddata_int_inferred_i_53
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_53__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [9]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [14]),
        .I5(ip2axi_rddata_int_inferred_i_87_n_0),
        .O(ip2axi_rddata_int_inferred_i_53__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_54
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [4]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [6]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_54_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_54__0
       (.I0(ip2axi_rddata_int_inferred_i_88_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [14]),
        .I2(ip2axi_rddata_int_inferred_i_86_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [14]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [14]),
        .I5(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_54__0_n_0));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    ip2axi_rddata_int_inferred_i_55
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [1]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 [1]),
        .O(ip2axi_rddata_int_inferred_i_55_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_55__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [8]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(dly_irq_reg_0),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [13]),
        .I5(ip2axi_rddata_int_inferred_i_87_n_0),
        .O(ip2axi_rddata_int_inferred_i_55__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_56
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [3]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(dly_irq_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [5]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_56_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_56__0
       (.I0(ip2axi_rddata_int_inferred_i_88_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [13]),
        .I2(ip2axi_rddata_int_inferred_i_86_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [13]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [13]),
        .I5(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_56__0_n_0));
  LUT6 #(
    .INIT(64'hA8288808A0208000)) 
    ip2axi_rddata_int_inferred_i_57
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 ),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 [0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 [0]),
        .O(ip2axi_rddata_int_inferred_i_57_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_57__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [7]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(ioc_irq_reg_0),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [12]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_57__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_58
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [2]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(ioc_irq_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [4]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_58_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_58__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [12]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [12]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [12]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_58__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_59__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [6]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [11]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_59__0_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_5__0
       (.I0(ip2axi_rddata_int_inferred_i_39__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [27]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [27]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [27]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_6
       (.I0(ip2axi_rddata_int_inferred_i_40_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [12]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [18]),
        .O(in0[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_60__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [11]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [11]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [11]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_60__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_61__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [5]),
        .I2(ip2axi_rddata_int_inferred_i_89_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [10]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [10]),
        .I5(ip2axi_rddata_int_inferred_i_87_n_0),
        .O(ip2axi_rddata_int_inferred_i_61__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_62__0
       (.I0(ip2axi_rddata_int_inferred_i_88_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [10]),
        .I2(ip2axi_rddata_int_inferred_i_86_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [10]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [10]),
        .I5(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_62__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_63__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [4]),
        .I2(ip2axi_rddata_int_inferred_i_89_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [9]),
        .I5(ip2axi_rddata_int_inferred_i_87_n_0),
        .O(ip2axi_rddata_int_inferred_i_63__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_64__0
       (.I0(ip2axi_rddata_int_inferred_i_88_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [9]),
        .I2(ip2axi_rddata_int_inferred_i_86_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [9]),
        .I5(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_64__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_65
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [1]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [3]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_65_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_65__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [3]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(lsize_err_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [8]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_65__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_66__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [8]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [8]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [8]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_66__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_67
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 [0]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [2]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_67_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_67__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [2]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_FOR_FLUSH.fsize_err_reg ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [7]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_67__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_68__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [7]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [7]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [7]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_68__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_69
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[1]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [1]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_69_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_69__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [1]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [6]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_69__0_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_6__0
       (.I0(ip2axi_rddata_int_inferred_i_40__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [26]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [26]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [26]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_7
       (.I0(ip2axi_rddata_int_inferred_i_41_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [11]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [17]),
        .O(in0[17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_70__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [6]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [6]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [6]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_70__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_71__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 [0]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [5]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_71__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_72__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [5]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [5]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [5]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_72__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_73__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[3]),
        .I2(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I3(dma_interr_reg),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [4]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_73__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_74
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ),
        .I1(mm2s_dmacr[0]),
        .I2(ip2axi_rddata_int_inferred_i_77_n_0),
        .I3(mm2s_dmasr),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 [0]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .O(ip2axi_rddata_int_inferred_i_74_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_74__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [4]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [4]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [4]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_74__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_75__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[2]),
        .I2(ip2axi_rddata_int_inferred_i_90_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [3]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_75__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    ip2axi_rddata_int_inferred_i_76
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_76__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [3]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [3]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [3]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_76__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ip2axi_rddata_int_inferred_i_77
       (.I0(axi2ip_rdaddr_captured_mm2s_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_mm2s_cdc_tig[5]),
        .I2(axi2ip_rdaddr_captured_mm2s_cdc_tig[6]),
        .I3(axi2ip_rdaddr_captured_mm2s_cdc_tig[4]),
        .I4(axi2ip_rdaddr_captured_mm2s_cdc_tig[2]),
        .I5(axi2ip_rdaddr_captured_mm2s_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_77_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_77__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_soft_reset),
        .I2(ip2axi_rddata_int_inferred_i_90_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [2]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_77__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_78__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [2]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [2]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [2]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_78__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_79__0
       (.I0(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I1(s2mm_dmacr[1]),
        .I2(ip2axi_rddata_int_inferred_i_90_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [1]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_79__0_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_7__0
       (.I0(ip2axi_rddata_int_inferred_i_41__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [25]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [25]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [25]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_8
       (.I0(ip2axi_rddata_int_inferred_i_42_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [10]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [16]),
        .O(in0[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_80__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [1]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [1]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [1]),
        .I5(ip2axi_rddata_int_inferred_i_86_n_0),
        .O(ip2axi_rddata_int_inferred_i_80__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_81__0
       (.I0(ip2axi_rddata_int_inferred_i_87_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 [0]),
        .I2(ip2axi_rddata_int_inferred_i_88_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [0]),
        .I5(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .O(ip2axi_rddata_int_inferred_i_81__0_n_0));
  LUT6 #(
    .INIT(64'h8888F88888888888)) 
    ip2axi_rddata_int_inferred_i_82__0
       (.I0(s2mm_dmacr[0]),
        .I1(ip2axi_rddata_int_inferred_i_84__0_n_0),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I5(ip2axi_rddata_int_inferred_i_91_n_0),
        .O(ip2axi_rddata_int_inferred_i_82__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    ip2axi_rddata_int_inferred_i_83__0
       (.I0(ip2axi_rddata_int_inferred_i_85__0_n_0),
        .I1(s2mm_dmasr),
        .I2(ip2axi_rddata_int_inferred_i_90_n_0),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 [0]),
        .I5(ip2axi_rddata_int_inferred_i_89_n_0),
        .O(ip2axi_rddata_int_inferred_i_83__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    ip2axi_rddata_int_inferred_i_84__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .O(ip2axi_rddata_int_inferred_i_84__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ip2axi_rddata_int_inferred_i_85__0
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .O(ip2axi_rddata_int_inferred_i_85__0_n_0));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ip2axi_rddata_int_inferred_i_86
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_86_n_0));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    ip2axi_rddata_int_inferred_i_87
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_87_n_0));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    ip2axi_rddata_int_inferred_i_88
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_88_n_0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ip2axi_rddata_int_inferred_i_89
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_89_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_8__0
       (.I0(ip2axi_rddata_int_inferred_i_42__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [24]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [24]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [24]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_9
       (.I0(ip2axi_rddata_int_inferred_i_43_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 [9]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 [15]),
        .O(in0[15]));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ip2axi_rddata_int_inferred_i_90
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[4]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[2]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[7]),
        .I3(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I4(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I5(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .O(ip2axi_rddata_int_inferred_i_90_n_0));
  LUT4 #(
    .INIT(16'h8880)) 
    ip2axi_rddata_int_inferred_i_91
       (.I0(axi2ip_rdaddr_captured_s2mm_cdc_tig[5]),
        .I1(axi2ip_rdaddr_captured_s2mm_cdc_tig[3]),
        .I2(axi2ip_rdaddr_captured_s2mm_cdc_tig[6]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 [0]),
        .O(ip2axi_rddata_int_inferred_i_91_n_0));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    ip2axi_rddata_int_inferred_i_9__0
       (.I0(ip2axi_rddata_int_inferred_i_43__0_n_0),
        .I1(ip2axi_rddata_int_inferred_i_34__0_n_0),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 [23]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 [23]),
        .I4(ip2axi_rddata_int_inferred_i_35__0_n_0),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] [23]));
  LUT4 #(
    .INIT(16'h00E0)) 
    lite_wr_addr_phase_finished_data_phase_started_i_1
       (.I0(lite_wr_addr_phase_finished_data_phase_started),
        .I1(s_axi_lite_awready),
        .I2(s_axi_lite_resetn),
        .I3(s_axi_lite_wready),
        .O(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    lite_wr_addr_phase_finished_data_phase_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_wr_addr_phase_finished_data_phase_started_i_1_n_0),
        .Q(lite_wr_addr_phase_finished_data_phase_started),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000BA00BA00BA00)) 
    read_has_started_i_i_1
       (.I0(read_has_started_i),
        .I1(sig_arvalid_arrived_d1),
        .I2(arvalid),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_rready),
        .I5(s_axi_lite_rvalid),
        .O(read_has_started_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    read_has_started_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(read_has_started_i_i_1_n_0),
        .Q(read_has_started_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_arvalid_arrived_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_resetn),
        .I2(read_has_started_i),
        .O(sig_arvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_arvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_arvalid_arrived_d1_i_1_n_0),
        .Q(sig_arvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_arvalid_detected
       (.I0(sig_arvalid_arrived_d1),
        .I1(arvalid),
        .I2(read_has_started_i),
        .O(sig_arvalid_detected__0));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_awvalid_arrived_d1_i_1
       (.I0(awvalid),
        .I1(s_axi_lite_resetn),
        .I2(write_has_started),
        .O(sig_awvalid_arrived_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_awvalid_arrived_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_awvalid_arrived_d1_i_1_n_0),
        .Q(sig_awvalid_arrived_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    sig_awvalid_detected
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .O(sig_awvalid_detected__0));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[0]),
        .Q(wdata[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[10]),
        .Q(wdata[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[11]),
        .Q(wdata[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[12]),
        .Q(wdata[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[13]),
        .Q(wdata[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[14]),
        .Q(wdata[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[15]),
        .Q(wdata[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[16]),
        .Q(wdata[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[17]),
        .Q(wdata[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[18]),
        .Q(wdata[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[19]),
        .Q(wdata[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[1]),
        .Q(wdata[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[20]),
        .Q(wdata[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[21]),
        .Q(wdata[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[22]),
        .Q(wdata[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[23]),
        .Q(wdata[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[24]),
        .Q(wdata[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[25]),
        .Q(wdata[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[26]),
        .Q(wdata[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[27]),
        .Q(wdata[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[28]),
        .Q(wdata[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[29]),
        .Q(wdata[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[2]),
        .Q(wdata[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[30]),
        .Q(wdata[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[31]),
        .Q(wdata[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[3]),
        .Q(wdata[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[4]),
        .Q(wdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[5]),
        .Q(wdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[6]),
        .Q(wdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[7]),
        .Q(wdata[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[8]),
        .Q(wdata[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \wdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wdata[9]),
        .Q(wdata[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    write_has_started_i_1
       (.I0(write_has_started),
        .I1(awvalid),
        .I2(sig_awvalid_arrived_d1),
        .I3(s_axi_lite_resetn),
        .I4(s_axi_lite_bready),
        .I5(s_axi_lite_bvalid),
        .O(write_has_started_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    write_has_started_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(write_has_started_i_1_n_0),
        .Q(write_has_started),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_axis_dwidth_converter
   (m_axis_mm2s_tready_i,
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_0 ,
    Q,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ,
    \state_reg[1] ,
    E,
    m_axis_mm2s_tready_0,
    m_axis_mm2s_tlast,
    mm2s_dwidth_fifo_pipe_empty,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tuser_i,
    SR,
    all_lines_xfred,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg_0 ,
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ,
    mm2s_dmac2cdc_fsync_out,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 ,
    out,
    m_axis_mm2s_tready,
    mm2s_axis_resetn,
    \r0_keep_reg[3] ,
    \r0_data_reg[31] ,
    D,
    \FSM_onehot_state_reg[2] ,
    mm2s_halt);
  output m_axis_mm2s_tready_i;
  output \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_0 ;
  output [0:0]Q;
  output \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ;
  output \state_reg[1] ;
  output [0:0]E;
  output m_axis_mm2s_tready_0;
  output m_axis_mm2s_tlast;
  output mm2s_dwidth_fifo_pipe_empty;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input m_axis_mm2s_tuser_i;
  input [0:0]SR;
  input all_lines_xfred;
  input \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg_0 ;
  input \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  input mm2s_dmac2cdc_fsync_out;
  input [11:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 ;
  input out;
  input m_axis_mm2s_tready;
  input mm2s_axis_resetn;
  input [3:0]\r0_keep_reg[3] ;
  input [31:0]\r0_data_reg[31] ;
  input [0:0]D;
  input \FSM_onehot_state_reg[2] ;
  input mm2s_halt;

  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ;
  wire \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg_0 ;
  wire \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ;
  wire [11:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_3 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_3 ;
  wire M_AXIS_TLAST_D1;
  wire M_AXIS_TREADY_D1;
  wire M_AXIS_TVALID_D1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_0;
  wire m_axis_mm2s_tready_i;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire [12:1]minusOp;
  wire mm2s_axis_resetn;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_halt;
  wire out;
  wire [31:0]\r0_data_reg[31] ;
  wire [3:0]\r0_keep_reg[3] ;
  wire \state_reg[1] ;
  wire [12:1]vsize_counter;
  wire [3:3]\NLW_GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter \GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I 
       (.E(m_axis_mm2s_tready_i),
        .\FSM_onehot_state_reg[2] (\FSM_onehot_state_reg[2] ),
        .all_idle_reg(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_0 ),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_0(m_axis_mm2s_tready_0),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .\r0_data_reg[31] (\r0_data_reg[31] ),
        .\r0_keep_reg[3] (\r0_keep_reg[3] ),
        .\state_reg[0] (E),
        .\state_reg[1] (\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_1 ),
        .\state_reg[1]_0 (\state_reg[1] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I_n_1 ),
        .Q(M_AXIS_TLAST_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_reg_0 ),
        .Q(M_AXIS_TREADY_D1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_reg_0 ),
        .Q(M_AXIS_TVALID_D1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(all_lines_xfred),
        .Q(\GEN_DWIDTH_NO_SOF.all_lines_xfred_reg_0 ),
        .S(SR));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1 
       (.I0(minusOp[10]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [9]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1 
       (.I0(minusOp[11]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [10]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10 
       (.I0(vsize_counter[11]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11 
       (.I0(vsize_counter[10]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12 
       (.I0(vsize_counter[9]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2 
       (.I0(mm2s_dmac2cdc_fsync_out),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I2(vsize_counter[4]),
        .I3(vsize_counter[8]),
        .I4(Q),
        .I5(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3 
       (.I0(minusOp[12]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [11]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4 
       (.I0(vsize_counter[6]),
        .I1(vsize_counter[7]),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[11]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5 
       (.I0(M_AXIS_TLAST_D1),
        .I1(M_AXIS_TREADY_D1),
        .I2(M_AXIS_TVALID_D1),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_7 
       (.I0(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .I1(Q),
        .I2(vsize_counter[8]),
        .I3(vsize_counter[4]),
        .I4(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_5_n_0 ),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[1]),
        .I2(vsize_counter[5]),
        .I3(vsize_counter[9]),
        .I4(vsize_counter[2]),
        .I5(vsize_counter[12]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9 
       (.I0(vsize_counter[12]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1 
       (.I0(minusOp[1]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [0]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1 
       (.I0(minusOp[2]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [1]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1 
       (.I0(minusOp[3]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [2]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1 
       (.I0(minusOp[4]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [3]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3 
       (.I0(vsize_counter[4]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4 
       (.I0(vsize_counter[3]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5 
       (.I0(vsize_counter[2]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6 
       (.I0(vsize_counter[1]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1 
       (.I0(minusOp[5]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [4]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1 
       (.I0(minusOp[6]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [5]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1 
       (.I0(minusOp[7]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [6]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1 
       (.I0(minusOp[8]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [7]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3 
       (.I0(vsize_counter[8]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4 
       (.I0(vsize_counter[7]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5 
       (.I0(vsize_counter[6]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6 
       (.I0(vsize_counter[5]),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF088)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1 
       (.I0(minusOp[9]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0]_0 ),
        .I2(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_0 [8]),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[10]_i_1_n_0 ),
        .Q(vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[11]_i_1_n_0 ),
        .Q(vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .Q(vsize_counter[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6 
       (.CI(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_CO_UNCONNECTED [3],\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_1 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_2 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[12]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_9_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_10_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_11_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_12_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[1]_i_1_n_0 ),
        .Q(vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[2]_i_1_n_0 ),
        .Q(vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[3]_i_1_n_0 ),
        .Q(vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_1_n_0 ),
        .Q(vsize_counter[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(Q),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_3_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_4_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_5_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[5]_i_1_n_0 ),
        .Q(vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[6]_i_1_n_0 ),
        .Q(vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[7]_i_1_n_0 ),
        .Q(vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_1_n_0 ),
        .Q(vsize_counter[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2 
       (.CI(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ,\GEN_DWIDTH_NO_SOF.vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_3_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_4_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_5_n_0 ,\GEN_DWIDTH_NO_SOF.vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_NO_SOF.vsize_counter[9]_i_1_n_0 ),
        .Q(vsize_counter[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mm2s_linebuf
   (full,
    out,
    sig_m_valid_out_reg,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_tuser_i,
    mm2s_all_lines_xfred,
    Q,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ,
    \sig_data_reg_out_reg[31] ,
    \sig_strb_reg_out_reg[3] ,
    m_axi_mm2s_aclk,
    srst,
    din,
    ram_full_i_reg,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    E,
    SR,
    all_lines_xfred,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0 ,
    m_axis_mm2s_tready_i,
    mm2s_prmry_resetn,
    mm2s_halt,
    mm2s_frame_sync,
    dm2linebuf_mm2s_tvalid,
    mm2s_dmac2cdc_fsync_out,
    D,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 );
  output full;
  output out;
  output sig_m_valid_out_reg;
  output m_axis_mm2s_tlast_i;
  output m_axis_mm2s_tuser_i;
  output mm2s_all_lines_xfred;
  output [0:0]Q;
  output \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ;
  output [31:0]\sig_data_reg_out_reg[31] ;
  output [3:0]\sig_strb_reg_out_reg[3] ;
  input m_axi_mm2s_aclk;
  input srst;
  input [36:0]din;
  input ram_full_i_reg;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input [0:0]E;
  input [0:0]SR;
  input all_lines_xfred;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0 ;
  input m_axis_mm2s_tready_i;
  input mm2s_prmry_resetn;
  input mm2s_halt;
  input mm2s_frame_sync;
  input dm2linebuf_mm2s_tvalid;
  input mm2s_dmac2cdc_fsync_out;
  input [0:0]D;
  input [11:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_40 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ;
  wire [11:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_3 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire all_lines_xfred;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_ae_threshold_d1;
  wire [36:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire [37:0]fifo_dout;
  wire fifo_empty_i;
  wire fifo_rden;
  wire full;
  wire m_axi_mm2s_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tuser_i;
  wire m_axis_tlast_d1;
  wire m_axis_tready_d1;
  wire m_axis_tvalid_d1;
  wire [12:1]minusOp;
  wire mm2s_all_lines_xfred;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire out;
  wire [12:1]p_1_in;
  wire ram_full_i_reg;
  wire [31:0]\sig_data_reg_out_reg[31] ;
  wire sig_m_valid_out_reg;
  wire [3:0]\sig_strb_reg_out_reg[3] ;
  wire sof_flag;
  wire srst;
  wire [12:1]vsize_counter;
  wire [3:3]\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_CO_UNCONNECTED ;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_40 ),
        .Q(sof_flag),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO 
       (.\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO_n_40 ),
        .din({sof_flag,din}),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .full(full),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .ram_full_i_reg(ram_full_i_reg),
        .rd_en(fifo_rden),
        .srst(srst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID 
       (.E(E),
        .dout(fifo_dout),
        .empty(fifo_empty_i),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .out(out),
        .rd_en(fifo_rden),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31] ),
        .sig_m_valid_out_reg_0(sig_m_valid_out_reg),
        .\sig_strb_reg_out_reg[3]_0 (\sig_strb_reg_out_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_reg_0 ),
        .Q(m_axis_tlast_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_reg_0 ),
        .Q(m_axis_tready_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg_0 ),
        .Q(m_axis_tvalid_d1),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.all_lines_xfred_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(all_lines_xfred),
        .Q(mm2s_all_lines_xfred),
        .S(SR));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[10]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [9]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[10]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[11]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [10]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[11]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFBAAAAAAAA)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1 
       (.I0(mm2s_dmac2cdc_fsync_out),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .I2(vsize_counter[4]),
        .I3(vsize_counter[8]),
        .I4(Q),
        .I5(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10 
       (.I0(vsize_counter[10]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11 
       (.I0(vsize_counter[9]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [11]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[12]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3 
       (.I0(vsize_counter[6]),
        .I1(vsize_counter[7]),
        .I2(vsize_counter[3]),
        .I3(vsize_counter[11]),
        .I4(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4 
       (.I0(m_axis_tlast_d1),
        .I1(m_axis_tready_d1),
        .I2(m_axis_tvalid_d1),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7FFFF)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_6 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_3_n_0 ),
        .I1(Q),
        .I2(vsize_counter[8]),
        .I3(vsize_counter[4]),
        .I4(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_4_n_0 ),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7 
       (.I0(vsize_counter[10]),
        .I1(vsize_counter[1]),
        .I2(vsize_counter[5]),
        .I3(vsize_counter[9]),
        .I4(vsize_counter[2]),
        .I5(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8 
       (.I0(vsize_counter[12]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9 
       (.I0(vsize_counter[11]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[1]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [0]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[1]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[2]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [1]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[2]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[3]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [2]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[3]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [3]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[4]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3 
       (.I0(vsize_counter[4]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4 
       (.I0(vsize_counter[3]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5 
       (.I0(vsize_counter[2]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6 
       (.I0(vsize_counter[1]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[5]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [4]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[5]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[6]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [5]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[6]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[7]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [6]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[7]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [7]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[8]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3 
       (.I0(vsize_counter[8]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4 
       (.I0(vsize_counter[7]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5 
       (.I0(vsize_counter[6]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6 
       (.I0(vsize_counter[5]),
        .O(\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[9]_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_0 [8]),
        .I1(mm2s_dmac2cdc_fsync_out),
        .I2(minusOp[9]),
        .I3(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0]_0 ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(vsize_counter[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_CO_UNCONNECTED [3],\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[12]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_8_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_9_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_10_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_11_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(vsize_counter[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(Q),
        .DI(vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(vsize_counter[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2 
       (.CI(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_1 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_2 ,\GEN_LINEBUF_NO_SOF.vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_3_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_4_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_5_n_0 ,\GEN_LINEBUF_NO_SOF.vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(vsize_counter[9]),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(crnt_vsize_d1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(crnt_vsize_d1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(crnt_vsize_d1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(crnt_vsize_d1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(crnt_vsize_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(crnt_vsize_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(crnt_vsize_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(crnt_vsize_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(crnt_vsize_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(crnt_vsize_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(crnt_vsize_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(crnt_vsize_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(crnt_vsize_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(data_count_ae_threshold_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(data_count_ae_threshold_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr
   (cmnd_wr,
    m_axis_mm2s_sts_tready,
    mm2s_all_idle,
    E,
    mm2s_valid_frame_sync,
    stop,
    mm2s_tstvect_fsync,
    s_axis_mm2s_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    initial_frame,
    mm2s_valid_video_prmtrs,
    D,
    Q,
    prmry_resetn_i_reg,
    mm2s_ftchcmdsts_idle,
    dma_err,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 ,
    \vsize_vid_reg[0] ,
    sts_tready_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    slverr_i_reg,
    decerr_i_reg,
    \s_axis_cmd_tdata_reg[63] ,
    mm2s_frame_ptr_out,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    p_0_in,
    \GEN_FREE_RUN_MODE.frame_sync_aligned ,
    m_axi_mm2s_aclk,
    mm2s_all_lines_xfred,
    mm2s_prmry_resetn,
    decerr_i_reg_0,
    slverr_i_reg_0,
    interr_i_reg,
    mm2s_dmacr,
    mm2s_valid_frame_sync_cmb,
    SR,
    s_axis_cmd_tvalid_reg,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ,
    mm2s_dmac2cdc_fsync_out,
    mm2s_dmasr,
    mm2s_regdir_idle,
    mm2s_dwidth_fifo_pipe_empty,
    mm2s_halt,
    halted_set_i_reg,
    halted_set_i_reg_0,
    mm2s_frame_sync,
    mm2s_soft_reset,
    p_2_in,
    \cmnds_queued_reg[0] ,
    frame_number_i1,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 ,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ,
    dma_interr_reg,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    dma_slverr_reg,
    dma_decerr_reg,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15] ,
    \stride_vid_reg[15] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    s2mm_frame_ptr_out,
    \cmnds_queued_reg[7] );
  output cmnd_wr;
  output m_axis_mm2s_sts_tready;
  output mm2s_all_idle;
  output [0:0]E;
  output mm2s_valid_frame_sync;
  output stop;
  output mm2s_tstvect_fsync;
  output s_axis_mm2s_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output initial_frame;
  output mm2s_valid_video_prmtrs;
  output [0:0]D;
  output [11:0]Q;
  output prmry_resetn_i_reg;
  output mm2s_ftchcmdsts_idle;
  output dma_err;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  output [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 ;
  output [0:0]\vsize_vid_reg[0] ;
  output sts_tready_reg;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  output slverr_i_reg;
  output decerr_i_reg;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [2:0]mm2s_frame_ptr_out;
  output [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  input p_0_in;
  input \GEN_FREE_RUN_MODE.frame_sync_aligned ;
  input m_axi_mm2s_aclk;
  input mm2s_all_lines_xfred;
  input mm2s_prmry_resetn;
  input decerr_i_reg_0;
  input slverr_i_reg_0;
  input interr_i_reg;
  input [1:0]mm2s_dmacr;
  input mm2s_valid_frame_sync_cmb;
  input [0:0]SR;
  input [0:0]s_axis_cmd_tvalid_reg;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  input mm2s_dmac2cdc_fsync_out;
  input mm2s_dmasr;
  input mm2s_regdir_idle;
  input mm2s_dwidth_fifo_pipe_empty;
  input mm2s_halt;
  input halted_set_i_reg;
  input halted_set_i_reg_0;
  input mm2s_frame_sync;
  input mm2s_soft_reset;
  input p_2_in;
  input [0:0]\cmnds_queued_reg[0] ;
  input frame_number_i1;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 ;
  input [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  input [0:0]dma_interr_reg;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15] ;
  input [15:0]\stride_vid_reg[15] ;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ;
  input [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [2:0]s2mm_frame_ptr_out;
  input [0:0]\cmnds_queued_reg[7] ;

  wire [0:0]D;
  wire [2:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 ;
  wire [4:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1 ;
  wire [0:0]E;
  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  wire \GEN_FREE_RUN_MODE.frame_sync_aligned ;
  wire [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire I_CMDSTS_n_1;
  wire I_CMDSTS_n_7;
  wire I_SM_n_10;
  wire I_SM_n_11;
  wire I_SM_n_12;
  wire I_SM_n_13;
  wire I_SM_n_14;
  wire I_SM_n_15;
  wire I_SM_n_16;
  wire I_SM_n_17;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_22;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_4;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_8;
  wire I_SM_n_9;
  wire [11:0]Q;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_1;
  wire VIDEO_REG_I_n_16;
  wire VIDEO_REG_I_n_53;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire VIDEO_REG_I_n_63;
  wire VIDEO_REG_I_n_64;
  wire VIDEO_REG_I_n_65;
  wire VIDEO_REG_I_n_66;
  wire VIDEO_REG_I_n_67;
  wire VIDEO_REG_I_n_68;
  wire VIDEO_REG_I_n_69;
  wire cmnd_wr;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire [15:0]crnt_hsize;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire decerr_i_reg_0;
  wire [15:0]dm_address;
  wire dma_decerr_reg;
  wire dma_err;
  wire [0:0]dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dmacntrl_ns0__3;
  wire dmacntrl_ns11_out__0;
  wire frame_number_i1;
  wire frame_sync_reg;
  wire halted_set_i_reg;
  wire halted_set_i_reg_0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire initial_frame;
  wire initial_frame_i_1_n_0;
  wire interr_i_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_all_idle;
  wire mm2s_all_lines_xfred;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_crnt_vsize;
  wire mm2s_dmac2cdc_fsync_out;
  wire [1:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire [2:0]mm2s_frame_ptr_out;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_valid_frame_sync_cmb;
  wire mm2s_valid_video_prmtrs;
  wire [1:1]num_fstore_minus1;
  wire p_0_in;
  wire p_2_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire [2:0]s2mm_frame_ptr_out;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire [0:0]s_axis_cmd_tvalid_reg;
  wire s_axis_mm2s_cmd_tvalid;
  wire [2:0]slv_frame_ref_out;
  wire slverr_i_reg;
  wire slverr_i_reg_0;
  wire stop;
  wire stop_i;
  wire [15:0]\stride_vid_reg[15] ;
  wire sts_tready_reg;
  wire tstvect_fsync0;
  wire [0:0]\vsize_vid_reg[0] ;
  wire [12:0]\vsize_vid_reg[12] ;
  wire xfers_done;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err1;

  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [2]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(p_0_in));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h888BBBBB888B8888)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2]_0 [0]),
        .I1(frame_number_i1),
        .I2(VIDEO_GENLOCK_I_n_1),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I4(mm2s_dmacr[1]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_1 ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C3C3C2C3C)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I3(num_fstore_minus1),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I5(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_3 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .I2(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0 ),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [0]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [1]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [2]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(E),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_1 [3]),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [4]),
        .R(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0]_2 ));
  FDRE \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(mm2s_tstvect_fsync),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_valid_frame_sync_cmb),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1 ),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_SLAVE_MODE_FRAME_CNT.valid_frame_sync_d1 ),
        .Q(E),
        .R(p_0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if I_CMDSTS
       (.D({I_SM_n_8,I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56}),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 (I_SM_n_4),
        .\INFERRED_GEN.cnt_i_reg[1] (\cmnds_queued_reg[0] ),
        .SR(SR),
        .decerr_i_reg_0(decerr_i_reg),
        .decerr_i_reg_1(decerr_i_reg_0),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .dmacntrl_ns11_out__0(dmacntrl_ns11_out__0),
        .err_i_reg_0(dma_err),
        .frame_sync_reg(frame_sync_reg),
        .frame_sync_reg_reg(I_CMDSTS_n_7),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .interr_i_reg_1(interr_i_reg),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .p_0_in(p_0_in),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_mm2s_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(s_axis_cmd_tvalid_reg),
        .s_axis_cmd_tvalid_reg_2(cmnd_wr),
        .slverr_i_reg_0(slverr_i_reg),
        .slverr_i_reg_1(slverr_i_reg_0),
        .stop_i(stop_i),
        .sts_tready_reg_0(m_axis_mm2s_sts_tready),
        .sts_tready_reg_1(sts_tready_reg),
        .xfers_done(xfers_done),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm I_SM
       (.CO(VIDEO_REG_I_n_69),
        .D({I_SM_n_8,I_SM_n_9,I_SM_n_10,I_SM_n_11,I_SM_n_12,I_SM_n_13,I_SM_n_14,I_SM_n_15,I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20,I_SM_n_21,I_SM_n_22,I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56}),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg (mm2s_valid_video_prmtrs),
        .\FSM_sequential_dmacntrl_cs_reg[2]_0 (I_CMDSTS_n_7),
        .\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 (I_SM_n_4),
        .\GEN_FREE_RUN_MODE.frame_sync_aligned (\GEN_FREE_RUN_MODE.frame_sync_aligned ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 (crnt_hsize),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 (s_axis_mm2s_cmd_tvalid),
        .Q({Q,mm2s_crnt_vsize}),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[15]_1 ({VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67,VIDEO_REG_I_n_68}),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[7]_0 (\cmnds_queued_reg[7] ),
        .crnt_start_address(crnt_start_address),
        .dma_err(dma_err),
        .dma_interr_reg(dma_interr_reg),
        .dma_interr_reg_0(I_CMDSTS_n_1),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dmacntrl_ns0__3(dmacntrl_ns0__3),
        .dmacntrl_ns11_out__0(dmacntrl_ns11_out__0),
        .frame_sync_reg(frame_sync_reg),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .mm2s_all_lines_xfred(mm2s_all_lines_xfred),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .p_0_in(p_0_in),
        .p_2_in(p_2_in),
        .tstvect_fsync0(tstvect_fsync0),
        .xfers_done(xfers_done),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err1(zero_vsize_err1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr_68 I_STS_MNGR
       (.all_idle_reg_0(VIDEO_REG_I_n_16),
        .datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .halted_set_i_reg_0(halted_set_i_reg),
        .halted_set_i_reg_1(halted_set_i_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_all_idle(mm2s_all_idle),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .p_0_in(p_0_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr VIDEO_GENLOCK_I
       (.D(slv_frame_ref_out),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (VIDEO_GENLOCK_I_n_1),
        .E(E),
        .Q(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmacr(mm2s_dmacr[1]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .num_fstore_minus1(num_fstore_minus1),
        .p_0_in(p_0_in),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_69 VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_69),
        .D(D),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] (\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] (\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (mm2s_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 (VIDEO_REG_I_n_16),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (prmtr_update_complete),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (crnt_start_address),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .Q({Q,mm2s_crnt_vsize}),
        .\VFLIP_DISABLE.dm_address[31]_i_3 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1:0]),
        .\VFLIP_DISABLE.dm_address_reg[15] (dm_address),
        .dma_err(dma_err),
        .dmacntrl_ns0__3(dmacntrl_ns0__3),
        .frame_sync_reg(frame_sync_reg),
        .\hsize_vid_reg[15] (crnt_hsize),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_dmacr(mm2s_dmacr[0]),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_ftchcmdsts_idle(mm2s_ftchcmdsts_idle),
        .mm2s_halt(mm2s_halt),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .mm2s_soft_reset(mm2s_soft_reset),
        .p_0_in(p_0_in),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67,VIDEO_REG_I_n_68}),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\vsize_vid_reg[0] (\vsize_vid_reg[0] ),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err1(zero_vsize_err1));
  LUT4 #(
    .INIT(16'h00E0)) 
    initial_frame_i_1
       (.I0(initial_frame),
        .I1(mm2s_frame_sync),
        .I2(mm2s_prmry_resetn),
        .I3(mm2s_dmasr),
        .O(initial_frame_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(initial_frame_i_1_n_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_fstore_minus1_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(num_fstore_minus1),
        .R(p_0_in));
  FDRE stop_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_vdma_mngr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_mngr__parameterized0
   (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ,
    cmnd_wr,
    m_axis_s2mm_sts_tready,
    lsize_mismatch_err,
    lsize_more_mismatch_err,
    s2mm_valid_frame_sync,
    stop_reg_0,
    s2mm_tstvect_fsync,
    num_fstore_minus1,
    s_axis_s2mm_cmd_tvalid,
    datamover_idle,
    prmtr_update_complete,
    s2mm_valid_video_prmtrs,
    initial_frame,
    halt_i0,
    s2mm_fsize_mismatch_err,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ,
    D,
    Q,
    prmry_resetn_i_reg,
    s2mm_fsize_mismatch_err_flag,
    s2mm_ftchcmdsts_idle,
    dma_err,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ,
    s2mm_dma_interr_set,
    repeat_frame,
    \hsize_vid_reg[15] ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ,
    slverr_i_reg,
    decerr_i_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \s_axis_cmd_tdata_reg[63] ,
    s2mm_frame_ptr_out,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ,
    regdir_idle_i1,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ,
    m_axi_s2mm_aclk,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ,
    s_axis_s2mm_aclk,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s2mm_dmac2cdc_fsync_out,
    out,
    decerr_i_reg_0,
    slverr_i_reg_0,
    interr_i_reg,
    undrflo_err0,
    ovrflo_err0,
    s2mm_dmacr,
    s2mm_valid_frame_sync_cmb,
    stop_i,
    SR,
    E,
    datamover_idle_reg,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    initial_frame_reg_0,
    s2mm_soft_reset,
    soft_reset_d1,
    run_stop_d1,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    ch2_delay_cnt_en,
    s2mm_vid2cdc_packet_sof,
    ch2_irqthresh_decr_mask_sig,
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ,
    s2mm_dmasr,
    \FSM_sequential_dmacntrl_cs_reg[1] ,
    s2mm_halt,
    \vert_count_reg[3] ,
    s2mm_fsize_more_or_sof_late_s,
    \cmnds_queued_reg[0] ,
    s_fsync_d1,
    s_fsync_d2,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ,
    dma_slverr_reg,
    dma_decerr_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15] ,
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_3 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    mm2s_frame_ptr_out,
    \cmnds_queued_reg[7] );
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  output cmnd_wr;
  output m_axis_s2mm_sts_tready;
  output lsize_mismatch_err;
  output lsize_more_mismatch_err;
  output s2mm_valid_frame_sync;
  output stop_reg_0;
  output s2mm_tstvect_fsync;
  output [0:0]num_fstore_minus1;
  output s_axis_s2mm_cmd_tvalid;
  output datamover_idle;
  output prmtr_update_complete;
  output s2mm_valid_video_prmtrs;
  output initial_frame;
  output halt_i0;
  output s2mm_fsize_mismatch_err;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  output [0:0]D;
  output [12:0]Q;
  output prmry_resetn_i_reg;
  output s2mm_fsize_mismatch_err_flag;
  output s2mm_ftchcmdsts_idle;
  output dma_err;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ;
  output s2mm_dma_interr_set;
  output repeat_frame;
  output [15:0]\hsize_vid_reg[15] ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  output slverr_i_reg;
  output decerr_i_reg;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output [48:0]\s_axis_cmd_tdata_reg[63] ;
  output [2:0]s2mm_frame_ptr_out;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  output [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  input regdir_idle_i1;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ;
  input m_axi_s2mm_aclk;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ;
  input s_axis_s2mm_aclk;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input s2mm_dmac2cdc_fsync_out;
  input out;
  input decerr_i_reg_0;
  input slverr_i_reg_0;
  input interr_i_reg;
  input undrflo_err0;
  input ovrflo_err0;
  input [3:0]s2mm_dmacr;
  input s2mm_valid_frame_sync_cmb;
  input stop_i;
  input [0:0]SR;
  input [0:0]E;
  input datamover_idle_reg;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input initial_frame_reg_0;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input run_stop_d1;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input ch2_delay_cnt_en;
  input s2mm_vid2cdc_packet_sof;
  input ch2_irqthresh_decr_mask_sig;
  input \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  input [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  input [0:0]s2mm_dmasr;
  input \FSM_sequential_dmacntrl_cs_reg[1] ;
  input s2mm_halt;
  input \vert_count_reg[3] ;
  input s2mm_fsize_more_or_sof_late_s;
  input [0:0]\cmnds_queued_reg[0] ;
  input s_fsync_d1;
  input s_fsync_d2;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15] ;
  input [0:0]\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]_0 ;
  input [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_3 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  input [2:0]mm2s_frame_ptr_out;
  input [0:0]\cmnds_queued_reg[7] ;

  wire [0:0]D;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_5_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_6_n_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ;
  wire [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_3 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ;
  wire [0:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1 ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs_reg[1] ;
  wire [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  wire [0:0]\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire I_CMDSTS_n_1;
  wire I_SM_n_13;
  wire I_SM_n_14;
  wire I_SM_n_15;
  wire I_SM_n_16;
  wire I_SM_n_17;
  wire I_SM_n_18;
  wire I_SM_n_19;
  wire I_SM_n_20;
  wire I_SM_n_21;
  wire I_SM_n_23;
  wire I_SM_n_24;
  wire I_SM_n_25;
  wire I_SM_n_26;
  wire I_SM_n_27;
  wire I_SM_n_28;
  wire I_SM_n_29;
  wire I_SM_n_30;
  wire I_SM_n_31;
  wire I_SM_n_32;
  wire I_SM_n_33;
  wire I_SM_n_34;
  wire I_SM_n_35;
  wire I_SM_n_36;
  wire I_SM_n_37;
  wire I_SM_n_38;
  wire I_SM_n_39;
  wire I_SM_n_40;
  wire I_SM_n_41;
  wire I_SM_n_42;
  wire I_SM_n_43;
  wire I_SM_n_44;
  wire I_SM_n_45;
  wire I_SM_n_46;
  wire I_SM_n_47;
  wire I_SM_n_48;
  wire I_SM_n_49;
  wire I_SM_n_50;
  wire I_SM_n_51;
  wire I_SM_n_52;
  wire I_SM_n_53;
  wire I_SM_n_54;
  wire I_SM_n_55;
  wire I_SM_n_56;
  wire I_SM_n_57;
  wire I_SM_n_58;
  wire I_SM_n_59;
  wire I_SM_n_60;
  wire I_SM_n_61;
  wire I_SM_n_62;
  wire I_SM_n_63;
  wire I_SM_n_64;
  wire I_SM_n_65;
  wire I_SM_n_66;
  wire I_SM_n_67;
  wire I_SM_n_68;
  wire I_SM_n_69;
  wire I_SM_n_70;
  wire I_SM_n_71;
  wire I_SM_n_74;
  wire [12:0]Q;
  wire [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [0:0]SR;
  wire VIDEO_GENLOCK_I_n_1;
  wire VIDEO_GENLOCK_I_n_2;
  wire VIDEO_GENLOCK_I_n_3;
  wire VIDEO_GENLOCK_I_n_4;
  wire VIDEO_GENLOCK_I_n_5;
  wire VIDEO_REG_I_n_52;
  wire VIDEO_REG_I_n_53;
  wire VIDEO_REG_I_n_54;
  wire VIDEO_REG_I_n_55;
  wire VIDEO_REG_I_n_56;
  wire VIDEO_REG_I_n_57;
  wire VIDEO_REG_I_n_58;
  wire VIDEO_REG_I_n_59;
  wire VIDEO_REG_I_n_60;
  wire VIDEO_REG_I_n_61;
  wire VIDEO_REG_I_n_62;
  wire VIDEO_REG_I_n_63;
  wire VIDEO_REG_I_n_64;
  wire VIDEO_REG_I_n_65;
  wire VIDEO_REG_I_n_66;
  wire VIDEO_REG_I_n_67;
  wire VIDEO_REG_I_n_68;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire cmnd_wr;
  wire [0:0]\cmnds_queued_reg[0] ;
  wire [0:0]\cmnds_queued_reg[7] ;
  wire [31:16]crnt_start_address;
  wire datamover_idle;
  wire datamover_idle_reg;
  wire decerr_i_reg;
  wire decerr_i_reg_0;
  wire [15:0]dm_address;
  wire [4:0]dm_prev_frame_number;
  wire dm_prev_frame_number0;
  wire dma_decerr_reg;
  wire dma_err;
  wire dma_slverr_reg;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire flag_to_repeat_after_fsize_less_err;
  wire halt_i0;
  wire halted_set_i0;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire initial_frame;
  wire initial_frame_reg_0;
  wire interr_i_reg;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire [2:0]mm2s_frame_ptr_out;
  wire [0:0]num_fstore_minus1;
  wire out;
  wire ovrflo_err0;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire regdir_idle_i1;
  wire repeat_frame;
  wire [4:0]repeat_frame_nmbr;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set;
  wire s2mm_dmac2cdc_fsync_out;
  wire [3:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire [2:0]s2mm_frame_ptr_out;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s2mm_vid2cdc_packet_sof;
  wire [48:0]\s_axis_cmd_tdata_reg[63] ;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_cmd_tvalid;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [4:0]s_h_frame_number;
  wire [2:0]slv_frame_ref_out;
  wire slverr_i_reg;
  wire slverr_i_reg_0;
  wire soft_reset_d1;
  wire stop_i;
  wire stop_reg_0;
  wire [15:0]\stride_vid_reg[15] ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d2;
  wire undrflo_err0;
  wire valid_frame_sync_d2;
  wire \vert_count_reg[3] ;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;

  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3 
       (.I0(valid_frame_sync_d2),
        .I1(s2mm_dmacr[1]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF6)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_5 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .I1(num_fstore_minus1),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .I3(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .I5(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_6 
       (.I0(s2mm_dmacr[2]),
        .I1(valid_frame_sync_d2),
        .I2(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_5_n_0 ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5540)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(s2mm_dmacr[3]),
        .I2(repeat_frame),
        .I3(valid_frame_sync_d2),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_5),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_4),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_3),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_2),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0 ),
        .D(VIDEO_GENLOCK_I_n_1),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_SM_n_14),
        .Q(flag_to_repeat_after_fsize_less_err),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0 [4]),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'h0444)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number[4]_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(valid_frame_sync_d2),
        .I2(repeat_frame),
        .I3(s2mm_dmacr[3]),
        .O(dm_prev_frame_number0));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .Q(dm_prev_frame_number[0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .Q(dm_prev_frame_number[1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .Q(dm_prev_frame_number[2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .Q(dm_prev_frame_number[3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.dm_prev_frame_number_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(dm_prev_frame_number0),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .Q(dm_prev_frame_number[4]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[0]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[1]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(slv_frame_ref_out[2]),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.genlock_pair_frame_reg[4]_0 [4]),
        .R(regdir_idle_i1));
  LUT3 #(
    .INIT(8'h4F)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(valid_frame_sync_d2),
        .I2(out),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_20),
        .Q(repeat_frame_nmbr[0]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_19),
        .Q(repeat_frame_nmbr[1]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_18),
        .Q(repeat_frame_nmbr[2]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_17),
        .Q(repeat_frame_nmbr[3]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(I_SM_n_15),
        .D(I_SM_n_16),
        .Q(repeat_frame_nmbr[4]),
        .R(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(I_SM_n_74),
        .Q(repeat_frame),
        .R(1'b0));
  FDRE \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync0),
        .Q(s2mm_tstvect_fsync),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_valid_frame_sync_cmb),
        .Q(\DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1 ),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1 ),
        .Q(valid_frame_sync_d2),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]_0 ),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [0]),
        .Q(s_h_frame_number[0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]_0 ),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1]),
        .Q(s_h_frame_number[1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]_0 ),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [2]),
        .Q(s_h_frame_number[2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]_0 ),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [3]),
        .Q(s_h_frame_number[3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]_0 ),
        .D(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [4]),
        .Q(s_h_frame_number[4]),
        .R(regdir_idle_i1));
  LUT3 #(
    .INIT(8'h2F)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1 
       (.I0(s2mm_tstvect_fsync),
        .I1(ch2_irqthresh_decr_mask_sig),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7] ),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_cmdsts_if__parameterized0 I_CMDSTS
       (.D({I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71}),
        .E(E),
        .SR(SR),
        .decerr_i_reg_0(decerr_i_reg),
        .decerr_i_reg_1(decerr_i_reg_0),
        .dma_decerr_reg(dma_decerr_reg),
        .dma_slverr_reg(dma_slverr_reg),
        .err_i_reg_0(dma_err),
        .interr_i_reg_0(I_CMDSTS_n_1),
        .interr_i_reg_1(interr_i_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .ovrflo_err0(ovrflo_err0),
        .regdir_idle_i1(regdir_idle_i1),
        .\s_axis_cmd_tdata_reg[63]_0 (\s_axis_cmd_tdata_reg[63] ),
        .s_axis_cmd_tvalid_reg_0(s_axis_s2mm_cmd_tvalid),
        .s_axis_cmd_tvalid_reg_1(cmnd_wr),
        .slverr_i_reg_0(slverr_i_reg),
        .slverr_i_reg_1(slverr_i_reg_0),
        .undrflo_err0(undrflo_err0),
        .zero_hsize_err(zero_hsize_err),
        .zero_vsize_err(zero_vsize_err));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm__parameterized0 I_SM
       (.CO(VIDEO_REG_I_n_68),
        .D({I_SM_n_16,I_SM_n_17,I_SM_n_18,I_SM_n_19,I_SM_n_20}),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg (dm_prev_frame_number[4:3]),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg (I_SM_n_14),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 (s_h_frame_number),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg (I_SM_n_74),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 (repeat_frame),
        .E(I_SM_n_15),
        .\FSM_sequential_dmacntrl_cs_reg[1]_0 (I_SM_n_13),
        .\FSM_sequential_dmacntrl_cs_reg[1]_1 (\FSM_sequential_dmacntrl_cs_reg[1] ),
        .\FSM_sequential_dmacntrl_cs_reg[1]_2 (s2mm_valid_video_prmtrs),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (dma_err),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_2 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 (s2mm_fsize_mismatch_err_flag),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 (I_SM_n_21),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 (s2mm_fsize_mismatch_err),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 (s2mm_tstvect_fsync),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 (\hsize_vid_reg[15] ),
        .\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 (s_axis_s2mm_cmd_tvalid),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 (cmnd_wr),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ({I_SM_n_23,I_SM_n_24,I_SM_n_25,I_SM_n_26,I_SM_n_27,I_SM_n_28,I_SM_n_29,I_SM_n_30,I_SM_n_31,I_SM_n_32,I_SM_n_33,I_SM_n_34,I_SM_n_35,I_SM_n_36,I_SM_n_37,I_SM_n_38,I_SM_n_39,I_SM_n_40,I_SM_n_41,I_SM_n_42,I_SM_n_43,I_SM_n_44,I_SM_n_45,I_SM_n_46,I_SM_n_47,I_SM_n_48,I_SM_n_49,I_SM_n_50,I_SM_n_51,I_SM_n_52,I_SM_n_53,I_SM_n_54,I_SM_n_55,I_SM_n_56,I_SM_n_57,I_SM_n_58,I_SM_n_59,I_SM_n_60,I_SM_n_61,I_SM_n_62,I_SM_n_63,I_SM_n_64,I_SM_n_65,I_SM_n_66,I_SM_n_67,I_SM_n_68,I_SM_n_69,I_SM_n_70,I_SM_n_71}),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag (\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored (\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg (I_CMDSTS_n_1),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .\VFLIP_DISABLE.dm_address_reg[15]_0 (dm_address),
        .\VFLIP_DISABLE.dm_address_reg[15]_1 ({VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67}),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_irqthresh_decr_mask_sig(ch2_irqthresh_decr_mask_sig),
        .\cmnds_queued_reg[0]_0 (\cmnds_queued_reg[0] ),
        .\cmnds_queued_reg[7]_0 (\cmnds_queued_reg[7] ),
        .crnt_start_address(crnt_start_address),
        .datamover_idle(datamover_idle),
        .drop_fsync_d_pulse_gen_fsize_less_err(drop_fsync_d_pulse_gen_fsize_less_err),
        .flag_to_repeat_after_fsize_less_err(flag_to_repeat_after_fsize_less_err),
        .halt_i0(halt_i0),
        .halt_i_reg(stop_reg_0),
        .halted_set_i0(halted_set_i0),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .out(out),
        .regdir_idle_i1(regdir_idle_i1),
        .run_stop_d1(run_stop_d1),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr[1:0]),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ftchcmdsts_idle(s2mm_ftchcmdsts_idle),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .soft_reset_d1(soft_reset_d1),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .valid_frame_sync_d2(valid_frame_sync_d2),
        .\vert_count_reg[3]_0 (\vert_count_reg[3] ),
        .zero_hsize_err(zero_hsize_err),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err(zero_vsize_err),
        .zero_vsize_err0(zero_vsize_err0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr I_STS_MNGR
       (.datamover_idle(datamover_idle),
        .datamover_idle_reg_0(datamover_idle_reg),
        .halted_set_i0(halted_set_i0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_dmacr(s2mm_dmacr[0]),
        .s2mm_dmasr(s2mm_dmasr));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_genlock_mngr__parameterized0 VIDEO_GENLOCK_I
       (.D({VIDEO_GENLOCK_I_n_1,VIDEO_GENLOCK_I_n_2,VIDEO_GENLOCK_I_n_3,VIDEO_GENLOCK_I_n_4,VIDEO_GENLOCK_I_n_5}),
        .\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[1]_inv_0 (num_fstore_minus1),
        .\DYNAMIC_GENLOCK_FOR_MASTER.GEN_FSTORES_GRTR_ONE.reg_raw_frame_ptr_reg[2]_0 (dm_prev_frame_number[2:0]),
        .\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0 (I_SM_n_21),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[0] (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_5_n_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1] (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_3_n_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[1]_0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[1]_i_6_n_0 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4] (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_2 ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_1 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 ),
        .Q(repeat_frame_nmbr),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_frame_ptr_out(mm2s_frame_ptr_out),
        .out(out),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_dmacr(s2mm_dmacr[2:1]),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_frame_ptr_out(s2mm_frame_ptr_out),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .slv_frame_ref_out(slv_frame_ref_out),
        .valid_frame_sync_d2(valid_frame_sync_d2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module VIDEO_REG_I
       (.CO(VIDEO_REG_I_n_68),
        .D(D),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] (\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 (s2mm_valid_video_prmtrs),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] (crnt_start_address),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address[31]_i_3__0 (\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i_reg[4]_0 [1:0]),
        .\VFLIP_DISABLE.dm_address_reg[15] (dm_address),
        .\hsize_vid_reg[15] (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15]_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .prmtr_update_complete(prmtr_update_complete),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmasr(s2mm_dmasr),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .\stride_vid_reg[15] ({VIDEO_REG_I_n_52,VIDEO_REG_I_n_53,VIDEO_REG_I_n_54,VIDEO_REG_I_n_55,VIDEO_REG_I_n_56,VIDEO_REG_I_n_57,VIDEO_REG_I_n_58,VIDEO_REG_I_n_59,VIDEO_REG_I_n_60,VIDEO_REG_I_n_61,VIDEO_REG_I_n_62,VIDEO_REG_I_n_63,VIDEO_REG_I_n_64,VIDEO_REG_I_n_65,VIDEO_REG_I_n_66,VIDEO_REG_I_n_67}),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .tstvect_fsync0(tstvect_fsync0),
        .tstvect_fsync_d2(tstvect_fsync_d2),
        .\vsize_vid_reg[12] (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_hsize_err_reg(I_SM_n_13),
        .zero_vsize_err0(zero_vsize_err0));
  FDRE #(
    .INIT(1'b0)) 
    initial_frame_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(initial_frame_reg_0),
        .Q(initial_frame),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \num_fstore_minus1_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(num_fstore_minus1),
        .R(regdir_idle_i1));
  FDRE stop_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(stop_i),
        .Q(stop_reg_0),
        .R(regdir_idle_i1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_if
   (D,
    out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ,
    mm2s_introut,
    s2mm_introut,
    s_axi_lite_awready,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    in0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ,
    irqdelay_wren_i0,
    s2mm_axi2ip_wrce,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ,
    \dmacr_i_reg[2]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    s_axi_lite_rdata,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    mm2s_ip2axi_introut,
    s2mm_ip2axi_introut,
    Q,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ,
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ,
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ,
    s_axi_lite_wvalid,
    s_axi_lite_awvalid,
    s_axi_lite_arvalid,
    s_axi_lite_resetn,
    s_axi_lite_bready,
    s_axi_lite_rready,
    mm2s_prmry_resetn,
    mm2s_soft_reset,
    stop,
    mm2s_dmacr,
    mm2s_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ,
    mm2s_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ,
    ioc_irq_reg,
    dly_irq_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ,
    ch1_irqdelay_status,
    s2mm_dmacr,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    \dmacr_i_reg[0] ,
    s2mm_ioc_irq_set,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    s2mm_dmasr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ,
    ch2_irqdelay_status,
    dma_interr_reg,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ,
    lsize_more_err_reg,
    ch1_dly_irq_set,
    s2mm_dma_interr_set,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ,
    lsize_mismatch_err,
    s2mm_fsize_more_or_sof_late_s,
    ch2_dly_irq_set,
    lsize_more_mismatch_err,
    s_axi_lite_araddr,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ,
    s_axi_lite_wdata,
    s_axi_lite_awaddr);
  output [31:0]D;
  output [1:0]out;
  output [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ;
  output mm2s_introut;
  output s2mm_introut;
  output s_axi_lite_awready;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  output [8:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[2] ;
  output [23:0]in0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  output irqdelay_wren_i0;
  output [9:0]s2mm_axi2ip_wrce;
  output irqthresh_wren_i0;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  output \dmacr_i_reg[2]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  output [31:0]s_axi_lite_rdata;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input mm2s_ip2axi_introut;
  input s2mm_ip2axi_introut;
  input [4:0]Q;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input [2:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  input [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  input s_axi_lite_wvalid;
  input s_axi_lite_awvalid;
  input s_axi_lite_arvalid;
  input s_axi_lite_resetn;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input mm2s_prmry_resetn;
  input mm2s_soft_reset;
  input stop;
  input [17:0]mm2s_dmacr;
  input mm2s_ioc_irq_set;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  input [17:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  input mm2s_dmasr;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  input [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  input ioc_irq_reg;
  input dly_irq_reg;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  input [7:0]ch1_irqdelay_status;
  input [20:0]s2mm_dmacr;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input \dmacr_i_reg[0] ;
  input s2mm_ioc_irq_set;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  input [0:0]s2mm_dmasr;
  input [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  input [12:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  input [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  input [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  input [7:0]ch2_irqdelay_status;
  input dma_interr_reg;
  input [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_err_reg;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  input lsize_more_err_reg;
  input ch1_dly_irq_set;
  input s2mm_dma_interr_set;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  input lsize_mismatch_err;
  input s2mm_fsize_more_or_sof_late_s;
  input ch2_dly_irq_set;
  input lsize_more_mismatch_err;
  input [5:0]s_axi_lite_araddr;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  input [31:0]s_axi_lite_wdata;
  input [5:0]s_axi_lite_awaddr;

  wire [31:0]D;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ;
  wire [4:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ;
  wire [17:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ;
  wire [23:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire [12:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ;
  wire [9:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ;
  wire [15:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ;
  wire [7:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ;
  wire [3:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [2:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 ;
  wire [4:0]\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 ;
  wire [4:0]\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire [7:0]ch1_irqdelay_status;
  wire ch2_dly_irq_set;
  wire [7:0]ch2_irqdelay_status;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_interr_reg;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [23:0]in0;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  (* async_reg = "true" *) wire [4:0]mm2s_chnl_current_frame_cdc_tig;
  wire [17:0]mm2s_dmacr;
  wire mm2s_dmasr;
  (* async_reg = "true" *) wire [4:0]mm2s_genlock_pair_frame_cdc_tig;
  wire mm2s_introut;
  wire mm2s_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]mm2s_ip2axi_frame_store_cdc_tig;
  wire mm2s_ip2axi_introut;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire [1:0]out;
  wire prmry_reset2;
  wire prmry_reset2_0;
  wire [9:0]s2mm_axi2ip_wrce;
  (* async_reg = "true" *) wire [12:0]s2mm_capture_dm_done_vsize_counter_cdc_tig;
  (* async_reg = "true" *) wire [15:0]s2mm_capture_hsize_at_uf_err_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_chnl_current_frame_cdc_tig;
  wire s2mm_dma_interr_set;
  wire [20:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_more_or_sof_late_s;
  (* async_reg = "true" *) wire [4:0]s2mm_genlock_pair_frame_cdc_tig;
  wire s2mm_introut;
  wire s2mm_ioc_irq_set;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_ptr_ref_cdc_tig;
  (* async_reg = "true" *) wire [4:0]s2mm_ip2axi_frame_store_cdc_tig;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_resetn;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire stop;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_lite_if \GEN_AXI_LITE_IF.AXI_LITE_IF_I 
       (.D(D),
        .\GEN_FOR_FLUSH.fsize_err_reg (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 (\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_mm2s_cdc_tig_reg[7]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 (s2mm_axi2ip_wrce[1]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_1 (s2mm_axi2ip_wrce[2]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0 (s2mm_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]_0 (mm2s_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]_0 (s2mm_ip2axi_frame_store_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]_0 (mm2s_ip2axi_frame_ptr_ref_cdc_tig),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[0] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_3 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[14]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_3 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[31]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[4]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[5]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[6]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_3 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .SR(SR),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .ch1_irqdelay_status(ch1_irqdelay_status),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .ch2_irqdelay_status(ch2_irqdelay_status),
        .dly_irq_reg(dly_irq_reg),
        .dly_irq_reg_0(dly_irq_reg_0),
        .dma_interr_reg(dma_interr_reg),
        .\dmacr_i_reg[0] (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_0 ),
        .in0(in0),
        .ioc_irq_reg(ioc_irq_reg),
        .ioc_irq_reg_0(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_err_reg(lsize_err_reg),
        .lsize_mismatch_err(lsize_mismatch_err),
        .lsize_more_err_reg(lsize_more_err_reg),
        .lsize_more_mismatch_err(lsize_more_mismatch_err),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_dmasr(mm2s_dmasr),
        .mm2s_ioc_irq_set(mm2s_ioc_irq_set),
        .mm2s_prmry_resetn(mm2s_prmry_resetn),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(out),
        .prmry_reset2(prmry_reset2),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_axi2ip_wrce({s2mm_axi2ip_wrce[9:3],s2mm_axi2ip_wrce[0]}),
        .s2mm_dma_interr_set(s2mm_dma_interr_set),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_dmasr(s2mm_dmasr),
        .s2mm_fsize_more_or_sof_late_s(s2mm_fsize_more_or_sof_late_s),
        .s2mm_ioc_irq_set(s2mm_ioc_irq_set),
        .s2mm_prmry_resetn(s2mm_prmry_resetn),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_resetn(s_axi_lite_resetn),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .stop(stop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2 \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_introut(mm2s_introut),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .prmry_reset2(prmry_reset2),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [0]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [1]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_genlock_pair_frame_cdc_tig_reg[2]_0 [2]),
        .Q(mm2s_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(mm2s_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [0]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [1]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [2]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [3]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.mm2s_ip2axi_frame_store_cdc_tig_reg[4]_0 [4]),
        .Q(mm2s_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2_73 \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I 
       (.SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_reset2_0(prmry_reset2_0),
        .s2mm_introut(s2mm_introut),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s_axi_lite_aclk(s_axi_lite_aclk));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_dm_done_vsize_counter_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s2mm_capture_hsize_at_uf_err_cdc_tig[9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_chnl_current_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_chnl_current_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_chnl_current_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_chnl_current_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_chnl_current_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_genlock_pair_frame_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_ip2axi_frame_ptr_ref_cdc_tig[4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [0]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [1]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [2]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [3]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0 [4]),
        .Q(s2mm_ip2axi_frame_store_cdc_tig[4]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module
   (out,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ,
    reset_counts,
    irqdelay_wren_i,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    ioc_irq_reg,
    dly_irq_reg,
    mm2s_soft_reset,
    mm2s_dmasr,
    mm2s_ip2axi_introut,
    mm2s_regdir_idle,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    prmry_resetn_i_reg,
    ch1_delay_zero,
    ch1_thresh_count1,
    Q,
    E,
    err_irq_reg,
    \reg_module_hsize_reg[0] ,
    \reg_module_hsize_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \reg_module_vsize_reg[12] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \reg_module_hsize_reg[4] ,
    \reg_module_hsize_reg[5] ,
    \reg_module_hsize_reg[6] ,
    \reg_module_hsize_reg[12] ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    p_2_in,
    prmtr_updt_complete_i_reg,
    frame_number_i1,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ,
    \ptr_ref_i_reg[4]_0 ,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ,
    halted_reg,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    in0,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    reset_counts_reg,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \dmacr_i_reg[0] ,
    \dmacr_i_reg[2] ,
    halted_reg_0,
    prmtr_updt_complete_i_reg_0,
    prmry_in,
    mm2s_halt_cmplt,
    halt_reset,
    ch1_delay_cnt_en,
    mm2s_frame_sync,
    mm2s_vid2cdc_packet_sof,
    s_axis_cmd_tvalid_reg,
    ch1_dly_irq_set,
    mm2s_mask_fsync_out,
    mm2s_tstvect_fsync,
    mm2s_valid_frame_sync,
    stop,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ,
    dma_err,
    mm2s_halt,
    prmtr_update_complete,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    initial_frame,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 );
  output [31:0]out;
  output [18:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  output reset_counts;
  output irqdelay_wren_i;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output ioc_irq_reg;
  output dly_irq_reg;
  output mm2s_soft_reset;
  output mm2s_dmasr;
  output mm2s_ip2axi_introut;
  output mm2s_regdir_idle;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output prmry_resetn_i_reg;
  output ch1_delay_zero;
  output ch1_thresh_count1;
  output [4:0]Q;
  output [0:0]E;
  output err_irq_reg;
  output \reg_module_hsize_reg[0] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  output \reg_module_hsize_reg[4] ;
  output \reg_module_hsize_reg[5] ;
  output \reg_module_hsize_reg[6] ;
  output \reg_module_hsize_reg[12] ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output p_2_in;
  output prmtr_updt_complete_i_reg;
  output frame_number_i1;
  output [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ;
  output [4:0]\ptr_ref_i_reg[4]_0 ;
  output [0:0]\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  output [0:0]halted_reg;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  input [23:0]in0;
  input [0:0]SR;
  input [8:0]mm2s_axi2ip_wrce;
  input [31:0]D;
  input m_axi_mm2s_aclk;
  input reset_counts_reg;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input \dmacr_i_reg[0] ;
  input \dmacr_i_reg[2] ;
  input halted_reg_0;
  input prmtr_updt_complete_i_reg_0;
  input prmry_in;
  input mm2s_halt_cmplt;
  input halt_reset;
  input ch1_delay_cnt_en;
  input mm2s_frame_sync;
  input mm2s_vid2cdc_packet_sof;
  input s_axis_cmd_tvalid_reg;
  input ch1_dly_irq_set;
  input mm2s_mask_fsync_out;
  input mm2s_tstvect_fsync;
  input mm2s_valid_frame_sync;
  input stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  input dma_err;
  input mm2s_halt;
  input prmtr_update_complete;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input initial_frame;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;

  wire [31:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire [0:0]\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ;
  wire [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [0:0]E;
  wire [18:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ;
  wire \GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ;
  wire I_DMA_REGISTER_n_38;
  wire I_DMA_REGISTER_n_39;
  wire I_DMA_REGISTER_n_40;
  wire I_DMA_REGISTER_n_41;
  wire I_DMA_REGISTER_n_42;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire ch1_thresh_count1;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire err_irq_reg;
  wire frame_number_i1;
  wire halt_reset;
  wire [0:0]halted_reg;
  wire halted_reg_0;
  wire [23:0]in0;
  wire initial_frame;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i;
  wire m_axi_mm2s_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  wire [3:3]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ip2axi_introut;
  wire mm2s_mask_fsync_out;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_vid2cdc_packet_sof;
  wire [31:0]out;
  wire p_2_in;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire prmtr_updt_complete_i_reg_0;
  wire [4:0]\ptr_ref_i_reg[4]_0 ;
  wire \reg_module_hsize_reg[0] ;
  wire \reg_module_hsize_reg[12] ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire \reg_module_hsize_reg[4] ;
  wire \reg_module_hsize_reg[5] ;
  wire \reg_module_hsize_reg[6] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire reset_counts;
  wire reset_counts_reg;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;
  wire stop;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 (\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [1:0]),
        .\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] (mm2s_soft_reset),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg (s_axis_cmd_tvalid_reg),
        .\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 (mm2s_dmasr),
        .Q({I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,I_DMA_REGISTER_n_40,I_DMA_REGISTER_n_41,I_DMA_REGISTER_n_42}),
        .SR(SR),
        .in0({\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 }),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[8:3]),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_regdir_idle(mm2s_regdir_idle),
        .prmtr_update_complete(prmtr_update_complete),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg),
        .prmtr_updt_complete_i_reg_1(prmtr_updt_complete_i_reg_0),
        .\reg_module_hsize_reg[0]_0 (\reg_module_hsize_reg[0] ),
        .\reg_module_hsize_reg[12]_0 (\reg_module_hsize_reg[12] ),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_hsize_reg[4]_0 (\reg_module_hsize_reg[4] ),
        .\reg_module_hsize_reg[5]_0 (\reg_module_hsize_reg[5] ),
        .\reg_module_hsize_reg[6]_0 (\reg_module_hsize_reg[6] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .stop(stop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register I_DMA_REGISTER
       (.D({D[31:16],D[14:3],D[1]}),
        .\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 (\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] (\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 (\ptr_ref_i_reg[4]_0 [4:1]),
        .E(E),
        .\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [18:2]),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 (\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ),
        .Q({Q[4:2],I_DMA_REGISTER_n_38,I_DMA_REGISTER_n_39,I_DMA_REGISTER_n_40,I_DMA_REGISTER_n_41,I_DMA_REGISTER_n_42,Q[1:0]}),
        .SR(SR),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .ch1_delay_zero(ch1_delay_zero),
        .ch1_dly_irq_set(ch1_dly_irq_set),
        .ch1_thresh_count1(ch1_thresh_count1),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[1]_0 (\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] [1:0]),
        .\dmacr_i_reg[2]_0 (mm2s_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .err_irq_reg_0(err_irq_reg),
        .frame_number_i1(frame_number_i1),
        .halt_reset(halt_reset),
        .halted_reg_0(mm2s_dmasr),
        .halted_reg_1(halted_reg),
        .halted_reg_2(halted_reg_0),
        .initial_frame(initial_frame),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .irqdelay_wren_i(irqdelay_wren_i),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce[1:0]),
        .mm2s_dmacr(mm2s_dmacr),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt(mm2s_halt),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_ip2axi_introut(mm2s_ip2axi_introut),
        .mm2s_mask_fsync_out(mm2s_mask_fsync_out),
        .mm2s_tstvect_fsync(mm2s_tstvect_fsync),
        .mm2s_valid_frame_sync(mm2s_valid_frame_sync),
        .mm2s_vid2cdc_packet_sof(mm2s_vid2cdc_packet_sof),
        .p_2_in(p_2_in),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .reset_counts_reg_0(reset_counts),
        .reset_counts_reg_1(reset_counts_reg),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_soft_reset_i0(s_soft_reset_i0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux LITE_READ_MUX_I
       (.in0({in0[23:4],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_79 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_80 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_81 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_82 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_83 ,in0[3:1],\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_84 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_85 ,\GEN_REG_DIRECT_MODE.REGDIRECT_I_n_86 ,in0[0]}),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\ptr_ref_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\ptr_ref_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\ptr_ref_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\ptr_ref_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\ptr_ref_i_reg[4]_0 [4]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_module" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_module__parameterized0
   (s2mm_dmacr,
    s2mm_soft_reset,
    out,
    reset_counts,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_err_reg,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    dly_irq_reg,
    lsize_more_err_reg,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_dmasr,
    s2mm_ip2axi_introut,
    s_soft_reset_i0,
    SR,
    ch2_dly_fast_cnt0,
    ch2_delay_count0,
    prmry_resetn_i_reg,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ,
    err_irq_reg,
    \dmacr_i_reg[2] ,
    stop_i,
    halted_reg,
    prmry_resetn_i_reg_0,
    halted_reg_0,
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ,
    prmtr_updt_complete_i_reg,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ,
    \reg_module_vsize_reg[12] ,
    \reg_module_hsize_reg[15] ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ,
    \ptr_ref_i_reg[4]_0 ,
    SS,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ,
    reset_counts_reg,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    \dmacr_i_reg[0] ,
    halted_reg_1,
    prmtr_updt_complete_i_reg_0,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    Q,
    s2mm_vid2cdc_packet_sof,
    ch2_delay_cnt_en,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    s_axis_cmd_tvalid_reg,
    ch2_dly_irq_set,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    dma_err,
    s2mm_halt,
    s_fsync_d2,
    s_fsync_d1,
    prmtr_update_complete,
    initial_frame,
    num_fstore_minus1,
    repeat_frame,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 );
  output [20:0]s2mm_dmacr;
  output s2mm_soft_reset;
  output [31:0]out;
  output reset_counts;
  output dma_interr_reg;
  output dma_slverr_reg;
  output dma_decerr_reg;
  output \GEN_FOR_FLUSH.fsize_err_reg ;
  output lsize_err_reg;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  output ioc_irq_reg;
  output dly_irq_reg;
  output lsize_more_err_reg;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  output [0:0]s2mm_dmasr;
  output s2mm_ip2axi_introut;
  output s_soft_reset_i0;
  output [0:0]SR;
  output ch2_dly_fast_cnt0;
  output ch2_delay_count0;
  output prmry_resetn_i_reg;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  output [9:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  output [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  output err_irq_reg;
  output \dmacr_i_reg[2] ;
  output stop_i;
  output halted_reg;
  output [0:0]prmry_resetn_i_reg_0;
  output [0:0]halted_reg_0;
  output \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  output prmtr_updt_complete_i_reg;
  output [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  output [12:0]\reg_module_vsize_reg[12] ;
  output [15:0]\reg_module_hsize_reg[15] ;
  output [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  output [4:0]\ptr_ref_i_reg[4]_0 ;
  input [0:0]SS;
  input [9:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2]_0 ;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  input reset_counts_reg;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_0;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  input lsize_err_reg_0;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  input ioc_irq_reg_0;
  input dly_irq_reg_0;
  input lsize_more_err_reg_0;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input \dmacr_i_reg[0] ;
  input halted_reg_1;
  input prmtr_updt_complete_i_reg_0;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  input [7:0]Q;
  input s2mm_vid2cdc_packet_sof;
  input ch2_delay_cnt_en;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  input s_axis_cmd_tvalid_reg;
  input ch2_dly_irq_set;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input dma_err;
  input s2mm_halt;
  input s_fsync_d2;
  input s_fsync_d1;
  input prmtr_update_complete;
  input initial_frame;
  input [0:0]num_fstore_minus1;
  input repeat_frame;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  input [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;

  wire [31:0]D;
  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ;
  wire \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire [9:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire [7:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire dly_irq_reg_0;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_err;
  wire dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire err_irq_reg;
  wire halt_reset;
  wire halted_reg;
  wire [0:0]halted_reg_0;
  wire halted_reg_1;
  wire initial_frame;
  wire ioc_irq_reg;
  wire ioc_irq_reg_0;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lsize_err_reg;
  wire lsize_err_reg_0;
  wire lsize_more_err_reg;
  wire lsize_more_err_reg_0;
  wire m_axi_s2mm_aclk;
  wire [0:0]num_fstore_minus1;
  wire [31:0]out;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire [0:0]prmry_resetn_i_reg_0;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg;
  wire prmtr_updt_complete_i_reg_0;
  wire [4:0]\ptr_ref_i_reg[4]_0 ;
  wire [15:0]\reg_module_hsize_reg[15] ;
  wire [12:0]\reg_module_vsize_reg[12] ;
  wire repeat_frame;
  wire reset_counts;
  wire reset_counts_reg;
  wire [9:0]s2mm_axi2ip_wrce;
  wire [20:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_soft_reset;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_cmd_tvalid_reg;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_soft_reset_i0;
  wire stop_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect__parameterized0 \GEN_REG_DIRECT_MODE.REGDIRECT_I 
       (.D(D),
        .\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 (\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] ),
        .\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 (\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 (s2mm_dmasr),
        .SS(SS),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_updt_complete_i_reg_0(prmtr_updt_complete_i_reg),
        .prmtr_updt_complete_i_reg_1(prmtr_updt_complete_i_reg_0),
        .\reg_module_hsize_reg[15]_0 (\reg_module_hsize_reg[15] ),
        .\reg_module_vsize_reg[12]_0 (\reg_module_vsize_reg[12] ),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[9:4]),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register__parameterized0 I_DMA_REGISTER
       (.D(D),
        .\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 (\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] ),
        .\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 (\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] ),
        .\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg (\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 (\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] ),
        .\GEN_FOR_FLUSH.fsize_err_reg_0 (\GEN_FOR_FLUSH.fsize_err_reg ),
        .\GEN_FOR_FLUSH.fsize_err_reg_1 (\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 (\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 (\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ),
        .\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg (\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ),
        .Q(Q),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 (\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] ),
        .\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 (\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ),
        .SR(SR),
        .SS(SS),
        .ch2_delay_cnt_en(ch2_delay_cnt_en),
        .ch2_delay_count0(ch2_delay_count0),
        .ch2_dly_fast_cnt0(ch2_dly_fast_cnt0),
        .ch2_dly_irq_set(ch2_dly_irq_set),
        .dly_irq_reg_0(dly_irq_reg),
        .dly_irq_reg_1(dly_irq_reg_0),
        .dma_decerr_reg_0(dma_decerr_reg),
        .dma_decerr_reg_1(dma_decerr_reg_0),
        .dma_err(dma_err),
        .dma_interr_reg_0(dma_interr_reg),
        .dma_interr_reg_1(dma_interr_reg_0),
        .dma_slverr_reg_0(dma_slverr_reg),
        .dma_slverr_reg_1(dma_slverr_reg_0),
        .\dmacr_i_reg[0]_0 (\dmacr_i_reg[0] ),
        .\dmacr_i_reg[2]_0 (s2mm_soft_reset),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_2 (\dmacr_i_reg[2]_0 ),
        .err_irq_reg_0(err_irq_reg),
        .halt_reset(halt_reset),
        .halted_reg_0(s2mm_dmasr),
        .halted_reg_1(halted_reg),
        .halted_reg_2(halted_reg_0),
        .halted_reg_3(halted_reg_1),
        .initial_frame(initial_frame),
        .ioc_irq_reg_0(ioc_irq_reg),
        .ioc_irq_reg_1(ioc_irq_reg_0),
        .irqdelay_wren_i0(irqdelay_wren_i0),
        .irqthresh_wren_i0(irqthresh_wren_i0),
        .lsize_err_reg_0(lsize_err_reg),
        .lsize_err_reg_1(lsize_err_reg_0),
        .lsize_more_err_reg_0(lsize_more_err_reg),
        .lsize_more_err_reg_1(lsize_more_err_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .num_fstore_minus1(num_fstore_minus1),
        .prmry_in(prmry_in),
        .prmry_resetn_i_reg(prmry_resetn_i_reg),
        .prmry_resetn_i_reg_0(prmry_resetn_i_reg_0),
        .prmtr_update_complete(prmtr_update_complete),
        .repeat_frame(repeat_frame),
        .reset_counts(reset_counts),
        .reset_counts_reg_0(reset_counts_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce[3:1]),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_halt(s2mm_halt),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_ip2axi_introut(s2mm_ip2axi_introut),
        .s2mm_prmtr_updt_complete(s2mm_prmtr_updt_complete),
        .s2mm_tstvect_fsync(s2mm_tstvect_fsync),
        .s2mm_valid_frame_sync(s2mm_valid_frame_sync),
        .s2mm_vid2cdc_packet_sof(s2mm_vid2cdc_packet_sof),
        .s_axis_cmd_tvalid_reg(s_axis_cmd_tvalid_reg),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_soft_reset_i0(s_soft_reset_i0),
        .stop_i(stop_i));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux__parameterized0 LITE_READ_MUX_I
       (.\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\ptr_ref_i_reg[4]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\ptr_ref_i_reg[4]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\ptr_ref_i_reg[4]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\ptr_ref_i_reg[4]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ptr_ref_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\ptr_ref_i_reg[4]_0 [4]),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux
   (out,
    in0);
  output [31:0]out;
  input [31:0]in0;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = in0[31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

(* ORIG_REF_NAME = "axi_vdma_reg_mux" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reg_mux__parameterized0
   (out,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] );
  output [31:0]out;
  input [31:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] ;

  (* DONT_TOUCH *) wire [31:0]ip2axi_rddata_int;

  assign ip2axi_rddata_int = \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31] [31:0];
  assign out[31:0] = ip2axi_rddata_int;
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect
   (mm2s_regdir_idle,
    \reg_module_hsize_reg[0]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ,
    \reg_module_vsize_reg[12]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    in0,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ,
    \reg_module_hsize_reg[4]_0 ,
    \reg_module_hsize_reg[5]_0 ,
    \reg_module_hsize_reg[6]_0 ,
    \reg_module_hsize_reg[12]_0 ,
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ,
    prmtr_updt_complete_i_reg_0,
    SR,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ,
    m_axi_mm2s_aclk,
    prmtr_updt_complete_i_reg_1,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ,
    stop,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ,
    mm2s_dmacr,
    Q,
    mm2s_frame_sync,
    prmtr_update_complete,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    mm2s_axi2ip_wrce,
    D);
  output mm2s_regdir_idle;
  output \reg_module_hsize_reg[0]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output [7:0]in0;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  output \reg_module_hsize_reg[4]_0 ;
  output \reg_module_hsize_reg[5]_0 ;
  output \reg_module_hsize_reg[6]_0 ;
  output \reg_module_hsize_reg[12]_0 ;
  output \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ;
  output prmtr_updt_complete_i_reg_0;
  input [0:0]SR;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  input m_axi_mm2s_aclk;
  input prmtr_updt_complete_i_reg_1;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  input stop;
  input [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  input \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  input [0:0]mm2s_dmacr;
  input [4:0]Q;
  input mm2s_frame_sync;
  input prmtr_update_complete;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  input [5:0]mm2s_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [15:0]\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] ;
  wire [1:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [7:0]in0;
  wire ip2axi_rddata_int_inferred_i_60_n_0;
  wire ip2axi_rddata_int_inferred_i_61_n_0;
  wire ip2axi_rddata_int_inferred_i_62_n_0;
  wire ip2axi_rddata_int_inferred_i_63_n_0;
  wire ip2axi_rddata_int_inferred_i_64_n_0;
  wire ip2axi_rddata_int_inferred_i_71_n_0;
  wire ip2axi_rddata_int_inferred_i_72_n_0;
  wire ip2axi_rddata_int_inferred_i_73_n_0;
  wire ip2axi_rddata_int_inferred_i_78_n_0;
  wire ip2axi_rddata_int_inferred_i_79_n_0;
  wire ip2axi_rddata_int_inferred_i_80_n_0;
  wire ip2axi_rddata_int_inferred_i_81_n_0;
  wire ip2axi_rddata_int_inferred_i_82_n_0;
  wire ip2axi_rddata_int_inferred_i_83_n_0;
  wire ip2axi_rddata_int_inferred_i_84_n_0;
  wire ip2axi_rddata_int_inferred_i_85_n_0;
  wire m_axi_mm2s_aclk;
  wire [5:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_prmtr_updt_complete;
  wire mm2s_regdir_idle;
  wire prmtr_update_complete;
  wire prmtr_updt_complete_i_reg_0;
  wire prmtr_updt_complete_i_reg_1;
  wire \reg_module_hsize_reg[0]_0 ;
  wire \reg_module_hsize_reg[12]_0 ;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire \reg_module_hsize_reg[4]_0 ;
  wire \reg_module_hsize_reg[5]_0 ;
  wire \reg_module_hsize_reg[6]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire regdir_idle_i_i_1_n_0;
  wire run_stop_d1;
  wire stop;

  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(SR));
  FDRE \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[4]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[5]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h003A0000)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1 
       (.I0(mm2s_prmtr_updt_complete),
        .I1(mm2s_frame_sync),
        .I2(prmtr_update_complete),
        .I3(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I4(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .O(prmtr_updt_complete_i_reg_0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_21
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [11]),
        .I4(ip2axi_rddata_int_inferred_i_60_n_0),
        .O(in0[7]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_22
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [10]),
        .I4(ip2axi_rddata_int_inferred_i_61_n_0),
        .O(in0[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_23
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [9]),
        .I4(ip2axi_rddata_int_inferred_i_62_n_0),
        .O(in0[5]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_24
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [8]),
        .I4(ip2axi_rddata_int_inferred_i_63_n_0),
        .O(in0[4]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_25
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [7]),
        .I4(ip2axi_rddata_int_inferred_i_64_n_0),
        .O(in0[3]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_29
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [3]),
        .I4(ip2axi_rddata_int_inferred_i_71_n_0),
        .O(in0[2]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_30
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [2]),
        .I4(ip2axi_rddata_int_inferred_i_72_n_0),
        .O(in0[1]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    ip2axi_rddata_int_inferred_i_31
       (.I0(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11] ),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_0 ),
        .I3(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [1]),
        .I4(ip2axi_rddata_int_inferred_i_73_n_0),
        .O(in0[0]));
  LUT5 #(
    .INIT(32'hF0AACC00)) 
    ip2axi_rddata_int_inferred_i_52
       (.I0(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .I1(\reg_module_hsize_reg[15]_0 [15]),
        .I2(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [15]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .O(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_59
       (.I0(\reg_module_hsize_reg[15]_0 [12]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [12]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [12]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .O(\reg_module_hsize_reg[12]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_60
       (.I0(ip2axi_rddata_int_inferred_i_78_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[4]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_60_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_61
       (.I0(ip2axi_rddata_int_inferred_i_79_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[3]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_61_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_62
       (.I0(ip2axi_rddata_int_inferred_i_80_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[2]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_62_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_63
       (.I0(ip2axi_rddata_int_inferred_i_81_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_63_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_64
       (.I0(ip2axi_rddata_int_inferred_i_82_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(Q[0]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_64_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_66
       (.I0(\reg_module_hsize_reg[15]_0 [6]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [6]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .O(\reg_module_hsize_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_68
       (.I0(\reg_module_hsize_reg[15]_0 [5]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [5]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [5]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .O(\reg_module_hsize_reg[5]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_70
       (.I0(\reg_module_hsize_reg[15]_0 [4]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [4]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [4]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .O(\reg_module_hsize_reg[4]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_71
       (.I0(ip2axi_rddata_int_inferred_i_83_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(mm2s_dmacr),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_71_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_72
       (.I0(ip2axi_rddata_int_inferred_i_84_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[2] ),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_72_n_0));
  LUT4 #(
    .INIT(16'hF888)) 
    ip2axi_rddata_int_inferred_i_73
       (.I0(ip2axi_rddata_int_inferred_i_85_n_0),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_1 ),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[11]_2 ),
        .O(ip2axi_rddata_int_inferred_i_73_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_75
       (.I0(\reg_module_hsize_reg[15]_0 [0]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [0]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .O(\reg_module_hsize_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_78
       (.I0(\reg_module_hsize_reg[15]_0 [11]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [11]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [11]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .O(ip2axi_rddata_int_inferred_i_78_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_79
       (.I0(\reg_module_hsize_reg[15]_0 [10]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [10]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [10]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .O(ip2axi_rddata_int_inferred_i_79_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_80
       (.I0(\reg_module_hsize_reg[15]_0 [9]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [9]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [9]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .O(ip2axi_rddata_int_inferred_i_80_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_81
       (.I0(\reg_module_hsize_reg[15]_0 [8]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [8]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [8]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .O(ip2axi_rddata_int_inferred_i_81_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_82
       (.I0(\reg_module_hsize_reg[15]_0 [7]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [7]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .O(ip2axi_rddata_int_inferred_i_82_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_83
       (.I0(\reg_module_hsize_reg[15]_0 [3]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [3]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [3]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .O(ip2axi_rddata_int_inferred_i_83_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_84
       (.I0(\reg_module_hsize_reg[15]_0 [2]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [2]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [2]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .O(ip2axi_rddata_int_inferred_i_84_n_0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    ip2axi_rddata_int_inferred_i_85
       (.I0(\reg_module_hsize_reg[15]_0 [1]),
        .I1(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [1]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [1]),
        .I3(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[15] [0]),
        .I4(\reg_module_vsize_reg[12]_0 [1]),
        .I5(\DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .O(ip2axi_rddata_int_inferred_i_85_n_0));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_1),
        .Q(mm2s_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(SR));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(SR));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(SR));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(SR));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(SR));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(SR));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(SR));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(SR));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(SR));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(SR));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(SR));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(SR));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(SR));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(SR));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(SR));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(SR));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(SR));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(SR));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(SR));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(SR));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(SR));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(SR));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(SR));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(SR));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(SR));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(SR));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(SR));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(SR));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFDDFFFFFDDDFDFD)) 
    regdir_idle_i_i_1
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg ),
        .I1(stop),
        .I2(mm2s_regdir_idle),
        .I3(run_stop_d1),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] [0]),
        .I5(mm2s_prmtr_updt_complete),
        .O(regdir_idle_i_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    regdir_idle_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(regdir_idle_i_i_1_n_0),
        .Q(mm2s_regdir_idle),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_ip2axi_rddata_d1_reg[1] [0]),
        .Q(run_stop_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_vdma_regdirect" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_regdirect__parameterized0
   (s2mm_prmtr_updt_complete,
    prmtr_updt_complete_i_reg_0,
    \reg_module_vsize_reg[12]_0 ,
    \reg_module_hsize_reg[15]_0 ,
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ,
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ,
    prmtr_updt_complete_i_reg_1,
    m_axi_s2mm_aclk,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ,
    SS,
    s2mm_axi2ip_wrce,
    D);
  output s2mm_prmtr_updt_complete;
  output prmtr_updt_complete_i_reg_0;
  output [12:0]\reg_module_vsize_reg[12]_0 ;
  output [15:0]\reg_module_hsize_reg[15]_0 ;
  output [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  output [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  input prmtr_updt_complete_i_reg_1;
  input m_axi_s2mm_aclk;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ;
  input [0:0]SS;
  input [5:0]s2mm_axi2ip_wrce;
  input [31:0]D;

  wire [31:0]D;
  wire [15:0]\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 ;
  wire [31:0]\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ;
  wire [0:0]SS;
  wire m_axi_s2mm_aclk;
  wire prmtr_updt_complete_i_reg_0;
  wire prmtr_updt_complete_i_reg_1;
  wire [15:0]\reg_module_hsize_reg[15]_0 ;
  wire [12:0]\reg_module_vsize_reg[12]_0 ;
  wire [5:0]s2mm_axi2ip_wrce;
  wire s2mm_prmtr_updt_complete;

  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [0]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[10]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [10]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[11]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [11]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[12]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [12]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[13]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [13]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[14]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [14]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[15]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [15]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [1]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [2]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [3]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[4]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [4]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[5]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [5]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[6]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [6]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[7]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [7]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[8]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [8]),
        .R(SS));
  FDRE \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[9]),
        .Q(\DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0 [9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[3]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[31]_0 [9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[4]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]_0 [9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[0]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[10]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[11]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[12]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[13]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[14]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[15]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[16]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[17]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[18]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[19]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[1]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[20]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[21]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[22]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[23]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[24]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[25]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[26]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[27]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[28]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[29]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[2]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[30]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[31]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[3]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[4]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[5]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[6]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[7]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[8]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[5]),
        .D(D[9]),
        .Q(\GEN_NUM_FSTORES_3.reg_module_start_address3_i_reg[31]_0 [9]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFF4F)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1 
       (.I0(s2mm_prmtr_updt_complete),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg_0 ),
        .O(prmtr_updt_complete_i_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    prmtr_updt_complete_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmtr_updt_complete_i_reg_1),
        .Q(s2mm_prmtr_updt_complete),
        .R(1'b0));
  FDRE \reg_module_hsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[0]),
        .Q(\reg_module_hsize_reg[15]_0 [0]),
        .R(SS));
  FDRE \reg_module_hsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[10]),
        .Q(\reg_module_hsize_reg[15]_0 [10]),
        .R(SS));
  FDRE \reg_module_hsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[11]),
        .Q(\reg_module_hsize_reg[15]_0 [11]),
        .R(SS));
  FDRE \reg_module_hsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[12]),
        .Q(\reg_module_hsize_reg[15]_0 [12]),
        .R(SS));
  FDRE \reg_module_hsize_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[13]),
        .Q(\reg_module_hsize_reg[15]_0 [13]),
        .R(SS));
  FDRE \reg_module_hsize_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[14]),
        .Q(\reg_module_hsize_reg[15]_0 [14]),
        .R(SS));
  FDRE \reg_module_hsize_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[15]),
        .Q(\reg_module_hsize_reg[15]_0 [15]),
        .R(SS));
  FDRE \reg_module_hsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[1]),
        .Q(\reg_module_hsize_reg[15]_0 [1]),
        .R(SS));
  FDRE \reg_module_hsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[2]),
        .Q(\reg_module_hsize_reg[15]_0 [2]),
        .R(SS));
  FDRE \reg_module_hsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[3]),
        .Q(\reg_module_hsize_reg[15]_0 [3]),
        .R(SS));
  FDRE \reg_module_hsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[4]),
        .Q(\reg_module_hsize_reg[15]_0 [4]),
        .R(SS));
  FDRE \reg_module_hsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[5]),
        .Q(\reg_module_hsize_reg[15]_0 [5]),
        .R(SS));
  FDRE \reg_module_hsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[6]),
        .Q(\reg_module_hsize_reg[15]_0 [6]),
        .R(SS));
  FDRE \reg_module_hsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[7]),
        .Q(\reg_module_hsize_reg[15]_0 [7]),
        .R(SS));
  FDRE \reg_module_hsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[8]),
        .Q(\reg_module_hsize_reg[15]_0 [8]),
        .R(SS));
  FDRE \reg_module_hsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[1]),
        .D(D[9]),
        .Q(\reg_module_hsize_reg[15]_0 [9]),
        .R(SS));
  FDRE \reg_module_vsize_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\reg_module_vsize_reg[12]_0 [0]),
        .R(SS));
  FDRE \reg_module_vsize_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\reg_module_vsize_reg[12]_0 [10]),
        .R(SS));
  FDRE \reg_module_vsize_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\reg_module_vsize_reg[12]_0 [11]),
        .R(SS));
  FDRE \reg_module_vsize_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\reg_module_vsize_reg[12]_0 [12]),
        .R(SS));
  FDRE \reg_module_vsize_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(\reg_module_vsize_reg[12]_0 [1]),
        .R(SS));
  FDRE \reg_module_vsize_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\reg_module_vsize_reg[12]_0 [2]),
        .R(SS));
  FDRE \reg_module_vsize_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(\reg_module_vsize_reg[12]_0 [3]),
        .R(SS));
  FDRE \reg_module_vsize_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(\reg_module_vsize_reg[12]_0 [4]),
        .R(SS));
  FDRE \reg_module_vsize_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\reg_module_vsize_reg[12]_0 [5]),
        .R(SS));
  FDRE \reg_module_vsize_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\reg_module_vsize_reg[12]_0 [6]),
        .R(SS));
  FDRE \reg_module_vsize_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\reg_module_vsize_reg[12]_0 [7]),
        .R(SS));
  FDRE \reg_module_vsize_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\reg_module_vsize_reg[12]_0 [8]),
        .R(SS));
  FDRE \reg_module_vsize_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\reg_module_vsize_reg[12]_0 [9]),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register
   (\dmacr_i_reg[1]_0 ,
    mm2s_dmacr,
    reset_counts_reg_0,
    irqdelay_wren_i,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    \dmacr_i_reg[2]_0 ,
    halted_reg_0,
    mm2s_ip2axi_introut,
    s_soft_reset_i0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    prmry_resetn_i_reg,
    ch1_delay_zero,
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ,
    ch1_thresh_count1,
    Q,
    E,
    err_irq_reg_0,
    p_2_in,
    frame_number_i1,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ,
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ,
    halted_reg_1,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    SR,
    mm2s_axi2ip_wrce,
    D,
    m_axi_mm2s_aclk,
    reset_counts_reg_1,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    \dmacr_i_reg[0]_0 ,
    \dmacr_i_reg[2]_1 ,
    halted_reg_2,
    prmry_in,
    mm2s_halt_cmplt,
    halt_reset,
    ch1_delay_cnt_en,
    mm2s_frame_sync,
    mm2s_vid2cdc_packet_sof,
    s_axis_cmd_tvalid_reg,
    ch1_dly_irq_set,
    mm2s_mask_fsync_out,
    mm2s_tstvect_fsync,
    mm2s_valid_frame_sync,
    dma_err,
    mm2s_halt,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ,
    initial_frame,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ,
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 );
  output [1:0]\dmacr_i_reg[1]_0 ;
  output [0:0]mm2s_dmacr;
  output reset_counts_reg_0;
  output irqdelay_wren_i;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output \dmacr_i_reg[2]_0 ;
  output halted_reg_0;
  output mm2s_ip2axi_introut;
  output s_soft_reset_i0;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output prmry_resetn_i_reg;
  output ch1_delay_zero;
  output [16:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  output ch1_thresh_count1;
  output [9:0]Q;
  output [0:0]E;
  output err_irq_reg_0;
  output p_2_in;
  output frame_number_i1;
  output [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ;
  output [0:0]\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ;
  output [0:0]halted_reg_1;
  output [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input [0:0]SR;
  input [1:0]mm2s_axi2ip_wrce;
  input [28:0]D;
  input m_axi_mm2s_aclk;
  input reset_counts_reg_1;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input \dmacr_i_reg[0]_0 ;
  input \dmacr_i_reg[2]_1 ;
  input halted_reg_2;
  input prmry_in;
  input mm2s_halt_cmplt;
  input halt_reset;
  input ch1_delay_cnt_en;
  input mm2s_frame_sync;
  input mm2s_vid2cdc_packet_sof;
  input s_axis_cmd_tvalid_reg;
  input ch1_dly_irq_set;
  input mm2s_mask_fsync_out;
  input mm2s_tstvect_fsync;
  input mm2s_valid_frame_sync;
  input dma_err;
  input mm2s_halt;
  input [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  input [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  input [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  input initial_frame;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ;
  input [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;

  wire [28:0]D;
  wire [0:0]\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ;
  wire [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] ;
  wire [0:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ;
  wire [1:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ;
  wire [3:0]\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 ;
  wire [0:0]E;
  wire [16:0]\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ch1_delay_cnt_en;
  wire ch1_delay_zero;
  wire ch1_dly_irq_set;
  wire ch1_thresh_count1;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[0]_0 ;
  wire [1:0]\dmacr_i_reg[1]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire err;
  wire err_d1;
  wire err_irq_i_1_n_0;
  wire err_irq_reg_0;
  wire frame_number_i1;
  wire halt_reset;
  wire halted_reg_0;
  wire [0:0]halted_reg_1;
  wire halted_reg_2;
  wire initial_frame;
  wire introut_i_1_n_0;
  wire introut_i_2_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire m_axi_mm2s_aclk;
  wire [1:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_ip2axi_introut;
  wire mm2s_mask_fsync_out;
  wire mm2s_tstvect_fsync;
  wire mm2s_valid_frame_sync;
  wire mm2s_vid2cdc_packet_sof;
  wire p_1_in;
  wire p_2_in;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire reset_counts_reg_0;
  wire reset_counts_reg_1;
  wire s_axis_cmd_tvalid_reg;
  wire s_soft_reset_i0;

  FDRE #(
    .INIT(1'b0)) 
    \DS_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(mm2s_dmacr),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[0]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[0] ),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .O(frame_number_i1));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[1]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] [0]),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[1] ),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [0]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] [0]));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[2]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] [1]),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2]_0 ),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [1]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] [1]));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[3]_i_1 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] [1]),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[3] ),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [2]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] [2]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_1 
       (.I0(mm2s_dmacr),
        .I1(\dmacr_i_reg[1]_0 [1]),
        .I2(initial_frame),
        .I3(halted_reg_0),
        .I4(s_axis_cmd_tvalid_reg),
        .O(\DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hBF8FB080)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i[4]_i_2 
       (.I0(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[2] [1]),
        .I1(mm2s_dmacr),
        .I2(\dmacr_i_reg[1]_0 [1]),
        .I3(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4] ),
        .I4(\DYNAMIC_SLAVE_MODE_FRAME_CNT.frame_number_i_reg[4]_0 [3]),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.DS_GEN_FSTORE_GRTR_ONE.reg_frame_number_ds_reg[2] [3]));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ),
        .O(irqdelay_wren_i0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2 
       (.I0(D[21]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [9]),
        .I2(D[22]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3 
       (.I0(D[25]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [13]),
        .I2(D[26]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .I1(D[28]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [15]),
        .I3(D[27]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [12]),
        .I1(D[24]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .I3(D[23]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [1]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [2]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [3]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [4]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [6]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [7]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [8]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1 
       (.I0(mm2s_axi2ip_wrce[0]),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ),
        .O(irqthresh_wren_i0));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2 
       (.I0(D[13]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [1]),
        .I2(D[14]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [2]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3 
       (.I0(D[17]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [5]),
        .I2(D[18]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [6]),
        .I4(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [8]),
        .I1(D[20]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [7]),
        .I3(D[19]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [4]),
        .I1(D[16]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [3]),
        .I3(D[15]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[2]),
        .Q(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(Q[1]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(Q[2]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(Q[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(ch1_delay_cnt_en),
        .I1(irqdelay_wren_i),
        .I2(reset_counts_reg_0),
        .I3(mm2s_frame_sync),
        .I4(prmry_resetn_i_reg),
        .I5(mm2s_vid2cdc_packet_sof),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_3 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(ch1_dly_irq_set),
        .I2(dly_irq_reg_0),
        .I3(mm2s_mask_fsync_out),
        .I4(halted_reg_0),
        .I5(ch1_delay_zero),
        .O(prmry_resetn_i_reg));
  LUT5 #(
    .INIT(32'h00010000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [13]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [14]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [15]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [16]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .O(ch1_delay_zero));
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [10]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [9]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [12]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]_0 [11]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF88F8)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_ioc_irq_set_i_i_2 
       (.I0(Q[8]),
        .I1(ch1_dly_irq_set),
        .I2(mm2s_tstvect_fsync),
        .I3(mm2s_valid_frame_sync),
        .I4(irqthresh_wren_i),
        .I5(reset_counts_reg_0),
        .O(ch1_thresh_count1));
  LUT5 #(
    .INIT(32'hFFFFFEEE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count[7]_i_1 
       (.I0(reset_counts_reg_0),
        .I1(irqthresh_wren_i),
        .I2(ch1_dly_irq_set),
        .I3(Q[8]),
        .I4(mm2s_tstvect_fsync),
        .O(E));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_2 
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .I2(mm2s_halt),
        .O(p_2_in));
  LUT3 #(
    .INIT(8'h01)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(dma_interr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_slverr_reg_0),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [2]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \MM2S_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(p_1_in),
        .D(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [4]),
        .Q(\MM2S_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_1),
        .Q(dly_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_0 ),
        .Q(\dmacr_i_reg[1]_0 [0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(mm2s_axi2ip_wrce[0]),
        .D(D[0]),
        .Q(\dmacr_i_reg[1]_0 [1]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_1 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    err_d1_i_1
       (.I0(dma_slverr_reg_0),
        .I1(dma_decerr_reg_0),
        .I2(dma_interr_reg_0),
        .O(err));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1
       (.I0(D[12]),
        .I1(err),
        .I2(err_d1),
        .I3(mm2s_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_reg_2),
        .Q(halted_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAAAAA)) 
    introut_i_1
       (.I0(introut_i_2_n_0),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(ioc_irq_reg_0),
        .I4(Q[7]),
        .O(introut_i_1_n_0));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    introut_i_2
       (.I0(err_irq_reg_0),
        .I1(Q[9]),
        .I2(s_axis_cmd_tvalid_reg),
        .I3(\dmacr_i_reg[2]_0 ),
        .I4(dly_irq_reg_0),
        .I5(Q[8]),
        .O(introut_i_2_n_0));
  FDRE introut_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(introut_i_1_n_0),
        .Q(mm2s_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_1),
        .Q(reset_counts_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1__0 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .O(halted_reg_1));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(prmry_in),
        .I2(mm2s_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_register" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_register__parameterized0
   (s2mm_dmacr,
    \dmacr_i_reg[2]_0 ,
    reset_counts,
    dma_interr_reg_0,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    \GEN_FOR_FLUSH.fsize_err_reg_0 ,
    lsize_err_reg_0,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ,
    ioc_irq_reg_0,
    dly_irq_reg_0,
    lsize_more_err_reg_0,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    halted_reg_0,
    s2mm_ip2axi_introut,
    s_soft_reset_i0,
    SR,
    ch2_dly_fast_cnt0,
    ch2_delay_count0,
    prmry_resetn_i_reg,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ,
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ,
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ,
    err_irq_reg_0,
    \dmacr_i_reg[2]_1 ,
    stop_i,
    halted_reg_1,
    prmry_resetn_i_reg_0,
    halted_reg_2,
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ,
    SS,
    s2mm_axi2ip_wrce,
    D,
    m_axi_s2mm_aclk,
    \dmacr_i_reg[2]_2 ,
    reset_counts_reg_0,
    irqdelay_wren_i0,
    irqthresh_wren_i0,
    dma_interr_reg_1,
    dma_slverr_reg_1,
    dma_decerr_reg_1,
    \GEN_FOR_FLUSH.fsize_err_reg_1 ,
    lsize_err_reg_1,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ,
    ioc_irq_reg_1,
    dly_irq_reg_1,
    lsize_more_err_reg_1,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ,
    \dmacr_i_reg[0]_0 ,
    halted_reg_3,
    prmry_in,
    s2mm_halt_cmplt,
    halt_reset,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ,
    Q,
    s2mm_vid2cdc_packet_sof,
    ch2_delay_cnt_en,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ,
    s_axis_cmd_tvalid_reg,
    ch2_dly_irq_set,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ,
    s2mm_tstvect_fsync,
    s2mm_valid_frame_sync,
    dma_err,
    s2mm_halt,
    s2mm_prmtr_updt_complete,
    s_fsync_d2,
    s_fsync_d1,
    prmtr_update_complete,
    initial_frame,
    num_fstore_minus1,
    repeat_frame,
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ,
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 );
  output [20:0]s2mm_dmacr;
  output \dmacr_i_reg[2]_0 ;
  output reset_counts;
  output dma_interr_reg_0;
  output dma_slverr_reg_0;
  output dma_decerr_reg_0;
  output \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  output lsize_err_reg_0;
  output \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  output ioc_irq_reg_0;
  output dly_irq_reg_0;
  output lsize_more_err_reg_0;
  output \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  output halted_reg_0;
  output s2mm_ip2axi_introut;
  output s_soft_reset_i0;
  output [0:0]SR;
  output ch2_dly_fast_cnt0;
  output ch2_delay_count0;
  output prmry_resetn_i_reg;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  output [9:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  output [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ;
  output err_irq_reg_0;
  output \dmacr_i_reg[2]_1 ;
  output stop_i;
  output halted_reg_1;
  output [0:0]prmry_resetn_i_reg_0;
  output [0:0]halted_reg_2;
  output \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ;
  output [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  input [0:0]SS;
  input [2:0]s2mm_axi2ip_wrce;
  input [31:0]D;
  input m_axi_s2mm_aclk;
  input \dmacr_i_reg[2]_2 ;
  input reset_counts_reg_0;
  input irqdelay_wren_i0;
  input irqthresh_wren_i0;
  input dma_interr_reg_1;
  input dma_slverr_reg_1;
  input dma_decerr_reg_1;
  input \GEN_FOR_FLUSH.fsize_err_reg_1 ;
  input lsize_err_reg_1;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ;
  input ioc_irq_reg_1;
  input dly_irq_reg_1;
  input lsize_more_err_reg_1;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  input \dmacr_i_reg[0]_0 ;
  input halted_reg_3;
  input prmry_in;
  input s2mm_halt_cmplt;
  input halt_reset;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  input [7:0]Q;
  input s2mm_vid2cdc_packet_sof;
  input ch2_delay_cnt_en;
  input [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  input s_axis_cmd_tvalid_reg;
  input ch2_dly_irq_set;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  input s2mm_tstvect_fsync;
  input s2mm_valid_frame_sync;
  input dma_err;
  input s2mm_halt;
  input s2mm_prmtr_updt_complete;
  input s_fsync_d2;
  input s_fsync_d1;
  input prmtr_update_complete;
  input initial_frame;
  input [0:0]num_fstore_minus1;
  input repeat_frame;
  input [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  input [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;

  wire [31:0]D;
  wire [3:0]\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 ;
  wire \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire [0:0]\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_0 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg_1 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ;
  wire [9:0]\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0 ;
  wire [0:0]\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ;
  wire [7:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  wire \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 ;
  wire [4:0]\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire ch2_delay_cnt_en;
  wire ch2_delay_count0;
  wire ch2_dly_fast_cnt0;
  wire ch2_dly_irq_set;
  wire dly_irq_reg_0;
  wire dly_irq_reg_1;
  wire dma_decerr_reg_0;
  wire dma_decerr_reg_1;
  wire dma_err;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire dma_slverr_reg_0;
  wire dma_slverr_reg_1;
  wire \dmacr_i_reg[0]_0 ;
  wire \dmacr_i_reg[2]_0 ;
  wire \dmacr_i_reg[2]_1 ;
  wire \dmacr_i_reg[2]_2 ;
  wire err;
  wire err_d1;
  wire err_d1_i_2_n_0;
  wire err_irq_i_1__0_n_0;
  wire err_irq_reg_0;
  wire halt_reset;
  wire halted_reg_0;
  wire halted_reg_1;
  wire [0:0]halted_reg_2;
  wire halted_reg_3;
  wire initial_frame;
  wire introut_i_1__0_n_0;
  wire introut_i_2__0_n_0;
  wire ioc_irq_reg_0;
  wire ioc_irq_reg_1;
  wire irqdelay_wren_i;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i;
  wire irqthresh_wren_i0;
  wire lsize_err_reg_0;
  wire lsize_err_reg_1;
  wire lsize_more_err_reg_0;
  wire lsize_more_err_reg_1;
  wire m_axi_s2mm_aclk;
  wire [0:0]num_fstore_minus1;
  wire prmry_in;
  wire prmry_resetn_i_reg;
  wire [0:0]prmry_resetn_i_reg_0;
  wire prmtr_update_complete;
  wire repeat_frame;
  wire reset_counts;
  wire reset_counts_reg_0;
  wire [2:0]s2mm_axi2ip_wrce;
  wire [20:0]s2mm_dmacr;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_ip2axi_introut;
  wire s2mm_prmtr_updt_complete;
  wire s2mm_tstvect_fsync;
  wire s2mm_valid_frame_sync;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_cmd_tvalid_reg;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_soft_reset_i0;
  wire stop_i;

  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[0]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[1]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[2]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[2]),
        .D(D[3]),
        .Q(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[15]),
        .Q(s2mm_dmacr[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \DM_GEN_SYNCEN_BIT.dmacr_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[3]),
        .Q(s2mm_dmacr[2]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hDFDDFFFF)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_1 
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(halted_reg_0),
        .I2(initial_frame),
        .I3(s2mm_dmacr[1]),
        .I4(num_fstore_minus1),
        .O(prmry_resetn_i_reg_0));
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_5 
       (.I0(s2mm_dmacr[4]),
        .I1(repeat_frame),
        .O(\DM_GEN_SYNCEN_BIT.dmacr_i_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[24]),
        .Q(s2mm_dmacr[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[25]),
        .Q(s2mm_dmacr[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[26]),
        .Q(s2mm_dmacr[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[27]),
        .Q(s2mm_dmacr[16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[28]),
        .Q(s2mm_dmacr[17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[29]),
        .Q(s2mm_dmacr[18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[30]),
        .Q(s2mm_dmacr[19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[31]),
        .Q(s2mm_dmacr[20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqdelay_wren_i0),
        .Q(irqdelay_wren_i),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[16]),
        .Q(s2mm_dmacr[5]),
        .S(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[17]),
        .Q(s2mm_dmacr[6]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[18]),
        .Q(s2mm_dmacr[7]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[19]),
        .Q(s2mm_dmacr[8]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[20]),
        .Q(s2mm_dmacr[9]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[21]),
        .Q(s2mm_dmacr[10]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[22]),
        .Q(s2mm_dmacr[11]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[23]),
        .Q(s2mm_dmacr[12]),
        .R(\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(irqthresh_wren_i0),
        .Q(irqthresh_wren_i),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.fsize_err_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_FLUSH.fsize_err_reg_1 ),
        .Q(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1 ),
        .Q(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[10]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[11]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[12]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[13]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[14]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [9]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[4]),
        .Q(s2mm_dmacr[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[5]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[6]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [1]),
        .R(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[7]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [2]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[8]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[9]),
        .Q(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [4]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFDF)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1 
       (.I0(prmry_resetn_i_reg),
        .I1(s2mm_vid2cdc_packet_sof),
        .I2(ch2_delay_cnt_en),
        .I3(irqdelay_wren_i),
        .I4(reset_counts),
        .I5(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6] ),
        .O(ch2_dly_fast_cnt0));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0 ),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(ch2_dly_irq_set),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]_0 ),
        .I4(halted_reg_0),
        .I5(dly_irq_reg_0),
        .O(prmry_resetn_i_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5 
       (.I0(s2mm_dmacr[17]),
        .I1(s2mm_dmacr[18]),
        .I2(s2mm_dmacr[15]),
        .I3(s2mm_dmacr[16]),
        .I4(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7 
       (.I0(s2mm_dmacr[14]),
        .I1(s2mm_dmacr[13]),
        .I2(s2mm_dmacr[19]),
        .I3(s2mm_dmacr[20]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1 
       (.I0(ch2_dly_fast_cnt0),
        .I1(ch2_delay_count0),
        .O(SR));
  LUT6 #(
    .INIT(64'h0002000000000002)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ),
        .I1(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg ),
        .I4(Q[6]),
        .I5(s2mm_dmacr[19]),
        .O(ch2_delay_count0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2 
       (.I0(s2mm_dmacr[18]),
        .I1(Q[5]),
        .I2(Q[1]),
        .I3(s2mm_dmacr[14]),
        .I4(Q[0]),
        .I5(s2mm_dmacr[13]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBAFFFFBA)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5_n_0 ),
        .I1(Q[2]),
        .I2(s2mm_dmacr[15]),
        .I3(Q[3]),
        .I4(s2mm_dmacr[16]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2FF22FF2FFFF2FF2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4 
       (.I0(s2mm_dmacr[20]),
        .I1(Q[7]),
        .I2(Q[4]),
        .I3(s2mm_dmacr[17]),
        .I4(Q[2]),
        .I5(s2mm_dmacr[15]),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000D000D000D)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3 
       (.I0(s2mm_tstvect_fsync),
        .I1(s2mm_valid_frame_sync),
        .I2(irqthresh_wren_i),
        .I3(reset_counts),
        .I4(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [8]),
        .I5(ch2_dly_irq_set),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg ));
  LUT6 #(
    .INIT(64'h4444004440404040)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1__0 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .I2(s2mm_prmtr_updt_complete),
        .I3(s_fsync_d2),
        .I4(s_fsync_d1),
        .I5(prmtr_update_complete),
        .O(halted_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ),
        .Q(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .R(SS));
  LUT5 #(
    .INIT(32'h00000001)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1 
       (.I0(dma_interr_reg_0),
        .I1(lsize_err_reg_0),
        .I2(lsize_more_err_reg_0),
        .I3(dma_decerr_reg_0),
        .I4(dma_slverr_reg_0),
        .O(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [0]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [1]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [2]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [3]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0 ),
        .D(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1 [4]),
        .Q(\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dly_irq_reg_1),
        .Q(dly_irq_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg_1),
        .Q(dma_decerr_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_interr_reg_1),
        .Q(dma_interr_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg_1),
        .Q(dma_slverr_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[0]_0 ),
        .Q(s2mm_dmacr[0]),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(s2mm_axi2ip_wrce[0]),
        .D(D[1]),
        .Q(s2mm_dmacr[1]),
        .S(SS));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\dmacr_i_reg[2]_2 ),
        .Q(\dmacr_i_reg[2]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    err_d1_i_1__0
       (.I0(err_d1_i_2_n_0),
        .I1(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .I2(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [2]),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0 ),
        .I4(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [3]),
        .I5(lsize_more_err_reg_0),
        .O(err));
  LUT6 #(
    .INIT(64'hEEFEEEFEFFFFEEFE)) 
    err_d1_i_2
       (.I0(dma_decerr_reg_0),
        .I1(dma_slverr_reg_0),
        .I2(lsize_err_reg_0),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [1]),
        .I4(\GEN_FOR_FLUSH.fsize_err_reg_0 ),
        .I5(\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0 [0]),
        .O(err_d1_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err),
        .Q(err_d1),
        .R(SS));
  LUT5 #(
    .INIT(32'h5DFF0C0C)) 
    err_irq_i_1__0
       (.I0(D[14]),
        .I1(err),
        .I2(err_d1),
        .I3(s2mm_axi2ip_wrce[1]),
        .I4(err_irq_reg_0),
        .O(err_irq_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(err_irq_i_1__0_n_0),
        .Q(err_irq_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    halted_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_reg_3),
        .Q(halted_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF2000)) 
    introut_i_1__0
       (.I0(s_axis_cmd_tvalid_reg),
        .I1(\dmacr_i_reg[2]_0 ),
        .I2(ioc_irq_reg_0),
        .I3(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [7]),
        .I4(introut_i_2__0_n_0),
        .O(introut_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00F0008000800080)) 
    introut_i_2__0
       (.I0(dly_irq_reg_0),
        .I1(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [8]),
        .I2(s_axis_cmd_tvalid_reg),
        .I3(\dmacr_i_reg[2]_0 ),
        .I4(err_irq_reg_0),
        .I5(\GEN_FOR_INTERNAL_GENLOCK.DM_GEN_DMACR_REGISTER.dmacr_i_reg[14]_0 [9]),
        .O(introut_i_2__0_n_0));
  FDRE introut_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(introut_i_1__0_n_0),
        .Q(s2mm_ip2axi_introut),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(ioc_irq_reg_1),
        .Q(ioc_irq_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    lsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_err_reg_1),
        .Q(lsize_err_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    lsize_more_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(lsize_more_err_reg_1),
        .Q(lsize_more_err_reg_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    reset_counts_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(reset_counts_reg_0),
        .Q(reset_counts),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \s_axis_cmd_tdata[63]_i_1 
       (.I0(halted_reg_0),
        .I1(s_axis_cmd_tvalid_reg),
        .O(halted_reg_2));
  LUT4 #(
    .INIT(16'h8880)) 
    s_soft_reset_i_i_1__0
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(prmry_in),
        .I2(s2mm_halt_cmplt),
        .I3(halt_reset),
        .O(s_soft_reset_i0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'hE)) 
    stop_i_1__0
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .O(stop_i));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    zero_vsize_err_i_4__0
       (.I0(\dmacr_i_reg[2]_0 ),
        .I1(dma_err),
        .I2(s2mm_halt),
        .I3(s2mm_dmacr[0]),
        .O(\dmacr_i_reg[2]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset
   (in0,
    halt_i_reg_0,
    halt_reset_reg_0,
    \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ,
    prmry_reset2,
    \state_reg[1] ,
    m_axis_mm2s_tready_0,
    \dmacr_i_reg[2] ,
    m_axis_fifo_ainit_nosync,
    srst,
    sig_last_reg_out_reg,
    \state_reg[0] ,
    sig_m_valid_out_reg,
    halt_i_reg_1,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    sig_dre_tvalid_i_reg,
    sig_dre_tvalid_i_reg_0,
    halt_i_reg_2,
    reset_counts_reg,
    scndry_out,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    mm2s_soft_reset,
    s_soft_reset_i0,
    halt_i_reg_3,
    stop,
    mm2s_halt_cmplt,
    m_axis_mm2s_tvalid,
    out,
    m_axis_mm2s_tready,
    mm2s_axi2ip_wrce,
    D,
    reset_counts_reg_0,
    m_axis_mm2s_tlast_i,
    mm2s_dmac2cdc_fsync_out,
    m_axis_mm2s_tready_i,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ,
    dma_err_3,
    dm2linebuf_mm2s_tvalid,
    mm2s_frame_sync,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    sig_rst2all_stop_request,
    reset_counts,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_in);
  output in0;
  output halt_i_reg_0;
  output halt_reset_reg_0;
  output \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ;
  output prmry_reset2;
  output \state_reg[1] ;
  output m_axis_mm2s_tready_0;
  output \dmacr_i_reg[2] ;
  output m_axis_fifo_ainit_nosync;
  output srst;
  output sig_last_reg_out_reg;
  output \state_reg[0] ;
  output sig_m_valid_out_reg;
  output [0:0]halt_i_reg_1;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output sig_dre_tvalid_i_reg;
  output sig_dre_tvalid_i_reg_0;
  output halt_i_reg_2;
  output reset_counts_reg;
  output scndry_out;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input [0:0]halt_i_reg_3;
  input stop;
  input mm2s_halt_cmplt;
  input m_axis_mm2s_tvalid;
  input out;
  input m_axis_mm2s_tready;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input reset_counts_reg_0;
  input m_axis_mm2s_tlast_i;
  input mm2s_dmac2cdc_fsync_out;
  input m_axis_mm2s_tready_i;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  input dma_err_3;
  input dm2linebuf_mm2s_tvalid;
  input mm2s_frame_sync;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input sig_rst2all_stop_request;
  input reset_counts;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input prmry_in;

  wire [0:0]D;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ;
  wire \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire dm2linebuf_mm2s_tvalid;
  wire dma_err_3;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg_0;
  wire [0:0]halt_i_reg_1;
  wire halt_i_reg_2;
  wire [0:0]halt_i_reg_3;
  wire halt_reset_i_1_n_0;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_all_idle;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_0;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tvalid;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_frame_sync;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire resetn_i;
  wire run_stop_d1;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i0;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_dre_tvalid_i_reg;
  wire sig_dre_tvalid_i_reg_0;
  wire sig_last_reg_out_reg;
  wire sig_m_valid_out_reg;
  wire sig_rst2all_stop_request;
  wire soft_reset_d1;
  wire srst;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire stop;

  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TREADY_D1_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(out),
        .I2(halt_i_reg_0),
        .O(m_axis_mm2s_tready_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TVALID_D1_i_1 
       (.I0(m_axis_mm2s_tvalid),
        .I1(out),
        .I2(halt_i_reg_0),
        .O(\state_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1 
       (.I0(out),
        .I1(halt_i_reg_0),
        .I2(mm2s_dmac2cdc_fsync_out),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hAAA8AAAA)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4__0 
       (.I0(dm2linebuf_mm2s_tvalid),
        .I1(mm2s_frame_sync),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I3(halt_i_reg_0),
        .I4(reset_counts_reg_0),
        .O(sig_dre_tvalid_i_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tlast_d1_i_1 
       (.I0(m_axis_mm2s_tlast_i),
        .I1(halt_i_reg_0),
        .I2(out),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(sig_last_reg_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tready_d1_i_1 
       (.I0(m_axis_mm2s_tready_i),
        .I1(halt_i_reg_0),
        .I2(out),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(\state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_i_1 
       (.I0(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .I1(halt_i_reg_0),
        .I2(out),
        .I3(mm2s_dmac2cdc_fsync_out),
        .O(sig_m_valid_out_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11 \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_12 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .scndry_out(axis_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_13 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .prmry_min_count0(prmry_min_count0),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .s_soft_reset_i_reg(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .axis_min_count0(axis_min_count0),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_16 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_17 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .lite_min_count0(lite_min_count0),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[3]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[1]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request),
        .O(halt_i_reg_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_19 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .prmry_in(resetn_i),
        .scndry_out(scndry_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_20 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (prmry_in),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[0] (\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .halt_i_reg_0(halt_reset_reg_0),
        .halt_i_reg_1(halt_i_reg_3),
        .halt_i_reg_2(halt_i_reg_0),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_soft_reset(mm2s_soft_reset),
        .prmry_in(resetn_i),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .reset_counts_reg_0(reset_counts_reg_0),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .stop(stop));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'hB)) 
    areset_r_i_1
       (.I0(halt_i_reg_0),
        .I1(out),
        .O(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1 
       (.I0(halt_i_reg_0),
        .I1(dma_err_3),
        .I2(mm2s_soft_reset),
        .I3(reset_counts_reg_0),
        .O(halt_i_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'hB)) 
    fg_inst_i_1
       (.I0(halt_i_reg_0),
        .I1(reset_counts_reg_0),
        .O(srst));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    fg_inst_i_2__0
       (.I0(dm2linebuf_mm2s_tvalid),
        .I1(mm2s_frame_sync),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I3(halt_i_reg_0),
        .I4(reset_counts_reg_0),
        .O(sig_dre_tvalid_i_reg));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    halt_i_i_2
       (.I0(soft_reset_d1),
        .I1(mm2s_soft_reset),
        .I2(stop),
        .I3(run_stop_d1),
        .I4(halt_i_reg_3),
        .O(halt_i0));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222F2222222222)) 
    halt_reset_i_1
       (.I0(halt_reset_reg_0),
        .I1(halt_i_reg_3),
        .I2(mm2s_soft_reset),
        .I3(halt_i_reg_0),
        .I4(stop),
        .I5(mm2s_halt_cmplt),
        .O(halt_reset_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1_n_0),
        .Q(halt_reset_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0),
        .Q(s_soft_reset_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_reset" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset_2
   (soft_reset_d1,
    in0,
    run_stop_d1,
    halt_i_reg_0,
    halt_reset_reg_0,
    \GEN_RESET_FOR_S2MM.sig_s2mm_dm_prmry_resetn ,
    prmry_reset2_1,
    ram_full_i_reg,
    \dmacr_i_reg[2] ,
    halt_i_reg_1,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ,
    wr_en,
    s_axis_s2mm_tready_i,
    \dmacr_i_reg[2]_0 ,
    halt_i_reg_2,
    reset_counts_reg,
    halt_i_reg_3,
    scndry_out,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_axis_s2mm_aclk,
    s2mm_soft_reset,
    s_soft_reset_i0_2,
    s2mm_dmacr,
    run_stop_d1_reg_0,
    s2mm_halt_cmplt,
    full,
    out,
    s2mm_dmac2cdc_fsync_out,
    r0_is_null_r,
    r0_is_end,
    s2mm_axi2ip_wrce,
    \dmacr_i_reg[2]_1 ,
    dma_err,
    s2mm_fsize_mismatch_err_flag,
    reset_counts_reg_0,
    s_fsync_d2,
    s_fsync_d1,
    s_axis_s2mm_tvalid_i,
    halt_i0,
    reset_counts_4,
    sig_rst2all_stop_request_5,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    prmry_in);
  output soft_reset_d1;
  output in0;
  output run_stop_d1;
  output halt_i_reg_0;
  output halt_reset_reg_0;
  output \GEN_RESET_FOR_S2MM.sig_s2mm_dm_prmry_resetn ;
  output prmry_reset2_1;
  output ram_full_i_reg;
  output \dmacr_i_reg[2] ;
  output halt_i_reg_1;
  output [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  output wr_en;
  output s_axis_s2mm_tready_i;
  output [0:0]\dmacr_i_reg[2]_0 ;
  output halt_i_reg_2;
  output reset_counts_reg;
  output halt_i_reg_3;
  output scndry_out;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_axis_s2mm_aclk;
  input s2mm_soft_reset;
  input s_soft_reset_i0_2;
  input [0:0]s2mm_dmacr;
  input run_stop_d1_reg_0;
  input s2mm_halt_cmplt;
  input full;
  input out;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]r0_is_null_r;
  input [0:0]r0_is_end;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\dmacr_i_reg[2]_1 ;
  input dma_err;
  input s2mm_fsize_mismatch_err_flag;
  input reset_counts_reg_0;
  input s_fsync_d2;
  input s_fsync_d1;
  input s_axis_s2mm_tvalid_i;
  input halt_i0;
  input reset_counts_4;
  input sig_rst2all_stop_request_5;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input prmry_in;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ;
  wire \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ;
  wire \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ;
  wire \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ;
  wire \GEN_RESET_FOR_S2MM.sig_s2mm_dm_prmry_resetn ;
  wire assert_sftrst_d1;
  wire axis_all_idle;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire [3:0]axis_min_count;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire dma_err;
  wire \dmacr_i_reg[2] ;
  wire [0:0]\dmacr_i_reg[2]_0 ;
  wire [0:0]\dmacr_i_reg[2]_1 ;
  wire full;
  wire halt_i0;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_i_reg_2;
  wire halt_i_reg_3;
  wire halt_reset_i_1__0_n_0;
  wire halt_reset_reg_0;
  wire in0;
  wire lite_all_idle;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire [3:0]lite_min_count;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire out;
  wire p_axis_min_assert_sftrst;
  wire p_lite_min_assert_sftrst;
  wire prmry_in;
  wire prmry_min_assert_sftrst;
  wire [3:0]prmry_min_count;
  wire prmry_min_count0;
  wire prmry_reset2_1;
  wire [0:0]r0_is_end;
  wire [0:0]r0_is_null_r;
  wire ram_full_i_reg;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire resetn_i;
  wire run_stop_d1;
  wire run_stop_d1_reg_0;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tvalid_i;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_soft_reset_i;
  wire s_soft_reset_i0_2;
  wire s_soft_reset_i_d1;
  wire scndry_out;
  wire sig_rst2all_stop_request_5;
  wire soft_reset_d1;
  wire wr_en;

  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4__0 
       (.I0(halt_i_reg_0),
        .I1(dma_err),
        .I2(s2mm_soft_reset),
        .O(halt_i_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0 \GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(axis_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3 \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .prmry_min_count0(prmry_min_count0),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1),
        .s_soft_reset_i_reg(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4 \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .axis_clear_sft_rst_hold(axis_clear_sft_rst_hold),
        .axis_min_assert_sftrst(axis_min_assert_sftrst),
        .axis_min_count0(axis_min_count0),
        .axis_soft_reset_re(axis_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0 ),
        .Q(min_assert_sftrst),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5 \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I 
       (.\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 (p_lite_min_assert_sftrst),
        .SR(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_min_assert_sftrst(prmry_min_assert_sftrst),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_axis_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6 \GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(lite_all_idle));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7 \GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I 
       (.lite_min_assert_sftrst(lite_min_assert_sftrst),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .scndry_out(p_lite_min_assert_sftrst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8 \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I 
       (.\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg (\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .lite_clear_sft_rst_hold(lite_clear_sft_rst_hold),
        .lite_min_assert_sftrst(lite_min_assert_sftrst),
        .lite_min_count0(lite_min_count0),
        .lite_soft_reset_re(lite_soft_reset_re),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i),
        .s_soft_reset_i_d1(s_soft_reset_i_d1));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2__0 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_min_count[1]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[2]),
        .I4(axis_min_count[3]),
        .O(axis_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1 ),
        .Q(axis_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[1]),
        .I3(axis_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2 
       (.I0(axis_all_idle),
        .I1(axis_min_count[3]),
        .I2(axis_min_count[2]),
        .I3(axis_min_count[0]),
        .I4(axis_min_count[1]),
        .I5(axis_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3 
       (.I0(axis_min_count[3]),
        .I1(axis_min_count[2]),
        .I2(axis_min_count[0]),
        .I3(axis_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1__0_n_0 ),
        .Q(axis_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0 ),
        .Q(axis_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0 ),
        .Q(axis_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0 ),
        .Q(axis_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2__0 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_min_count[1]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[2]),
        .I4(lite_min_count[3]),
        .O(lite_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1 ),
        .Q(lite_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[1]),
        .I3(lite_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2 
       (.I0(lite_all_idle),
        .I1(lite_min_count[3]),
        .I2(lite_min_count[2]),
        .I3(lite_min_count[0]),
        .I4(lite_min_count[1]),
        .I5(lite_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3 
       (.I0(lite_min_count[3]),
        .I1(lite_min_count[2]),
        .I2(lite_min_count[0]),
        .I3(lite_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1__0_n_0 ),
        .Q(lite_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0 ),
        .Q(lite_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0 ),
        .Q(lite_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0 ),
        .Q(lite_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2__0 
       (.I0(prmry_min_assert_sftrst),
        .I1(prmry_min_count[1]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[2]),
        .I4(prmry_min_count[3]),
        .O(prmry_min_count0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3 ),
        .Q(prmry_min_assert_sftrst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[1]),
        .I3(prmry_min_count[0]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h8FF0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I1(prmry_min_count[3]),
        .I2(prmry_min_count[2]),
        .I3(prmry_min_count[0]),
        .I4(prmry_min_count[1]),
        .I5(prmry_min_assert_sftrst),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3 
       (.I0(prmry_min_count[3]),
        .I1(prmry_min_count[2]),
        .I2(prmry_min_count[0]),
        .I3(prmry_min_count[1]),
        .O(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1__0_n_0 ),
        .Q(prmry_min_count[0]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0 ),
        .Q(prmry_min_count[1]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0 ),
        .Q(prmry_min_count[2]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0 ),
        .D(\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0 ),
        .Q(prmry_min_count[3]),
        .R(\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_9 \GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I 
       (.m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmry_in(resetn_i),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .scndry_out(scndry_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_10 \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 (prmry_in),
        .\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg (\GEN_RESET_FOR_S2MM.sig_s2mm_dm_prmry_resetn ),
        .assert_sftrst_d1(assert_sftrst_d1),
        .\dmacr_i_reg[0] (\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_1 ),
        .halt_i0(halt_i0),
        .halt_i_reg(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .halt_i_reg_0(halt_reset_reg_0),
        .halt_i_reg_1(halt_i_reg_0),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .min_assert_sftrst(min_assert_sftrst),
        .prmry_in(resetn_i),
        .prmry_reset2_1(prmry_reset2_1),
        .reset_counts_4(reset_counts_4),
        .reset_counts_reg(reset_counts_reg),
        .reset_counts_reg_0(reset_counts_reg_0),
        .run_stop_d1_reg(run_stop_d1_reg_0),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i(s_soft_reset_i));
  LUT6 #(
    .INIT(64'hBABBBABBBBBBBABB)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1 
       (.I0(s2mm_fsize_mismatch_err_flag),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(halt_i_reg_0),
        .I3(reset_counts_reg_0),
        .I4(s_fsync_d2),
        .I5(s_fsync_d1),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \I_RESET/sig_s_h_halt_reg_i_1 
       (.I0(halt_i_reg_0),
        .I1(sig_rst2all_stop_request_5),
        .O(halt_i_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    assert_sftrst_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(min_assert_sftrst),
        .Q(assert_sftrst_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \cmnds_queued[7]_i_1__0 
       (.I0(s2mm_soft_reset),
        .I1(dma_err),
        .I2(halt_i_reg_0),
        .I3(reset_counts_reg_0),
        .O(\dmacr_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    fg_inst_i_38
       (.I0(full),
        .I1(out),
        .I2(halt_i_reg_0),
        .I3(s2mm_dmac2cdc_fsync_out),
        .I4(s_axis_s2mm_tvalid_i),
        .O(wr_en));
  FDRE #(
    .INIT(1'b0)) 
    halt_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5 ),
        .Q(halt_i_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h22222F2222222222)) 
    halt_reset_i_1__0
       (.I0(halt_reset_reg_0),
        .I1(s2mm_dmacr),
        .I2(s2mm_soft_reset),
        .I3(halt_i_reg_0),
        .I4(run_stop_d1_reg_0),
        .I5(s2mm_halt_cmplt),
        .O(halt_reset_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    halt_reset_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halt_reset_i_1__0_n_0),
        .Q(halt_reset_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    prmry_resetn_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(resetn_i),
        .Q(in0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(halt_i_reg_0),
        .I2(out),
        .I3(full),
        .O(s_axis_s2mm_tready_i));
  FDRE #(
    .INIT(1'b0)) 
    run_stop_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1 ),
        .Q(run_stop_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i),
        .Q(s_soft_reset_i_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_soft_reset_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s_soft_reset_i0_2),
        .Q(s_soft_reset_i),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT2 #(
    .INIT(4'hB)) 
    sig_reset_reg_i_1
       (.I0(halt_i_reg_0),
        .I1(out),
        .O(halt_i_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    soft_reset_d1_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_soft_reset),
        .Q(soft_reset_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \state[0]_i_2 
       (.I0(full),
        .I1(out),
        .I2(halt_i_reg_0),
        .I3(s2mm_dmac2cdc_fsync_out),
        .I4(r0_is_null_r),
        .I5(r0_is_end),
        .O(ram_full_i_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_rst_module
   (out,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    prmry_resetn_i_reg,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ,
    soft_reset_d1,
    prmry_in,
    mm2s_halt,
    halt_reset,
    run_stop_d1,
    s2mm_halt,
    halt_reset_0,
    SR,
    prmry_reset2,
    prmry_reset2_1,
    prmry_resetn_i_reg_0,
    SS,
    \state_reg[1] ,
    m_axis_mm2s_tready_0,
    \dmacr_i_reg[2] ,
    m_axis_fifo_ainit_nosync,
    srst,
    sig_last_reg_out_reg,
    \state_reg[0] ,
    sig_m_valid_out_reg,
    ram_full_i_reg,
    \dmacr_i_reg[2]_0 ,
    halt_i_reg,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ,
    wr_en,
    s_axis_s2mm_tready_i,
    halt_i_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ,
    sig_dre_tvalid_i_reg,
    sig_dre_tvalid_i_reg_0,
    \dmacr_i_reg[2]_1 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ,
    halt_i_reg_1,
    halt_i_reg_2,
    reset_counts_reg,
    reset_counts_reg_0,
    halt_i_reg_3,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    mm2s_soft_reset,
    s_soft_reset_i0,
    s2mm_soft_reset,
    s_soft_reset_i0_2,
    axi_resetn,
    halt_i_reg_4,
    stop,
    mm2s_halt_cmplt,
    s2mm_dmacr,
    run_stop_d1_reg,
    s2mm_halt_cmplt,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    mm2s_axi2ip_wrce,
    D,
    m_axis_mm2s_tlast_i,
    mm2s_dmac2cdc_fsync_out,
    m_axis_mm2s_tready_i,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ,
    full,
    s2mm_dmac2cdc_fsync_out,
    r0_is_null_r,
    r0_is_end,
    s2mm_axi2ip_wrce,
    \dmacr_i_reg[2]_2 ,
    dma_err,
    s2mm_fsize_mismatch_err_flag,
    s_fsync_d2,
    s_fsync_d1,
    s_axis_s2mm_tvalid_i,
    halt_i0,
    dma_err_3,
    dm2linebuf_mm2s_tvalid,
    mm2s_frame_sync,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ,
    s2mm_dmasr,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ,
    sig_rst2all_stop_request,
    reset_counts,
    reset_counts_4,
    sig_rst2all_stop_request_5,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 );
  output out;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output prmry_resetn_i_reg;
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0 ;
  output soft_reset_d1;
  output prmry_in;
  output mm2s_halt;
  output halt_reset;
  output run_stop_d1;
  output s2mm_halt;
  output halt_reset_0;
  output [0:0]SR;
  output prmry_reset2;
  output prmry_reset2_1;
  output [0:0]prmry_resetn_i_reg_0;
  output [0:0]SS;
  output \state_reg[1] ;
  output m_axis_mm2s_tready_0;
  output \dmacr_i_reg[2] ;
  output m_axis_fifo_ainit_nosync;
  output srst;
  output sig_last_reg_out_reg;
  output \state_reg[0] ;
  output sig_m_valid_out_reg;
  output ram_full_i_reg;
  output \dmacr_i_reg[2]_0 ;
  output halt_i_reg;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  output [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  output wr_en;
  output s_axis_s2mm_tready_i;
  output [0:0]halt_i_reg_0;
  output [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  output sig_dre_tvalid_i_reg;
  output sig_dre_tvalid_i_reg_0;
  output [0:0]\dmacr_i_reg[2]_1 ;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  output halt_i_reg_1;
  output halt_i_reg_2;
  output reset_counts_reg;
  output reset_counts_reg_0;
  output halt_i_reg_3;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input m_axis_mm2s_aclk;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input mm2s_soft_reset;
  input s_soft_reset_i0;
  input s2mm_soft_reset;
  input s_soft_reset_i0_2;
  input axi_resetn;
  input [0:0]halt_i_reg_4;
  input stop;
  input mm2s_halt_cmplt;
  input [0:0]s2mm_dmacr;
  input run_stop_d1_reg;
  input s2mm_halt_cmplt;
  input m_axis_mm2s_tvalid;
  input m_axis_mm2s_tready;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input m_axis_mm2s_tlast_i;
  input mm2s_dmac2cdc_fsync_out;
  input m_axis_mm2s_tready_i;
  input \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  input full;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]r0_is_null_r;
  input [0:0]r0_is_end;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\dmacr_i_reg[2]_2 ;
  input dma_err;
  input s2mm_fsize_mismatch_err_flag;
  input s_fsync_d2;
  input s_fsync_d1;
  input s_axis_s2mm_tvalid_i;
  input halt_i0;
  input dma_err_3;
  input dm2linebuf_mm2s_tvalid;
  input mm2s_frame_sync;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ;
  input [0:0]s2mm_dmasr;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ;
  input sig_rst2all_stop_request;
  input reset_counts;
  input reset_counts_4;
  input sig_rst2all_stop_request_5;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ;
  wire [0:0]\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire [0:0]\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_S2MM.sig_s2mm_axis_resetn ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_S2MM.sig_s2mm_dm_prmry_resetn ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire \GEN_RESET_FOR_S2MM.sig_s2mm_prmry_resetn ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ;
  wire [0:0]SR;
  wire [0:0]SS;
  wire axi_resetn;
  wire dm2linebuf_mm2s_tvalid;
  wire dma_err;
  wire dma_err_3;
  wire \dmacr_i_reg[2] ;
  wire \dmacr_i_reg[2]_0 ;
  wire [0:0]\dmacr_i_reg[2]_1 ;
  wire [0:0]\dmacr_i_reg[2]_2 ;
  wire full;
  wire halt_i0;
  wire halt_i_reg;
  wire [0:0]halt_i_reg_0;
  wire halt_i_reg_1;
  wire halt_i_reg_2;
  wire halt_i_reg_3;
  wire [0:0]halt_i_reg_4;
  wire halt_reset;
  wire halt_reset_0;
  wire m_axi_mm2s_aclk;
  wire m_axi_s2mm_aclk;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_0;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tvalid;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_halt_cmplt;
  wire mm2s_soft_reset;
  wire prmry_in;
  wire prmry_reset2;
  wire prmry_reset2_1;
  wire [0:0]prmry_resetn_i_reg_0;
  wire [0:0]r0_is_end;
  wire [0:0]r0_is_null_r;
  wire ram_full_i_reg;
  wire reset_counts;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire run_stop_d1;
  wire run_stop_d1_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsize_mismatch_err_flag;
  wire s2mm_halt;
  wire s2mm_halt_cmplt;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tvalid_i;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire s_soft_reset_i0;
  wire s_soft_reset_i0_2;
  wire sig_dre_tvalid_i_reg;
  wire sig_dre_tvalid_i_reg_0;
  wire sig_last_reg_out_reg;
  wire sig_m_valid_out_reg;
  wire sig_rst2all_stop_request;
  wire sig_rst2all_stop_request_5;
  wire soft_reset_d1;
  wire srst;
  wire \state_reg[0] ;
  wire \state_reg[1] ;
  wire stop;
  wire wr_en;

  assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4  = \GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ;
  assign \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0  = \GEN_RESET_FOR_S2MM.sig_s2mm_axis_resetn ;
  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg  = \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ;
  assign \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0  = \GEN_RESET_FOR_S2MM.sig_s2mm_dm_prmry_resetn ;
  assign out = \GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ;
  assign prmry_resetn_i_reg = \GEN_RESET_FOR_S2MM.sig_s2mm_prmry_resetn ;
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.frame_ptr_out[2]_i_1 
       (.I0(\GEN_RESET_FOR_S2MM.sig_s2mm_prmry_resetn ),
        .O(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \DYNAMIC_GENLOCK_FOR_SLAVE.frame_ptr_out[2]_i_1 
       (.I0(\GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ),
        .O(prmry_resetn_i_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1 
       (.I0(\GEN_RESET_FOR_S2MM.sig_s2mm_axis_resetn ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset \GEN_RESET_FOR_MM2S.RESET_I 
       (.D(D),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2 ),
        .\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg (\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.m_axis_tvalid_d1_reg ),
        .\GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn (\GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn ),
        .dm2linebuf_mm2s_tvalid(dm2linebuf_mm2s_tvalid),
        .dma_err_3(dma_err_3),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2] ),
        .halt_i_reg_0(mm2s_halt),
        .halt_i_reg_1(halt_i_reg_0),
        .halt_i_reg_2(halt_i_reg_2),
        .halt_i_reg_3(halt_i_reg_4),
        .halt_reset_reg_0(halt_reset),
        .in0(\GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_0(m_axis_mm2s_tready_0),
        .m_axis_mm2s_tready_i(m_axis_mm2s_tready_i),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_axi2ip_wrce(mm2s_axi2ip_wrce),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_frame_sync(mm2s_frame_sync),
        .mm2s_halt_cmplt(mm2s_halt_cmplt),
        .mm2s_soft_reset(mm2s_soft_reset),
        .out(\GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ),
        .prmry_in(prmry_in),
        .prmry_reset2(prmry_reset2),
        .reset_counts(reset_counts),
        .reset_counts_reg(reset_counts_reg),
        .reset_counts_reg_0(\GEN_RESET_FOR_MM2S.sig_mm2s_prmry_resetn ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_soft_reset_i0(s_soft_reset_i0),
        .scndry_out(\GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn ),
        .sig_dre_tvalid_i_reg(sig_dre_tvalid_i_reg),
        .sig_dre_tvalid_i_reg_0(sig_dre_tvalid_i_reg_0),
        .sig_last_reg_out_reg(sig_last_reg_out_reg),
        .sig_m_valid_out_reg(sig_m_valid_out_reg),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .srst(srst),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[1] (\state_reg[1] ),
        .stop(stop));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_reset_2 \GEN_RESET_FOR_S2MM.RESET_I 
       (.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from (\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg (\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ),
        .\GEN_RESET_FOR_S2MM.sig_s2mm_dm_prmry_resetn (\GEN_RESET_FOR_S2MM.sig_s2mm_dm_prmry_resetn ),
        .dma_err(dma_err),
        .\dmacr_i_reg[2] (\dmacr_i_reg[2]_0 ),
        .\dmacr_i_reg[2]_0 (\dmacr_i_reg[2]_1 ),
        .\dmacr_i_reg[2]_1 (\dmacr_i_reg[2]_2 ),
        .full(full),
        .halt_i0(halt_i0),
        .halt_i_reg_0(s2mm_halt),
        .halt_i_reg_1(halt_i_reg),
        .halt_i_reg_2(halt_i_reg_1),
        .halt_i_reg_3(halt_i_reg_3),
        .halt_reset_reg_0(halt_reset_0),
        .in0(\GEN_RESET_FOR_S2MM.sig_s2mm_prmry_resetn ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(\GEN_RESET_FOR_S2MM.sig_s2mm_axis_resetn ),
        .prmry_in(prmry_in),
        .prmry_reset2_1(prmry_reset2_1),
        .r0_is_end(r0_is_end),
        .r0_is_null_r(r0_is_null_r),
        .ram_full_i_reg(ram_full_i_reg),
        .reset_counts_4(reset_counts_4),
        .reset_counts_reg(reset_counts_reg_0),
        .reset_counts_reg_0(\GEN_RESET_FOR_S2MM.sig_s2mm_prmry_resetn ),
        .run_stop_d1(run_stop_d1),
        .run_stop_d1_reg_0(run_stop_d1_reg),
        .s2mm_axi2ip_wrce(s2mm_axi2ip_wrce),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_dmacr(s2mm_dmacr),
        .s2mm_fsize_mismatch_err_flag(s2mm_fsize_mismatch_err_flag),
        .s2mm_halt_cmplt(s2mm_halt_cmplt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tvalid_i(s_axis_s2mm_tvalid_i),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .s_soft_reset_i0_2(s_soft_reset_i0_2),
        .scndry_out(\GEN_RESET_FOR_S2MM.sig_s2mm_axis_resetn ),
        .sig_rst2all_stop_request_5(sig_rst2all_stop_request_5),
        .soft_reset_d1(soft_reset_d1),
        .wr_en(wr_en));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_i_1 
       (.I0(\GEN_RESET_FOR_S2MM.sig_s2mm_axis_resetn ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_3 ));
  LUT4 #(
    .INIT(16'hAAA8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ),
        .I2(\GEN_RESET_FOR_S2MM.sig_s2mm_axis_resetn ),
        .I3(s2mm_dmasr),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    awready_out_i_i_1
       (.I0(prmry_in),
        .O(SR));
  FDRE #(
    .INIT(1'b1)) 
    hrd_resetn_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(axi_resetn),
        .Q(prmry_in),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_axis_dwidth_converter
   (s_axis_s2mm_tready_i_axis_dw_conv,
    s2mm_chnl_ready,
    s2mm_strm_all_lines_rcvd,
    s_axis_s2mm_tvalid_i,
    r0_is_null_r,
    r0_is_end,
    din,
    Q,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ,
    s_axis_s2mm_tready_signal,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ,
    E,
    s_valid0,
    M_Last,
    s_axis_s2mm_aclk,
    srst,
    SR,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ,
    s_axis_s2mm_tready_i,
    M_VALID,
    \state_reg[0] ,
    s_axis_s2mm_tvalid_int,
    s2mm_dmac2cdc_fsync_out,
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ,
    D,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ,
    s2mm_tuser_fsync_top2_out,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ,
    out,
    full,
    s2mm_halt,
    \r0_keep_reg[2] ,
    \r0_data_reg[23] );
  output s_axis_s2mm_tready_i_axis_dw_conv;
  output s2mm_chnl_ready;
  output s2mm_strm_all_lines_rcvd;
  output s_axis_s2mm_tvalid_i;
  output [0:0]r0_is_null_r;
  output [0:0]r0_is_end;
  output [36:0]din;
  output [0:0]Q;
  output \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ;
  output s_axis_s2mm_tready_signal;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ;
  output [0:0]E;
  output s_valid0;
  input M_Last;
  input s_axis_s2mm_aclk;
  input srst;
  input [0:0]SR;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ;
  input s_axis_s2mm_tready_i;
  input M_VALID;
  input \state_reg[0] ;
  input s_axis_s2mm_tvalid_int;
  input s2mm_dmac2cdc_fsync_out;
  input \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ;
  input [0:0]D;
  input [11:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ;
  input s2mm_tuser_fsync_top2_out;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ;
  input out;
  input full;
  input s2mm_halt;
  input [2:0]\r0_keep_reg[2] ;
  input [23:0]\r0_data_reg[23] ;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ;
  wire [11:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2 ;
  wire \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ;
  wire M_Last;
  wire M_VALID;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [36:0]din;
  wire full;
  wire [12:1]minusOp;
  wire out;
  wire [12:1]p_2_in;
  wire [23:0]\r0_data_reg[23] ;
  wire [0:0]r0_is_end;
  wire [0:0]r0_is_null_r;
  wire [2:0]\r0_keep_reg[2] ;
  wire s2mm_chnl_ready;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_halt;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tuser_fsync_top2_out;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_i;
  wire s_axis_s2mm_tvalid_int;
  wire s_valid0;
  wire srst;
  wire \state_reg[0] ;
  wire [12:1]vsize_counter_dwidth;
  wire [3:3]\NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1 \GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I 
       (.E(s_axis_s2mm_tready_i_axis_dw_conv),
        .\FSM_onehot_state_reg[2] (s2mm_chnl_ready),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .din(din),
        .full(full),
        .out(out),
        .\r0_data_reg[23] (\r0_data_reg[23] ),
        .\r0_is_null_r_reg[1] (r0_is_null_r),
        .\r0_is_null_r_reg[2] (r0_is_end),
        .\r0_keep_reg[2] (\r0_keep_reg[2] ),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .s_valid0(s_valid0),
        .sig_m_valid_dup_reg(E),
        .srst(srst),
        .\state_reg[0] (\state_reg[0] ),
        .\state_reg[1] (s_axis_s2mm_tvalid_i));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .I1(s2mm_dmac2cdc_fsync_out),
        .O(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ));
  FDRE \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0 ),
        .Q(s2mm_chnl_ready),
        .R(SR));
  FDSE \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0 ),
        .Q(s2mm_strm_all_lines_rcvd),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [9]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[10]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[10]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [10]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[11]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10 
       (.I0(vsize_counter_dwidth[12]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11 
       (.I0(vsize_counter_dwidth[11]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12 
       (.I0(vsize_counter_dwidth[10]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13 
       (.I0(vsize_counter_dwidth[9]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEAAAAAAAA)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(Q),
        .I2(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0 ),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ),
        .I4(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ),
        .I5(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [11]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[12]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[12]));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4 
       (.I0(vsize_counter_dwidth[1]),
        .I1(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5 
       (.I0(vsize_counter_dwidth[10]),
        .I1(vsize_counter_dwidth[9]),
        .I2(vsize_counter_dwidth[12]),
        .I3(vsize_counter_dwidth[11]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6 
       (.I0(vsize_counter_dwidth[2]),
        .I1(vsize_counter_dwidth[3]),
        .I2(vsize_counter_dwidth[4]),
        .I3(vsize_counter_dwidth[8]),
        .I4(vsize_counter_dwidth[7]),
        .I5(vsize_counter_dwidth[6]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_9 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0 ),
        .I1(\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1 ),
        .I2(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0 ),
        .I3(Q),
        .I4(vsize_counter_dwidth[1]),
        .I5(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [0]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[1]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[1]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [1]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[2]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[2]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [2]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[3]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[3]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [3]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[4]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3 
       (.I0(vsize_counter_dwidth[4]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4 
       (.I0(vsize_counter_dwidth[3]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5 
       (.I0(vsize_counter_dwidth[2]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6 
       (.I0(vsize_counter_dwidth[1]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [4]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[5]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[5]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [5]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[6]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[6]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [6]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[7]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[7]));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [7]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[8]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3 
       (.I0(vsize_counter_dwidth[8]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4 
       (.I0(vsize_counter_dwidth[7]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5 
       (.I0(vsize_counter_dwidth[6]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6 
       (.I0(vsize_counter_dwidth[5]),
        .O(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1 
       (.I0(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_0 [8]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[9]),
        .I3(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0 ),
        .O(p_2_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(vsize_counter_dwidth[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(vsize_counter_dwidth[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(vsize_counter_dwidth[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8 
       (.CI(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED [3],\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,vsize_counter_dwidth[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(vsize_counter_dwidth[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(vsize_counter_dwidth[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(vsize_counter_dwidth[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(vsize_counter_dwidth[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3 }),
        .CYINIT(Q),
        .DI(vsize_counter_dwidth[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(vsize_counter_dwidth[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(vsize_counter_dwidth[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(vsize_counter_dwidth[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(vsize_counter_dwidth[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2 
       (.CI(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0 ),
        .CO({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(vsize_counter_dwidth[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0 ,\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(vsize_counter_dwidth[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFF010001000100)) 
    sig_last_reg_out_i_4
       (.I0(s2mm_chnl_ready),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ),
        .I2(s2mm_tuser_fsync_top2_out),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .I5(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync ),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_s2mm_linebuf
   (dout,
    full,
    empty,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ,
    s2mm_fsync_core,
    D,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ,
    s_axis_s2mm_aclk,
    srst,
    din,
    wr_en,
    rd_en,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ,
    SR,
    m_axi_s2mm_aclk,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ,
    out,
    s2mm_halt,
    s2mm_fsize_mismatch_err,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ,
    s2mm_chnl_ready,
    s2mm_tuser_fsync_top2_out,
    s2mm_dmacr,
    Q,
    s2mm_dmac2cdc_fsync_out,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0]_0 ,
    s2mm_strm_all_lines_rcvd);
  output [36:0]dout;
  output full;
  output empty;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ;
  output s2mm_fsync_core;
  output [1:0]D;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ;
  input s_axis_s2mm_aclk;
  input srst;
  input [36:0]din;
  input wr_en;
  input rd_en;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  input [0:0]SR;
  input m_axi_s2mm_aclk;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ;
  input out;
  input s2mm_halt;
  input s2mm_fsize_mismatch_err;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ;
  input s2mm_chnl_ready;
  input s2mm_tuser_fsync_top2_out;
  input [0:0]s2mm_dmacr;
  input [12:0]Q;
  input s2mm_dmac2cdc_fsync_out;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[0]_0 ;
  input s2mm_strm_all_lines_rcvd;

  wire [1:0]D;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_52 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ;
  (* async_reg = "true" *) wire [1:0]\GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_cdc_tig ;
  (* async_reg = "true" *) wire [1:0]\GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_d1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ;
  wire [12:0]Q;
  wire [0:0]SR;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_cdc_tig;
  (* async_reg = "true" *) wire [12:0]crnt_vsize_d1;
  (* async_reg = "true" *) wire [8:0]data_count_af_threshold_cdc_tig;
  (* async_reg = "true" *) wire [8:0]data_count_af_threshold_d1;
  wire [36:0]din;
  wire [12:0]done_vsize_counter;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire m_axi_s2mm_aclk;
  wire [12:1]minusOp;
  wire out;
  wire [12:0]p_1_in;
  wire rd_en;
  wire s2mm_chnl_ready;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsync_core;
  wire s2mm_halt;
  wire s2mm_strm_all_lines_rcvd;
  wire s2mm_tuser_fsync_top2_out;
  wire s_axis_s2mm_aclk;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire srst;
  wire wr_en;
  wire [3:3]\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00000000F4F4FFF4)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_2 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3_n_0 ),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1 ),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ),
        .I5(s2mm_strm_all_lines_rcvd),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ));
  LUT6 #(
    .INIT(64'h5000400050005000)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ),
        .I1(s2mm_chnl_ready),
        .I2(s2mm_tuser_fsync_top2_out),
        .I3(s2mm_dmacr),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ),
        .I5(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo__parameterized0 \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO 
       (.D(p_1_in),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram (D),
        .E(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_52 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] (done_vsize_counter[0]),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 (\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ),
        .\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 (\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ),
        .Q(Q),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .minusOp(minusOp),
        .rd_en(rd_en),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .\sig_mssa_index_reg_out_reg[0] (\sig_mssa_index_reg_out_reg[0] ),
        .\sig_mssa_index_reg_out_reg[0]_0 (\sig_mssa_index_reg_out_reg[0]_0 ),
        .\sig_mssa_index_reg_out_reg[1] (\sig_mssa_index_reg_out_reg[1] ),
        .srst(srst),
        .wr_en(wr_en));
  LUT6 #(
    .INIT(64'hE0E0E0E0E0E0E000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ),
        .I2(out),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ),
        .I4(s2mm_halt),
        .I5(s2mm_fsize_mismatch_err),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1_n_0 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg_0 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg_0 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0CCC400000000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1 
       (.I0(s2mm_chnl_ready),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .I2(s2mm_dmacr),
        .I3(s2mm_tuser_fsync_top2_out),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ),
        .I5(out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1_n_0 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10 
       (.I0(done_vsize_counter[11]),
        .I1(done_vsize_counter[9]),
        .I2(done_vsize_counter[8]),
        .I3(done_vsize_counter[12]),
        .I4(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11 
       (.I0(done_vsize_counter[7]),
        .I1(done_vsize_counter[8]),
        .I2(done_vsize_counter[5]),
        .I3(done_vsize_counter[6]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12 
       (.I0(done_vsize_counter[3]),
        .I1(done_vsize_counter[4]),
        .I2(done_vsize_counter[1]),
        .I3(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13 
       (.I0(done_vsize_counter[0]),
        .I1(done_vsize_counter[10]),
        .I2(done_vsize_counter[9]),
        .I3(done_vsize_counter[11]),
        .I4(done_vsize_counter[12]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14 
       (.I0(done_vsize_counter[12]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15 
       (.I0(done_vsize_counter[11]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16 
       (.I0(done_vsize_counter[10]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17 
       (.I0(done_vsize_counter[9]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8 
       (.I0(done_vsize_counter[6]),
        .I1(done_vsize_counter[7]),
        .I2(done_vsize_counter[4]),
        .I3(done_vsize_counter[5]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9 
       (.I0(done_vsize_counter[2]),
        .I1(done_vsize_counter[3]),
        .I2(done_vsize_counter[0]),
        .I3(done_vsize_counter[1]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3 
       (.I0(done_vsize_counter[4]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4 
       (.I0(done_vsize_counter[3]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5 
       (.I0(done_vsize_counter[2]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6 
       (.I0(done_vsize_counter[1]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3 
       (.I0(done_vsize_counter[8]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4 
       (.I0(done_vsize_counter[7]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5 
       (.I0(done_vsize_counter[6]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6 
       (.I0(done_vsize_counter[5]),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[0]),
        .Q(done_vsize_counter[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[10]),
        .Q(done_vsize_counter[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[11]),
        .Q(done_vsize_counter[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[12]),
        .Q(done_vsize_counter[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ),
        .CO({\NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_CO_UNCONNECTED [3],\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,done_vsize_counter[11:9]}),
        .O(minusOp[12:9]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_14_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_15_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_16_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_17_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[1]),
        .Q(done_vsize_counter[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[2]),
        .Q(done_vsize_counter[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[3]),
        .Q(done_vsize_counter[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[4]),
        .Q(done_vsize_counter[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3 }),
        .CYINIT(done_vsize_counter[0]),
        .DI(done_vsize_counter[4:1]),
        .O(minusOp[4:1]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[5]),
        .Q(done_vsize_counter[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[6]),
        .Q(done_vsize_counter[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[7]),
        .Q(done_vsize_counter[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[8]),
        .Q(done_vsize_counter[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2 
       (.CI(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0 ),
        .CO({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(done_vsize_counter[8:5]),
        .O(minusOp[8:5]),
        .S({\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0 ,\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(p_1_in[9]),
        .Q(done_vsize_counter[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg_0 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_53 ),
        .D(\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO_n_52 ),
        .Q(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(crnt_vsize_d1[12]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(crnt_vsize_d1[11]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(crnt_vsize_d1[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(crnt_vsize_d1[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(crnt_vsize_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(crnt_vsize_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(crnt_vsize_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[10]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(crnt_vsize_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(crnt_vsize_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(crnt_vsize_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(crnt_vsize_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(crnt_vsize_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(crnt_vsize_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[9]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(data_count_af_threshold_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_36
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_37
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_38
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_39
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[8]));
  LUT1 #(
    .INIT(2'h2)) 
    i_40
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_41
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_42
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_43
       (.I0(1'b0),
        .O(data_count_af_threshold_d1[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_44
       (.I0(1'b0),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_cdc_tig [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_45
       (.I0(1'b0),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_cdc_tig [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_46
       (.I0(1'b0),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_d1 [1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_47
       (.I0(1'b0),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsync_src_select_d1 [0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[7]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[6]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(crnt_vsize_cdc_tig[3]));
  LUT5 #(
    .INIT(32'hF4F4FFF4)) 
    s_fsync_d1_i_1
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_3_n_0 ),
        .I3(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1 ),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ),
        .O(s2mm_fsync_core));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo
   (dout,
    full,
    empty,
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ,
    m_axi_mm2s_aclk,
    srst,
    din,
    ram_full_i_reg,
    rd_en,
    mm2s_prmry_resetn,
    mm2s_halt,
    mm2s_frame_sync,
    dm2linebuf_mm2s_tvalid);
  output [37:0]dout;
  output full;
  output empty;
  output \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  input m_axi_mm2s_aclk;
  input srst;
  input [37:0]din;
  input ram_full_i_reg;
  input rd_en;
  input mm2s_prmry_resetn;
  input mm2s_halt;
  input mm2s_frame_sync;
  input dm2linebuf_mm2s_tvalid;

  wire \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ;
  wire [37:0]din;
  wire dm2linebuf_mm2s_tvalid;
  wire [37:0]dout;
  wire empty;
  wire full;
  wire m_axi_mm2s_aclk;
  wire mm2s_frame_sync;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire ram_full_i_reg;
  wire rd_en;
  wire srst;
  wire NLW_fg_inst_almost_empty_UNCONNECTED;
  wire NLW_fg_inst_almost_full_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fg_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fg_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fg_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fg_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axis_overflow_UNCONNECTED;
  wire NLW_fg_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axis_underflow_UNCONNECTED;
  wire NLW_fg_inst_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fg_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fg_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fg_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fg_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fg_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fg_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fg_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fg_inst_overflow_UNCONNECTED;
  wire NLW_fg_inst_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_prog_full_UNCONNECTED;
  wire NLW_fg_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fg_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fg_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fg_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fg_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fg_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fg_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fg_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fg_inst_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_underflow_UNCONNECTED;
  wire NLW_fg_inst_valid_UNCONNECTED;
  wire NLW_fg_inst_wr_ack_UNCONNECTED;
  wire NLW_fg_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axis_wr_data_count_UNCONNECTED;
  wire [9:0]NLW_fg_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fg_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fg_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fg_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fg_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fg_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fg_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fg_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fg_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fg_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fg_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fg_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fg_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fg_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fg_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fg_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fg_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fg_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fg_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fg_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_fg_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fg_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fg_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fg_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fg_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fg_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fg_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fg_inst_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_fg_inst_wr_data_count_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0C0C08000C0C0808)) 
    \GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_i_1 
       (.I0(din[37]),
        .I1(mm2s_prmry_resetn),
        .I2(mm2s_halt),
        .I3(full),
        .I4(mm2s_frame_sync),
        .I5(dm2linebuf_mm2s_tvalid),
        .O(\GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SOF.sof_flag_reg ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "" *) 
  (* C_DIN_WIDTH = "38" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "" *) 
  (* C_DOUT_WIDTH = "38" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "10" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "0" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1 fg_inst
       (.almost_empty(NLW_fg_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fg_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fg_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fg_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fg_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fg_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fg_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fg_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fg_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fg_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fg_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fg_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fg_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fg_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fg_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fg_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fg_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fg_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fg_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fg_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fg_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fg_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fg_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fg_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fg_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fg_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fg_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fg_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fg_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fg_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fg_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fg_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fg_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fg_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fg_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fg_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fg_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fg_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fg_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fg_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fg_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fg_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fg_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fg_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fg_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fg_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fg_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fg_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fg_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fg_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fg_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fg_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fg_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fg_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fg_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fg_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(m_axi_mm2s_aclk),
        .data_count(NLW_fg_inst_data_count_UNCONNECTED[9:0]),
        .dbiterr(NLW_fg_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fg_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fg_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fg_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fg_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fg_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fg_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fg_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fg_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fg_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fg_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fg_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fg_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fg_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fg_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fg_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fg_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fg_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fg_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fg_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fg_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fg_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fg_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fg_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fg_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fg_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fg_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fg_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fg_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fg_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fg_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fg_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fg_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fg_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fg_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fg_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fg_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fg_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fg_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fg_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fg_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fg_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fg_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fg_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fg_inst_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fg_inst_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fg_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fg_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fg_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fg_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fg_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fg_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fg_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fg_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fg_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fg_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fg_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fg_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fg_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fg_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fg_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_fg_inst_underflow_UNCONNECTED),
        .valid(NLW_fg_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fg_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fg_inst_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(ram_full_i_reg),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fg_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sfifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sfifo__parameterized0
   (dout,
    full,
    empty,
    D,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ,
    s_axis_s2mm_aclk,
    srst,
    din,
    wr_en,
    rd_en,
    Q,
    s2mm_dmac2cdc_fsync_out,
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ,
    minusOp,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ,
    \sig_mssa_index_reg_out_reg[0] ,
    \sig_mssa_index_reg_out_reg[1] ,
    \sig_mssa_index_reg_out_reg[0]_0 );
  output [36:0]dout;
  output full;
  output empty;
  output [12:0]D;
  output \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  output [0:0]E;
  output [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  input s_axis_s2mm_aclk;
  input srst;
  input [36:0]din;
  input wr_en;
  input rd_en;
  input [12:0]Q;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  input [11:0]minusOp;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ;
  input \sig_mssa_index_reg_out_reg[0] ;
  input \sig_mssa_index_reg_out_reg[1] ;
  input \sig_mssa_index_reg_out_reg[0]_0 ;

  wire [12:0]D;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram ;
  wire [0:0]E;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ;
  wire [0:0]\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ;
  wire [12:0]Q;
  wire [36:0]din;
  wire done_vsize_counter0;
  wire done_vsize_counter15_out;
  wire [36:0]dout;
  wire empty;
  wire full;
  wire [11:0]minusOp;
  wire rd_en;
  wire s2mm_dmac2cdc_fsync_out;
  wire s_axis_s2mm_aclk;
  wire \sig_mssa_index_reg_out_reg[0] ;
  wire \sig_mssa_index_reg_out_reg[0]_0 ;
  wire \sig_mssa_index_reg_out_reg[1] ;
  wire srst;
  wire wr_en;
  wire NLW_fg_inst_almost_empty_UNCONNECTED;
  wire NLW_fg_inst_almost_full_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_fg_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_fg_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_fg_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_fg_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_fg_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_axis_overflow_UNCONNECTED;
  wire NLW_fg_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_axis_prog_full_UNCONNECTED;
  wire NLW_fg_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_axis_underflow_UNCONNECTED;
  wire NLW_fg_inst_dbiterr_UNCONNECTED;
  wire NLW_fg_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_fg_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_fg_inst_m_axi_bready_UNCONNECTED;
  wire NLW_fg_inst_m_axi_rready_UNCONNECTED;
  wire NLW_fg_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_fg_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_fg_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_fg_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_fg_inst_overflow_UNCONNECTED;
  wire NLW_fg_inst_prog_empty_UNCONNECTED;
  wire NLW_fg_inst_prog_full_UNCONNECTED;
  wire NLW_fg_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_fg_inst_s_axi_arready_UNCONNECTED;
  wire NLW_fg_inst_s_axi_awready_UNCONNECTED;
  wire NLW_fg_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_fg_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_fg_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_fg_inst_s_axi_wready_UNCONNECTED;
  wire NLW_fg_inst_s_axis_tready_UNCONNECTED;
  wire NLW_fg_inst_sbiterr_UNCONNECTED;
  wire NLW_fg_inst_underflow_UNCONNECTED;
  wire NLW_fg_inst_valid_UNCONNECTED;
  wire NLW_fg_inst_wr_ack_UNCONNECTED;
  wire NLW_fg_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_fg_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_fg_inst_axis_wr_data_count_UNCONNECTED;
  wire [9:0]NLW_fg_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_fg_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_fg_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_fg_inst_m_axi_arlen_UNCONNECTED;
  wire [1:0]NLW_fg_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_fg_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_fg_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_fg_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_fg_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_fg_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_fg_inst_m_axi_awlen_UNCONNECTED;
  wire [1:0]NLW_fg_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_fg_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_fg_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_fg_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_fg_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_fg_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_fg_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_fg_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_fg_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_fg_inst_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_fg_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_fg_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_fg_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_fg_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_fg_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_fg_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_fg_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_fg_inst_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_fg_inst_wr_data_count_UNCONNECTED;

  LUT4 #(
    .INIT(16'h888B)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1 
       (.I0(Q[0]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0] ),
        .I3(done_vsize_counter15_out),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1 
       (.I0(Q[10]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[9]),
        .I3(done_vsize_counter15_out),
        .O(D[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1 
       (.I0(Q[11]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[10]),
        .I3(done_vsize_counter15_out),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(done_vsize_counter0),
        .I2(done_vsize_counter15_out),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3 
       (.I0(Q[12]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[11]),
        .I3(done_vsize_counter15_out),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h00000000FE000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_3 ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_4 ),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_5 ),
        .I3(dout[36]),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ),
        .I5(empty),
        .O(done_vsize_counter0));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_6 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg ),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0 ),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_1 ),
        .I3(dout[36]),
        .I4(\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_2 ),
        .I5(empty),
        .O(done_vsize_counter15_out));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1 
       (.I0(Q[1]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[0]),
        .I3(done_vsize_counter15_out),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1 
       (.I0(Q[2]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[1]),
        .I3(done_vsize_counter15_out),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1 
       (.I0(Q[3]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[2]),
        .I3(done_vsize_counter15_out),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1 
       (.I0(Q[4]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[3]),
        .I3(done_vsize_counter15_out),
        .O(D[4]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1 
       (.I0(Q[5]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[4]),
        .I3(done_vsize_counter15_out),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1 
       (.I0(Q[6]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[5]),
        .I3(done_vsize_counter15_out),
        .O(D[6]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1 
       (.I0(Q[7]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[6]),
        .I3(done_vsize_counter15_out),
        .O(D[7]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1 
       (.I0(Q[8]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[7]),
        .I3(done_vsize_counter15_out),
        .O(D[8]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1 
       (.I0(Q[9]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(minusOp[8]),
        .I3(done_vsize_counter15_out),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1 
       (.I0(s2mm_dmac2cdc_fsync_out),
        .I1(done_vsize_counter15_out),
        .I2(done_vsize_counter0),
        .O(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg ));
  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "2" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "0" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "" *) 
  (* C_DIN_WIDTH = "37" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "" *) 
  (* C_DOUT_WIDTH = "37" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "0" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "10" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "9" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "5" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "5" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "5" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "0" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "5" *) 
  (* C_PROG_FULL_TYPE_RACH = "5" *) 
  (* C_PROG_FULL_TYPE_RDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WACH = "5" *) 
  (* C_PROG_FULL_TYPE_WDCH = "5" *) 
  (* C_PROG_FULL_TYPE_WRCH = "5" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "1" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* is_du_within_envelope = "true" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_generator_v13_2_1__parameterized0 fg_inst
       (.almost_empty(NLW_fg_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_fg_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_fg_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_fg_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_fg_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_fg_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_fg_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_fg_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_fg_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_fg_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_fg_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_fg_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_fg_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_fg_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_fg_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_fg_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_fg_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_fg_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_fg_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_fg_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_fg_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_fg_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_fg_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_fg_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_fg_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_fg_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_fg_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_fg_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_fg_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_fg_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_fg_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_fg_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_fg_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_fg_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_fg_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_fg_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_fg_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_fg_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_fg_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_fg_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_fg_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_fg_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_fg_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_fg_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_fg_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_fg_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_fg_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_fg_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_fg_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_fg_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_fg_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_fg_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_fg_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_fg_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_fg_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_fg_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(s_axis_s2mm_aclk),
        .data_count(NLW_fg_inst_data_count_UNCONNECTED[9:0]),
        .dbiterr(NLW_fg_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_fg_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_fg_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_fg_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_fg_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_fg_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_fg_inst_m_axi_arlock_UNCONNECTED[1:0]),
        .m_axi_arprot(NLW_fg_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_fg_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_fg_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_fg_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_fg_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_fg_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_fg_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_fg_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_fg_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_fg_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_fg_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_fg_inst_m_axi_awlock_UNCONNECTED[1:0]),
        .m_axi_awprot(NLW_fg_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_fg_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_fg_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_fg_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_fg_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_fg_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_fg_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_fg_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_fg_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_fg_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_fg_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_fg_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_fg_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_fg_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_fg_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_fg_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_fg_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_fg_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_fg_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_fg_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_fg_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_fg_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_fg_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_fg_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_fg_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_fg_inst_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_fg_inst_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock({1'b0,1'b0}),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_fg_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock({1'b0,1'b0}),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_fg_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_fg_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_fg_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_fg_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_fg_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_fg_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_fg_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_fg_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_fg_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_fg_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_fg_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_fg_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_fg_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_fg_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(NLW_fg_inst_underflow_UNCONNECTED),
        .valid(NLW_fg_inst_valid_UNCONNECTED),
        .wr_ack(NLW_fg_inst_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_fg_inst_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_fg_inst_wr_rst_busy_UNCONNECTED));
  LUT6 #(
    .INIT(64'h84B4FFFF84B40000)) 
    \sig_mssa_index_reg_out[0]_i_1 
       (.I0(dout[34]),
        .I1(dout[33]),
        .I2(dout[35]),
        .I3(dout[32]),
        .I4(\sig_mssa_index_reg_out_reg[0] ),
        .I5(\sig_mssa_index_reg_out_reg[0]_0 ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [0]));
  LUT6 #(
    .INIT(64'hA0F4FFFFA0F40000)) 
    \sig_mssa_index_reg_out[1]_i_1 
       (.I0(dout[33]),
        .I1(dout[35]),
        .I2(dout[34]),
        .I3(dout[32]),
        .I4(\sig_mssa_index_reg_out_reg[0] ),
        .I5(\sig_mssa_index_reg_out_reg[1] ),
        .O(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram [1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf
   (out,
    sig_m_valid_out_reg_0,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_tuser_i,
    rd_en,
    \sig_data_reg_out_reg[31]_0 ,
    \sig_strb_reg_out_reg[3]_0 ,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    dout,
    E,
    empty,
    m_axis_mm2s_tready_i);
  output out;
  output sig_m_valid_out_reg_0;
  output m_axis_mm2s_tlast_i;
  output m_axis_mm2s_tuser_i;
  output rd_en;
  output [31:0]\sig_data_reg_out_reg[31]_0 ;
  output [3:0]\sig_strb_reg_out_reg[3]_0 ;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input [37:0]dout;
  input [0:0]E;
  input empty;
  input m_axis_mm2s_tready_i;

  wire [0:0]E;
  wire [37:0]dout;
  wire empty;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready_i;
  wire m_axis_mm2s_tuser_i;
  wire rd_en;
  wire [31:0]\sig_data_reg_out_reg[31]_0 ;
  wire [31:0]sig_data_skid_mux_out;
  wire [31:0]sig_data_skid_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [3:0]\sig_strb_reg_out_reg[3]_0 ;
  wire [3:0]sig_strb_skid_mux_out;
  wire [3:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;

  assign out = sig_m_valid_dup;
  assign sig_m_valid_out_reg_0 = sig_m_valid_out;
  LUT2 #(
    .INIT(4'h2)) 
    fg_inst_i_3
       (.I0(sig_s_ready_out),
        .I1(empty),
        .O(rd_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(dout[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(dout[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(dout[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(dout[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(dout[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(dout[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(dout[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(dout[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(dout[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(dout[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(dout[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(dout[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(dout[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(dout[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(dout[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(dout[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(dout[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(dout[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(dout[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(dout[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(dout[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(dout[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(dout[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(dout[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(dout[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(dout[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(dout[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(dout[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(dout[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(dout[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(dout[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(dout[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(\sig_data_reg_out_reg[31]_0 [0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(\sig_data_reg_out_reg[31]_0 [10]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(\sig_data_reg_out_reg[31]_0 [11]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(\sig_data_reg_out_reg[31]_0 [12]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(\sig_data_reg_out_reg[31]_0 [13]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(\sig_data_reg_out_reg[31]_0 [14]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(\sig_data_reg_out_reg[31]_0 [15]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(\sig_data_reg_out_reg[31]_0 [16]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(\sig_data_reg_out_reg[31]_0 [17]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(\sig_data_reg_out_reg[31]_0 [18]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(\sig_data_reg_out_reg[31]_0 [19]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(\sig_data_reg_out_reg[31]_0 [1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(\sig_data_reg_out_reg[31]_0 [20]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(\sig_data_reg_out_reg[31]_0 [21]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(\sig_data_reg_out_reg[31]_0 [22]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(\sig_data_reg_out_reg[31]_0 [23]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[24]),
        .Q(\sig_data_reg_out_reg[31]_0 [24]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[25]),
        .Q(\sig_data_reg_out_reg[31]_0 [25]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[26]),
        .Q(\sig_data_reg_out_reg[31]_0 [26]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[27]),
        .Q(\sig_data_reg_out_reg[31]_0 [27]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[28]),
        .Q(\sig_data_reg_out_reg[31]_0 [28]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[29]),
        .Q(\sig_data_reg_out_reg[31]_0 [29]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(\sig_data_reg_out_reg[31]_0 [2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[30]),
        .Q(\sig_data_reg_out_reg[31]_0 [30]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[31]),
        .Q(\sig_data_reg_out_reg[31]_0 [31]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(\sig_data_reg_out_reg[31]_0 [3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(\sig_data_reg_out_reg[31]_0 [4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(\sig_data_reg_out_reg[31]_0 [5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(\sig_data_reg_out_reg[31]_0 [6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(\sig_data_reg_out_reg[31]_0 [7]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(\sig_data_reg_out_reg[31]_0 [8]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(\sig_data_reg_out_reg[31]_0 [9]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[0]),
        .Q(sig_data_skid_reg[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[10]),
        .Q(sig_data_skid_reg[10]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[11]),
        .Q(sig_data_skid_reg[11]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[12]),
        .Q(sig_data_skid_reg[12]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[13]),
        .Q(sig_data_skid_reg[13]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[14]),
        .Q(sig_data_skid_reg[14]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[15]),
        .Q(sig_data_skid_reg[15]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[16]),
        .Q(sig_data_skid_reg[16]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[17]),
        .Q(sig_data_skid_reg[17]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[18]),
        .Q(sig_data_skid_reg[18]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[19]),
        .Q(sig_data_skid_reg[19]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[1]),
        .Q(sig_data_skid_reg[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[20]),
        .Q(sig_data_skid_reg[20]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[21]),
        .Q(sig_data_skid_reg[21]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[22]),
        .Q(sig_data_skid_reg[22]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[23]),
        .Q(sig_data_skid_reg[23]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[24]),
        .Q(sig_data_skid_reg[24]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[25]),
        .Q(sig_data_skid_reg[25]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[26]),
        .Q(sig_data_skid_reg[26]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[27]),
        .Q(sig_data_skid_reg[27]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[28]),
        .Q(sig_data_skid_reg[28]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[29]),
        .Q(sig_data_skid_reg[29]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[2]),
        .Q(sig_data_skid_reg[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[30]),
        .Q(sig_data_skid_reg[30]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[31]),
        .Q(sig_data_skid_reg[31]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[3]),
        .Q(sig_data_skid_reg[3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[4]),
        .Q(sig_data_skid_reg[4]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[5]),
        .Q(sig_data_skid_reg[5]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[6]),
        .Q(sig_data_skid_reg[6]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[7]),
        .Q(sig_data_skid_reg[7]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[8]),
        .Q(sig_data_skid_reg[8]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[9]),
        .Q(sig_data_skid_reg[9]),
        .R(m_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2
       (.I0(dout[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(m_axis_mm2s_tlast_i),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[36]),
        .Q(sig_last_skid_reg),
        .R(m_axis_fifo_ainit_nosync));
  LUT6 #(
    .INIT(64'h0000000000005DDD)) 
    sig_m_valid_dup_i_1
       (.I0(empty),
        .I1(sig_m_valid_dup),
        .I2(m_axis_mm2s_tready_i),
        .I3(sig_s_ready_dup),
        .I4(m_axis_fifo_ainit_nosync),
        .I5(sig_reset_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_fifo_ainit_nosync),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5554555454545554)) 
    sig_s_ready_dup_i_1__0
       (.I0(m_axis_fifo_ainit_nosync),
        .I1(m_axis_mm2s_tready_i),
        .I2(sig_reset_reg),
        .I3(sig_s_ready_dup),
        .I4(sig_m_valid_dup),
        .I5(empty),
        .O(sig_s_ready_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1__0_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(dout[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(dout[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(dout[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(dout[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[3]),
        .O(sig_strb_skid_mux_out[3]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(\sig_strb_reg_out_reg[3]_0 [0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(\sig_strb_reg_out_reg[3]_0 [1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(\sig_strb_reg_out_reg[3]_0 [2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[3]),
        .Q(\sig_strb_reg_out_reg[3]_0 [3]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[32]),
        .Q(sig_strb_skid_reg[0]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[33]),
        .Q(sig_strb_skid_reg[1]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[34]),
        .Q(sig_strb_skid_reg[2]),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[35]),
        .Q(sig_strb_skid_reg[3]),
        .R(m_axis_fifo_ainit_nosync));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1 
       (.I0(dout[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(m_axis_mm2s_tuser_i),
        .R(m_axis_fifo_ainit_nosync));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(sig_s_ready_dup),
        .D(dout[37]),
        .Q(sig_user_skid_reg),
        .R(m_axis_fifo_ainit_nosync));
endmodule

(* ORIG_REF_NAME = "axi_vdma_skid_buf" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_skid_buf__parameterized0
   (sig_last_reg_out_reg_0,
    M_Last,
    M_VALID,
    SR,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ,
    drop_fsync_d_pulse_gen_fsize_less_err,
    \GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ,
    s2mm_fsize_more_or_sof_late_s,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ,
    s2mm_tuser_fsync_top2_out,
    p_1_in,
    sig_m_valid_out_reg_0,
    s_axis_s2mm_tvalid_int,
    sig_m_valid_dup_reg_0,
    s_axis_s2mm_tready,
    M_Data,
    M_STRB,
    s_axis_s2mm_tready_i_axis_dw_conv,
    s2mm_chnl_ready,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 ,
    s2mm_dmac2cdc_fsync_out,
    srst,
    out,
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ,
    s2mm_dmacr,
    s2mm_fsize_mismatch_err,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ,
    s_axis_s2mm_aclk,
    s_axis_s2mm_tlast,
    E,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tready_signal,
    s_axis_s2mm_tvalid);
  output sig_last_reg_out_reg_0;
  output M_Last;
  output M_VALID;
  output [0:0]SR;
  output \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  output drop_fsync_d_pulse_gen_fsize_less_err;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  output s2mm_fsize_more_or_sof_late_s;
  output \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  output s2mm_tuser_fsync_top2_out;
  output p_1_in;
  output sig_m_valid_out_reg_0;
  output s_axis_s2mm_tvalid_int;
  output sig_m_valid_dup_reg_0;
  output s_axis_s2mm_tready;
  output [23:0]M_Data;
  output [2:0]M_STRB;
  input s_axis_s2mm_tready_i_axis_dw_conv;
  input s2mm_chnl_ready;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 ;
  input s2mm_dmac2cdc_fsync_out;
  input srst;
  input out;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ;
  input [0:0]s2mm_dmacr;
  input s2mm_fsize_mismatch_err;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ;
  input s_axis_s2mm_aclk;
  input s_axis_s2mm_tlast;
  input [0:0]E;
  input [23:0]s_axis_s2mm_tdata;
  input [2:0]s_axis_s2mm_tkeep;
  input [0:0]s_axis_s2mm_tuser;
  input s_axis_s2mm_tready_signal;
  input s_axis_s2mm_tvalid;

  wire [0:0]E;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ;
  wire [23:0]M_Data;
  wire M_Last;
  wire [2:0]M_STRB;
  wire [0:0]SR;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire out;
  wire p_1_in;
  wire s2mm_chnl_ready;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_fsize_mismatch_err;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_tuser_fsync_top2_out;
  wire s_axis_s2mm_aclk;
  wire [23:0]s_axis_s2mm_tdata;
  wire [2:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready_i_axis_dw_conv;
  wire s_axis_s2mm_tready_signal;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tuser_signal;
  wire s_axis_s2mm_tvalid;
  wire s_axis_s2mm_tvalid_int;
  wire [23:0]sig_data_skid_mux_out;
  wire [23:0]sig_data_skid_reg;
  wire sig_last_reg_out_reg_0;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1__0_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire sig_m_valid_out_reg_0;
  wire sig_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire [2:0]sig_strb_skid_mux_out;
  wire [2:0]sig_strb_skid_reg;
  wire sig_user_skid_mux_out;
  wire sig_user_skid_reg;
  wire srst;

  assign M_VALID = sig_m_valid_out;
  assign s_axis_s2mm_tready = sig_s_ready_out;
  assign sig_m_valid_dup_reg_0 = sig_m_valid_dup;
  LUT2 #(
    .INIT(4'h8)) 
    \FSM_onehot_state[3]_i_2__0 
       (.I0(sig_m_valid_out),
        .I1(s2mm_chnl_ready),
        .O(s_axis_s2mm_tvalid_int));
  LUT6 #(
    .INIT(64'hF700FFFFF700F700)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_1 
       (.I0(sig_m_valid_out),
        .I1(s_axis_s2mm_tuser_signal),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 ),
        .I4(s2mm_dmac2cdc_fsync_out),
        .I5(srst),
        .O(SR));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7 
       (.I0(M_Last),
        .I1(s_axis_s2mm_tready_i_axis_dw_conv),
        .I2(sig_m_valid_out),
        .I3(s2mm_chnl_ready),
        .O(sig_last_reg_out_reg_0));
  LUT5 #(
    .INIT(32'h2A220000)) 
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_2 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 ),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ),
        .I3(s_axis_s2mm_tuser_signal),
        .I4(sig_m_valid_out),
        .O(s2mm_fsize_more_or_sof_late_s));
  LUT5 #(
    .INIT(32'h00800000)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ),
        .I1(sig_m_valid_out),
        .I2(s_axis_s2mm_tuser_signal),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ),
        .I4(s2mm_dmacr),
        .O(drop_fsync_d_pulse_gen_fsize_less_err));
  LUT4 #(
    .INIT(16'h2000)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2 
       (.I0(s2mm_dmacr),
        .I1(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ),
        .I2(s_axis_s2mm_tuser_signal),
        .I3(sig_m_valid_out),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.s2mm_fsync_int10_out ));
  LUT6 #(
    .INIT(64'h8888088888888888)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1 
       (.I0(out),
        .I1(\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag ),
        .I2(sig_m_valid_out),
        .I3(s_axis_s2mm_tuser_signal),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ),
        .I5(s2mm_dmacr),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 ));
  LUT3 #(
    .INIT(8'h08)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2 
       (.I0(sig_m_valid_out),
        .I1(s_axis_s2mm_tuser_signal),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ),
        .O(s2mm_tuser_fsync_top2_out));
  LUT6 #(
    .INIT(64'hE0E0E0E000E0E0E0)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10 ),
        .I1(s2mm_fsize_mismatch_err),
        .I2(out),
        .I3(sig_m_valid_out),
        .I4(s_axis_s2mm_tuser_signal),
        .I5(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1 ),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1 
       (.I0(sig_m_valid_out),
        .I1(s_axis_s2mm_tuser_signal),
        .I2(s2mm_chnl_ready),
        .I3(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late ),
        .I4(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .I5(out),
        .O(sig_m_valid_out_reg_0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out ),
        .I1(s2mm_tuser_fsync_top2_out),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1 ),
        .I3(out),
        .I4(s2mm_dmac2cdc_fsync_out),
        .O(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1 
       (.I0(s_axis_s2mm_tuser_signal),
        .I1(sig_m_valid_out),
        .O(p_1_in));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[0]_i_1__0 
       (.I0(sig_data_skid_reg[0]),
        .I1(s_axis_s2mm_tdata[0]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[10]_i_1__0 
       (.I0(sig_data_skid_reg[10]),
        .I1(s_axis_s2mm_tdata[10]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[11]_i_1__0 
       (.I0(sig_data_skid_reg[11]),
        .I1(s_axis_s2mm_tdata[11]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[12]_i_1__0 
       (.I0(sig_data_skid_reg[12]),
        .I1(s_axis_s2mm_tdata[12]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[13]_i_1__0 
       (.I0(sig_data_skid_reg[13]),
        .I1(s_axis_s2mm_tdata[13]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[14]_i_1__0 
       (.I0(sig_data_skid_reg[14]),
        .I1(s_axis_s2mm_tdata[14]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[15]_i_1__0 
       (.I0(sig_data_skid_reg[15]),
        .I1(s_axis_s2mm_tdata[15]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[16]_i_1__0 
       (.I0(sig_data_skid_reg[16]),
        .I1(s_axis_s2mm_tdata[16]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[17]_i_1__0 
       (.I0(sig_data_skid_reg[17]),
        .I1(s_axis_s2mm_tdata[17]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[18]_i_1__0 
       (.I0(sig_data_skid_reg[18]),
        .I1(s_axis_s2mm_tdata[18]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[19]_i_1__0 
       (.I0(sig_data_skid_reg[19]),
        .I1(s_axis_s2mm_tdata[19]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[1]_i_1__0 
       (.I0(sig_data_skid_reg[1]),
        .I1(s_axis_s2mm_tdata[1]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[20]_i_1__0 
       (.I0(sig_data_skid_reg[20]),
        .I1(s_axis_s2mm_tdata[20]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[21]_i_1__0 
       (.I0(sig_data_skid_reg[21]),
        .I1(s_axis_s2mm_tdata[21]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[22]_i_1__0 
       (.I0(sig_data_skid_reg[22]),
        .I1(s_axis_s2mm_tdata[22]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[23]_i_1__0 
       (.I0(sig_data_skid_reg[23]),
        .I1(s_axis_s2mm_tdata[23]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[2]_i_1__0 
       (.I0(sig_data_skid_reg[2]),
        .I1(s_axis_s2mm_tdata[2]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[3]_i_1__0 
       (.I0(sig_data_skid_reg[3]),
        .I1(s_axis_s2mm_tdata[3]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[4]_i_1__0 
       (.I0(sig_data_skid_reg[4]),
        .I1(s_axis_s2mm_tdata[4]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[5]_i_1__0 
       (.I0(sig_data_skid_reg[5]),
        .I1(s_axis_s2mm_tdata[5]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[6]_i_1__0 
       (.I0(sig_data_skid_reg[6]),
        .I1(s_axis_s2mm_tdata[6]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[7]_i_1__0 
       (.I0(sig_data_skid_reg[7]),
        .I1(s_axis_s2mm_tdata[7]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[8]_i_1__0 
       (.I0(sig_data_skid_reg[8]),
        .I1(s_axis_s2mm_tdata[8]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hCA)) 
    \sig_data_reg_out[9]_i_1__0 
       (.I0(sig_data_skid_reg[9]),
        .I1(s_axis_s2mm_tdata[9]),
        .I2(sig_s_ready_dup),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[0]),
        .Q(M_Data[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[10]),
        .Q(M_Data[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[11]),
        .Q(M_Data[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[12]),
        .Q(M_Data[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[13]),
        .Q(M_Data[13]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[14]),
        .Q(M_Data[14]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[15]),
        .Q(M_Data[15]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[16]),
        .Q(M_Data[16]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[17]),
        .Q(M_Data[17]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[18]),
        .Q(M_Data[18]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[19]),
        .Q(M_Data[19]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[1]),
        .Q(M_Data[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[20]),
        .Q(M_Data[20]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[21]),
        .Q(M_Data[21]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[22]),
        .Q(M_Data[22]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[23]),
        .Q(M_Data[23]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[2]),
        .Q(M_Data[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[3]),
        .Q(M_Data[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[4]),
        .Q(M_Data[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[5]),
        .Q(M_Data[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[6]),
        .Q(M_Data[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[7]),
        .Q(M_Data[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[8]),
        .Q(M_Data[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_data_skid_mux_out[9]),
        .Q(M_Data[9]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(srst));
  LUT3 #(
    .INIT(8'hB8)) 
    sig_last_reg_out_i_2__0
       (.I0(s_axis_s2mm_tlast),
        .I1(sig_s_ready_dup),
        .I2(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_last_skid_mux_out),
        .Q(M_Last),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tlast),
        .Q(sig_last_skid_reg),
        .R(srst));
  LUT6 #(
    .INIT(64'h000000000000FF2A)) 
    sig_m_valid_dup_i_1__0
       (.I0(sig_m_valid_dup),
        .I1(s_axis_s2mm_tready_signal),
        .I2(sig_s_ready_dup),
        .I3(s_axis_s2mm_tvalid),
        .I4(sig_reset_reg),
        .I5(srst),
        .O(sig_m_valid_dup_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1__0_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_reset_reg_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst),
        .Q(sig_reset_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFAEEE)) 
    sig_s_ready_dup_i_1
       (.I0(sig_reset_reg),
        .I1(sig_s_ready_dup),
        .I2(s_axis_s2mm_tvalid),
        .I3(sig_m_valid_dup),
        .I4(s_axis_s2mm_tready_signal),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(srst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(srst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[0]),
        .O(sig_strb_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[1]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[1]),
        .O(sig_strb_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_strb_reg_out[2]_i_1__0 
       (.I0(s_axis_s2mm_tkeep[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_strb_skid_reg[2]),
        .O(sig_strb_skid_mux_out[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[0]),
        .Q(M_STRB[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[1]),
        .Q(M_STRB[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_strb_skid_mux_out[2]),
        .Q(M_STRB[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[0]),
        .Q(sig_strb_skid_reg[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[1]),
        .Q(sig_strb_skid_reg[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tkeep[2]),
        .Q(sig_strb_skid_reg[2]),
        .R(srst));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_user_reg_out[0]_i_1__0 
       (.I0(s_axis_s2mm_tuser),
        .I1(sig_s_ready_dup),
        .I2(sig_user_skid_reg),
        .O(sig_user_skid_mux_out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_reg_out_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(E),
        .D(sig_user_skid_mux_out),
        .Q(s_axis_s2mm_tuser_signal),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_user_skid_reg_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(sig_s_ready_dup),
        .D(s_axis_s2mm_tuser),
        .Q(sig_user_skid_reg),
        .R(srst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm
   (frame_sync_reg,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_vsize_err,
    zero_hsize_err,
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ,
    mm2s_ftchcmdsts_idle,
    load_new_addr,
    tstvect_fsync0,
    D,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ,
    p_0_in,
    \GEN_FREE_RUN_MODE.frame_sync_aligned ,
    m_axi_mm2s_aclk,
    mm2s_all_lines_xfred,
    zero_hsize_err0,
    mm2s_frame_sync,
    mm2s_dmacr,
    mm2s_prmry_resetn,
    dmacntrl_ns0__3,
    xfers_done,
    mm2s_halt,
    dma_err,
    mm2s_soft_reset,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ,
    p_2_in,
    Q,
    dmacntrl_ns11_out__0,
    zero_vsize_err1,
    m_axis_mm2s_sts_tready,
    \cmnds_queued_reg[0]_0 ,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ,
    CO,
    crnt_start_address,
    dma_interr_reg,
    mm2s_axi2ip_wrce,
    dma_interr_reg_0,
    dma_interr_reg_1,
    \FSM_sequential_dmacntrl_cs_reg[2]_0 ,
    \VFLIP_DISABLE.dm_address_reg[15]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[7]_0 );
  output frame_sync_reg;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_vsize_err;
  output zero_hsize_err;
  output \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ;
  output mm2s_ftchcmdsts_idle;
  output load_new_addr;
  output tstvect_fsync0;
  output [48:0]D;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  input p_0_in;
  input \GEN_FREE_RUN_MODE.frame_sync_aligned ;
  input m_axi_mm2s_aclk;
  input mm2s_all_lines_xfred;
  input zero_hsize_err0;
  input mm2s_frame_sync;
  input [0:0]mm2s_dmacr;
  input mm2s_prmry_resetn;
  input dmacntrl_ns0__3;
  input xfers_done;
  input mm2s_halt;
  input dma_err;
  input mm2s_soft_reset;
  input \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  input p_2_in;
  input [12:0]Q;
  input dmacntrl_ns11_out__0;
  input zero_vsize_err1;
  input m_axis_mm2s_sts_tready;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  input [0:0]CO;
  input [15:0]crnt_start_address;
  input [0:0]dma_interr_reg;
  input [0:0]mm2s_axi2ip_wrce;
  input dma_interr_reg_0;
  input dma_interr_reg_1;
  input \FSM_sequential_dmacntrl_cs_reg[2]_0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[7]_0 ;

  wire [0:0]CO;
  wire [48:0]D;
  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[2]_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ;
  wire \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ;
  wire \GEN_FREE_RUN_MODE.frame_sync_aligned ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[19]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6_n_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ;
  wire all_lines_xfred_d1;
  wire \cmnds_queued[0]_i_1_n_0 ;
  wire \cmnds_queued[4]_i_2_n_0 ;
  wire \cmnds_queued[4]_i_3_n_0 ;
  wire \cmnds_queued[4]_i_4_n_0 ;
  wire \cmnds_queued[4]_i_5_n_0 ;
  wire \cmnds_queued[4]_i_6_n_0 ;
  wire \cmnds_queued[7]_i_2_n_0 ;
  wire \cmnds_queued[7]_i_4_n_0 ;
  wire \cmnds_queued[7]_i_5_n_0 ;
  wire \cmnds_queued[7]_i_6_n_0 ;
  wire [7:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_0 ;
  wire \cmnds_queued_reg[4]_i_1_n_1 ;
  wire \cmnds_queued_reg[4]_i_1_n_2 ;
  wire \cmnds_queued_reg[4]_i_1_n_3 ;
  wire \cmnds_queued_reg[4]_i_1_n_4 ;
  wire \cmnds_queued_reg[4]_i_1_n_5 ;
  wire \cmnds_queued_reg[4]_i_1_n_6 ;
  wire \cmnds_queued_reg[4]_i_1_n_7 ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire \cmnds_queued_reg[7]_i_3_n_2 ;
  wire \cmnds_queued_reg[7]_i_3_n_3 ;
  wire \cmnds_queued_reg[7]_i_3_n_5 ;
  wire \cmnds_queued_reg[7]_i_3_n_6 ;
  wire \cmnds_queued_reg[7]_i_3_n_7 ;
  wire [15:0]crnt_start_address;
  wire [31:16]dm_address;
  wire dma_err;
  wire [0:0]dma_interr_reg;
  wire dma_interr_reg_0;
  wire dma_interr_reg_1;
  wire [2:0]dmacntrl_cs;
  wire dmacntrl_ns0__3;
  wire dmacntrl_ns11_out__0;
  wire dmacntrl_ns1__13;
  wire dmacntrl_ns4;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire mm2s_all_lines_xfred;
  wire [0:0]mm2s_axi2ip_wrce;
  wire [0:0]mm2s_dmacr;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire p_0_in;
  wire p_2_in;
  wire sts_idle;
  wire tstvect_fsync0;
  wire tstvect_fsync_d2;
  wire \vert_count[0]_i_10_n_0 ;
  wire \vert_count[0]_i_1_n_0 ;
  wire \vert_count[0]_i_3_n_0 ;
  wire \vert_count[0]_i_4_n_0 ;
  wire \vert_count[0]_i_5_n_0 ;
  wire \vert_count[0]_i_6_n_0 ;
  wire \vert_count[0]_i_7_n_0 ;
  wire \vert_count[0]_i_8_n_0 ;
  wire \vert_count[0]_i_9_n_0 ;
  wire \vert_count[12]_i_2__0_n_0 ;
  wire \vert_count[4]_i_2_n_0 ;
  wire \vert_count[4]_i_3_n_0 ;
  wire \vert_count[4]_i_4_n_0 ;
  wire \vert_count[4]_i_5_n_0 ;
  wire \vert_count[4]_i_6_n_0 ;
  wire \vert_count[4]_i_7_n_0 ;
  wire \vert_count[4]_i_8_n_0 ;
  wire \vert_count[4]_i_9_n_0 ;
  wire \vert_count[8]_i_2_n_0 ;
  wire \vert_count[8]_i_3_n_0 ;
  wire \vert_count[8]_i_4_n_0 ;
  wire \vert_count[8]_i_5_n_0 ;
  wire \vert_count[8]_i_6_n_0 ;
  wire \vert_count[8]_i_7_n_0 ;
  wire \vert_count[8]_i_8_n_0 ;
  wire \vert_count[8]_i_9_n_0 ;
  wire [12:0]vert_count_reg;
  wire \vert_count_reg[0]_i_2_n_0 ;
  wire \vert_count_reg[0]_i_2_n_1 ;
  wire \vert_count_reg[0]_i_2_n_2 ;
  wire \vert_count_reg[0]_i_2_n_3 ;
  wire \vert_count_reg[0]_i_2_n_4 ;
  wire \vert_count_reg[0]_i_2_n_5 ;
  wire \vert_count_reg[0]_i_2_n_6 ;
  wire \vert_count_reg[0]_i_2_n_7 ;
  wire \vert_count_reg[12]_i_1_n_7 ;
  wire \vert_count_reg[4]_i_1_n_0 ;
  wire \vert_count_reg[4]_i_1_n_1 ;
  wire \vert_count_reg[4]_i_1_n_2 ;
  wire \vert_count_reg[4]_i_1_n_3 ;
  wire \vert_count_reg[4]_i_1_n_4 ;
  wire \vert_count_reg[4]_i_1_n_5 ;
  wire \vert_count_reg[4]_i_1_n_6 ;
  wire \vert_count_reg[4]_i_1_n_7 ;
  wire \vert_count_reg[8]_i_1_n_0 ;
  wire \vert_count_reg[8]_i_1_n_1 ;
  wire \vert_count_reg[8]_i_1_n_2 ;
  wire \vert_count_reg[8]_i_1_n_3 ;
  wire \vert_count_reg[8]_i_1_n_4 ;
  wire \vert_count_reg[8]_i_1_n_5 ;
  wire \vert_count_reg[8]_i_1_n_6 ;
  wire \vert_count_reg[8]_i_1_n_7 ;
  wire write_cmnd_cmb;
  wire xfers_done;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire zero_vsize_err1;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(tstvect_fsync_d2),
        .I1(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ),
        .O(tstvect_fsync0));
  LUT6 #(
    .INIT(64'h5F50FFFF3F300000)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1 
       (.I0(dmacntrl_ns11_out__0),
        .I1(dmacntrl_ns1__13),
        .I2(dmacntrl_cs[2]),
        .I3(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h002200000030FFFF)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I1(frame_sync_reg),
        .I2(mm2s_dmacr),
        .I3(p_2_in),
        .I4(dmacntrl_cs[1]),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F20FFFF2F200000)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1 
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_ns11_out__0),
        .I2(dmacntrl_cs[2]),
        .I3(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000BC0080)) 
    \FSM_sequential_dmacntrl_cs[1]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .I3(frame_sync_reg),
        .I4(mm2s_dmacr),
        .I5(p_2_in),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0055FFFFC0000000)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1 
       (.I0(dmacntrl_ns1__13),
        .I1(dmacntrl_cs[1]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[2]_0 ),
        .I3(dmacntrl_cs[0]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2 
       (.I0(mm2s_halt),
        .I1(dma_err),
        .I2(mm2s_soft_reset),
        .I3(frame_sync_reg),
        .I4(dmacntrl_ns4),
        .O(dmacntrl_ns1__13));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h5F5E)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_ns0__3),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5 
       (.I0(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ),
        .I2(vert_count_reg[6]),
        .I3(vert_count_reg[7]),
        .I4(vert_count_reg[4]),
        .I5(vert_count_reg[5]),
        .O(dmacntrl_ns4));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6 
       (.I0(vert_count_reg[11]),
        .I1(vert_count_reg[9]),
        .I2(vert_count_reg[8]),
        .I3(vert_count_reg[12]),
        .I4(vert_count_reg[10]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_7 
       (.I0(vert_count_reg[2]),
        .I1(vert_count_reg[3]),
        .I2(vert_count_reg[0]),
        .I3(vert_count_reg[1]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(p_0_in));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(p_0_in));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1 
       (.I0(sts_idle),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_ns0__3),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .O(mm2s_ftchcmdsts_idle));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ),
        .I1(cmnds_queued_reg[7]),
        .I2(cmnds_queued_reg[6]),
        .I3(cmnds_queued_reg[4]),
        .I4(cmnds_queued_reg[5]),
        .I5(xfers_done),
        .O(sts_idle));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .I2(cmnds_queued_reg[0]),
        .I3(cmnds_queued_reg[1]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.all_lines_xfred_d1_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_all_lines_xfred),
        .Q(all_lines_xfred_d1),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h00AEFFFFFFFFFFFF)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1 
       (.I0(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ),
        .I1(all_lines_xfred_d1),
        .I2(mm2s_all_lines_xfred),
        .I3(mm2s_frame_sync),
        .I4(mm2s_dmacr),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_i_1_n_0 ),
        .Q(\GEN_DONE_FOR_SNF.GEN_FOR_FREE_RUN.xfred_started_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(mm2s_prmry_resetn),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .I1(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000008FFFFFFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[2]),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I4(dmacntrl_ns11_out__0),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1 
       (.I0(frame_sync_reg),
        .I1(p_2_in),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I3(dmacntrl_cs[2]),
        .I4(dmacntrl_cs[0]),
        .I5(dmacntrl_cs[1]),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/dma_interr_i_1 
       (.I0(dma_interr_reg),
        .I1(mm2s_axi2ip_wrce),
        .I2(dma_interr_reg_0),
        .I3(zero_vsize_err),
        .I4(zero_hsize_err),
        .I5(dma_interr_reg_1),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2 
       (.I0(crnt_start_address[3]),
        .I1(load_new_addr),
        .I2(dm_address[19]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3 
       (.I0(crnt_start_address[2]),
        .I1(load_new_addr),
        .I2(dm_address[18]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4 
       (.I0(crnt_start_address[1]),
        .I1(load_new_addr),
        .I2(dm_address[17]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5 
       (.I0(crnt_start_address[0]),
        .I1(load_new_addr),
        .I2(dm_address[16]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2 
       (.I0(crnt_start_address[7]),
        .I1(load_new_addr),
        .I2(dm_address[23]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3 
       (.I0(crnt_start_address[6]),
        .I1(load_new_addr),
        .I2(dm_address[22]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4 
       (.I0(crnt_start_address[5]),
        .I1(load_new_addr),
        .I2(dm_address[21]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5 
       (.I0(crnt_start_address[4]),
        .I1(load_new_addr),
        .I2(dm_address[20]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2 
       (.I0(crnt_start_address[11]),
        .I1(load_new_addr),
        .I2(dm_address[27]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3 
       (.I0(crnt_start_address[10]),
        .I1(load_new_addr),
        .I2(dm_address[26]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4 
       (.I0(crnt_start_address[9]),
        .I1(load_new_addr),
        .I2(dm_address[25]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5 
       (.I0(crnt_start_address[8]),
        .I1(load_new_addr),
        .I2(dm_address[24]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000003008)) 
    \VFLIP_DISABLE.dm_address[31]_i_1 
       (.I0(mm2s_dmacr),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[2]),
        .I3(dmacntrl_cs[0]),
        .I4(frame_sync_reg),
        .I5(p_2_in),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3 
       (.I0(crnt_start_address[15]),
        .I1(load_new_addr),
        .I2(dm_address[31]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4 
       (.I0(crnt_start_address[14]),
        .I1(load_new_addr),
        .I2(dm_address[30]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5 
       (.I0(crnt_start_address[13]),
        .I1(load_new_addr),
        .I2(dm_address[29]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6 
       (.I0(crnt_start_address[12]),
        .I1(load_new_addr),
        .I2(dm_address[28]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 ),
        .Q(dm_address[16]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ),
        .Q(dm_address[17]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ),
        .Q(dm_address[18]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ),
        .Q(dm_address[19]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 ),
        .Q(dm_address[20]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ),
        .Q(dm_address[21]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ),
        .Q(dm_address[22]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ),
        .Q(dm_address[23]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 ),
        .Q(dm_address[24]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ),
        .Q(dm_address[25]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ),
        .Q(dm_address[26]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ),
        .Q(dm_address[27]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 ),
        .Q(dm_address[28]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ),
        .Q(dm_address[29]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ),
        .Q(dm_address[30]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ),
        .Q(dm_address[31]),
        .R(p_0_in));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1 
       (.I0(cmnds_queued_reg[0]),
        .O(\cmnds_queued[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2 
       (.I0(cmnds_queued_reg[1]),
        .O(\cmnds_queued[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[4]),
        .O(\cmnds_queued[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .O(\cmnds_queued[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[2]),
        .O(\cmnds_queued[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \cmnds_queued[4]_i_6 
       (.I0(cmnds_queued_reg[1]),
        .I1(m_axis_mm2s_sts_tready),
        .I2(\cmnds_queued_reg[0]_0 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(\cmnds_queued[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \cmnds_queued[7]_i_2 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(m_axis_mm2s_sts_tready),
        .I2(\cmnds_queued_reg[0]_0 ),
        .O(\cmnds_queued[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4 
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5 
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .O(\cmnds_queued[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued[0]_i_1_n_0 ),
        .Q(cmnds_queued_reg[0]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_7 ),
        .Q(cmnds_queued_reg[1]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_6 ),
        .Q(cmnds_queued_reg[2]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_5 ),
        .Q(cmnds_queued_reg[3]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1_n_4 ),
        .Q(cmnds_queued_reg[4]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1_n_0 ,\cmnds_queued_reg[4]_i_1_n_1 ,\cmnds_queued_reg[4]_i_1_n_2 ,\cmnds_queued_reg[4]_i_1_n_3 }),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],\cmnds_queued[4]_i_2_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1_n_4 ,\cmnds_queued_reg[4]_i_1_n_5 ,\cmnds_queued_reg[4]_i_1_n_6 ,\cmnds_queued_reg[4]_i_1_n_7 }),
        .S({\cmnds_queued[4]_i_3_n_0 ,\cmnds_queued[4]_i_4_n_0 ,\cmnds_queued[4]_i_5_n_0 ,\cmnds_queued[4]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_7 ),
        .Q(cmnds_queued_reg[5]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_6 ),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\cmnds_queued[7]_i_2_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3_n_5 ),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3 
       (.CI(\cmnds_queued_reg[4]_i_1_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3_n_2 ,\cmnds_queued_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3_n_5 ,\cmnds_queued_reg[7]_i_3_n_6 ,\cmnds_queued_reg[7]_i_3_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4_n_0 ,\cmnds_queued[7]_i_5_n_0 ,\cmnds_queued[7]_i_6_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_FREE_RUN_MODE.frame_sync_aligned ),
        .Q(tstvect_fsync_d2),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAEA)) 
    \vert_count[0]_i_1 
       (.I0(load_new_addr),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .I3(dmacntrl_cs[2]),
        .I4(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ),
        .I5(dmacntrl_ns11_out__0),
        .O(\vert_count[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_10 
       (.I0(vert_count_reg[0]),
        .I1(Q[0]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_3 
       (.I0(Q[3]),
        .I1(load_new_addr),
        .I2(vert_count_reg[3]),
        .O(\vert_count[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_4 
       (.I0(Q[2]),
        .I1(load_new_addr),
        .I2(vert_count_reg[2]),
        .O(\vert_count[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_5 
       (.I0(Q[1]),
        .I1(load_new_addr),
        .I2(vert_count_reg[1]),
        .O(\vert_count[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[0]_i_6 
       (.I0(Q[0]),
        .I1(load_new_addr),
        .I2(vert_count_reg[0]),
        .O(\vert_count[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_7 
       (.I0(vert_count_reg[3]),
        .I1(Q[3]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_8 
       (.I0(vert_count_reg[2]),
        .I1(Q[2]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[0]_i_9 
       (.I0(vert_count_reg[1]),
        .I1(Q[1]),
        .I2(load_new_addr),
        .O(\vert_count[0]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[12]_i_2__0 
       (.I0(vert_count_reg[12]),
        .I1(Q[12]),
        .I2(load_new_addr),
        .O(\vert_count[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_2 
       (.I0(Q[7]),
        .I1(load_new_addr),
        .I2(vert_count_reg[7]),
        .O(\vert_count[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_3 
       (.I0(Q[6]),
        .I1(load_new_addr),
        .I2(vert_count_reg[6]),
        .O(\vert_count[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_4 
       (.I0(Q[5]),
        .I1(load_new_addr),
        .I2(vert_count_reg[5]),
        .O(\vert_count[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[4]_i_5 
       (.I0(Q[4]),
        .I1(load_new_addr),
        .I2(vert_count_reg[4]),
        .O(\vert_count[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_6 
       (.I0(vert_count_reg[7]),
        .I1(Q[7]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_7 
       (.I0(vert_count_reg[6]),
        .I1(Q[6]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_8 
       (.I0(vert_count_reg[5]),
        .I1(Q[5]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[4]_i_9 
       (.I0(vert_count_reg[4]),
        .I1(Q[4]),
        .I2(load_new_addr),
        .O(\vert_count[4]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_2 
       (.I0(Q[11]),
        .I1(load_new_addr),
        .I2(vert_count_reg[11]),
        .O(\vert_count[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_3 
       (.I0(Q[10]),
        .I1(load_new_addr),
        .I2(vert_count_reg[10]),
        .O(\vert_count[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_4 
       (.I0(Q[9]),
        .I1(load_new_addr),
        .I2(vert_count_reg[9]),
        .O(\vert_count[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \vert_count[8]_i_5 
       (.I0(Q[8]),
        .I1(load_new_addr),
        .I2(vert_count_reg[8]),
        .O(\vert_count[8]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_6 
       (.I0(vert_count_reg[11]),
        .I1(Q[11]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_7 
       (.I0(vert_count_reg[10]),
        .I1(Q[10]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_8 
       (.I0(vert_count_reg[9]),
        .I1(Q[9]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \vert_count[8]_i_9 
       (.I0(vert_count_reg[8]),
        .I1(Q[8]),
        .I2(load_new_addr),
        .O(\vert_count[8]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_7 ),
        .Q(vert_count_reg[0]),
        .R(p_0_in));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\vert_count_reg[0]_i_2_n_0 ,\vert_count_reg[0]_i_2_n_1 ,\vert_count_reg[0]_i_2_n_2 ,\vert_count_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[0]_i_3_n_0 ,\vert_count[0]_i_4_n_0 ,\vert_count[0]_i_5_n_0 ,\vert_count[0]_i_6_n_0 }),
        .O({\vert_count_reg[0]_i_2_n_4 ,\vert_count_reg[0]_i_2_n_5 ,\vert_count_reg[0]_i_2_n_6 ,\vert_count_reg[0]_i_2_n_7 }),
        .S({\vert_count[0]_i_7_n_0 ,\vert_count[0]_i_8_n_0 ,\vert_count[0]_i_9_n_0 ,\vert_count[0]_i_10_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_5 ),
        .Q(vert_count_reg[10]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_4 ),
        .Q(vert_count_reg[11]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[12]_i_1_n_7 ),
        .Q(vert_count_reg[12]),
        .R(p_0_in));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[12]_i_1 
       (.CI(\vert_count_reg[8]_i_1_n_0 ),
        .CO(\NLW_vert_count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vert_count_reg[12]_i_1_O_UNCONNECTED [3:1],\vert_count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,\vert_count[12]_i_2__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_6 ),
        .Q(vert_count_reg[1]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_5 ),
        .Q(vert_count_reg[2]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[0]_i_2_n_4 ),
        .Q(vert_count_reg[3]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_7 ),
        .Q(vert_count_reg[4]),
        .R(p_0_in));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[4]_i_1 
       (.CI(\vert_count_reg[0]_i_2_n_0 ),
        .CO({\vert_count_reg[4]_i_1_n_0 ,\vert_count_reg[4]_i_1_n_1 ,\vert_count_reg[4]_i_1_n_2 ,\vert_count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[4]_i_2_n_0 ,\vert_count[4]_i_3_n_0 ,\vert_count[4]_i_4_n_0 ,\vert_count[4]_i_5_n_0 }),
        .O({\vert_count_reg[4]_i_1_n_4 ,\vert_count_reg[4]_i_1_n_5 ,\vert_count_reg[4]_i_1_n_6 ,\vert_count_reg[4]_i_1_n_7 }),
        .S({\vert_count[4]_i_6_n_0 ,\vert_count[4]_i_7_n_0 ,\vert_count[4]_i_8_n_0 ,\vert_count[4]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_6 ),
        .Q(vert_count_reg[5]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_5 ),
        .Q(vert_count_reg[6]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[4]_i_1_n_4 ),
        .Q(vert_count_reg[7]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_7 ),
        .Q(vert_count_reg[8]),
        .R(p_0_in));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[8]_i_1 
       (.CI(\vert_count_reg[4]_i_1_n_0 ),
        .CO({\vert_count_reg[8]_i_1_n_0 ,\vert_count_reg[8]_i_1_n_1 ,\vert_count_reg[8]_i_1_n_2 ,\vert_count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\vert_count[8]_i_2_n_0 ,\vert_count[8]_i_3_n_0 ,\vert_count[8]_i_4_n_0 ,\vert_count[8]_i_5_n_0 }),
        .O({\vert_count_reg[8]_i_1_n_4 ,\vert_count_reg[8]_i_1_n_5 ,\vert_count_reg[8]_i_1_n_6 ,\vert_count_reg[8]_i_1_n_7 }),
        .S({\vert_count[8]_i_6_n_0 ,\vert_count[8]_i_7_n_0 ,\vert_count[8]_i_8_n_0 ,\vert_count[8]_i_9_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(\vert_count[0]_i_1_n_0 ),
        .D(\vert_count_reg[8]_i_1_n_6 ),
        .Q(vert_count_reg[9]),
        .R(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h8)) 
    zero_vsize_err_i_1
       (.I0(load_new_addr),
        .I1(zero_vsize_err1),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    zero_vsize_err_i_2
       (.I0(dmacntrl_cs[0]),
        .I1(dmacntrl_cs[2]),
        .I2(dmacntrl_cs[1]),
        .I3(p_2_in),
        .I4(mm2s_dmacr),
        .I5(frame_sync_reg),
        .O(load_new_addr));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(p_0_in));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sm" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sm__parameterized0
   (tstvect_fsync_d2,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ,
    zero_vsize_err,
    zero_hsize_err,
    halt_i0,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ,
    halted_set_i0,
    s2mm_ftchcmdsts_idle,
    \FSM_sequential_dmacntrl_cs_reg[1]_0 ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ,
    E,
    D,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ,
    s2mm_dma_interr_set,
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg ,
    \VFLIP_DISABLE.dm_address_reg[15]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    regdir_idle_i1,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ,
    m_axi_s2mm_aclk,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_2 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ,
    s_axis_s2mm_aclk,
    drop_fsync_d_pulse_gen_fsize_less_err,
    s2mm_dmac2cdc_fsync_out,
    zero_vsize_err0,
    zero_hsize_err0,
    s2mm_soft_reset,
    soft_reset_d1,
    halt_i_reg,
    run_stop_d1,
    s2mm_dmacr,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ,
    ch2_delay_cnt_en,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ,
    s2mm_vid2cdc_packet_sof,
    ch2_irqthresh_decr_mask_sig,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ,
    \FSM_sequential_dmacntrl_cs_reg[1]_1 ,
    datamover_idle,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ,
    s2mm_halt,
    \FSM_sequential_dmacntrl_cs_reg[1]_2 ,
    Q,
    \vert_count_reg[3]_0 ,
    flag_to_repeat_after_fsize_less_err,
    out,
    valid_frame_sync_d2,
    lsize_more_mismatch_err,
    lsize_mismatch_err,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ,
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ,
    s2mm_fsize_more_or_sof_late_s,
    \cmnds_queued_reg[0]_0 ,
    m_axis_s2mm_sts_tready,
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ,
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ,
    CO,
    crnt_start_address,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ,
    s2mm_axi2ip_wrce,
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ,
    \VFLIP_DISABLE.dm_address_reg[15]_1 ,
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ,
    \cmnds_queued_reg[7]_0 );
  output tstvect_fsync_d2;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  output \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  output zero_vsize_err;
  output zero_hsize_err;
  output halt_i0;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  output halted_set_i0;
  output s2mm_ftchcmdsts_idle;
  output \FSM_sequential_dmacntrl_cs_reg[1]_0 ;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  output [0:0]E;
  output [4:0]D;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  output s2mm_dma_interr_set;
  output [48:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  output \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ;
  output \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ;
  output \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg ;
  output [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  input regdir_idle_i1;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ;
  input m_axi_s2mm_aclk;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_2 ;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ;
  input s_axis_s2mm_aclk;
  input drop_fsync_d_pulse_gen_fsize_less_err;
  input s2mm_dmac2cdc_fsync_out;
  input zero_vsize_err0;
  input zero_hsize_err0;
  input s2mm_soft_reset;
  input soft_reset_d1;
  input halt_i_reg;
  input run_stop_d1;
  input [1:0]s2mm_dmacr;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  input ch2_delay_cnt_en;
  input \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;
  input s2mm_vid2cdc_packet_sof;
  input ch2_irqthresh_decr_mask_sig;
  input \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ;
  input \FSM_sequential_dmacntrl_cs_reg[1]_1 ;
  input datamover_idle;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  input s2mm_halt;
  input \FSM_sequential_dmacntrl_cs_reg[1]_2 ;
  input [12:0]Q;
  input \vert_count_reg[3]_0 ;
  input flag_to_repeat_after_fsize_less_err;
  input out;
  input valid_frame_sync_d2;
  input lsize_more_mismatch_err;
  input lsize_mismatch_err;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  input [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  input [1:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  input s2mm_fsize_more_or_sof_late_s;
  input [0:0]\cmnds_queued_reg[0]_0 ;
  input m_axis_s2mm_sts_tready;
  input \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ;
  input \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ;
  input [0:0]CO;
  input [15:0]crnt_start_address;
  input [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  input [0:0]s2mm_axi2ip_wrce;
  input \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  input [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  input [0:0]\cmnds_queued_reg[7]_0 ;

  wire [0:0]CO;
  wire [4:0]D;
  wire [1:0]\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] ;
  wire [4:0]\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg ;
  wire \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ;
  wire [0:0]E;
  wire \FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[1]_0 ;
  wire \FSM_sequential_dmacntrl_cs_reg[1]_1 ;
  wire \FSM_sequential_dmacntrl_cs_reg[1]_2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5__0_n_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_2 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1 ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ;
  wire [15:0]\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ;
  wire \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ;
  wire [48:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ;
  wire \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ;
  wire [12:0]Q;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ;
  wire [0:0]\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ;
  wire \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15]_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6 ;
  wire \VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7 ;
  wire ch2_delay_cnt_en;
  wire ch2_irqthresh_decr_mask_sig;
  wire \cmnds_queued[0]_i_1__0_n_0 ;
  wire \cmnds_queued[4]_i_2__0_n_0 ;
  wire \cmnds_queued[4]_i_3__0_n_0 ;
  wire \cmnds_queued[4]_i_4__0_n_0 ;
  wire \cmnds_queued[4]_i_5__0_n_0 ;
  wire \cmnds_queued[4]_i_6__0_n_0 ;
  wire \cmnds_queued[7]_i_2__0_n_0 ;
  wire \cmnds_queued[7]_i_4__0_n_0 ;
  wire \cmnds_queued[7]_i_5__0_n_0 ;
  wire \cmnds_queued[7]_i_6__0_n_0 ;
  wire [7:0]cmnds_queued_reg;
  wire [0:0]\cmnds_queued_reg[0]_0 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_0 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_1 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_2 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_3 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_4 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_5 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_6 ;
  wire \cmnds_queued_reg[4]_i_1__0_n_7 ;
  wire [0:0]\cmnds_queued_reg[7]_0 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_2 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_3 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_5 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_6 ;
  wire \cmnds_queued_reg[7]_i_3__0_n_7 ;
  wire [15:0]crnt_start_address;
  wire datamover_idle;
  wire [31:16]dm_address;
  wire [2:0]dmacntrl_cs;
  wire [1:0]dmacntrl_ns;
  wire drop_fsync_d_pulse_gen_fsize_less_err;
  wire flag_to_repeat_after_fsize_less_err;
  wire frame_sync_d3;
  wire frame_sync_reg;
  wire fsize_mismatch_err_flag_int;
  wire halt_i0;
  wire halt_i_reg;
  wire halted_set_i0;
  wire lsize_mismatch_err;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire out;
  wire regdir_idle_i1;
  wire run_stop_d1;
  wire [0:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set;
  wire s2mm_dmac2cdc_fsync_out;
  wire [1:0]s2mm_dmacr;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_ftchcmdsts_idle;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_s2mm_aclk;
  wire soft_reset_d1;
  wire tstvect_fsync_d2;
  wire valid_frame_sync_d2;
  wire \vert_count[0]_i_1__0_n_0 ;
  wire \vert_count[0]_i_3__0_n_0 ;
  wire \vert_count[0]_i_4__0_n_0 ;
  wire \vert_count[0]_i_5__0_n_0 ;
  wire \vert_count[0]_i_6__0_n_0 ;
  wire \vert_count[12]_i_2_n_0 ;
  wire \vert_count[4]_i_2__0_n_0 ;
  wire \vert_count[4]_i_3__0_n_0 ;
  wire \vert_count[4]_i_4__0_n_0 ;
  wire \vert_count[4]_i_5__0_n_0 ;
  wire \vert_count[8]_i_2__0_n_0 ;
  wire \vert_count[8]_i_3__0_n_0 ;
  wire \vert_count[8]_i_4__0_n_0 ;
  wire \vert_count[8]_i_5__0_n_0 ;
  wire [12:0]vert_count_reg;
  wire \vert_count_reg[0]_i_2__0_n_0 ;
  wire \vert_count_reg[0]_i_2__0_n_1 ;
  wire \vert_count_reg[0]_i_2__0_n_2 ;
  wire \vert_count_reg[0]_i_2__0_n_3 ;
  wire \vert_count_reg[0]_i_2__0_n_4 ;
  wire \vert_count_reg[0]_i_2__0_n_5 ;
  wire \vert_count_reg[0]_i_2__0_n_6 ;
  wire \vert_count_reg[0]_i_2__0_n_7 ;
  wire \vert_count_reg[12]_i_1__0_n_7 ;
  wire \vert_count_reg[3]_0 ;
  wire \vert_count_reg[4]_i_1__0_n_0 ;
  wire \vert_count_reg[4]_i_1__0_n_1 ;
  wire \vert_count_reg[4]_i_1__0_n_2 ;
  wire \vert_count_reg[4]_i_1__0_n_3 ;
  wire \vert_count_reg[4]_i_1__0_n_4 ;
  wire \vert_count_reg[4]_i_1__0_n_5 ;
  wire \vert_count_reg[4]_i_1__0_n_6 ;
  wire \vert_count_reg[4]_i_1__0_n_7 ;
  wire \vert_count_reg[8]_i_1__0_n_0 ;
  wire \vert_count_reg[8]_i_1__0_n_1 ;
  wire \vert_count_reg[8]_i_1__0_n_2 ;
  wire \vert_count_reg[8]_i_1__0_n_3 ;
  wire \vert_count_reg[8]_i_1__0_n_4 ;
  wire \vert_count_reg[8]_i_1__0_n_5 ;
  wire \vert_count_reg[8]_i_1__0_n_6 ;
  wire \vert_count_reg[8]_i_1__0_n_7 ;
  wire write_cmnd_cmb;
  wire zero_hsize_err;
  wire zero_hsize_err0;
  wire zero_vsize_err;
  wire zero_vsize_err0;
  wire [3:3]\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_vert_count_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:1]\NLW_vert_count_reg[12]_i_1__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFF)) 
    \DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_i_3 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ),
        .I1(fsize_mismatch_err_flag_int),
        .I2(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg [1]),
        .I3(\DYNAMIC_GENLOCK_FOR_MASTER.mstr_reverse_order_reg [0]),
        .I4(valid_frame_sync_d2),
        .I5(s2mm_dmacr[1]),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_1 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_i_1 
       (.I0(flag_to_repeat_after_fsize_less_err),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I3(out),
        .I4(valid_frame_sync_d2),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg ));
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg_0 ),
        .I1(E),
        .I2(out),
        .I3(valid_frame_sync_d2),
        .I4(flag_to_repeat_after_fsize_less_err),
        .O(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_reg ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[0]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [0]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[1]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [1]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[2]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [2]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[3]_i_1 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [3]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(flag_to_repeat_after_fsize_less_err),
        .I3(lsize_more_mismatch_err),
        .I4(lsize_mismatch_err),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_3 
       (.I0(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4] [4]),
        .I1(flag_to_repeat_after_fsize_less_err),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0 [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hFFF80700)) 
    \FSM_sequential_dmacntrl_cs[0]_i_1__0 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ),
        .I3(dmacntrl_ns[0]),
        .I4(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00A3FFFFFFA3)) 
    \FSM_sequential_dmacntrl_cs[0]_i_2__0 
       (.I0(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ),
        .I1(dmacntrl_cs[0]),
        .I2(dmacntrl_cs[1]),
        .I3(dmacntrl_cs[2]),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .O(dmacntrl_ns[0]));
  LUT6 #(
    .INIT(64'h0003000200000002)) 
    \FSM_sequential_dmacntrl_cs[0]_i_3 
       (.I0(s2mm_dmacr[0]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_1 ),
        .I2(frame_sync_reg),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I4(dmacntrl_cs[0]),
        .I5(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .O(\FSM_sequential_dmacntrl_cs[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hAFA8)) 
    \FSM_sequential_dmacntrl_cs[1]_i_1__0 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ),
        .I3(dmacntrl_ns[1]),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3222322232777722)) 
    \FSM_sequential_dmacntrl_cs[1]_i_2__0 
       (.I0(dmacntrl_cs[2]),
        .I1(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I3(dmacntrl_cs[1]),
        .I4(dmacntrl_cs[0]),
        .I5(\FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0 ),
        .O(dmacntrl_ns[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \FSM_sequential_dmacntrl_cs[1]_i_3__0 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I1(frame_sync_reg),
        .I2(s2mm_dmacr[0]),
        .I3(s2mm_halt),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I5(s2mm_soft_reset),
        .O(\FSM_sequential_dmacntrl_cs[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFCFCFC8C8C8CA)) 
    \FSM_sequential_dmacntrl_cs[2]_i_1__0 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \FSM_sequential_dmacntrl_cs[2]_i_2__0 
       (.I0(s2mm_halt),
        .I1(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I2(s2mm_soft_reset),
        .I3(frame_sync_reg),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_3 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ),
        .I2(frame_sync_reg),
        .I3(\FSM_sequential_dmacntrl_cs_reg[1]_1 ),
        .I4(dmacntrl_cs[0]),
        .I5(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00010000FFFFFFFF)) 
    \FSM_sequential_dmacntrl_cs[2]_i_4__0 
       (.I0(vert_count_reg[5]),
        .I1(vert_count_reg[11]),
        .I2(vert_count_reg[8]),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ),
        .I5(dmacntrl_cs[2]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_dmacntrl_cs[2]_i_5__0 
       (.I0(vert_count_reg[9]),
        .I1(vert_count_reg[2]),
        .I2(vert_count_reg[12]),
        .I3(vert_count_reg[6]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_dmacntrl_cs[2]_i_6__0 
       (.I0(vert_count_reg[1]),
        .I1(vert_count_reg[0]),
        .I2(vert_count_reg[3]),
        .I3(vert_count_reg[4]),
        .I4(vert_count_reg[7]),
        .I5(vert_count_reg[10]),
        .O(\FSM_sequential_dmacntrl_cs[2]_i_6__0_n_0 ));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[0]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[0]),
        .R(regdir_idle_i1));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[1]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[1]),
        .R(regdir_idle_i1));
  (* FSM_ENCODED_STATES = "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000" *) 
  FDRE \FSM_sequential_dmacntrl_cs_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_dmacntrl_cs[2]_i_1__0_n_0 ),
        .Q(dmacntrl_cs[2]),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'h00000000AAA8AAAA)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__2 
       (.I0(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ),
        .I1(s2mm_soft_reset),
        .I2(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from ),
        .I3(s2mm_halt),
        .I4(s2mm_dmacr[0]),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ),
        .O(s2mm_ftchcmdsts_idle));
  LUT6 #(
    .INIT(64'hFFFFDFFF00000000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0 
       (.I0(s2mm_dmacr[0]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_1 ),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_2 ),
        .I3(frame_sync_reg),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I5(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5__0_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[0]),
        .I2(cmnds_queued_reg[1]),
        .I3(cmnds_queued_reg[5]),
        .I4(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0 ),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5__0 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(dmacntrl_cs[0]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6 
       (.I0(cmnds_queued_reg[7]),
        .I1(cmnds_queued_reg[6]),
        .I2(cmnds_queued_reg[4]),
        .I3(cmnds_queued_reg[2]),
        .O(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(drop_fsync_d_pulse_gen_fsize_less_err),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_2 ));
  LUT5 #(
    .INIT(32'h0000FE00)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I3(out),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1_n_0 ),
        .Q(fsize_mismatch_err_flag_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_4 
       (.I0(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ),
        .I1(s2mm_halt),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .O(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_ored ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s10 ),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .R(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmac2cdc_fsync_out),
        .Q(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1 ),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'h808880888088A0A8)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1 
       (.I0(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0 ),
        .I1(ch2_delay_cnt_en),
        .I2(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ),
        .I3(s2mm_vid2cdc_packet_sof),
        .I4(fsize_mismatch_err_flag_int),
        .I5(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_2 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFEFFFE00)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(fsize_mismatch_err_flag_int),
        .I3(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_1 ),
        .I4(ch2_irqthresh_decr_mask_sig),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_2 ));
  LUT6 #(
    .INIT(64'hFFFF000000040000)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I4(out),
        .I5(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I4(out),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0 ),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [3]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[16]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[17]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [4]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[18]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[19]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[20]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[21]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[22]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[23]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[24]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[25]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[26]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[27]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [5]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[28]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[29]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[30]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(dm_address[31]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [6]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [7]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [8]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .R(regdir_idle_i1));
  FDRE \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0 ),
        .D(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0 [9]),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1__0 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .O(write_cmnd_cmb));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(write_cmnd_cmb),
        .Q(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .R(regdir_idle_i1));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4 
       (.I0(fsize_mismatch_err_flag_int),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1 
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I1(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I2(\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag ),
        .O(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFF0)) 
    \I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1 
       (.I0(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0 ),
        .I1(s2mm_axi2ip_wrce),
        .I2(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .I3(zero_hsize_err),
        .I4(zero_vsize_err),
        .I5(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_2__0 
       (.I0(dm_address[19]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_3__0 
       (.I0(dm_address[18]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_4__0 
       (.I0(dm_address[17]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[19]_i_5__0 
       (.I0(dm_address[16]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_2__0 
       (.I0(dm_address[23]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_3__0 
       (.I0(dm_address[22]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_4__0 
       (.I0(dm_address[21]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[23]_i_5__0 
       (.I0(dm_address[20]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_2__0 
       (.I0(dm_address[27]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_3__0 
       (.I0(dm_address[26]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_4__0 
       (.I0(dm_address[25]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[27]_i_5__0 
       (.I0(dm_address[24]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h04FF)) 
    \VFLIP_DISABLE.dm_address[31]_i_1__0 
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I3(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_3__0 
       (.I0(dm_address[31]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_4__0 
       (.I0(dm_address[30]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_5__0 
       (.I0(dm_address[29]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \VFLIP_DISABLE.dm_address[31]_i_6__0 
       (.I0(dm_address[28]),
        .I1(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .I2(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [0]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [0]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [10]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [10]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [11]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [11]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [12]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [12]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [13]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [13]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [14]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [14]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [15]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [15]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[16] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7 ),
        .Q(dm_address[16]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[17] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6 ),
        .Q(dm_address[17]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[18] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5 ),
        .Q(dm_address[18]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[19] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4 ),
        .Q(dm_address[19]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[19]_i_1__0 
       (.CI(CO),
        .CO({\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[19]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[19]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [1]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[20] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7 ),
        .Q(dm_address[20]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[21] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6 ),
        .Q(dm_address[21]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[22] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5 ),
        .Q(dm_address[22]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[23] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4 ),
        .Q(dm_address[23]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[23]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[19]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[23]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[23]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[24] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7 ),
        .Q(dm_address[24]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[25] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6 ),
        .Q(dm_address[25]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[26] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5 ),
        .Q(dm_address[26]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[27] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4 ),
        .Q(dm_address[27]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[27]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[23]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[27]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[27]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[28] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7 ),
        .Q(dm_address[28]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[29] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6 ),
        .Q(dm_address[29]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [2]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[30] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5 ),
        .Q(dm_address[30]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[31] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4 ),
        .Q(dm_address[31]),
        .R(regdir_idle_i1));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[31]_i_2__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_VFLIP_DISABLE.dm_address_reg[31]_i_2__0_CO_UNCONNECTED [3],\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_4 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_5 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_6 ,\VFLIP_DISABLE.dm_address_reg[31]_i_2__0_n_7 }),
        .S({\VFLIP_DISABLE.dm_address[31]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_5__0_n_0 ,\VFLIP_DISABLE.dm_address[31]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [3]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [4]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [4]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [5]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [5]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [6]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [6]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [7]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [7]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [8]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [8]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \VFLIP_DISABLE.dm_address_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\VFLIP_DISABLE.dm_address[31]_i_1__0_n_0 ),
        .D(\VFLIP_DISABLE.dm_address_reg[15]_1 [9]),
        .Q(\VFLIP_DISABLE.dm_address_reg[15]_0 [9]),
        .R(regdir_idle_i1));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[0]_i_1__0 
       (.I0(cmnds_queued_reg[0]),
        .O(\cmnds_queued[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmnds_queued[4]_i_2__0 
       (.I0(cmnds_queued_reg[1]),
        .O(\cmnds_queued[4]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_3__0 
       (.I0(cmnds_queued_reg[3]),
        .I1(cmnds_queued_reg[4]),
        .O(\cmnds_queued[4]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_4__0 
       (.I0(cmnds_queued_reg[2]),
        .I1(cmnds_queued_reg[3]),
        .O(\cmnds_queued[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[4]_i_5__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(cmnds_queued_reg[2]),
        .O(\cmnds_queued[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hA655)) 
    \cmnds_queued[4]_i_6__0 
       (.I0(cmnds_queued_reg[1]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(\cmnds_queued_reg[0]_0 ),
        .I3(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .O(\cmnds_queued[4]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \cmnds_queued[7]_i_2__0 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\cmnds_queued_reg[0]_0 ),
        .I2(m_axis_s2mm_sts_tready),
        .O(\cmnds_queued[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_4__0 
       (.I0(cmnds_queued_reg[6]),
        .I1(cmnds_queued_reg[7]),
        .O(\cmnds_queued[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_5__0 
       (.I0(cmnds_queued_reg[5]),
        .I1(cmnds_queued_reg[6]),
        .O(\cmnds_queued[7]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cmnds_queued[7]_i_6__0 
       (.I0(cmnds_queued_reg[4]),
        .I1(cmnds_queued_reg[5]),
        .O(\cmnds_queued[7]_i_6__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued[0]_i_1__0_n_0 ),
        .Q(cmnds_queued_reg[0]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_7 ),
        .Q(cmnds_queued_reg[1]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_6 ),
        .Q(cmnds_queued_reg[2]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_5 ),
        .Q(cmnds_queued_reg[3]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[4]_i_1__0_n_4 ),
        .Q(cmnds_queued_reg[4]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\cmnds_queued_reg[4]_i_1__0_n_0 ,\cmnds_queued_reg[4]_i_1__0_n_1 ,\cmnds_queued_reg[4]_i_1__0_n_2 ,\cmnds_queued_reg[4]_i_1__0_n_3 }),
        .CYINIT(cmnds_queued_reg[0]),
        .DI({cmnds_queued_reg[3:1],\cmnds_queued[4]_i_2__0_n_0 }),
        .O({\cmnds_queued_reg[4]_i_1__0_n_4 ,\cmnds_queued_reg[4]_i_1__0_n_5 ,\cmnds_queued_reg[4]_i_1__0_n_6 ,\cmnds_queued_reg[4]_i_1__0_n_7 }),
        .S({\cmnds_queued[4]_i_3__0_n_0 ,\cmnds_queued[4]_i_4__0_n_0 ,\cmnds_queued[4]_i_5__0_n_0 ,\cmnds_queued[4]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3__0_n_7 ),
        .Q(cmnds_queued_reg[5]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3__0_n_6 ),
        .Q(cmnds_queued_reg[6]),
        .R(\cmnds_queued_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \cmnds_queued_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\cmnds_queued[7]_i_2__0_n_0 ),
        .D(\cmnds_queued_reg[7]_i_3__0_n_5 ),
        .Q(cmnds_queued_reg[7]),
        .R(\cmnds_queued_reg[7]_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \cmnds_queued_reg[7]_i_3__0 
       (.CI(\cmnds_queued_reg[4]_i_1__0_n_0 ),
        .CO({\NLW_cmnds_queued_reg[7]_i_3__0_CO_UNCONNECTED [3:2],\cmnds_queued_reg[7]_i_3__0_n_2 ,\cmnds_queued_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cmnds_queued_reg[5:4]}),
        .O({\NLW_cmnds_queued_reg[7]_i_3__0_O_UNCONNECTED [3],\cmnds_queued_reg[7]_i_3__0_n_5 ,\cmnds_queued_reg[7]_i_3__0_n_6 ,\cmnds_queued_reg[7]_i_3__0_n_7 }),
        .S({1'b0,\cmnds_queued[7]_i_4__0_n_0 ,\cmnds_queued[7]_i_5__0_n_0 ,\cmnds_queued[7]_i_6__0_n_0 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    dma_interr_i_3
       (.I0(zero_vsize_err),
        .I1(zero_hsize_err),
        .I2(\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0 ),
        .I4(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0 ),
        .I5(s2mm_fsize_more_or_sof_late_s),
        .O(s2mm_dma_interr_set));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d2_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_aligned ),
        .Q(tstvect_fsync_d2),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_d3_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(tstvect_fsync_d2),
        .Q(frame_sync_d3),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    frame_sync_reg_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(frame_sync_d3),
        .Q(frame_sync_reg),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFAEFFAEFFFFFFAE)) 
    halt_i_i_2__0
       (.I0(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_1 ),
        .I1(s2mm_soft_reset),
        .I2(soft_reset_d1),
        .I3(halt_i_reg),
        .I4(run_stop_d1),
        .I5(s2mm_dmacr[0]),
        .O(halt_i0));
  LUT3 #(
    .INIT(8'h08)) 
    halted_set_i_i_1__0
       (.I0(s2mm_ftchcmdsts_idle),
        .I1(datamover_idle),
        .I2(s2mm_dmacr[0]),
        .O(halted_set_i0));
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[0]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[10]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[11]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[12]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[13]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[14]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[15]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[1]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[23]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[2]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[32]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[33]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[34]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[35]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[36]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[37]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[38]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[39]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [24]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[3]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[40]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[41]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [26]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[42]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [27]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[43]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [28]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[44]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [29]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[45]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [30]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[46]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [31]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[47]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [32]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[48]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [33]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[49]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [34]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[4]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[50]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [35]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[51]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [36]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[52]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [37]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[53]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [38]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[54]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [39]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[55]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [40]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[56]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [41]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[57]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [42]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[58]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [43]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[59]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [44]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[5]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[60]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [45]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[61]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [46]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[62]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [47]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[63]_i_3 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [48]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[6]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[7]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[8]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \s_axis_cmd_tdata[9]_i_1 
       (.I0(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0 ),
        .I1(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9] ),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1 [9]));
  LUT5 #(
    .INIT(32'h0004FFFF)) 
    \vert_count[0]_i_1__0 
       (.I0(dmacntrl_cs[2]),
        .I1(dmacntrl_cs[1]),
        .I2(\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]_0 ),
        .I3(\FSM_sequential_dmacntrl_cs[2]_i_2__0_n_0 ),
        .I4(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[0]_i_3__0 
       (.I0(Q[3]),
        .I1(vert_count_reg[3]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[0]_i_4__0 
       (.I0(Q[2]),
        .I1(vert_count_reg[2]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[0]_i_5__0 
       (.I0(Q[1]),
        .I1(vert_count_reg[1]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[0]_i_6__0 
       (.I0(Q[0]),
        .I1(vert_count_reg[0]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[0]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[12]_i_2 
       (.I0(Q[12]),
        .I1(vert_count_reg[12]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[4]_i_2__0 
       (.I0(Q[7]),
        .I1(vert_count_reg[7]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[4]_i_3__0 
       (.I0(Q[6]),
        .I1(vert_count_reg[6]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[4]_i_4__0 
       (.I0(Q[5]),
        .I1(vert_count_reg[5]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[4]_i_5__0 
       (.I0(Q[4]),
        .I1(vert_count_reg[4]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[8]_i_2__0 
       (.I0(Q[11]),
        .I1(vert_count_reg[11]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[8]_i_3__0 
       (.I0(Q[10]),
        .I1(vert_count_reg[10]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[8]_i_4__0 
       (.I0(Q[9]),
        .I1(vert_count_reg[9]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \vert_count[8]_i_5__0 
       (.I0(Q[8]),
        .I1(vert_count_reg[8]),
        .I2(\FSM_sequential_dmacntrl_cs_reg[1]_0 ),
        .O(\vert_count[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[0]_i_2__0_n_7 ),
        .Q(vert_count_reg[0]),
        .R(regdir_idle_i1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\vert_count_reg[0]_i_2__0_n_0 ,\vert_count_reg[0]_i_2__0_n_1 ,\vert_count_reg[0]_i_2__0_n_2 ,\vert_count_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_dmacntrl_cs_reg[1]_0 ,\FSM_sequential_dmacntrl_cs_reg[1]_0 ,\FSM_sequential_dmacntrl_cs_reg[1]_0 ,\FSM_sequential_dmacntrl_cs_reg[1]_0 }),
        .O({\vert_count_reg[0]_i_2__0_n_4 ,\vert_count_reg[0]_i_2__0_n_5 ,\vert_count_reg[0]_i_2__0_n_6 ,\vert_count_reg[0]_i_2__0_n_7 }),
        .S({\vert_count[0]_i_3__0_n_0 ,\vert_count[0]_i_4__0_n_0 ,\vert_count[0]_i_5__0_n_0 ,\vert_count[0]_i_6__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[8]_i_1__0_n_5 ),
        .Q(vert_count_reg[10]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[8]_i_1__0_n_4 ),
        .Q(vert_count_reg[11]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[12]_i_1__0_n_7 ),
        .Q(vert_count_reg[12]),
        .R(regdir_idle_i1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[12]_i_1__0 
       (.CI(\vert_count_reg[8]_i_1__0_n_0 ),
        .CO(\NLW_vert_count_reg[12]_i_1__0_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_vert_count_reg[12]_i_1__0_O_UNCONNECTED [3:1],\vert_count_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,1'b0,\vert_count[12]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[0]_i_2__0_n_6 ),
        .Q(vert_count_reg[1]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[0]_i_2__0_n_5 ),
        .Q(vert_count_reg[2]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[0]_i_2__0_n_4 ),
        .Q(vert_count_reg[3]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[4]_i_1__0_n_7 ),
        .Q(vert_count_reg[4]),
        .R(regdir_idle_i1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[4]_i_1__0 
       (.CI(\vert_count_reg[0]_i_2__0_n_0 ),
        .CO({\vert_count_reg[4]_i_1__0_n_0 ,\vert_count_reg[4]_i_1__0_n_1 ,\vert_count_reg[4]_i_1__0_n_2 ,\vert_count_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_dmacntrl_cs_reg[1]_0 ,\FSM_sequential_dmacntrl_cs_reg[1]_0 ,\FSM_sequential_dmacntrl_cs_reg[1]_0 ,\FSM_sequential_dmacntrl_cs_reg[1]_0 }),
        .O({\vert_count_reg[4]_i_1__0_n_4 ,\vert_count_reg[4]_i_1__0_n_5 ,\vert_count_reg[4]_i_1__0_n_6 ,\vert_count_reg[4]_i_1__0_n_7 }),
        .S({\vert_count[4]_i_2__0_n_0 ,\vert_count[4]_i_3__0_n_0 ,\vert_count[4]_i_4__0_n_0 ,\vert_count[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[4]_i_1__0_n_6 ),
        .Q(vert_count_reg[5]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[4]_i_1__0_n_5 ),
        .Q(vert_count_reg[6]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[4]_i_1__0_n_4 ),
        .Q(vert_count_reg[7]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[8]_i_1__0_n_7 ),
        .Q(vert_count_reg[8]),
        .R(regdir_idle_i1));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \vert_count_reg[8]_i_1__0 
       (.CI(\vert_count_reg[4]_i_1__0_n_0 ),
        .CO({\vert_count_reg[8]_i_1__0_n_0 ,\vert_count_reg[8]_i_1__0_n_1 ,\vert_count_reg[8]_i_1__0_n_2 ,\vert_count_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\FSM_sequential_dmacntrl_cs_reg[1]_0 ,\FSM_sequential_dmacntrl_cs_reg[1]_0 ,\FSM_sequential_dmacntrl_cs_reg[1]_0 ,\FSM_sequential_dmacntrl_cs_reg[1]_0 }),
        .O({\vert_count_reg[8]_i_1__0_n_4 ,\vert_count_reg[8]_i_1__0_n_5 ,\vert_count_reg[8]_i_1__0_n_6 ,\vert_count_reg[8]_i_1__0_n_7 }),
        .S({\vert_count[8]_i_2__0_n_0 ,\vert_count[8]_i_3__0_n_0 ,\vert_count[8]_i_4__0_n_0 ,\vert_count[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \vert_count_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(\vert_count[0]_i_1__0_n_0 ),
        .D(\vert_count_reg[8]_i_1__0_n_6 ),
        .Q(vert_count_reg[9]),
        .R(regdir_idle_i1));
  FDRE #(
    .INIT(1'b0)) 
    zero_hsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_hsize_err0),
        .Q(zero_hsize_err),
        .R(regdir_idle_i1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    zero_vsize_err_i_2__0
       (.I0(dmacntrl_cs[1]),
        .I1(dmacntrl_cs[2]),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0 ),
        .I3(frame_sync_reg),
        .I4(\vert_count_reg[3]_0 ),
        .I5(dmacntrl_cs[0]),
        .O(\FSM_sequential_dmacntrl_cs_reg[1]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    zero_vsize_err_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(zero_vsize_err0),
        .Q(zero_vsize_err),
        .R(regdir_idle_i1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen
   (mm2s_vid2cdc_packet_sof,
    hold_sof_reg_0,
    \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ,
    s_valid_reg_0,
    m_axis_mm2s_aclk,
    mm2s_frame_sync,
    reset_counts,
    irqdelay_wren_i,
    mm2s_tstvect_fsync,
    ch1_delay_cnt_en,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    out,
    mm2s_dmac2cdc_fsync_out);
  output mm2s_vid2cdc_packet_sof;
  output hold_sof_reg_0;
  output \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  input s_valid_reg_0;
  input m_axis_mm2s_aclk;
  input mm2s_frame_sync;
  input reset_counts;
  input irqdelay_wren_i;
  input mm2s_tstvect_fsync;
  input ch1_delay_cnt_en;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input out;
  input mm2s_dmac2cdc_fsync_out;

  wire \DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire ch1_delay_cnt_en;
  wire hold_sof;
  wire hold_sof_i_1_n_0;
  wire hold_sof_reg_0;
  wire irqdelay_wren_i;
  wire m_axis_mm2s_aclk;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_frame_sync;
  wire mm2s_tstvect_fsync;
  wire mm2s_vid2cdc_packet_sof;
  wire out;
  wire reset_counts;
  wire s_valid;
  wire s_valid_d1;
  wire s_valid_d1_i_1_n_0;
  wire s_valid_reg_0;

  LUT6 #(
    .INIT(64'h00000000EEEEEEAE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(mm2s_tstvect_fsync),
        .I1(ch1_delay_cnt_en),
        .I2(s_valid),
        .I3(s_valid_d1),
        .I4(hold_sof),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .O(\DYNAMIC_SLAVE_MODE_FRAME_CNT.tstvect_fsync_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(hold_sof),
        .I1(s_valid_d1),
        .I2(s_valid),
        .I3(mm2s_frame_sync),
        .I4(reset_counts),
        .I5(irqdelay_wren_i),
        .O(hold_sof_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(mm2s_dmac2cdc_fsync_out),
        .O(hold_sof_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1_n_0),
        .Q(hold_sof),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h02)) 
    packet_sof_i
       (.I0(s_valid),
        .I1(s_valid_d1),
        .I2(hold_sof),
        .O(mm2s_vid2cdc_packet_sof));
  LUT2 #(
    .INIT(4'h8)) 
    s_valid_d1_i_1
       (.I0(s_valid),
        .I1(out),
        .O(s_valid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid_d1_i_1_n_0),
        .Q(s_valid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(s_valid_reg_0),
        .Q(s_valid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sof_gen" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sof_gen_0
   (s2mm_vid2cdc_packet_sof,
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ,
    s_valid_d1_reg_0,
    s_valid0,
    s_axis_s2mm_aclk,
    E,
    s2mm_dmacr,
    Q,
    out,
    s2mm_dmac2cdc_fsync_out);
  output s2mm_vid2cdc_packet_sof;
  output \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  input s_valid_d1_reg_0;
  input s_valid0;
  input s_axis_s2mm_aclk;
  input [0:0]E;
  input [0:0]s2mm_dmacr;
  input [0:0]Q;
  input out;
  input s2mm_dmac2cdc_fsync_out;

  wire [0:0]E;
  wire \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ;
  wire [0:0]Q;
  wire hold_sof;
  wire hold_sof_i_1__0_n_0;
  wire out;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmacr;
  wire s2mm_vid2cdc_packet_sof;
  wire s_axis_s2mm_aclk;
  wire s_valid;
  wire s_valid0;
  wire s_valid_d1;
  wire s_valid_d1_reg_0;

  LUT6 #(
    .INIT(64'h555DFFFF555D555D)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5 
       (.I0(E),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(hold_sof),
        .I4(s2mm_dmacr),
        .I5(Q),
        .O(\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    hold_sof_i_1__0
       (.I0(hold_sof),
        .I1(s_valid),
        .I2(s_valid_d1),
        .I3(out),
        .I4(s2mm_dmac2cdc_fsync_out),
        .O(hold_sof_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    hold_sof_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(hold_sof_i_1__0_n_0),
        .Q(hold_sof),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h02)) 
    packet_sof_i
       (.I0(s_valid),
        .I1(s_valid_d1),
        .I2(hold_sof),
        .O(s2mm_vid2cdc_packet_sof));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid),
        .Q(s_valid_d1),
        .R(s_valid_d1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    s_valid_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_valid0),
        .Q(s_valid),
        .R(s_valid_d1_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr
   (datamover_idle,
    prmry_resetn_i_reg,
    regdir_idle_i1,
    s2mm_dmacr,
    m_axi_s2mm_aclk,
    halted_set_i0,
    datamover_idle_reg_0,
    out,
    s2mm_dmasr);
  output datamover_idle;
  output prmry_resetn_i_reg;
  input regdir_idle_i1;
  input [0:0]s2mm_dmacr;
  input m_axi_s2mm_aclk;
  input halted_set_i0;
  input datamover_idle_reg_0;
  input out;
  input [0:0]s2mm_dmasr;

  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire halted_set_i0;
  wire m_axi_s2mm_aclk;
  wire out;
  wire prmry_resetn_i_reg;
  wire regdir_idle_i1;
  wire [0:0]s2mm_dmacr;
  wire [0:0]s2mm_dmasr;
  wire s2mm_halted_clr;
  wire s2mm_halted_set;

  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(regdir_idle_i1));
  FDRE halted_clr_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_dmacr),
        .Q(s2mm_halted_clr),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'hDFDD)) 
    halted_i_1__0
       (.I0(out),
        .I1(s2mm_halted_set),
        .I2(s2mm_halted_clr),
        .I3(s2mm_dmasr),
        .O(prmry_resetn_i_reg));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(s2mm_halted_set),
        .R(regdir_idle_i1));
endmodule

(* ORIG_REF_NAME = "axi_vdma_sts_mngr" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_sts_mngr_68
   (mm2s_all_idle,
    datamover_idle,
    prmry_resetn_i_reg,
    p_0_in,
    all_idle_reg_0,
    m_axi_mm2s_aclk,
    mm2s_dmacr,
    datamover_idle_reg_0,
    mm2s_prmry_resetn,
    mm2s_dmasr,
    mm2s_halt,
    halted_set_i_reg_0,
    halted_set_i_reg_1,
    mm2s_ftchcmdsts_idle);
  output mm2s_all_idle;
  output datamover_idle;
  output prmry_resetn_i_reg;
  input p_0_in;
  input all_idle_reg_0;
  input m_axi_mm2s_aclk;
  input [0:0]mm2s_dmacr;
  input datamover_idle_reg_0;
  input mm2s_prmry_resetn;
  input mm2s_dmasr;
  input mm2s_halt;
  input halted_set_i_reg_0;
  input halted_set_i_reg_1;
  input mm2s_ftchcmdsts_idle;

  wire all_idle_reg_0;
  wire datamover_idle;
  wire datamover_idle_reg_0;
  wire halted_set_i0;
  wire halted_set_i_reg_0;
  wire halted_set_i_reg_1;
  wire m_axi_mm2s_aclk;
  wire mm2s_all_idle;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halt;
  wire mm2s_halted_clr;
  wire mm2s_halted_set;
  wire mm2s_prmry_resetn;
  wire p_0_in;
  wire prmry_resetn_i_reg;

  FDSE all_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(all_idle_reg_0),
        .Q(mm2s_all_idle),
        .S(p_0_in));
  FDRE #(
    .INIT(1'b0)) 
    datamover_idle_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(datamover_idle_reg_0),
        .Q(datamover_idle),
        .R(p_0_in));
  FDRE halted_clr_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_dmacr),
        .Q(mm2s_halted_clr),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hDFDD)) 
    halted_i_1
       (.I0(mm2s_prmry_resetn),
        .I1(mm2s_halted_set),
        .I2(mm2s_halted_clr),
        .I3(mm2s_dmasr),
        .O(prmry_resetn_i_reg));
  LUT6 #(
    .INIT(64'h2020222000000000)) 
    halted_set_i_i_1
       (.I0(datamover_idle),
        .I1(mm2s_dmacr),
        .I2(mm2s_halt),
        .I3(halted_set_i_reg_0),
        .I4(halted_set_i_reg_1),
        .I5(mm2s_ftchcmdsts_idle),
        .O(halted_set_i0));
  FDRE #(
    .INIT(1'b0)) 
    halted_set_i_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(halted_set_i0),
        .Q(mm2s_halted_set),
        .R(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter
   (E,
    \state_reg[1] ,
    \state_reg[1]_0 ,
    \state_reg[0] ,
    m_axis_mm2s_tready_0,
    m_axis_mm2s_tlast,
    mm2s_dwidth_fifo_pipe_empty,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tuser_i,
    out,
    m_axis_mm2s_tready,
    mm2s_axis_resetn,
    \r0_keep_reg[3] ,
    \r0_data_reg[31] ,
    \FSM_onehot_state_reg[2] ,
    all_idle_reg,
    mm2s_halt);
  output [0:0]E;
  output \state_reg[1] ;
  output \state_reg[1]_0 ;
  output [0:0]\state_reg[0] ;
  output m_axis_mm2s_tready_0;
  output m_axis_mm2s_tlast;
  output mm2s_dwidth_fifo_pipe_empty;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_fifo_ainit_nosync;
  input m_axis_mm2s_tuser_i;
  input out;
  input m_axis_mm2s_tready;
  input mm2s_axis_resetn;
  input [3:0]\r0_keep_reg[3] ;
  input [31:0]\r0_data_reg[31] ;
  input \FSM_onehot_state_reg[2] ;
  input all_idle_reg;
  input mm2s_halt;

  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire [31:0]acc_data_reg;
  wire [3:0]acc_keep_reg;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire all_idle_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [31:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [3:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_17 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_18 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_40 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_41 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_42 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_43 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_44 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_45 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_46 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_47 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_48 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_5 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_6 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_7 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_8 ;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_0;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tuser_i;
  wire mm2s_axis_resetn;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_halt;
  wire out;
  wire [31:0]\r0_data_reg[31] ;
  wire [3:0]\r0_keep_reg[3] ;
  wire [0:0]\state_reg[0] ;
  wire \state_reg[1] ;
  wire \state_reg[1]_0 ;

  FDRE areset_r_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(m_axis_fifo_ainit_nosync),
        .Q(areset_r),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_upsizer_conversion.axisc_upsizer_0_n_8 ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .all_idle_reg(all_idle_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .m_axis_fifo_ainit_nosync(m_axis_fifo_ainit_nosync),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tready_0(m_axis_mm2s_tready_0),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .mm2s_axis_resetn(mm2s_axis_resetn),
        .mm2s_dwidth_fifo_pipe_empty(mm2s_dwidth_fifo_pipe_empty),
        .mm2s_halt(mm2s_halt),
        .\r0_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\state_reg[1]_0 (\state_reg[1] ),
        .\state_reg[1]_1 (\state_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_upsizer_conversion.axisc_upsizer_0_n_8 ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .\acc_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_upsizer_conversion.axisc_upsizer_0_n_41 ,\gen_upsizer_conversion.axisc_upsizer_0_n_42 ,\gen_upsizer_conversion.axisc_upsizer_0_n_43 ,\gen_upsizer_conversion.axisc_upsizer_0_n_44 ,\gen_upsizer_conversion.axisc_upsizer_0_n_45 ,\gen_upsizer_conversion.axisc_upsizer_0_n_46 ,\gen_upsizer_conversion.axisc_upsizer_0_n_47 ,\gen_upsizer_conversion.axisc_upsizer_0_n_48 ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .acc_last(acc_last),
        .acc_user_reg(acc_user_reg),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tlast_i(m_axis_mm2s_tlast_i),
        .m_axis_mm2s_tuser_i(m_axis_mm2s_tuser_i),
        .out(out),
        .\r0_data_reg[31]_0 (\r0_data_reg[31] ),
        .\r0_keep_reg[3]_0 (\r0_keep_reg[3] ),
        .\state_reg[0]_0 (E),
        .\state_reg[0]_1 (\state_reg[0] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axis_dwidth_converter__parameterized1
   (E,
    \state_reg[1] ,
    \r0_is_null_r_reg[1] ,
    \r0_is_null_r_reg[2] ,
    din,
    s_axis_s2mm_tready_signal,
    sig_m_valid_dup_reg,
    s_valid0,
    M_Last,
    s_axis_s2mm_aclk,
    srst,
    s_axis_s2mm_tready_i,
    M_VALID,
    \FSM_onehot_state_reg[2] ,
    \state_reg[0] ,
    s_axis_s2mm_tvalid_int,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ,
    out,
    full,
    s2mm_halt,
    s2mm_dmac2cdc_fsync_out,
    \r0_keep_reg[2] ,
    \r0_data_reg[23] );
  output [0:0]E;
  output \state_reg[1] ;
  output \r0_is_null_r_reg[1] ;
  output \r0_is_null_r_reg[2] ;
  output [36:0]din;
  output s_axis_s2mm_tready_signal;
  output [0:0]sig_m_valid_dup_reg;
  output s_valid0;
  input M_Last;
  input s_axis_s2mm_aclk;
  input srst;
  input s_axis_s2mm_tready_i;
  input M_VALID;
  input \FSM_onehot_state_reg[2] ;
  input \state_reg[0] ;
  input s_axis_s2mm_tvalid_int;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ;
  input out;
  input full;
  input s2mm_halt;
  input s2mm_dmac2cdc_fsync_out;
  input [2:0]\r0_keep_reg[2] ;
  input [23:0]\r0_data_reg[23] ;

  wire [0:0]E;
  wire \FSM_onehot_state_reg[2] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ;
  wire M_Last;
  wire M_VALID;
  wire [23:0]acc_data_reg;
  wire [2:0]acc_keep_reg;
  wire acc_last;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [36:0]din;
  wire full;
  wire [23:0]\gen_data_accumulator[1].acc_data_reg ;
  wire [2:0]\gen_data_accumulator[1].acc_keep_reg ;
  wire [23:0]\gen_data_accumulator[2].acc_data_reg ;
  wire [2:0]\gen_data_accumulator[2].acc_keep_reg ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_17 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_18 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_19 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_20 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_21 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_22 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_23 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_24 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_25 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_26 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_27 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_28 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_29 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_30 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_31 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_32 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_33 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_34 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_35 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_36 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_37 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_38 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_39 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_40 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_5 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_6 ;
  wire \gen_upsizer_conversion.axisc_upsizer_0_n_7 ;
  wire out;
  wire [23:0]\r0_data_reg[23] ;
  wire \r0_is_null_r_reg[1] ;
  wire \r0_is_null_r_reg[2] ;
  wire [2:0]\r0_keep_reg[2] ;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_halt;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_int;
  wire s_valid0;
  wire [0:0]sig_m_valid_dup_reg;
  wire srst;
  wire \state_reg[0] ;
  wire \state_reg[1] ;

  FDRE areset_r_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(srst),
        .Q(areset_r),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0 \gen_downsizer_conversion.axisc_downsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_data_accumulator[2].acc_keep_reg ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .acc_last(acc_last),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .din(din),
        .full(full),
        .\r0_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_data_accumulator[2].acc_data_reg ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .\r0_is_null_r_reg[1]_0 (\r0_is_null_r_reg[1] ),
        .\r0_is_null_r_reg[2]_0 (\r0_is_null_r_reg[2] ),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_i(s_axis_s2mm_tready_i),
        .s_valid0(s_valid0),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[1]_0 (\state_reg[1] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0 \gen_upsizer_conversion.axisc_upsizer_0 
       (.D({\gen_upsizer_conversion.axisc_upsizer_0_n_5 ,\gen_upsizer_conversion.axisc_upsizer_0_n_6 ,\gen_upsizer_conversion.axisc_upsizer_0_n_7 ,\gen_data_accumulator[2].acc_keep_reg ,\gen_data_accumulator[1].acc_keep_reg ,acc_keep_reg}),
        .\FSM_onehot_state_reg[2]_0 (\FSM_onehot_state_reg[2] ),
        .\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 (\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ),
        .M_Last(M_Last),
        .M_VALID(M_VALID),
        .\acc_data_reg[95]_0 ({\gen_upsizer_conversion.axisc_upsizer_0_n_17 ,\gen_upsizer_conversion.axisc_upsizer_0_n_18 ,\gen_upsizer_conversion.axisc_upsizer_0_n_19 ,\gen_upsizer_conversion.axisc_upsizer_0_n_20 ,\gen_upsizer_conversion.axisc_upsizer_0_n_21 ,\gen_upsizer_conversion.axisc_upsizer_0_n_22 ,\gen_upsizer_conversion.axisc_upsizer_0_n_23 ,\gen_upsizer_conversion.axisc_upsizer_0_n_24 ,\gen_upsizer_conversion.axisc_upsizer_0_n_25 ,\gen_upsizer_conversion.axisc_upsizer_0_n_26 ,\gen_upsizer_conversion.axisc_upsizer_0_n_27 ,\gen_upsizer_conversion.axisc_upsizer_0_n_28 ,\gen_upsizer_conversion.axisc_upsizer_0_n_29 ,\gen_upsizer_conversion.axisc_upsizer_0_n_30 ,\gen_upsizer_conversion.axisc_upsizer_0_n_31 ,\gen_upsizer_conversion.axisc_upsizer_0_n_32 ,\gen_upsizer_conversion.axisc_upsizer_0_n_33 ,\gen_upsizer_conversion.axisc_upsizer_0_n_34 ,\gen_upsizer_conversion.axisc_upsizer_0_n_35 ,\gen_upsizer_conversion.axisc_upsizer_0_n_36 ,\gen_upsizer_conversion.axisc_upsizer_0_n_37 ,\gen_upsizer_conversion.axisc_upsizer_0_n_38 ,\gen_upsizer_conversion.axisc_upsizer_0_n_39 ,\gen_upsizer_conversion.axisc_upsizer_0_n_40 ,\gen_data_accumulator[2].acc_data_reg ,\gen_data_accumulator[1].acc_data_reg ,acc_data_reg}),
        .acc_last(acc_last),
        .areset_r(areset_r),
        .d2_ready(d2_ready),
        .d2_valid(d2_valid),
        .out(out),
        .\r0_data_reg[23]_0 (\r0_data_reg[23] ),
        .\r0_keep_reg[2]_0 (\r0_keep_reg[2] ),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tready_signal(s_axis_s2mm_tready_signal),
        .s_axis_s2mm_tvalid_int(s_axis_s2mm_tvalid_int),
        .sig_m_valid_dup_reg(sig_m_valid_dup_reg),
        .\state_reg[0]_0 (E));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer
   (\state_reg[1]_0 ,
    \state_reg[1]_1 ,
    d2_ready,
    m_axis_mm2s_tready_0,
    m_axis_mm2s_tlast,
    mm2s_dwidth_fifo_pipe_empty,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    acc_last,
    m_axis_mm2s_aclk,
    acc_user_reg,
    m_axis_fifo_ainit_nosync,
    m_axis_mm2s_tready,
    mm2s_axis_resetn,
    d2_valid,
    areset_r,
    all_idle_reg,
    mm2s_halt,
    D,
    \r0_data_reg[95]_0 );
  output \state_reg[1]_0 ;
  output \state_reg[1]_1 ;
  output d2_ready;
  output m_axis_mm2s_tready_0;
  output m_axis_mm2s_tlast;
  output mm2s_dwidth_fifo_pipe_empty;
  output [23:0]m_axis_mm2s_tdata;
  output [2:0]m_axis_mm2s_tkeep;
  output [0:0]m_axis_mm2s_tuser;
  input acc_last;
  input m_axis_mm2s_aclk;
  input [0:0]acc_user_reg;
  input m_axis_fifo_ainit_nosync;
  input m_axis_mm2s_tready;
  input mm2s_axis_resetn;
  input d2_valid;
  input areset_r;
  input all_idle_reg;
  input mm2s_halt;
  input [11:0]D;
  input [95:0]\r0_data_reg[95]_0 ;

  wire [1:0]A;
  wire [11:0]D;
  wire acc_last;
  wire [0:0]acc_user_reg;
  wire all_idle_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire m_axis_fifo_ainit_nosync;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tlast_INST_0_i_1_n_0;
  wire m_axis_mm2s_tready;
  wire m_axis_mm2s_tready_0;
  wire [0:0]m_axis_mm2s_tuser;
  wire mm2s_axis_resetn;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_halt;
  wire [23:0]p_0_in;
  wire [95:0]p_0_in1_in;
  wire [95:0]\r0_data_reg[95]_0 ;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire [2:2]r0_is_end;
  wire [2:1]r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire \r0_is_null_r[3]_i_1_n_0 ;
  wire \r0_is_null_r[3]_i_2_n_0 ;
  wire \r0_keep_reg_n_0_[0] ;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[1] ;
  wire \r0_keep_reg_n_0_[2] ;
  wire \r0_keep_reg_n_0_[3] ;
  wire \r0_keep_reg_n_0_[4] ;
  wire \r0_keep_reg_n_0_[5] ;
  wire \r0_keep_reg_n_0_[6] ;
  wire \r0_keep_reg_n_0_[7] ;
  wire \r0_keep_reg_n_0_[8] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire r0_out_sel_next_r;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_2_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3_n_0 ;
  wire r0_out_sel_r0;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r0_user_reg_n_0_[0] ;
  wire [2:0]r1_keep;
  wire \r1_keep[0]_i_1_n_0 ;
  wire \r1_keep[1]_i_1_n_0 ;
  wire \r1_keep[2]_i_1_n_0 ;
  wire r1_last_reg_n_0;
  wire r1_load;
  wire [0:0]r1_user;
  wire \r1_user[0]_i_1_n_0 ;
  wire [2:0]state;
  wire \state[1]_i_2__0_n_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg[1]_1 ;
  wire \state_reg_n_0_[2] ;

  LUT6 #(
    .INIT(64'h00000000AEA2EA2A)) 
    \GEN_DWIDTH_NO_SOF.M_AXIS_TLAST_D1_i_1 
       (.I0(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .I1(\state_reg[1]_1 ),
        .I2(d2_ready),
        .I3(r1_last_reg_n_0),
        .I4(\state_reg_n_0_[2] ),
        .I5(m_axis_fifo_ainit_nosync),
        .O(\state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    all_idle_i_2
       (.I0(\state_reg[1]_1 ),
        .I1(all_idle_reg),
        .I2(mm2s_halt),
        .O(mm2s_dwidth_fifo_pipe_empty));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[0]_INST_0 
       (.I0(p_0_in1_in[72]),
        .I1(p_0_in1_in[24]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[48]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[0]),
        .O(m_axis_mm2s_tdata[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[10]_INST_0 
       (.I0(p_0_in1_in[82]),
        .I1(p_0_in1_in[34]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[58]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[10]),
        .O(m_axis_mm2s_tdata[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[11]_INST_0 
       (.I0(p_0_in1_in[83]),
        .I1(p_0_in1_in[35]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[59]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[11]),
        .O(m_axis_mm2s_tdata[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[12]_INST_0 
       (.I0(p_0_in1_in[84]),
        .I1(p_0_in1_in[36]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[60]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[12]),
        .O(m_axis_mm2s_tdata[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[13]_INST_0 
       (.I0(p_0_in1_in[85]),
        .I1(p_0_in1_in[37]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[61]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[13]),
        .O(m_axis_mm2s_tdata[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[14]_INST_0 
       (.I0(p_0_in1_in[86]),
        .I1(p_0_in1_in[38]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[62]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[14]),
        .O(m_axis_mm2s_tdata[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[15]_INST_0 
       (.I0(p_0_in1_in[87]),
        .I1(p_0_in1_in[39]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[63]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[15]),
        .O(m_axis_mm2s_tdata[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[16]_INST_0 
       (.I0(p_0_in1_in[88]),
        .I1(p_0_in1_in[40]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[64]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[16]),
        .O(m_axis_mm2s_tdata[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[17]_INST_0 
       (.I0(p_0_in1_in[89]),
        .I1(p_0_in1_in[41]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[65]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[17]),
        .O(m_axis_mm2s_tdata[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[18]_INST_0 
       (.I0(p_0_in1_in[90]),
        .I1(p_0_in1_in[42]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[66]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[18]),
        .O(m_axis_mm2s_tdata[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[19]_INST_0 
       (.I0(p_0_in1_in[91]),
        .I1(p_0_in1_in[43]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[67]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[19]),
        .O(m_axis_mm2s_tdata[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[1]_INST_0 
       (.I0(p_0_in1_in[73]),
        .I1(p_0_in1_in[25]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[49]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[1]),
        .O(m_axis_mm2s_tdata[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[20]_INST_0 
       (.I0(p_0_in1_in[92]),
        .I1(p_0_in1_in[44]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[68]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[20]),
        .O(m_axis_mm2s_tdata[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[21]_INST_0 
       (.I0(p_0_in1_in[93]),
        .I1(p_0_in1_in[45]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[69]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[21]),
        .O(m_axis_mm2s_tdata[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[22]_INST_0 
       (.I0(p_0_in1_in[94]),
        .I1(p_0_in1_in[46]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[70]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[22]),
        .O(m_axis_mm2s_tdata[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[23]_INST_0 
       (.I0(p_0_in1_in[95]),
        .I1(p_0_in1_in[47]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[71]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[23]),
        .O(m_axis_mm2s_tdata[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[2]_INST_0 
       (.I0(p_0_in1_in[74]),
        .I1(p_0_in1_in[26]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[50]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[2]),
        .O(m_axis_mm2s_tdata[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[3]_INST_0 
       (.I0(p_0_in1_in[75]),
        .I1(p_0_in1_in[27]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[51]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[3]),
        .O(m_axis_mm2s_tdata[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[4]_INST_0 
       (.I0(p_0_in1_in[76]),
        .I1(p_0_in1_in[28]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[52]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[4]),
        .O(m_axis_mm2s_tdata[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[5]_INST_0 
       (.I0(p_0_in1_in[77]),
        .I1(p_0_in1_in[29]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[53]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[5]),
        .O(m_axis_mm2s_tdata[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[6]_INST_0 
       (.I0(p_0_in1_in[78]),
        .I1(p_0_in1_in[30]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[54]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[6]),
        .O(m_axis_mm2s_tdata[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[7]_INST_0 
       (.I0(p_0_in1_in[79]),
        .I1(p_0_in1_in[31]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[55]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[7]),
        .O(m_axis_mm2s_tdata[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[8]_INST_0 
       (.I0(p_0_in1_in[80]),
        .I1(p_0_in1_in[32]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[56]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[8]),
        .O(m_axis_mm2s_tdata[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tdata[9]_INST_0 
       (.I0(p_0_in1_in[81]),
        .I1(p_0_in1_in[33]),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(p_0_in1_in[57]),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(p_0_in1_in[9]),
        .O(m_axis_mm2s_tdata[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tkeep[0]_INST_0 
       (.I0(r1_keep[0]),
        .I1(\r0_keep_reg_n_0_[3] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_keep_reg_n_0_[6] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_keep_reg_n_0_[0] ),
        .O(m_axis_mm2s_tkeep[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tkeep[1]_INST_0 
       (.I0(r1_keep[1]),
        .I1(\r0_keep_reg_n_0_[4] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_keep_reg_n_0_[7] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_keep_reg_n_0_[1] ),
        .O(m_axis_mm2s_tkeep[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \m_axis_mm2s_tkeep[2]_INST_0 
       (.I0(r1_keep[2]),
        .I1(\r0_keep_reg_n_0_[5] ),
        .I2(\r0_out_sel_r_reg_n_0_[0] ),
        .I3(\r0_keep_reg_n_0_[8] ),
        .I4(\r0_out_sel_r_reg_n_0_[1] ),
        .I5(\r0_keep_reg_n_0_[2] ),
        .O(m_axis_mm2s_tkeep[2]));
  LUT5 #(
    .INIT(32'hEDFF4800)) 
    m_axis_mm2s_tlast_INST_0
       (.I0(\state_reg_n_0_[2] ),
        .I1(r1_last_reg_n_0),
        .I2(d2_ready),
        .I3(\state_reg[1]_1 ),
        .I4(m_axis_mm2s_tlast_INST_0_i_1_n_0),
        .O(m_axis_mm2s_tlast));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    m_axis_mm2s_tlast_INST_0_i_1
       (.I0(r0_is_end),
        .I1(r0_is_null_r[1]),
        .I2(r0_is_null_r[2]),
        .I3(r0_last_reg_n_0),
        .O(m_axis_mm2s_tlast_INST_0_i_1_n_0));
  LUT4 #(
    .INIT(16'h8830)) 
    \m_axis_mm2s_tuser[0]_INST_0 
       (.I0(r1_user),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(\r0_user_reg_n_0_[0] ),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(m_axis_mm2s_tuser));
  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[95]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [64]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [65]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [66]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [67]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [68]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [69]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [70]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [71]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[1]_i_1 
       (.I0(D[3]),
        .I1(D[5]),
        .I2(D[4]),
        .I3(\r0_is_null_r[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_null_r[1]),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[2]_i_1 
       (.I0(D[6]),
        .I1(D[8]),
        .I2(D[7]),
        .I3(\r0_is_null_r[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_null_r[2]),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF01FF00000100)) 
    \r0_is_null_r[3]_i_1 
       (.I0(D[9]),
        .I1(D[11]),
        .I2(D[10]),
        .I3(\r0_is_null_r[3]_i_2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_is_end),
        .O(\r0_is_null_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \r0_is_null_r[3]_i_2 
       (.I0(d2_ready),
        .I1(d2_valid),
        .O(\r0_is_null_r[3]_i_2_n_0 ));
  FDRE \r0_is_null_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(r0_is_null_r[1]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(r0_is_null_r[2]),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[3]_i_1_n_0 ),
        .Q(r0_is_end),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(\r0_keep_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(\r0_keep_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(\r0_keep_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(\r0_keep_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(\r0_keep_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(\r0_keep_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(\r0_keep_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(\r0_keep_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(\r0_keep_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFDDDDDD0222AAAA)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(m_axis_mm2s_tready),
        .I1(A[1]),
        .I2(r0_is_null_r[1]),
        .I3(r0_is_null_r[2]),
        .I4(r0_is_end),
        .I5(A[0]),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFCCCE)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(d2_ready),
        .I1(\r0_out_sel_next_r[1]_i_3_n_0 ),
        .I2(\state_reg[1]_1 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(areset_r),
        .O(r0_out_sel_next_r));
  LUT5 #(
    .INIT(32'hF7F0F0F0)) 
    \r0_out_sel_next_r[1]_i_2 
       (.I0(r0_is_end),
        .I1(r0_is_null_r[2]),
        .I2(A[1]),
        .I3(A[0]),
        .I4(m_axis_mm2s_tready),
        .O(\r0_out_sel_next_r[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFA0AA8000000000)) 
    \r0_out_sel_next_r[1]_i_3 
       (.I0(r0_is_end),
        .I1(r0_is_null_r[1]),
        .I2(r0_is_null_r[2]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .I5(m_axis_mm2s_tready),
        .O(\r0_out_sel_next_r[1]_i_3_n_0 ));
  FDSE \r0_out_sel_next_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(A[0]),
        .S(r0_out_sel_next_r));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_2_n_0 ),
        .Q(A[1]),
        .R(r0_out_sel_next_r));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(A[0]),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(A[1]),
        .I1(m_axis_mm2s_tready),
        .I2(r0_out_sel_r0),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFA0AA8000000000)) 
    \r0_out_sel_r[1]_i_2 
       (.I0(r0_is_end),
        .I1(r0_is_null_r[1]),
        .I2(r0_is_null_r[2]),
        .I3(A[1]),
        .I4(A[0]),
        .I5(m_axis_mm2s_tready),
        .O(r0_out_sel_r0));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(r0_out_sel_next_r));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r0_load),
        .D(acc_user_reg),
        .Q(\r0_user_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[0]_i_1 
       (.I0(\r0_data_reg_n_0_[72] ),
        .I1(p_0_in1_in[24]),
        .I2(A[0]),
        .I3(p_0_in1_in[48]),
        .I4(A[1]),
        .I5(p_0_in1_in[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[10]_i_1 
       (.I0(\r0_data_reg_n_0_[82] ),
        .I1(p_0_in1_in[34]),
        .I2(A[0]),
        .I3(p_0_in1_in[58]),
        .I4(A[1]),
        .I5(p_0_in1_in[10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[11]_i_1 
       (.I0(\r0_data_reg_n_0_[83] ),
        .I1(p_0_in1_in[35]),
        .I2(A[0]),
        .I3(p_0_in1_in[59]),
        .I4(A[1]),
        .I5(p_0_in1_in[11]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[12]_i_1 
       (.I0(\r0_data_reg_n_0_[84] ),
        .I1(p_0_in1_in[36]),
        .I2(A[0]),
        .I3(p_0_in1_in[60]),
        .I4(A[1]),
        .I5(p_0_in1_in[12]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[13]_i_1 
       (.I0(\r0_data_reg_n_0_[85] ),
        .I1(p_0_in1_in[37]),
        .I2(A[0]),
        .I3(p_0_in1_in[61]),
        .I4(A[1]),
        .I5(p_0_in1_in[13]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[14]_i_1 
       (.I0(\r0_data_reg_n_0_[86] ),
        .I1(p_0_in1_in[38]),
        .I2(A[0]),
        .I3(p_0_in1_in[62]),
        .I4(A[1]),
        .I5(p_0_in1_in[14]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[15]_i_1 
       (.I0(\r0_data_reg_n_0_[87] ),
        .I1(p_0_in1_in[39]),
        .I2(A[0]),
        .I3(p_0_in1_in[63]),
        .I4(A[1]),
        .I5(p_0_in1_in[15]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[16]_i_1 
       (.I0(\r0_data_reg_n_0_[88] ),
        .I1(p_0_in1_in[40]),
        .I2(A[0]),
        .I3(p_0_in1_in[64]),
        .I4(A[1]),
        .I5(p_0_in1_in[16]),
        .O(p_0_in[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[17]_i_1 
       (.I0(\r0_data_reg_n_0_[89] ),
        .I1(p_0_in1_in[41]),
        .I2(A[0]),
        .I3(p_0_in1_in[65]),
        .I4(A[1]),
        .I5(p_0_in1_in[17]),
        .O(p_0_in[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[18]_i_1 
       (.I0(\r0_data_reg_n_0_[90] ),
        .I1(p_0_in1_in[42]),
        .I2(A[0]),
        .I3(p_0_in1_in[66]),
        .I4(A[1]),
        .I5(p_0_in1_in[18]),
        .O(p_0_in[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[19]_i_1 
       (.I0(\r0_data_reg_n_0_[91] ),
        .I1(p_0_in1_in[43]),
        .I2(A[0]),
        .I3(p_0_in1_in[67]),
        .I4(A[1]),
        .I5(p_0_in1_in[19]),
        .O(p_0_in[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[1]_i_1 
       (.I0(\r0_data_reg_n_0_[73] ),
        .I1(p_0_in1_in[25]),
        .I2(A[0]),
        .I3(p_0_in1_in[49]),
        .I4(A[1]),
        .I5(p_0_in1_in[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[20]_i_1 
       (.I0(\r0_data_reg_n_0_[92] ),
        .I1(p_0_in1_in[44]),
        .I2(A[0]),
        .I3(p_0_in1_in[68]),
        .I4(A[1]),
        .I5(p_0_in1_in[20]),
        .O(p_0_in[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[21]_i_1 
       (.I0(\r0_data_reg_n_0_[93] ),
        .I1(p_0_in1_in[45]),
        .I2(A[0]),
        .I3(p_0_in1_in[69]),
        .I4(A[1]),
        .I5(p_0_in1_in[21]),
        .O(p_0_in[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[22]_i_1 
       (.I0(\r0_data_reg_n_0_[94] ),
        .I1(p_0_in1_in[46]),
        .I2(A[0]),
        .I3(p_0_in1_in[70]),
        .I4(A[1]),
        .I5(p_0_in1_in[22]),
        .O(p_0_in[22]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[23]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg[1]_1 ),
        .I2(\state_reg_n_0_[2] ),
        .O(r1_load));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[23]_i_2 
       (.I0(\r0_data_reg_n_0_[95] ),
        .I1(p_0_in1_in[47]),
        .I2(A[0]),
        .I3(p_0_in1_in[71]),
        .I4(A[1]),
        .I5(p_0_in1_in[23]),
        .O(p_0_in[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[2]_i_1 
       (.I0(\r0_data_reg_n_0_[74] ),
        .I1(p_0_in1_in[26]),
        .I2(A[0]),
        .I3(p_0_in1_in[50]),
        .I4(A[1]),
        .I5(p_0_in1_in[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[3]_i_1 
       (.I0(\r0_data_reg_n_0_[75] ),
        .I1(p_0_in1_in[27]),
        .I2(A[0]),
        .I3(p_0_in1_in[51]),
        .I4(A[1]),
        .I5(p_0_in1_in[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[4]_i_1 
       (.I0(\r0_data_reg_n_0_[76] ),
        .I1(p_0_in1_in[28]),
        .I2(A[0]),
        .I3(p_0_in1_in[52]),
        .I4(A[1]),
        .I5(p_0_in1_in[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[5]_i_1 
       (.I0(\r0_data_reg_n_0_[77] ),
        .I1(p_0_in1_in[29]),
        .I2(A[0]),
        .I3(p_0_in1_in[53]),
        .I4(A[1]),
        .I5(p_0_in1_in[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[6]_i_1 
       (.I0(\r0_data_reg_n_0_[78] ),
        .I1(p_0_in1_in[30]),
        .I2(A[0]),
        .I3(p_0_in1_in[54]),
        .I4(A[1]),
        .I5(p_0_in1_in[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[7]_i_1 
       (.I0(\r0_data_reg_n_0_[79] ),
        .I1(p_0_in1_in[31]),
        .I2(A[0]),
        .I3(p_0_in1_in[55]),
        .I4(A[1]),
        .I5(p_0_in1_in[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[8]_i_1 
       (.I0(\r0_data_reg_n_0_[80] ),
        .I1(p_0_in1_in[32]),
        .I2(A[0]),
        .I3(p_0_in1_in[56]),
        .I4(A[1]),
        .I5(p_0_in1_in[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_data[9]_i_1 
       (.I0(\r0_data_reg_n_0_[81] ),
        .I1(p_0_in1_in[33]),
        .I2(A[0]),
        .I3(p_0_in1_in[57]),
        .I4(A[1]),
        .I5(p_0_in1_in[9]),
        .O(p_0_in[9]));
  FDRE \r1_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[0]),
        .Q(p_0_in1_in[72]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[10]),
        .Q(p_0_in1_in[82]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[11]),
        .Q(p_0_in1_in[83]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[12]),
        .Q(p_0_in1_in[84]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[13]),
        .Q(p_0_in1_in[85]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[14]),
        .Q(p_0_in1_in[86]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[15]),
        .Q(p_0_in1_in[87]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[16]),
        .Q(p_0_in1_in[88]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[17]),
        .Q(p_0_in1_in[89]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[18]),
        .Q(p_0_in1_in[90]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[19]),
        .Q(p_0_in1_in[91]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[1]),
        .Q(p_0_in1_in[73]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[20]),
        .Q(p_0_in1_in[92]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[21]),
        .Q(p_0_in1_in[93]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[22]),
        .Q(p_0_in1_in[94]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[23]),
        .Q(p_0_in1_in[95]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[2]),
        .Q(p_0_in1_in[74]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[3]),
        .Q(p_0_in1_in[75]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[4]),
        .Q(p_0_in1_in[76]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[5]),
        .Q(p_0_in1_in[77]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[6]),
        .Q(p_0_in1_in[78]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[7]),
        .Q(p_0_in1_in[79]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[8]),
        .Q(p_0_in1_in[80]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(p_0_in[9]),
        .Q(p_0_in1_in[81]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_keep[0]_i_1 
       (.I0(\r0_keep_reg_n_0_[9] ),
        .I1(\r0_keep_reg_n_0_[3] ),
        .I2(A[0]),
        .I3(\r0_keep_reg_n_0_[6] ),
        .I4(A[1]),
        .I5(\r0_keep_reg_n_0_[0] ),
        .O(\r1_keep[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_keep[1]_i_1 
       (.I0(\r0_keep_reg_n_0_[10] ),
        .I1(\r0_keep_reg_n_0_[4] ),
        .I2(A[0]),
        .I3(\r0_keep_reg_n_0_[7] ),
        .I4(A[1]),
        .I5(\r0_keep_reg_n_0_[1] ),
        .O(\r1_keep[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \r1_keep[2]_i_1 
       (.I0(\r0_keep_reg_n_0_[11] ),
        .I1(\r0_keep_reg_n_0_[5] ),
        .I2(A[0]),
        .I3(\r0_keep_reg_n_0_[8] ),
        .I4(A[1]),
        .I5(\r0_keep_reg_n_0_[2] ),
        .O(\r1_keep[2]_i_1_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[0]_i_1_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[1]_i_1_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_keep[2]_i_1_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_user[0]_i_1 
       (.I0(A[1]),
        .I1(\r0_user_reg_n_0_[0] ),
        .I2(A[0]),
        .O(\r1_user[0]_i_1_n_0 ));
  FDRE \r1_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(r1_load),
        .D(\r1_user[0]_i_1_n_0 ),
        .Q(r1_user),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h80)) 
    s_valid_i_1
       (.I0(m_axis_mm2s_tready),
        .I1(\state_reg[1]_1 ),
        .I2(mm2s_axis_resetn),
        .O(m_axis_mm2s_tready_0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hAAFF4F4F)) 
    \state[0]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(r0_out_sel_r0),
        .I2(\state_reg[1]_1 ),
        .I3(d2_valid),
        .I4(d2_ready),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h5555FA001100FA00)) 
    \state[1]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(m_axis_mm2s_tready),
        .I2(\state[1]_i_2__0_n_0 ),
        .I3(\state_reg[1]_1 ),
        .I4(d2_ready),
        .I5(d2_valid),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \state[1]_i_2__0 
       (.I0(r0_is_end),
        .I1(r0_is_null_r[2]),
        .I2(r0_is_null_r[1]),
        .I3(m_axis_mm2s_tready),
        .O(\state[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h004A0000)) 
    \state[2]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(d2_valid),
        .I2(d2_ready),
        .I3(m_axis_mm2s_tready),
        .I4(\state_reg[1]_1 ),
        .O(state[2]));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(\state_reg[1]_1 ),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_downsizer__parameterized0
   (\state_reg[1]_0 ,
    d2_ready,
    \r0_is_null_r_reg[1]_0 ,
    \r0_is_null_r_reg[2]_0 ,
    din,
    s_valid0,
    acc_last,
    s_axis_s2mm_aclk,
    s_axis_s2mm_tready_i,
    d2_valid,
    \state_reg[0]_0 ,
    areset_r,
    full,
    s2mm_halt,
    s2mm_dmac2cdc_fsync_out,
    D,
    \r0_data_reg[95]_0 );
  output \state_reg[1]_0 ;
  output d2_ready;
  output \r0_is_null_r_reg[1]_0 ;
  output \r0_is_null_r_reg[2]_0 ;
  output [36:0]din;
  output s_valid0;
  input acc_last;
  input s_axis_s2mm_aclk;
  input s_axis_s2mm_tready_i;
  input d2_valid;
  input \state_reg[0]_0 ;
  input areset_r;
  input full;
  input s2mm_halt;
  input s2mm_dmac2cdc_fsync_out;
  input [11:0]D;
  input [95:0]\r0_data_reg[95]_0 ;

  wire [1:0]A;
  wire [11:0]D;
  wire acc_last;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire [36:0]din;
  wire full;
  wire [31:0]p_0_in;
  wire [95:0]p_0_in1_in;
  wire [95:0]\r0_data_reg[95]_0 ;
  wire \r0_data_reg_n_0_[64] ;
  wire \r0_data_reg_n_0_[65] ;
  wire \r0_data_reg_n_0_[66] ;
  wire \r0_data_reg_n_0_[67] ;
  wire \r0_data_reg_n_0_[68] ;
  wire \r0_data_reg_n_0_[69] ;
  wire \r0_data_reg_n_0_[70] ;
  wire \r0_data_reg_n_0_[71] ;
  wire \r0_data_reg_n_0_[72] ;
  wire \r0_data_reg_n_0_[73] ;
  wire \r0_data_reg_n_0_[74] ;
  wire \r0_data_reg_n_0_[75] ;
  wire \r0_data_reg_n_0_[76] ;
  wire \r0_data_reg_n_0_[77] ;
  wire \r0_data_reg_n_0_[78] ;
  wire \r0_data_reg_n_0_[79] ;
  wire \r0_data_reg_n_0_[80] ;
  wire \r0_data_reg_n_0_[81] ;
  wire \r0_data_reg_n_0_[82] ;
  wire \r0_data_reg_n_0_[83] ;
  wire \r0_data_reg_n_0_[84] ;
  wire \r0_data_reg_n_0_[85] ;
  wire \r0_data_reg_n_0_[86] ;
  wire \r0_data_reg_n_0_[87] ;
  wire \r0_data_reg_n_0_[88] ;
  wire \r0_data_reg_n_0_[89] ;
  wire \r0_data_reg_n_0_[90] ;
  wire \r0_data_reg_n_0_[91] ;
  wire \r0_data_reg_n_0_[92] ;
  wire \r0_data_reg_n_0_[93] ;
  wire \r0_data_reg_n_0_[94] ;
  wire \r0_data_reg_n_0_[95] ;
  wire r0_is_null_r;
  wire \r0_is_null_r[1]_i_1_n_0 ;
  wire \r0_is_null_r[2]_i_1_n_0 ;
  wire \r0_is_null_r_reg[1]_0 ;
  wire \r0_is_null_r_reg[2]_0 ;
  wire \r0_keep_reg_n_0_[0] ;
  wire \r0_keep_reg_n_0_[10] ;
  wire \r0_keep_reg_n_0_[11] ;
  wire \r0_keep_reg_n_0_[1] ;
  wire \r0_keep_reg_n_0_[2] ;
  wire \r0_keep_reg_n_0_[3] ;
  wire \r0_keep_reg_n_0_[4] ;
  wire \r0_keep_reg_n_0_[5] ;
  wire \r0_keep_reg_n_0_[6] ;
  wire \r0_keep_reg_n_0_[7] ;
  wire \r0_keep_reg_n_0_[8] ;
  wire \r0_keep_reg_n_0_[9] ;
  wire r0_last_reg_n_0;
  wire r0_load;
  wire \r0_out_sel_next_r[0]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_1_n_0 ;
  wire \r0_out_sel_next_r[1]_i_3__0_n_0 ;
  wire \r0_out_sel_next_r[1]_i_4_n_0 ;
  wire \r0_out_sel_r[0]_i_1_n_0 ;
  wire \r0_out_sel_r[1]_i_1_n_0 ;
  wire \r0_out_sel_r_reg_n_0_[0] ;
  wire \r0_out_sel_r_reg_n_0_[1] ;
  wire \r1_data[31]_i_1_n_0 ;
  wire [3:0]r1_keep;
  wire \r1_keep[0]_i_1__0_n_0 ;
  wire \r1_keep[1]_i_1__0_n_0 ;
  wire \r1_keep[2]_i_1__0_n_0 ;
  wire \r1_keep[3]_i_1_n_0 ;
  wire r1_last_reg_n_0;
  wire s2mm_dmac2cdc_fsync_out;
  wire s2mm_halt;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_i;
  wire s_valid0;
  wire [1:0]state;
  wire \state[0]_i_3_n_0 ;
  wire \state[1]_i_2__1_n_0 ;
  wire \state[2]_i_1__1_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg[1]_0 ;
  wire \state_reg_n_0_[2] ;

  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_10
       (.I0(p_0_in1_in[59]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[91]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[27]),
        .O(din[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_11
       (.I0(p_0_in1_in[58]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[90]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[26]),
        .O(din[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_12
       (.I0(p_0_in1_in[57]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[89]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[25]),
        .O(din[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_13
       (.I0(p_0_in1_in[56]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[88]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[24]),
        .O(din[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_14
       (.I0(p_0_in1_in[55]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[87]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[23]),
        .O(din[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_15
       (.I0(p_0_in1_in[54]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[86]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[22]),
        .O(din[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_16
       (.I0(p_0_in1_in[53]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[85]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[21]),
        .O(din[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_17
       (.I0(p_0_in1_in[52]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[84]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[20]),
        .O(din[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_18
       (.I0(p_0_in1_in[51]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[83]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[19]),
        .O(din[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_19
       (.I0(p_0_in1_in[50]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[82]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[18]),
        .O(din[18]));
  LUT6 #(
    .INIT(64'h28002800EBFF2800)) 
    fg_inst_i_1__0
       (.I0(r1_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(\state_reg[1]_0 ),
        .I4(r0_last_reg_n_0),
        .I5(\state[1]_i_2__1_n_0 ),
        .O(din[36]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_2
       (.I0(\r0_keep_reg_n_0_[7] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[3]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[3] ),
        .O(din[35]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_20
       (.I0(p_0_in1_in[49]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[81]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[17]),
        .O(din[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_21
       (.I0(p_0_in1_in[48]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[80]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[16]),
        .O(din[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_22
       (.I0(p_0_in1_in[47]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[79]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[15]),
        .O(din[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_23
       (.I0(p_0_in1_in[46]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[78]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[14]),
        .O(din[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_24
       (.I0(p_0_in1_in[45]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[77]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[13]),
        .O(din[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_25
       (.I0(p_0_in1_in[44]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[76]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[12]),
        .O(din[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_26
       (.I0(p_0_in1_in[43]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[75]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[11]),
        .O(din[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_27
       (.I0(p_0_in1_in[42]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[74]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[10]),
        .O(din[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_28
       (.I0(p_0_in1_in[41]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[73]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[9]),
        .O(din[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_29
       (.I0(p_0_in1_in[40]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[72]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[8]),
        .O(din[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_30
       (.I0(p_0_in1_in[39]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[71]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[7]),
        .O(din[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_31
       (.I0(p_0_in1_in[38]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[70]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[6]),
        .O(din[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_32
       (.I0(p_0_in1_in[37]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[69]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[5]),
        .O(din[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_33
       (.I0(p_0_in1_in[36]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[68]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[4]),
        .O(din[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_34
       (.I0(p_0_in1_in[35]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[67]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[3]),
        .O(din[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_35
       (.I0(p_0_in1_in[34]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[66]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[2]),
        .O(din[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_36
       (.I0(p_0_in1_in[33]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[65]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[1]),
        .O(din[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_37
       (.I0(p_0_in1_in[32]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[64]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[0]),
        .O(din[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_3__0
       (.I0(\r0_keep_reg_n_0_[6] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[2]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[2] ),
        .O(din[34]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_4
       (.I0(\r0_keep_reg_n_0_[5] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[1]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[1] ),
        .O(din[33]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_5
       (.I0(\r0_keep_reg_n_0_[4] ),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(r1_keep[0]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(\r0_keep_reg_n_0_[0] ),
        .O(din[32]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_6
       (.I0(p_0_in1_in[63]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[95]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[31]),
        .O(din[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_7
       (.I0(p_0_in1_in[62]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[94]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[30]),
        .O(din[30]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_8
       (.I0(p_0_in1_in[61]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[93]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[29]),
        .O(din[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    fg_inst_i_9
       (.I0(p_0_in1_in[60]),
        .I1(\r0_out_sel_r_reg_n_0_[0] ),
        .I2(p_0_in1_in[92]),
        .I3(\r0_out_sel_r_reg_n_0_[1] ),
        .I4(p_0_in1_in[28]),
        .O(din[28]));
  LUT2 #(
    .INIT(4'h2)) 
    \r0_data[95]_i_1__0 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .O(r0_load));
  FDRE \r0_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [0]),
        .Q(p_0_in1_in[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [10]),
        .Q(p_0_in1_in[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [11]),
        .Q(p_0_in1_in[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [12]),
        .Q(p_0_in1_in[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [13]),
        .Q(p_0_in1_in[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [14]),
        .Q(p_0_in1_in[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [15]),
        .Q(p_0_in1_in[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [16]),
        .Q(p_0_in1_in[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [17]),
        .Q(p_0_in1_in[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [18]),
        .Q(p_0_in1_in[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [19]),
        .Q(p_0_in1_in[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [1]),
        .Q(p_0_in1_in[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [20]),
        .Q(p_0_in1_in[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [21]),
        .Q(p_0_in1_in[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [22]),
        .Q(p_0_in1_in[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [23]),
        .Q(p_0_in1_in[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [24]),
        .Q(p_0_in1_in[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [25]),
        .Q(p_0_in1_in[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [26]),
        .Q(p_0_in1_in[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [27]),
        .Q(p_0_in1_in[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [28]),
        .Q(p_0_in1_in[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [29]),
        .Q(p_0_in1_in[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [2]),
        .Q(p_0_in1_in[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [30]),
        .Q(p_0_in1_in[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [31]),
        .Q(p_0_in1_in[31]),
        .R(1'b0));
  FDRE \r0_data_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [32]),
        .Q(p_0_in1_in[32]),
        .R(1'b0));
  FDRE \r0_data_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [33]),
        .Q(p_0_in1_in[33]),
        .R(1'b0));
  FDRE \r0_data_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [34]),
        .Q(p_0_in1_in[34]),
        .R(1'b0));
  FDRE \r0_data_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [35]),
        .Q(p_0_in1_in[35]),
        .R(1'b0));
  FDRE \r0_data_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [36]),
        .Q(p_0_in1_in[36]),
        .R(1'b0));
  FDRE \r0_data_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [37]),
        .Q(p_0_in1_in[37]),
        .R(1'b0));
  FDRE \r0_data_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [38]),
        .Q(p_0_in1_in[38]),
        .R(1'b0));
  FDRE \r0_data_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [39]),
        .Q(p_0_in1_in[39]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [3]),
        .Q(p_0_in1_in[3]),
        .R(1'b0));
  FDRE \r0_data_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [40]),
        .Q(p_0_in1_in[40]),
        .R(1'b0));
  FDRE \r0_data_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [41]),
        .Q(p_0_in1_in[41]),
        .R(1'b0));
  FDRE \r0_data_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [42]),
        .Q(p_0_in1_in[42]),
        .R(1'b0));
  FDRE \r0_data_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [43]),
        .Q(p_0_in1_in[43]),
        .R(1'b0));
  FDRE \r0_data_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [44]),
        .Q(p_0_in1_in[44]),
        .R(1'b0));
  FDRE \r0_data_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [45]),
        .Q(p_0_in1_in[45]),
        .R(1'b0));
  FDRE \r0_data_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [46]),
        .Q(p_0_in1_in[46]),
        .R(1'b0));
  FDRE \r0_data_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [47]),
        .Q(p_0_in1_in[47]),
        .R(1'b0));
  FDRE \r0_data_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [48]),
        .Q(p_0_in1_in[48]),
        .R(1'b0));
  FDRE \r0_data_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [49]),
        .Q(p_0_in1_in[49]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [4]),
        .Q(p_0_in1_in[4]),
        .R(1'b0));
  FDRE \r0_data_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [50]),
        .Q(p_0_in1_in[50]),
        .R(1'b0));
  FDRE \r0_data_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [51]),
        .Q(p_0_in1_in[51]),
        .R(1'b0));
  FDRE \r0_data_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [52]),
        .Q(p_0_in1_in[52]),
        .R(1'b0));
  FDRE \r0_data_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [53]),
        .Q(p_0_in1_in[53]),
        .R(1'b0));
  FDRE \r0_data_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [54]),
        .Q(p_0_in1_in[54]),
        .R(1'b0));
  FDRE \r0_data_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [55]),
        .Q(p_0_in1_in[55]),
        .R(1'b0));
  FDRE \r0_data_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [56]),
        .Q(p_0_in1_in[56]),
        .R(1'b0));
  FDRE \r0_data_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [57]),
        .Q(p_0_in1_in[57]),
        .R(1'b0));
  FDRE \r0_data_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [58]),
        .Q(p_0_in1_in[58]),
        .R(1'b0));
  FDRE \r0_data_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [59]),
        .Q(p_0_in1_in[59]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [5]),
        .Q(p_0_in1_in[5]),
        .R(1'b0));
  FDRE \r0_data_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [60]),
        .Q(p_0_in1_in[60]),
        .R(1'b0));
  FDRE \r0_data_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [61]),
        .Q(p_0_in1_in[61]),
        .R(1'b0));
  FDRE \r0_data_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [62]),
        .Q(p_0_in1_in[62]),
        .R(1'b0));
  FDRE \r0_data_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [63]),
        .Q(p_0_in1_in[63]),
        .R(1'b0));
  FDRE \r0_data_reg[64] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [64]),
        .Q(\r0_data_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \r0_data_reg[65] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [65]),
        .Q(\r0_data_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \r0_data_reg[66] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [66]),
        .Q(\r0_data_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \r0_data_reg[67] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [67]),
        .Q(\r0_data_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \r0_data_reg[68] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [68]),
        .Q(\r0_data_reg_n_0_[68] ),
        .R(1'b0));
  FDRE \r0_data_reg[69] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [69]),
        .Q(\r0_data_reg_n_0_[69] ),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [6]),
        .Q(p_0_in1_in[6]),
        .R(1'b0));
  FDRE \r0_data_reg[70] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [70]),
        .Q(\r0_data_reg_n_0_[70] ),
        .R(1'b0));
  FDRE \r0_data_reg[71] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [71]),
        .Q(\r0_data_reg_n_0_[71] ),
        .R(1'b0));
  FDRE \r0_data_reg[72] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [72]),
        .Q(\r0_data_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \r0_data_reg[73] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [73]),
        .Q(\r0_data_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \r0_data_reg[74] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [74]),
        .Q(\r0_data_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \r0_data_reg[75] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [75]),
        .Q(\r0_data_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \r0_data_reg[76] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [76]),
        .Q(\r0_data_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \r0_data_reg[77] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [77]),
        .Q(\r0_data_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \r0_data_reg[78] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [78]),
        .Q(\r0_data_reg_n_0_[78] ),
        .R(1'b0));
  FDRE \r0_data_reg[79] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [79]),
        .Q(\r0_data_reg_n_0_[79] ),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [7]),
        .Q(p_0_in1_in[7]),
        .R(1'b0));
  FDRE \r0_data_reg[80] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [80]),
        .Q(\r0_data_reg_n_0_[80] ),
        .R(1'b0));
  FDRE \r0_data_reg[81] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [81]),
        .Q(\r0_data_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \r0_data_reg[82] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [82]),
        .Q(\r0_data_reg_n_0_[82] ),
        .R(1'b0));
  FDRE \r0_data_reg[83] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [83]),
        .Q(\r0_data_reg_n_0_[83] ),
        .R(1'b0));
  FDRE \r0_data_reg[84] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [84]),
        .Q(\r0_data_reg_n_0_[84] ),
        .R(1'b0));
  FDRE \r0_data_reg[85] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [85]),
        .Q(\r0_data_reg_n_0_[85] ),
        .R(1'b0));
  FDRE \r0_data_reg[86] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [86]),
        .Q(\r0_data_reg_n_0_[86] ),
        .R(1'b0));
  FDRE \r0_data_reg[87] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [87]),
        .Q(\r0_data_reg_n_0_[87] ),
        .R(1'b0));
  FDRE \r0_data_reg[88] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [88]),
        .Q(\r0_data_reg_n_0_[88] ),
        .R(1'b0));
  FDRE \r0_data_reg[89] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [89]),
        .Q(\r0_data_reg_n_0_[89] ),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [8]),
        .Q(p_0_in1_in[8]),
        .R(1'b0));
  FDRE \r0_data_reg[90] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [90]),
        .Q(\r0_data_reg_n_0_[90] ),
        .R(1'b0));
  FDRE \r0_data_reg[91] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [91]),
        .Q(\r0_data_reg_n_0_[91] ),
        .R(1'b0));
  FDRE \r0_data_reg[92] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [92]),
        .Q(\r0_data_reg_n_0_[92] ),
        .R(1'b0));
  FDRE \r0_data_reg[93] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [93]),
        .Q(\r0_data_reg_n_0_[93] ),
        .R(1'b0));
  FDRE \r0_data_reg[94] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [94]),
        .Q(\r0_data_reg_n_0_[94] ),
        .R(1'b0));
  FDRE \r0_data_reg[95] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [95]),
        .Q(\r0_data_reg_n_0_[95] ),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(\r0_data_reg[95]_0 [9]),
        .Q(p_0_in1_in[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \r0_is_null_r[1]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[7]),
        .I3(D[6]),
        .I4(r0_is_null_r),
        .I5(\r0_is_null_r_reg[1]_0 ),
        .O(\r0_is_null_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0001FFFF00010000)) 
    \r0_is_null_r[2]_i_1 
       (.I0(D[9]),
        .I1(D[8]),
        .I2(D[11]),
        .I3(D[10]),
        .I4(r0_is_null_r),
        .I5(\r0_is_null_r_reg[2]_0 ),
        .O(\r0_is_null_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \r0_is_null_r[2]_i_2 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(\state_reg_n_0_[2] ),
        .O(r0_is_null_r));
  FDRE \r0_is_null_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[1]_i_1_n_0 ),
        .Q(\r0_is_null_r_reg[1]_0 ),
        .R(areset_r));
  FDRE \r0_is_null_r_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_is_null_r[2]_i_1_n_0 ),
        .Q(\r0_is_null_r_reg[2]_0 ),
        .R(areset_r));
  FDRE \r0_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[0]),
        .Q(\r0_keep_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_keep_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[10]),
        .Q(\r0_keep_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \r0_keep_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[11]),
        .Q(\r0_keep_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[1]),
        .Q(\r0_keep_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[2]),
        .Q(\r0_keep_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[3]),
        .Q(\r0_keep_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \r0_keep_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[4]),
        .Q(\r0_keep_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \r0_keep_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[5]),
        .Q(\r0_keep_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \r0_keep_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[6]),
        .Q(\r0_keep_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \r0_keep_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[7]),
        .Q(\r0_keep_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \r0_keep_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[8]),
        .Q(\r0_keep_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \r0_keep_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(D[9]),
        .Q(\r0_keep_reg_n_0_[9] ),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(r0_load),
        .D(acc_last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFA9B9AAAA)) 
    \r0_out_sel_next_r[0]_i_1 
       (.I0(A[0]),
        .I1(A[1]),
        .I2(\r0_is_null_r_reg[2]_0 ),
        .I3(\r0_is_null_r_reg[1]_0 ),
        .I4(s_axis_s2mm_tready_i),
        .I5(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .O(\r0_out_sel_next_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \r0_out_sel_next_r[1]_i_1 
       (.I0(s_axis_s2mm_tready_i),
        .I1(\r0_is_null_r_reg[2]_0 ),
        .I2(A[0]),
        .I3(A[1]),
        .I4(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .O(\r0_out_sel_next_r[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0FEF0FCF0FCF0)) 
    \r0_out_sel_next_r[1]_i_3__0 
       (.I0(\r0_out_sel_r_reg_n_0_[0] ),
        .I1(\r0_out_sel_r_reg_n_0_[1] ),
        .I2(\r0_out_sel_next_r[1]_i_4_n_0 ),
        .I3(s_axis_s2mm_tready_i),
        .I4(\r0_is_null_r_reg[1]_0 ),
        .I5(\r0_is_null_r_reg[2]_0 ),
        .O(\r0_out_sel_next_r[1]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hAABA)) 
    \r0_out_sel_next_r[1]_i_4 
       (.I0(areset_r),
        .I1(\state_reg[1]_0 ),
        .I2(d2_ready),
        .I3(\state_reg_n_0_[2] ),
        .O(\r0_out_sel_next_r[1]_i_4_n_0 ));
  FDRE \r0_out_sel_next_r_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[0]_i_1_n_0 ),
        .Q(A[0]),
        .R(1'b0));
  FDRE \r0_out_sel_next_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_next_r[1]_i_1_n_0 ),
        .Q(A[1]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40444000)) 
    \r0_out_sel_r[0]_i_1 
       (.I0(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(A[0]),
        .I3(s_axis_s2mm_tready_i),
        .I4(\r0_out_sel_r_reg_n_0_[0] ),
        .O(\r0_out_sel_r[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000FB3B)) 
    \r0_out_sel_r[1]_i_1 
       (.I0(\r0_out_sel_r_reg_n_0_[1] ),
        .I1(\state[0]_i_3_n_0 ),
        .I2(s_axis_s2mm_tready_i),
        .I3(A[1]),
        .I4(\r0_out_sel_next_r[1]_i_3__0_n_0 ),
        .O(\r0_out_sel_r[1]_i_1_n_0 ));
  FDRE \r0_out_sel_r_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[0]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_out_sel_r_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\r0_out_sel_r[1]_i_1_n_0 ),
        .Q(\r0_out_sel_r_reg_n_0_[1] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[0]_i_1__0 
       (.I0(p_0_in1_in[32]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[64] ),
        .I3(A[1]),
        .I4(p_0_in1_in[0]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[10]_i_1__0 
       (.I0(p_0_in1_in[42]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[74] ),
        .I3(A[1]),
        .I4(p_0_in1_in[10]),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[11]_i_1__0 
       (.I0(p_0_in1_in[43]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[75] ),
        .I3(A[1]),
        .I4(p_0_in1_in[11]),
        .O(p_0_in[11]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[12]_i_1__0 
       (.I0(p_0_in1_in[44]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[76] ),
        .I3(A[1]),
        .I4(p_0_in1_in[12]),
        .O(p_0_in[12]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[13]_i_1__0 
       (.I0(p_0_in1_in[45]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[77] ),
        .I3(A[1]),
        .I4(p_0_in1_in[13]),
        .O(p_0_in[13]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[14]_i_1__0 
       (.I0(p_0_in1_in[46]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[78] ),
        .I3(A[1]),
        .I4(p_0_in1_in[14]),
        .O(p_0_in[14]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[15]_i_1__0 
       (.I0(p_0_in1_in[47]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[79] ),
        .I3(A[1]),
        .I4(p_0_in1_in[15]),
        .O(p_0_in[15]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[16]_i_1__0 
       (.I0(p_0_in1_in[48]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[80] ),
        .I3(A[1]),
        .I4(p_0_in1_in[16]),
        .O(p_0_in[16]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[17]_i_1__0 
       (.I0(p_0_in1_in[49]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[81] ),
        .I3(A[1]),
        .I4(p_0_in1_in[17]),
        .O(p_0_in[17]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[18]_i_1__0 
       (.I0(p_0_in1_in[50]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[82] ),
        .I3(A[1]),
        .I4(p_0_in1_in[18]),
        .O(p_0_in[18]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[19]_i_1__0 
       (.I0(p_0_in1_in[51]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[83] ),
        .I3(A[1]),
        .I4(p_0_in1_in[19]),
        .O(p_0_in[19]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[1]_i_1__0 
       (.I0(p_0_in1_in[33]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[65] ),
        .I3(A[1]),
        .I4(p_0_in1_in[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[20]_i_1__0 
       (.I0(p_0_in1_in[52]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[84] ),
        .I3(A[1]),
        .I4(p_0_in1_in[20]),
        .O(p_0_in[20]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[21]_i_1__0 
       (.I0(p_0_in1_in[53]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[85] ),
        .I3(A[1]),
        .I4(p_0_in1_in[21]),
        .O(p_0_in[21]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[22]_i_1__0 
       (.I0(p_0_in1_in[54]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[86] ),
        .I3(A[1]),
        .I4(p_0_in1_in[22]),
        .O(p_0_in[22]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[23]_i_1__0 
       (.I0(p_0_in1_in[55]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[87] ),
        .I3(A[1]),
        .I4(p_0_in1_in[23]),
        .O(p_0_in[23]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[24]_i_1 
       (.I0(p_0_in1_in[56]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[88] ),
        .I3(A[1]),
        .I4(p_0_in1_in[24]),
        .O(p_0_in[24]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[25]_i_1 
       (.I0(p_0_in1_in[57]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[89] ),
        .I3(A[1]),
        .I4(p_0_in1_in[25]),
        .O(p_0_in[25]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[26]_i_1 
       (.I0(p_0_in1_in[58]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[90] ),
        .I3(A[1]),
        .I4(p_0_in1_in[26]),
        .O(p_0_in[26]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[27]_i_1 
       (.I0(p_0_in1_in[59]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[91] ),
        .I3(A[1]),
        .I4(p_0_in1_in[27]),
        .O(p_0_in[27]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[28]_i_1 
       (.I0(p_0_in1_in[60]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[92] ),
        .I3(A[1]),
        .I4(p_0_in1_in[28]),
        .O(p_0_in[28]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[29]_i_1 
       (.I0(p_0_in1_in[61]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[93] ),
        .I3(A[1]),
        .I4(p_0_in1_in[29]),
        .O(p_0_in[29]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[2]_i_1__0 
       (.I0(p_0_in1_in[34]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[66] ),
        .I3(A[1]),
        .I4(p_0_in1_in[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[30]_i_1 
       (.I0(p_0_in1_in[62]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[94] ),
        .I3(A[1]),
        .I4(p_0_in1_in[30]),
        .O(p_0_in[30]));
  LUT3 #(
    .INIT(8'h04)) 
    \r1_data[31]_i_1 
       (.I0(d2_ready),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .O(\r1_data[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[31]_i_2 
       (.I0(p_0_in1_in[63]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[95] ),
        .I3(A[1]),
        .I4(p_0_in1_in[31]),
        .O(p_0_in[31]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[3]_i_1__0 
       (.I0(p_0_in1_in[35]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[67] ),
        .I3(A[1]),
        .I4(p_0_in1_in[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[4]_i_1__0 
       (.I0(p_0_in1_in[36]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[68] ),
        .I3(A[1]),
        .I4(p_0_in1_in[4]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[5]_i_1__0 
       (.I0(p_0_in1_in[37]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[69] ),
        .I3(A[1]),
        .I4(p_0_in1_in[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[6]_i_1__0 
       (.I0(p_0_in1_in[38]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[70] ),
        .I3(A[1]),
        .I4(p_0_in1_in[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[7]_i_1__0 
       (.I0(p_0_in1_in[39]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[71] ),
        .I3(A[1]),
        .I4(p_0_in1_in[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[8]_i_1__0 
       (.I0(p_0_in1_in[40]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[72] ),
        .I3(A[1]),
        .I4(p_0_in1_in[8]),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_data[9]_i_1__0 
       (.I0(p_0_in1_in[41]),
        .I1(A[0]),
        .I2(\r0_data_reg_n_0_[73] ),
        .I3(A[1]),
        .I4(p_0_in1_in[9]),
        .O(p_0_in[9]));
  FDRE \r1_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(p_0_in1_in[64]),
        .R(1'b0));
  FDRE \r1_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[10]),
        .Q(p_0_in1_in[74]),
        .R(1'b0));
  FDRE \r1_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[11]),
        .Q(p_0_in1_in[75]),
        .R(1'b0));
  FDRE \r1_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[12]),
        .Q(p_0_in1_in[76]),
        .R(1'b0));
  FDRE \r1_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[13]),
        .Q(p_0_in1_in[77]),
        .R(1'b0));
  FDRE \r1_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[14]),
        .Q(p_0_in1_in[78]),
        .R(1'b0));
  FDRE \r1_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[15]),
        .Q(p_0_in1_in[79]),
        .R(1'b0));
  FDRE \r1_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[16]),
        .Q(p_0_in1_in[80]),
        .R(1'b0));
  FDRE \r1_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[17]),
        .Q(p_0_in1_in[81]),
        .R(1'b0));
  FDRE \r1_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[18]),
        .Q(p_0_in1_in[82]),
        .R(1'b0));
  FDRE \r1_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[19]),
        .Q(p_0_in1_in[83]),
        .R(1'b0));
  FDRE \r1_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(p_0_in1_in[65]),
        .R(1'b0));
  FDRE \r1_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[20]),
        .Q(p_0_in1_in[84]),
        .R(1'b0));
  FDRE \r1_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[21]),
        .Q(p_0_in1_in[85]),
        .R(1'b0));
  FDRE \r1_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[22]),
        .Q(p_0_in1_in[86]),
        .R(1'b0));
  FDRE \r1_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[23]),
        .Q(p_0_in1_in[87]),
        .R(1'b0));
  FDRE \r1_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[24]),
        .Q(p_0_in1_in[88]),
        .R(1'b0));
  FDRE \r1_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[25]),
        .Q(p_0_in1_in[89]),
        .R(1'b0));
  FDRE \r1_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[26]),
        .Q(p_0_in1_in[90]),
        .R(1'b0));
  FDRE \r1_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[27]),
        .Q(p_0_in1_in[91]),
        .R(1'b0));
  FDRE \r1_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[28]),
        .Q(p_0_in1_in[92]),
        .R(1'b0));
  FDRE \r1_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[29]),
        .Q(p_0_in1_in[93]),
        .R(1'b0));
  FDRE \r1_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(p_0_in1_in[66]),
        .R(1'b0));
  FDRE \r1_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[30]),
        .Q(p_0_in1_in[94]),
        .R(1'b0));
  FDRE \r1_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[31]),
        .Q(p_0_in1_in[95]),
        .R(1'b0));
  FDRE \r1_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(p_0_in1_in[67]),
        .R(1'b0));
  FDRE \r1_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(p_0_in1_in[68]),
        .R(1'b0));
  FDRE \r1_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(p_0_in1_in[69]),
        .R(1'b0));
  FDRE \r1_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(p_0_in1_in[70]),
        .R(1'b0));
  FDRE \r1_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(p_0_in1_in[71]),
        .R(1'b0));
  FDRE \r1_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[8]),
        .Q(p_0_in1_in[72]),
        .R(1'b0));
  FDRE \r1_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(p_0_in[9]),
        .Q(p_0_in1_in[73]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[0]_i_1__0 
       (.I0(\r0_keep_reg_n_0_[4] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[8] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[0] ),
        .O(\r1_keep[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[1]_i_1__0 
       (.I0(\r0_keep_reg_n_0_[5] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[9] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[1] ),
        .O(\r1_keep[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[2]_i_1__0 
       (.I0(\r0_keep_reg_n_0_[6] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[10] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[2] ),
        .O(\r1_keep[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \r1_keep[3]_i_1 
       (.I0(\r0_keep_reg_n_0_[7] ),
        .I1(A[0]),
        .I2(\r0_keep_reg_n_0_[11] ),
        .I3(A[1]),
        .I4(\r0_keep_reg_n_0_[3] ),
        .O(\r1_keep[3]_i_1_n_0 ));
  FDRE \r1_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[0]_i_1__0_n_0 ),
        .Q(r1_keep[0]),
        .R(1'b0));
  FDRE \r1_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[1]_i_1__0_n_0 ),
        .Q(r1_keep[1]),
        .R(1'b0));
  FDRE \r1_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[2]_i_1__0_n_0 ),
        .Q(r1_keep[2]),
        .R(1'b0));
  FDRE \r1_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(\r1_keep[3]_i_1_n_0 ),
        .Q(r1_keep[3]),
        .R(1'b0));
  FDRE r1_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(\r1_data[31]_i_1_n_0 ),
        .D(r0_last_reg_n_0),
        .Q(r1_last_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0002)) 
    s_valid_i_1__0
       (.I0(\state_reg[1]_0 ),
        .I1(full),
        .I2(s2mm_halt),
        .I3(s2mm_dmac2cdc_fsync_out),
        .O(s_valid0));
  LUT6 #(
    .INIT(64'hF5F53F33F5F53F3F)) 
    \state[0]_i_1__1 
       (.I0(d2_valid),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(\state_reg[0]_0 ),
        .I4(d2_ready),
        .I5(\state[0]_i_3_n_0 ),
        .O(state[0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h0515FFFF)) 
    \state[0]_i_3 
       (.I0(A[1]),
        .I1(A[0]),
        .I2(\r0_is_null_r_reg[2]_0 ),
        .I3(\r0_is_null_r_reg[1]_0 ),
        .I4(s_axis_s2mm_tready_i),
        .O(\state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A38083A2A3A2A)) 
    \state[1]_i_1__1 
       (.I0(\state_reg[1]_0 ),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(\state[1]_i_2__1_n_0 ),
        .I5(s_axis_s2mm_tready_i),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \state[1]_i_2__1 
       (.I0(\r0_is_null_r_reg[2]_0 ),
        .I1(\r0_is_null_r_reg[1]_0 ),
        .O(\state[1]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h04400040)) 
    \state[2]_i_1__1 
       (.I0(s_axis_s2mm_tready_i),
        .I1(\state_reg[1]_0 ),
        .I2(\state_reg_n_0_[2] ),
        .I3(d2_ready),
        .I4(d2_valid),
        .O(\state[2]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(d2_ready),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(\state_reg[1]_0 ),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\state[2]_i_1__1_n_0 ),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer
   (\state_reg[0]_0 ,
    acc_user_reg,
    acc_last,
    \state_reg[0]_1 ,
    d2_valid,
    D,
    \acc_data_reg[95]_0 ,
    m_axis_mm2s_tlast_i,
    m_axis_mm2s_aclk,
    m_axis_mm2s_tuser_i,
    out,
    d2_ready,
    \FSM_onehot_state_reg[2]_0 ,
    areset_r,
    \r0_keep_reg[3]_0 ,
    \r0_data_reg[31]_0 );
  output \state_reg[0]_0 ;
  output [0:0]acc_user_reg;
  output acc_last;
  output [0:0]\state_reg[0]_1 ;
  output d2_valid;
  output [11:0]D;
  output [95:0]\acc_data_reg[95]_0 ;
  input m_axis_mm2s_tlast_i;
  input m_axis_mm2s_aclk;
  input m_axis_mm2s_tuser_i;
  input out;
  input d2_ready;
  input \FSM_onehot_state_reg[2]_0 ;
  input areset_r;
  input [3:0]\r0_keep_reg[3]_0 ;
  input [31:0]\r0_data_reg[31]_0 ;

  wire [11:0]D;
  wire \FSM_onehot_state[0]_i_1_n_0 ;
  wire \FSM_onehot_state[0]_i_2_n_0 ;
  wire \FSM_onehot_state[1]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_1_n_0 ;
  wire \FSM_onehot_state[2]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_1_n_0 ;
  wire \FSM_onehot_state[3]_i_2_n_0 ;
  wire \FSM_onehot_state[3]_i_3_n_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire acc_data0;
  wire [95:0]\acc_data_reg[95]_0 ;
  wire \acc_keep[11]_i_1_n_0 ;
  wire acc_last;
  wire acc_last_i_1_n_0;
  wire [1:0]acc_reg_en;
  wire [0:0]acc_user_reg;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire m_axis_mm2s_aclk;
  wire m_axis_mm2s_tlast_i;
  wire m_axis_mm2s_tuser_i;
  wire out;
  wire p_0_in1_in;
  wire p_1_in2_in;
  wire [31:0]r0_data;
  wire [31:0]\r0_data_reg[31]_0 ;
  wire [3:0]r0_keep;
  wire [3:0]\r0_keep_reg[3]_0 ;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[0]_i_1_n_0 ;
  wire \r0_reg_sel[1]_i_1_n_0 ;
  wire \r0_reg_sel[2]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire [0:0]r0_user;
  wire [2:0]state;
  wire \state[1]_i_2_n_0 ;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire \state_reg_n_0_[2] ;

  LUT5 #(
    .INIT(32'hFFFF2AEA)) 
    \FSM_onehot_state[0]_i_1 
       (.I0(\FSM_onehot_state[0]_i_2_n_0 ),
        .I1(d2_ready),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[4] ),
        .O(\FSM_onehot_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2232)) 
    \FSM_onehot_state[0]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .O(\FSM_onehot_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD555D555D500C000)) 
    \FSM_onehot_state[1]_i_1 
       (.I0(d2_ready),
        .I1(r0_last_reg_n_0),
        .I2(p_0_in1_in),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(\FSM_onehot_state_reg_n_0_[1] ),
        .O(\FSM_onehot_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDFFF800)) 
    \FSM_onehot_state[2]_i_1 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[1] ),
        .I3(d2_ready),
        .I4(\FSM_onehot_state[2]_i_2_n_0 ),
        .O(\FSM_onehot_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000088800000C88)) 
    \FSM_onehot_state[2]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(p_0_in1_in),
        .I4(p_1_in2_in),
        .I5(r0_last_reg_n_0),
        .O(\FSM_onehot_state[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hEF40)) 
    \FSM_onehot_state[3]_i_1 
       (.I0(d2_ready),
        .I1(\FSM_onehot_state[3]_i_2_n_0 ),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state[3]_i_3_n_0 ),
        .O(\FSM_onehot_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAB000FFFFFFFF)) 
    \FSM_onehot_state[3]_i_2 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(r0_last_reg_n_0),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(p_0_in1_in),
        .I4(p_1_in2_in),
        .I5(\FSM_onehot_state_reg[2]_0 ),
        .O(\FSM_onehot_state[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBAAB000CC00CC00)) 
    \FSM_onehot_state[3]_i_3 
       (.I0(\FSM_onehot_state_reg_n_0_[0] ),
        .I1(r0_last_reg_n_0),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(p_0_in1_in),
        .I4(p_1_in2_in),
        .I5(\FSM_onehot_state_reg[2]_0 ),
        .O(\FSM_onehot_state[3]_i_3_n_0 ));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .S(areset_r));
  FDRE \acc_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \acc_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[24]),
        .Q(\acc_data_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \acc_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[25]),
        .Q(\acc_data_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \acc_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[26]),
        .Q(\acc_data_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \acc_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[27]),
        .Q(\acc_data_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \acc_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[28]),
        .Q(\acc_data_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \acc_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[29]),
        .Q(\acc_data_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \acc_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[30]),
        .Q(\acc_data_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \acc_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[31]),
        .Q(\acc_data_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \acc_data_reg[64] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [0]),
        .Q(\acc_data_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \acc_data_reg[65] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [1]),
        .Q(\acc_data_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \acc_data_reg[66] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [2]),
        .Q(\acc_data_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \acc_data_reg[67] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [3]),
        .Q(\acc_data_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \acc_data_reg[68] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [4]),
        .Q(\acc_data_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \acc_data_reg[69] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [5]),
        .Q(\acc_data_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \acc_data_reg[70] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [6]),
        .Q(\acc_data_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \acc_data_reg[71] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [7]),
        .Q(\acc_data_reg[95]_0 [71]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [8]),
        .Q(\acc_data_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [9]),
        .Q(\acc_data_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [10]),
        .Q(\acc_data_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [11]),
        .Q(\acc_data_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [12]),
        .Q(\acc_data_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [13]),
        .Q(\acc_data_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [14]),
        .Q(\acc_data_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [15]),
        .Q(\acc_data_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [16]),
        .Q(\acc_data_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [17]),
        .Q(\acc_data_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [18]),
        .Q(\acc_data_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [19]),
        .Q(\acc_data_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [20]),
        .Q(\acc_data_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [21]),
        .Q(\acc_data_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [22]),
        .Q(\acc_data_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [23]),
        .Q(\acc_data_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [24]),
        .Q(\acc_data_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [25]),
        .Q(\acc_data_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [26]),
        .Q(\acc_data_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [27]),
        .Q(\acc_data_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [28]),
        .Q(\acc_data_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [29]),
        .Q(\acc_data_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [30]),
        .Q(\acc_data_reg[95]_0 [94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[31]_0 [31]),
        .Q(\acc_data_reg[95]_0 [95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hC8)) 
    \acc_keep[11]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(r0_last_reg_n_0),
        .O(\acc_keep[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_keep[11]_i_2 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(acc_data0));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_keep[3]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  FDRE \acc_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_keep_reg[3]_0 [2]),
        .Q(D[10]),
        .R(\acc_keep[11]_i_1_n_0 ));
  FDRE \acc_keep_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_keep_reg[3]_0 [3]),
        .Q(D[11]),
        .R(\acc_keep[11]_i_1_n_0 ));
  FDRE \acc_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \acc_keep_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_keep_reg[3]_0 [0]),
        .Q(D[8]),
        .R(\acc_keep[11]_i_1_n_0 ));
  FDRE \acc_keep_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_data0),
        .D(\r0_keep_reg[3]_0 [1]),
        .Q(D[9]),
        .R(\acc_keep[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0FFF0F0F088)) 
    acc_last_i_1
       (.I0(r0_last_reg_n_0),
        .I1(p_0_in1_in),
        .I2(acc_last),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(\FSM_onehot_state_reg_n_0_[3] ),
        .I5(m_axis_mm2s_tlast_i),
        .O(acc_last_i_1_n_0));
  FDRE acc_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(acc_last_i_1_n_0),
        .Q(acc_last),
        .R(1'b0));
  FDRE \acc_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_user),
        .Q(acc_user_reg),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [47]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[48] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[49] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[50] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[51] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[52] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[53] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[54] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[55] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[56] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[24]),
        .Q(\acc_data_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[57] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[25]),
        .Q(\acc_data_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[58] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[26]),
        .Q(\acc_data_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[59] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[27]),
        .Q(\acc_data_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[60] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[28]),
        .Q(\acc_data_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[61] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[29]),
        .Q(\acc_data_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[62] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[30]),
        .Q(\acc_data_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[63] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[31]),
        .Q(\acc_data_reg[95]_0 [63]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_keep[7]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[0]),
        .Q(D[4]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[1]),
        .Q(D[5]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[2]),
        .Q(D[6]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_keep[3]),
        .Q(D[7]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[24] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [24]),
        .Q(r0_data[24]),
        .R(1'b0));
  FDRE \r0_data_reg[25] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [25]),
        .Q(r0_data[25]),
        .R(1'b0));
  FDRE \r0_data_reg[26] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [26]),
        .Q(r0_data[26]),
        .R(1'b0));
  FDRE \r0_data_reg[27] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [27]),
        .Q(r0_data[27]),
        .R(1'b0));
  FDRE \r0_data_reg[28] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [28]),
        .Q(r0_data[28]),
        .R(1'b0));
  FDRE \r0_data_reg[29] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [29]),
        .Q(r0_data[29]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[30] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [30]),
        .Q(r0_data[30]),
        .R(1'b0));
  FDRE \r0_data_reg[31] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [31]),
        .Q(r0_data[31]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[31]_0 [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  FDRE \r0_keep_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[3]_0 [0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[3]_0 [1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[3]_0 [2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE \r0_keep_reg[3] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[3]_0 [3]),
        .Q(r0_keep[3]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(m_axis_mm2s_tlast_i),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF2F2F2)) 
    \r0_reg_sel[0]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[0] ),
        .I1(p_0_in1_in),
        .I2(areset_r),
        .I3(d2_ready),
        .I4(d2_valid),
        .O(\r0_reg_sel[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    \r0_reg_sel[1]_i_1 
       (.I0(\r0_reg_sel_reg_n_0_[1] ),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[0] ),
        .I3(areset_r),
        .I4(d2_ready),
        .I5(d2_valid),
        .O(\r0_reg_sel[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000E200E200E2)) 
    \r0_reg_sel[2]_i_1 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(areset_r),
        .I4(d2_ready),
        .I5(d2_valid),
        .O(\r0_reg_sel[2]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[0]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[1]_i_1_n_0 ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \r0_reg_sel_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\r0_reg_sel[2]_i_1_n_0 ),
        .Q(p_1_in2_in),
        .R(1'b0));
  FDRE \r0_user_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(\state_reg[0]_0 ),
        .D(m_axis_mm2s_tuser_i),
        .Q(r0_user),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1
       (.I0(\state_reg[0]_0 ),
        .I1(out),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFCFCFFFC77FFFFFF)) 
    \state[0]_i_1__0 
       (.I0(r0_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(\state_reg[0]_0 ),
        .I4(\FSM_onehot_state_reg[2]_0 ),
        .I5(d2_valid),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h03FF038803000300)) 
    \state[1]_i_1__0 
       (.I0(r0_last_reg_n_0),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_ready),
        .I3(d2_valid),
        .I4(\state[1]_i_2_n_0 ),
        .I5(\state_reg[0]_0 ),
        .O(state[1]));
  LUT4 #(
    .INIT(16'hEA00)) 
    \state[1]_i_2 
       (.I0(p_1_in2_in),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .O(\state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h808080B088888888)) 
    \state[2]_i_2 
       (.I0(d2_ready),
        .I1(d2_valid),
        .I2(\FSM_onehot_state_reg[2]_0 ),
        .I3(acc_reg_en[1]),
        .I4(p_1_in2_in),
        .I5(\state_reg[0]_0 ),
        .O(\state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \state[2]_i_3 
       (.I0(\state_reg[0]_0 ),
        .I1(\FSM_onehot_state_reg[2]_0 ),
        .I2(acc_reg_en[1]),
        .I3(p_1_in2_in),
        .I4(r0_last_reg_n_0),
        .I5(d2_valid),
        .O(\state[2]_i_3_n_0 ));
  FDRE \state_reg[0] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(\state_reg[0]_0 ),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
  MUXF7 \state_reg[2]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(\state[2]_i_3_n_0 ),
        .O(state[2]),
        .S(\state_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_v6_3_3_axis_dwidth_converter_v1_0_axisc_upsizer__parameterized0
   (\state_reg[0]_0 ,
    acc_last,
    d2_valid,
    s_axis_s2mm_tready_signal,
    sig_m_valid_dup_reg,
    D,
    \acc_data_reg[95]_0 ,
    M_Last,
    s_axis_s2mm_aclk,
    d2_ready,
    M_VALID,
    \FSM_onehot_state_reg[2]_0 ,
    areset_r,
    s_axis_s2mm_tvalid_int,
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ,
    out,
    \r0_keep_reg[2]_0 ,
    \r0_data_reg[23]_0 );
  output \state_reg[0]_0 ;
  output acc_last;
  output d2_valid;
  output s_axis_s2mm_tready_signal;
  output [0:0]sig_m_valid_dup_reg;
  output [11:0]D;
  output [95:0]\acc_data_reg[95]_0 ;
  input M_Last;
  input s_axis_s2mm_aclk;
  input d2_ready;
  input M_VALID;
  input \FSM_onehot_state_reg[2]_0 ;
  input areset_r;
  input s_axis_s2mm_tvalid_int;
  input \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ;
  input out;
  input [2:0]\r0_keep_reg[2]_0 ;
  input [23:0]\r0_data_reg[23]_0 ;

  wire [11:0]D;
  wire \FSM_onehot_state[0]_i_1__0_n_0 ;
  wire \FSM_onehot_state[0]_i_2__0_n_0 ;
  wire \FSM_onehot_state[1]_i_1__0_n_0 ;
  wire \FSM_onehot_state[2]_i_1__0_n_0 ;
  wire \FSM_onehot_state[2]_i_2__0_n_0 ;
  wire \FSM_onehot_state[3]_i_1__0_n_0 ;
  wire \FSM_onehot_state[3]_i_3__0_n_0 ;
  wire \FSM_onehot_state_reg[2]_0 ;
  wire \FSM_onehot_state_reg_n_0_[0] ;
  wire \FSM_onehot_state_reg_n_0_[1] ;
  wire \FSM_onehot_state_reg_n_0_[3] ;
  wire \FSM_onehot_state_reg_n_0_[4] ;
  wire \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ;
  wire M_Last;
  wire M_VALID;
  wire acc_data0;
  wire [95:0]\acc_data_reg[95]_0 ;
  wire \acc_keep[10]_i_1_n_0 ;
  wire \acc_keep[11]_i_1_n_0 ;
  wire \acc_keep[9]_i_1_n_0 ;
  wire acc_last;
  wire acc_last_i_1__0_n_0;
  wire [2:0]acc_reg_en;
  wire areset_r;
  wire d2_ready;
  wire d2_valid;
  wire \gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ;
  wire \gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ;
  wire \gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ;
  wire \gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ;
  wire out;
  wire p_0_in1_in;
  wire p_1_in2_in;
  wire [23:0]r0_data;
  wire [23:0]\r0_data_reg[23]_0 ;
  wire [2:0]r0_keep;
  wire [2:0]\r0_keep_reg[2]_0 ;
  wire r0_last_reg_n_0;
  wire \r0_reg_sel[3]_i_1_n_0 ;
  wire \r0_reg_sel_reg_n_0_[0] ;
  wire \r0_reg_sel_reg_n_0_[1] ;
  wire \r0_reg_sel_reg_n_0_[2] ;
  wire s_axis_s2mm_aclk;
  wire s_axis_s2mm_tready_signal;
  wire s_axis_s2mm_tvalid_int;
  wire [0:0]sig_m_valid_dup_reg;
  wire [2:0]state;
  wire \state[1]_i_2__2_n_0 ;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_3__0_n_0 ;
  wire \state_reg[0]_0 ;
  wire \state_reg_n_0_[2] ;

  LUT4 #(
    .INIT(16'hABBB)) 
    \FSM_onehot_state[0]_i_1__0 
       (.I0(\FSM_onehot_state_reg_n_0_[4] ),
        .I1(\FSM_onehot_state[0]_i_2__0_n_0 ),
        .I2(M_VALID),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .O(\FSM_onehot_state[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00007707)) 
    \FSM_onehot_state[0]_i_2__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(d2_ready),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .I4(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h88008800FFFFF800)) 
    \FSM_onehot_state[1]_i_1__0 
       (.I0(r0_last_reg_n_0),
        .I1(p_0_in1_in),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(s_axis_s2mm_tvalid_int),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(d2_ready),
        .O(\FSM_onehot_state[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAAAAAAAAA)) 
    \FSM_onehot_state[2]_i_1__0 
       (.I0(\FSM_onehot_state[2]_i_2__0_n_0 ),
        .I1(\FSM_onehot_state_reg_n_0_[3] ),
        .I2(M_VALID),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\FSM_onehot_state_reg_n_0_[1] ),
        .I5(d2_ready),
        .O(\FSM_onehot_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h1515000000100000)) 
    \FSM_onehot_state[2]_i_2__0 
       (.I0(p_1_in2_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_0_in1_in),
        .I3(r0_last_reg_n_0),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5500A800)) 
    \FSM_onehot_state[3]_i_1__0 
       (.I0(s_axis_s2mm_tvalid_int),
        .I1(p_1_in2_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(p_0_in1_in),
        .I4(r0_last_reg_n_0),
        .I5(\FSM_onehot_state[3]_i_3__0_n_0 ),
        .O(\FSM_onehot_state[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0222200002222)) 
    \FSM_onehot_state[3]_i_3__0 
       (.I0(\FSM_onehot_state_reg_n_0_[3] ),
        .I1(d2_ready),
        .I2(acc_reg_en[2]),
        .I3(p_1_in2_in),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(\FSM_onehot_state_reg_n_0_[0] ),
        .O(\FSM_onehot_state[3]_i_3__0_n_0 ));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[0]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[0] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[1] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[2]_i_1__0_n_0 ),
        .Q(p_0_in1_in),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_state_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\FSM_onehot_state[3]_i_1__0_n_0 ),
        .Q(\FSM_onehot_state_reg_n_0_[3] ),
        .R(areset_r));
  (* FSM_ENCODED_STATES = "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_state_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\FSM_onehot_state_reg_n_0_[4] ),
        .S(areset_r));
  LUT2 #(
    .INIT(4'hE)) 
    \acc_data[95]_i_1 
       (.I0(p_0_in1_in),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .O(acc_data0));
  FDRE \acc_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [0]),
        .R(1'b0));
  FDRE \acc_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [10]),
        .R(1'b0));
  FDRE \acc_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [11]),
        .R(1'b0));
  FDRE \acc_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [12]),
        .R(1'b0));
  FDRE \acc_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [13]),
        .R(1'b0));
  FDRE \acc_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [14]),
        .R(1'b0));
  FDRE \acc_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [15]),
        .R(1'b0));
  FDRE \acc_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [16]),
        .R(1'b0));
  FDRE \acc_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [17]),
        .R(1'b0));
  FDRE \acc_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [18]),
        .R(1'b0));
  FDRE \acc_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [19]),
        .R(1'b0));
  FDRE \acc_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [1]),
        .R(1'b0));
  FDRE \acc_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [20]),
        .R(1'b0));
  FDRE \acc_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [21]),
        .R(1'b0));
  FDRE \acc_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [22]),
        .R(1'b0));
  FDRE \acc_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [23]),
        .R(1'b0));
  FDRE \acc_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [2]),
        .R(1'b0));
  FDRE \acc_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [3]),
        .R(1'b0));
  FDRE \acc_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [4]),
        .R(1'b0));
  FDRE \acc_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [5]),
        .R(1'b0));
  FDRE \acc_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [6]),
        .R(1'b0));
  FDRE \acc_data_reg[72] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [0]),
        .Q(\acc_data_reg[95]_0 [72]),
        .R(1'b0));
  FDRE \acc_data_reg[73] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [1]),
        .Q(\acc_data_reg[95]_0 [73]),
        .R(1'b0));
  FDRE \acc_data_reg[74] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [2]),
        .Q(\acc_data_reg[95]_0 [74]),
        .R(1'b0));
  FDRE \acc_data_reg[75] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [3]),
        .Q(\acc_data_reg[95]_0 [75]),
        .R(1'b0));
  FDRE \acc_data_reg[76] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [4]),
        .Q(\acc_data_reg[95]_0 [76]),
        .R(1'b0));
  FDRE \acc_data_reg[77] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [5]),
        .Q(\acc_data_reg[95]_0 [77]),
        .R(1'b0));
  FDRE \acc_data_reg[78] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [6]),
        .Q(\acc_data_reg[95]_0 [78]),
        .R(1'b0));
  FDRE \acc_data_reg[79] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [7]),
        .Q(\acc_data_reg[95]_0 [79]),
        .R(1'b0));
  FDRE \acc_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [7]),
        .R(1'b0));
  FDRE \acc_data_reg[80] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [8]),
        .Q(\acc_data_reg[95]_0 [80]),
        .R(1'b0));
  FDRE \acc_data_reg[81] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [9]),
        .Q(\acc_data_reg[95]_0 [81]),
        .R(1'b0));
  FDRE \acc_data_reg[82] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [10]),
        .Q(\acc_data_reg[95]_0 [82]),
        .R(1'b0));
  FDRE \acc_data_reg[83] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [11]),
        .Q(\acc_data_reg[95]_0 [83]),
        .R(1'b0));
  FDRE \acc_data_reg[84] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [12]),
        .Q(\acc_data_reg[95]_0 [84]),
        .R(1'b0));
  FDRE \acc_data_reg[85] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [13]),
        .Q(\acc_data_reg[95]_0 [85]),
        .R(1'b0));
  FDRE \acc_data_reg[86] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [14]),
        .Q(\acc_data_reg[95]_0 [86]),
        .R(1'b0));
  FDRE \acc_data_reg[87] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [15]),
        .Q(\acc_data_reg[95]_0 [87]),
        .R(1'b0));
  FDRE \acc_data_reg[88] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [16]),
        .Q(\acc_data_reg[95]_0 [88]),
        .R(1'b0));
  FDRE \acc_data_reg[89] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [17]),
        .Q(\acc_data_reg[95]_0 [89]),
        .R(1'b0));
  FDRE \acc_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [8]),
        .R(1'b0));
  FDRE \acc_data_reg[90] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [18]),
        .Q(\acc_data_reg[95]_0 [90]),
        .R(1'b0));
  FDRE \acc_data_reg[91] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [19]),
        .Q(\acc_data_reg[95]_0 [91]),
        .R(1'b0));
  FDRE \acc_data_reg[92] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [20]),
        .Q(\acc_data_reg[95]_0 [92]),
        .R(1'b0));
  FDRE \acc_data_reg[93] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [21]),
        .Q(\acc_data_reg[95]_0 [93]),
        .R(1'b0));
  FDRE \acc_data_reg[94] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [22]),
        .Q(\acc_data_reg[95]_0 [94]),
        .R(1'b0));
  FDRE \acc_data_reg[95] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_data0),
        .D(\r0_data_reg[23]_0 [23]),
        .Q(\acc_data_reg[95]_0 [95]),
        .R(1'b0));
  FDRE \acc_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00E200E200E2F0E2)) 
    \acc_keep[10]_i_1 
       (.I0(D[10]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\r0_keep_reg[2]_0 [1]),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[0] ),
        .I5(r0_last_reg_n_0),
        .O(\acc_keep[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E200E200E2F0E2)) 
    \acc_keep[11]_i_1 
       (.I0(D[11]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\r0_keep_reg[2]_0 [2]),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[0] ),
        .I5(r0_last_reg_n_0),
        .O(\acc_keep[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \acc_keep[2]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[0] ),
        .O(acc_reg_en[0]));
  LUT6 #(
    .INIT(64'h00E200E200E2F0E2)) 
    \acc_keep[9]_i_1 
       (.I0(D[9]),
        .I1(\FSM_onehot_state_reg_n_0_[0] ),
        .I2(\r0_keep_reg[2]_0 [0]),
        .I3(p_0_in1_in),
        .I4(\r0_reg_sel_reg_n_0_[0] ),
        .I5(r0_last_reg_n_0),
        .O(\acc_keep[9]_i_1_n_0 ));
  FDRE \acc_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \acc_keep_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[10]_i_1_n_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \acc_keep_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[11]_i_1_n_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \acc_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \acc_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[0]),
        .D(r0_keep[2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \acc_keep_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\acc_keep[9]_i_1_n_0 ),
        .Q(D[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hCCCFCCCACCCACCCA)) 
    acc_last_i_1__0
       (.I0(M_Last),
        .I1(acc_last),
        .I2(\FSM_onehot_state_reg_n_0_[3] ),
        .I3(\FSM_onehot_state_reg_n_0_[1] ),
        .I4(r0_last_reg_n_0),
        .I5(p_0_in1_in),
        .O(acc_last_i_1__0_n_0));
  FDRE acc_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(acc_last_i_1__0_n_0),
        .Q(acc_last),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[1].acc_data[47]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[1] ),
        .O(acc_reg_en[1]));
  FDRE \gen_data_accumulator[1].acc_data_reg[24] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [24]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[25] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [25]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[26] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [26]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[27] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [27]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[28] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [28]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[29] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [29]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[30] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [30]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[31] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [31]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[32] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [32]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[33] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [33]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[34] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [34]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[35] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [35]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[36] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [36]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[37] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [37]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[38] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [38]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[39] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [39]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[40] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [40]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[41] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [41]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[42] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [42]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[43] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [43]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[44] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [44]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[45] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [45]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[46] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [46]),
        .R(1'b0));
  FDRE \gen_data_accumulator[1].acc_data_reg[47] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[1]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [47]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[3]_i_1 
       (.I0(r0_keep[0]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[3]),
        .O(\gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[4]_i_1 
       (.I0(r0_keep[1]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[4]),
        .O(\gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[1].acc_keep[5]_i_1 
       (.I0(r0_keep[2]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[1] ),
        .I3(D[5]),
        .O(\gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ));
  FDRE \gen_data_accumulator[1].acc_keep_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[3]_i_1_n_0 ),
        .Q(D[3]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[4]_i_1_n_0 ),
        .Q(D[4]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[1].acc_keep_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[1].acc_keep[5]_i_1_n_0 ),
        .Q(D[5]),
        .R(acc_reg_en[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \gen_data_accumulator[2].acc_data[71]_i_1 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .O(acc_reg_en[2]));
  FDRE \gen_data_accumulator[2].acc_data_reg[48] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[0]),
        .Q(\acc_data_reg[95]_0 [48]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[49] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[1]),
        .Q(\acc_data_reg[95]_0 [49]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[50] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[2]),
        .Q(\acc_data_reg[95]_0 [50]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[51] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[3]),
        .Q(\acc_data_reg[95]_0 [51]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[52] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[4]),
        .Q(\acc_data_reg[95]_0 [52]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[53] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[5]),
        .Q(\acc_data_reg[95]_0 [53]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[54] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[6]),
        .Q(\acc_data_reg[95]_0 [54]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[55] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[7]),
        .Q(\acc_data_reg[95]_0 [55]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[56] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[8]),
        .Q(\acc_data_reg[95]_0 [56]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[57] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[9]),
        .Q(\acc_data_reg[95]_0 [57]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[58] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[10]),
        .Q(\acc_data_reg[95]_0 [58]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[59] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[11]),
        .Q(\acc_data_reg[95]_0 [59]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[60] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[12]),
        .Q(\acc_data_reg[95]_0 [60]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[61] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[13]),
        .Q(\acc_data_reg[95]_0 [61]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[62] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[14]),
        .Q(\acc_data_reg[95]_0 [62]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[63] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[15]),
        .Q(\acc_data_reg[95]_0 [63]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[64] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[16]),
        .Q(\acc_data_reg[95]_0 [64]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[65] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[17]),
        .Q(\acc_data_reg[95]_0 [65]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[66] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[18]),
        .Q(\acc_data_reg[95]_0 [66]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[67] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[19]),
        .Q(\acc_data_reg[95]_0 [67]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[68] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[20]),
        .Q(\acc_data_reg[95]_0 [68]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[69] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[21]),
        .Q(\acc_data_reg[95]_0 [69]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[70] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[22]),
        .Q(\acc_data_reg[95]_0 [70]),
        .R(1'b0));
  FDRE \gen_data_accumulator[2].acc_data_reg[71] 
       (.C(s_axis_s2mm_aclk),
        .CE(acc_reg_en[2]),
        .D(r0_data[23]),
        .Q(\acc_data_reg[95]_0 [71]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[6]_i_1 
       (.I0(r0_keep[0]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[6]),
        .O(\gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[7]_i_1 
       (.I0(r0_keep[1]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[7]),
        .O(\gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \gen_data_accumulator[2].acc_keep[8]_i_1 
       (.I0(r0_keep[2]),
        .I1(p_0_in1_in),
        .I2(\r0_reg_sel_reg_n_0_[2] ),
        .I3(D[8]),
        .O(\gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ));
  FDRE \gen_data_accumulator[2].acc_keep_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[6]_i_1_n_0 ),
        .Q(D[6]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[7]_i_1_n_0 ),
        .Q(D[7]),
        .R(acc_reg_en[0]));
  FDRE \gen_data_accumulator[2].acc_keep_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\gen_data_accumulator[2].acc_keep[8]_i_1_n_0 ),
        .Q(D[8]),
        .R(acc_reg_en[0]));
  FDRE \r0_data_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [0]),
        .Q(r0_data[0]),
        .R(1'b0));
  FDRE \r0_data_reg[10] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [10]),
        .Q(r0_data[10]),
        .R(1'b0));
  FDRE \r0_data_reg[11] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [11]),
        .Q(r0_data[11]),
        .R(1'b0));
  FDRE \r0_data_reg[12] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [12]),
        .Q(r0_data[12]),
        .R(1'b0));
  FDRE \r0_data_reg[13] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [13]),
        .Q(r0_data[13]),
        .R(1'b0));
  FDRE \r0_data_reg[14] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [14]),
        .Q(r0_data[14]),
        .R(1'b0));
  FDRE \r0_data_reg[15] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [15]),
        .Q(r0_data[15]),
        .R(1'b0));
  FDRE \r0_data_reg[16] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [16]),
        .Q(r0_data[16]),
        .R(1'b0));
  FDRE \r0_data_reg[17] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [17]),
        .Q(r0_data[17]),
        .R(1'b0));
  FDRE \r0_data_reg[18] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [18]),
        .Q(r0_data[18]),
        .R(1'b0));
  FDRE \r0_data_reg[19] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [19]),
        .Q(r0_data[19]),
        .R(1'b0));
  FDRE \r0_data_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [1]),
        .Q(r0_data[1]),
        .R(1'b0));
  FDRE \r0_data_reg[20] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [20]),
        .Q(r0_data[20]),
        .R(1'b0));
  FDRE \r0_data_reg[21] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [21]),
        .Q(r0_data[21]),
        .R(1'b0));
  FDRE \r0_data_reg[22] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [22]),
        .Q(r0_data[22]),
        .R(1'b0));
  FDRE \r0_data_reg[23] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [23]),
        .Q(r0_data[23]),
        .R(1'b0));
  FDRE \r0_data_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [2]),
        .Q(r0_data[2]),
        .R(1'b0));
  FDRE \r0_data_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [3]),
        .Q(r0_data[3]),
        .R(1'b0));
  FDRE \r0_data_reg[4] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [4]),
        .Q(r0_data[4]),
        .R(1'b0));
  FDRE \r0_data_reg[5] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [5]),
        .Q(r0_data[5]),
        .R(1'b0));
  FDRE \r0_data_reg[6] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [6]),
        .Q(r0_data[6]),
        .R(1'b0));
  FDRE \r0_data_reg[7] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [7]),
        .Q(r0_data[7]),
        .R(1'b0));
  FDRE \r0_data_reg[8] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [8]),
        .Q(r0_data[8]),
        .R(1'b0));
  FDRE \r0_data_reg[9] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_data_reg[23]_0 [9]),
        .Q(r0_data[9]),
        .R(1'b0));
  FDRE \r0_keep_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[2]_0 [0]),
        .Q(r0_keep[0]),
        .R(1'b0));
  FDRE \r0_keep_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[2]_0 [1]),
        .Q(r0_keep[1]),
        .R(1'b0));
  FDRE \r0_keep_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(\r0_keep_reg[2]_0 [2]),
        .Q(r0_keep[2]),
        .R(1'b0));
  FDRE r0_last_reg
       (.C(s_axis_s2mm_aclk),
        .CE(\state_reg[0]_0 ),
        .D(M_Last),
        .Q(r0_last_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hEA)) 
    \r0_reg_sel[3]_i_1 
       (.I0(areset_r),
        .I1(d2_valid),
        .I2(d2_ready),
        .O(\r0_reg_sel[3]_i_1_n_0 ));
  FDSE \r0_reg_sel_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(1'b0),
        .Q(\r0_reg_sel_reg_n_0_[0] ),
        .S(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[0] ),
        .Q(\r0_reg_sel_reg_n_0_[1] ),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[1] ),
        .Q(\r0_reg_sel_reg_n_0_[2] ),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  FDRE \r0_reg_sel_reg[3] 
       (.C(s_axis_s2mm_aclk),
        .CE(p_0_in1_in),
        .D(\r0_reg_sel_reg_n_0_[2] ),
        .Q(p_1_in2_in),
        .R(\r0_reg_sel[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    sig_last_reg_out_i_1__3
       (.I0(s_axis_s2mm_tready_signal),
        .I1(out),
        .O(sig_m_valid_dup_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_last_reg_out_i_3
       (.I0(\FSM_onehot_state_reg[2]_0 ),
        .I1(\state_reg[0]_0 ),
        .I2(\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_dummy_tready_fsync_src_sel_10 ),
        .O(s_axis_s2mm_tready_signal));
  LUT6 #(
    .INIT(64'hE3EFFFEFEFEFFFEF)) 
    \state[0]_i_1__2 
       (.I0(d2_ready),
        .I1(\state_reg_n_0_[2] ),
        .I2(d2_valid),
        .I3(\state_reg[0]_0 ),
        .I4(s_axis_s2mm_tvalid_int),
        .I5(r0_last_reg_n_0),
        .O(state[0]));
  LUT6 #(
    .INIT(64'h0C0C505C000C505C)) 
    \state[1]_i_1__2 
       (.I0(d2_ready),
        .I1(\state_reg[0]_0 ),
        .I2(d2_valid),
        .I3(\state[1]_i_2__2_n_0 ),
        .I4(\state_reg_n_0_[2] ),
        .I5(r0_last_reg_n_0),
        .O(state[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h07FFFFFF)) 
    \state[1]_i_2__2 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_1_in2_in),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(M_VALID),
        .O(\state[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0030AAFA0000AAAA)) 
    \state[2]_i_1__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(r0_last_reg_n_0),
        .I2(\state_reg[0]_0 ),
        .I3(d2_valid),
        .I4(\state_reg_n_0_[2] ),
        .I5(\state[2]_i_3__0_n_0 ),
        .O(state[2]));
  LUT5 #(
    .INIT(32'h80008888)) 
    \state[2]_i_2__0 
       (.I0(d2_valid),
        .I1(d2_ready),
        .I2(M_VALID),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(\state_reg[0]_0 ),
        .O(\state[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h07000000)) 
    \state[2]_i_3__0 
       (.I0(p_0_in1_in),
        .I1(\r0_reg_sel_reg_n_0_[2] ),
        .I2(p_1_in2_in),
        .I3(\FSM_onehot_state_reg[2]_0 ),
        .I4(M_VALID),
        .O(\state[2]_i_3__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[0]),
        .Q(\state_reg[0]_0 ),
        .R(areset_r));
  FDRE \state_reg[1] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[1]),
        .Q(d2_valid),
        .R(areset_r));
  FDRE \state_reg[2] 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ),
        .R(areset_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc
   ();

  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;

  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(frame_ptr_out_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(frame_ptr_out_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(frame_ptr_out_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(frame_ptr_out_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(frame_ptr_out_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(frame_ptr_out_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(frame_ptr_in_d2[2]));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vid_cdc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vid_cdc_1
   (s_fsync_d1,
    s_fsync_d2,
    initial_frame_reg,
    s2mm_valid_frame_sync_cmb,
    s_fsync_d2_reg_0,
    s_fsync_d2_reg_1,
    s2mm_fsync_core,
    s_axis_s2mm_aclk,
    initial_frame,
    out,
    s2mm_dmasr,
    s2mm_valid_video_prmtrs);
  output s_fsync_d1;
  output s_fsync_d2;
  output initial_frame_reg;
  output s2mm_valid_frame_sync_cmb;
  output [0:0]s_fsync_d2_reg_0;
  input s_fsync_d2_reg_1;
  input s2mm_fsync_core;
  input s_axis_s2mm_aclk;
  input initial_frame;
  input out;
  input [0:0]s2mm_dmasr;
  input s2mm_valid_video_prmtrs;

  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_in_d2;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]frame_ptr_out_d2;
  wire initial_frame;
  wire initial_frame_reg;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d1_cdc_tig;
  (* async_reg = "true" *) wire [5:0]othrchnl_frame_ptr_in_d2;
  wire out;
  wire [0:0]s2mm_dmasr;
  wire s2mm_fsync_core;
  wire s2mm_valid_frame_sync_cmb;
  wire s2mm_valid_video_prmtrs;
  wire s_axis_s2mm_aclk;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [0:0]s_fsync_d2_reg_0;
  wire s_fsync_d2_reg_1;

  LUT3 #(
    .INIT(8'h40)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1 
       (.I0(s_fsync_d1),
        .I1(s_fsync_d2),
        .I2(s2mm_valid_video_prmtrs),
        .O(s2mm_valid_frame_sync_cmb));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number[4]_i_1 
       (.I0(s_fsync_d2),
        .I1(s_fsync_d1),
        .O(s_fsync_d2_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(frame_ptr_out_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(frame_ptr_out_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(frame_ptr_out_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(frame_ptr_out_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(frame_ptr_out_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(frame_ptr_out_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(frame_ptr_out_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_24
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_25
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_26
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_27
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_28
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_29
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_30
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_31
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_32
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_33
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[2]));
  LUT1 #(
    .INIT(2'h2)) 
    i_34
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_35
       (.I0(1'b0),
        .O(othrchnl_frame_ptr_in_d2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[1]));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(frame_ptr_in_d1_cdc_tig[0]));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(frame_ptr_in_d2[5]));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(frame_ptr_in_d2[4]));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(frame_ptr_in_d2[3]));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(frame_ptr_in_d2[2]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT5 #(
    .INIT(32'h0000AE00)) 
    initial_frame_i_1__0
       (.I0(initial_frame),
        .I1(s_fsync_d2),
        .I2(s_fsync_d1),
        .I3(out),
        .I4(s2mm_dmasr),
        .O(initial_frame_reg));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d1_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_fsync_core),
        .Q(s_fsync_d1),
        .R(s_fsync_d2_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    s_fsync_d2_reg
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(s_fsync_d1),
        .Q(s_fsync_d2),
        .R(s_fsync_d2_reg_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module
   (prmtr_update_complete,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    D,
    Q,
    zero_vsize_err0,
    zero_hsize_err0,
    tstvect_fsync0,
    \hsize_vid_reg[15] ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ,
    \stride_vid_reg[15] ,
    CO,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    m_axi_s2mm_aclk,
    s2mm_dmac2cdc_fsync_out,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ,
    zero_hsize_err_reg,
    s_fsync_d1,
    s_fsync_d2,
    out,
    s2mm_dmasr,
    tstvect_fsync_d2,
    \VFLIP_DISABLE.dm_address[31]_i_3__0 ,
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    regdir_idle_i1,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] );
  output prmtr_update_complete;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output [0:0]D;
  output [12:0]Q;
  output zero_vsize_err0;
  output zero_hsize_err0;
  output tstvect_fsync0;
  output [15:0]\hsize_vid_reg[15] ;
  output [15:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  output [15:0]\stride_vid_reg[15] ;
  output [0:0]CO;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  input m_axi_s2mm_aclk;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  input zero_hsize_err_reg;
  input s_fsync_d1;
  input s_fsync_d2;
  input out;
  input [0:0]s2mm_dmasr;
  input tstvect_fsync_d2;
  input [1:0]\VFLIP_DISABLE.dm_address[31]_i_3__0 ;
  input \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input regdir_idle_i1;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  wire \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [15:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  wire [12:0]Q;
  wire [1:0]\VFLIP_DISABLE.dm_address[31]_i_3__0 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire m_axi_s2mm_aclk;
  wire out;
  wire prmtr_update_complete;
  wire regdir_idle_i1;
  wire s2mm_dmac2cdc_fsync_out;
  wire [0:0]s2mm_dmasr;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [15:0]\stride_vid_reg[15] ;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire tstvect_fsync0;
  wire tstvect_fsync_d2;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err0;
  wire zero_hsize_err_reg;
  wire zero_vsize_err0;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(tstvect_fsync_d2),
        .O(tstvect_fsync0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_6 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i ),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .D(D),
        .\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] (\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address[31]_i_3__0 (\VFLIP_DISABLE.dm_address[31]_i_3__0 ),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .prmtr_update_complete(prmtr_update_complete),
        .regdir_idle_i1(regdir_idle_i1),
        .s2mm_dmac2cdc_fsync_out(s2mm_dmac2cdc_fsync_out),
        .s_fsync_d1(s_fsync_d1),
        .s_fsync_d2(s_fsync_d2),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\stride_vid_reg[15]_1 (\stride_vid_reg[15]_0 ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_hsize_err_reg(zero_hsize_err_reg),
        .zero_vsize_err0(zero_vsize_err0));
  LUT6 #(
    .INIT(64'h00000000AEAA0000)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(prmtr_update_complete),
        .I2(s_fsync_d1),
        .I3(s_fsync_d2),
        .I4(out),
        .I5(s2mm_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1__0_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .Q(prmtr_update_complete),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vidreg_module" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vidreg_module_69
   (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ,
    D,
    Q,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ,
    zero_hsize_err0,
    dmacntrl_ns0__3,
    zero_vsize_err1,
    \hsize_vid_reg[15] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ,
    \vsize_vid_reg[0] ,
    \stride_vid_reg[15] ,
    CO,
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ,
    m_axi_mm2s_aclk,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ,
    mm2s_dmac2cdc_fsync_out,
    mm2s_regdir_idle,
    mm2s_ftchcmdsts_idle,
    mm2s_dwidth_fifo_pipe_empty,
    load_new_addr,
    mm2s_frame_sync,
    mm2s_soft_reset,
    dma_err,
    frame_sync_reg,
    mm2s_halt,
    mm2s_dmacr,
    \VFLIP_DISABLE.dm_address[31]_i_3 ,
    mm2s_prmry_resetn,
    mm2s_dmasr,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    p_0_in,
    \vsize_vid_reg[12] ,
    \hsize_vid_reg[15]_0 ,
    \stride_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 );
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  output [0:0]D;
  output [12:0]Q;
  output \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  output zero_hsize_err0;
  output dmacntrl_ns0__3;
  output zero_vsize_err1;
  output [15:0]\hsize_vid_reg[15] ;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  output [0:0]\vsize_vid_reg[0] ;
  output [15:0]\stride_vid_reg[15] ;
  output [0:0]CO;
  input \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  input m_axi_mm2s_aclk;
  input [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  input mm2s_dmac2cdc_fsync_out;
  input mm2s_regdir_idle;
  input mm2s_ftchcmdsts_idle;
  input mm2s_dwidth_fifo_pipe_empty;
  input load_new_addr;
  input mm2s_frame_sync;
  input mm2s_soft_reset;
  input dma_err;
  input frame_sync_reg;
  input mm2s_halt;
  input [0:0]mm2s_dmacr;
  input [1:0]\VFLIP_DISABLE.dm_address[31]_i_3 ;
  input mm2s_prmry_resetn;
  input mm2s_dmasr;
  input [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input p_0_in;
  input [12:0]\vsize_vid_reg[12] ;
  input [15:0]\hsize_vid_reg[15]_0 ;
  input [15:0]\stride_vid_reg[15]_0 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  wire [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ;
  wire \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ;
  wire [12:0]Q;
  wire [1:0]\VFLIP_DISABLE.dm_address[31]_i_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire dma_err;
  wire dmacntrl_ns0__3;
  wire frame_sync_reg;
  wire [15:0]\hsize_vid_reg[15] ;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mm2s_dmac2cdc_fsync_out;
  wire [0:0]mm2s_dmacr;
  wire mm2s_dmasr;
  wire mm2s_dwidth_fifo_pipe_empty;
  wire mm2s_frame_sync;
  wire mm2s_ftchcmdsts_idle;
  wire mm2s_halt;
  wire mm2s_prmry_resetn;
  wire mm2s_regdir_idle;
  wire mm2s_soft_reset;
  wire p_0_in;
  wire [15:0]\stride_vid_reg[15] ;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [0:0]\vsize_vid_reg[0] ;
  wire [12:0]\vsize_vid_reg[12] ;
  wire zero_hsize_err0;
  wire zero_vsize_err1;

  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mm2s_soft_reset),
        .I2(dma_err),
        .I3(frame_sync_reg),
        .I4(mm2s_halt),
        .I5(mm2s_dmacr),
        .O(dmacntrl_ns0__3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_70 \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I 
       (.CO(CO),
        .D(D),
        .\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] (\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ),
        .\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] (\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 (\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] ),
        .\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 (\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ),
        .\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 (\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] ),
        .\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 (\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] ),
        .Q(Q),
        .\VFLIP_DISABLE.dm_address[31]_i_3 (\VFLIP_DISABLE.dm_address[31]_i_3 ),
        .\VFLIP_DISABLE.dm_address_reg[15] (\VFLIP_DISABLE.dm_address_reg[15] ),
        .\hsize_vid_reg[15]_0 (\hsize_vid_reg[15] ),
        .\hsize_vid_reg[15]_1 (\hsize_vid_reg[15]_0 ),
        .load_new_addr(load_new_addr),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_dmac2cdc_fsync_out(mm2s_dmac2cdc_fsync_out),
        .mm2s_frame_sync(mm2s_frame_sync),
        .p_0_in(p_0_in),
        .\stride_vid_reg[15]_0 (\stride_vid_reg[15] ),
        .\stride_vid_reg[15]_1 (\stride_vid_reg[15]_0 ),
        .\vsize_vid_reg[0]_0 (\vsize_vid_reg[0] ),
        .\vsize_vid_reg[12]_0 (\vsize_vid_reg[12] ),
        .zero_hsize_err0(zero_hsize_err0),
        .zero_vsize_err1(zero_vsize_err1));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1 
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mm2s_frame_sync),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I3(mm2s_prmry_resetn),
        .I4(mm2s_dmasr),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_1 ),
        .Q(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEA000000)) 
    all_idle_i_1
       (.I0(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0 ),
        .I1(mm2s_regdir_idle),
        .I2(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0 ),
        .I3(mm2s_ftchcmdsts_idle),
        .I4(mm2s_dwidth_fifo_pipe_empty),
        .O(\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister
   (D,
    Q,
    zero_vsize_err0,
    zero_hsize_err0,
    \hsize_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ,
    \stride_vid_reg[15]_0 ,
    CO,
    s2mm_dmac2cdc_fsync_out,
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ,
    zero_hsize_err_reg,
    prmtr_update_complete,
    s_fsync_d2,
    s_fsync_d1,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    \VFLIP_DISABLE.dm_address[31]_i_3__0 ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    regdir_idle_i1,
    \vsize_vid_reg[12]_0 ,
    m_axi_s2mm_aclk,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 );
  output [0:0]D;
  output [12:0]Q;
  output zero_vsize_err0;
  output zero_hsize_err0;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [15:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  output [15:0]\stride_vid_reg[15]_0 ;
  output [0:0]CO;
  input s2mm_dmac2cdc_fsync_out;
  input [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  input zero_hsize_err_reg;
  input prmtr_update_complete;
  input s_fsync_d2;
  input s_fsync_d1;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input [1:0]\VFLIP_DISABLE.dm_address[31]_i_3__0 ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input regdir_idle_i1;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input m_axi_s2mm_aclk;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15]_1 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 ;
  wire [15:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 ;
  wire [1:0]\VFLIP_DISABLE.dm_address[31]_i_3__0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire m_axi_s2mm_aclk;
  wire prmtr_update_complete;
  wire regdir_idle_i1;
  wire s2mm_dmac2cdc_fsync_out;
  wire s_fsync_d1;
  wire s_fsync_d2;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [15:0]\stride_vid_reg[15]_1 ;
  wire video_reg_update;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2__0_n_0;
  wire zero_hsize_err_i_3__0_n_0;
  wire zero_hsize_err_i_4__0_n_0;
  wire zero_hsize_err_i_5__0_n_0;
  wire zero_hsize_err_reg;
  wire zero_vsize_err0;
  wire zero_vsize_err_i_3__0_n_0;
  wire zero_vsize_err_i_5__0_n_0;
  wire zero_vsize_err_i_6_n_0;

  LUT3 #(
    .INIT(8'h8B)) 
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1 
       (.I0(Q[0]),
        .I1(s2mm_dmac2cdc_fsync_out),
        .I2(\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0] ),
        .O(D));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][16] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][17] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][18] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][19] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][20] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][21] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][22] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][23] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][24] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][25] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][26] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][27] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][28] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][29] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][30] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .R(regdir_idle_i1));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_1 [9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .R(regdir_idle_i1));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[11]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .O(crnt_start_address[11]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[11]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .O(crnt_start_address[10]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[11]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .O(crnt_start_address[9]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[11]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .O(crnt_start_address[8]));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_2__0 
       (.I0(crnt_stride[11]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_3__0 
       (.I0(crnt_stride[10]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_4__0 
       (.I0(crnt_stride[9]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[11]_i_5__0 
       (.I0(crnt_stride[8]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_6__0 
       (.I0(crnt_stride[11]),
        .I1(crnt_start_address[11]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_7__0 
       (.I0(crnt_stride[10]),
        .I1(crnt_start_address[10]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_8__0 
       (.I0(crnt_stride[9]),
        .I1(crnt_start_address[9]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[11]_i_9__0 
       (.I0(crnt_stride[8]),
        .I1(crnt_start_address[8]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[15]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .O(crnt_start_address[15]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[15]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .O(crnt_start_address[14]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[15]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .O(crnt_start_address[13]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[15]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .O(crnt_start_address[12]));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_2__0 
       (.I0(crnt_stride[15]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_3__0 
       (.I0(crnt_stride[14]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_4__0 
       (.I0(crnt_stride[13]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[15]_i_5__0 
       (.I0(crnt_stride[12]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_6__0 
       (.I0(crnt_stride[15]),
        .I1(crnt_start_address[15]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_7__0 
       (.I0(crnt_stride[14]),
        .I1(crnt_start_address[14]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_8__0 
       (.I0(crnt_stride[13]),
        .I1(crnt_start_address[13]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[15]_i_9__0 
       (.I0(crnt_stride[12]),
        .I1(crnt_start_address[12]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[19]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [3]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[19]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [2]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[19]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[19]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [0]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[23]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [7]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[23]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [6]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[23]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [5]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[23]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [4]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[27]_i_6__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [11]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[27]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [10]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[27]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [9]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[27]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [8]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[31]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [12]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[31]_i_7__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [15]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[31]_i_8__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [14]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[31]_i_9__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .O(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [13]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[3]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .O(crnt_start_address[3]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[3]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .O(crnt_start_address[2]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[3]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .O(crnt_start_address[1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[3]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .O(crnt_start_address[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_2__0 
       (.I0(crnt_stride[3]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_3__0 
       (.I0(crnt_stride[2]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_4__0 
       (.I0(crnt_stride[1]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[3]_i_5__0 
       (.I0(crnt_stride[0]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_6__0 
       (.I0(crnt_stride[3]),
        .I1(crnt_start_address[3]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_7__0 
       (.I0(crnt_stride[2]),
        .I1(crnt_start_address[2]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_8__0 
       (.I0(crnt_stride[1]),
        .I1(crnt_start_address[1]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[3]_i_9__0 
       (.I0(crnt_stride[0]),
        .I1(crnt_start_address[0]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[7]_i_10__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .O(crnt_start_address[7]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \VFLIP_DISABLE.dm_address[7]_i_11__0 
       (.I0(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .O(crnt_start_address[6]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \VFLIP_DISABLE.dm_address[7]_i_12__0 
       (.I0(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I4(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .O(crnt_start_address[5]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \VFLIP_DISABLE.dm_address[7]_i_13__0 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .I1(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3__0 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3__0 [1]),
        .I4(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .O(crnt_start_address[4]));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_2__0 
       (.I0(crnt_stride[7]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_3__0 
       (.I0(crnt_stride[6]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_4__0 
       (.I0(crnt_stride[5]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \VFLIP_DISABLE.dm_address[7]_i_5__0 
       (.I0(crnt_stride[4]),
        .I1(zero_hsize_err_reg),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_6__0 
       (.I0(crnt_stride[7]),
        .I1(crnt_start_address[7]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_7__0 
       (.I0(crnt_stride[6]),
        .I1(crnt_start_address[6]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_8__0 
       (.I0(crnt_stride[5]),
        .I1(crnt_start_address[5]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \VFLIP_DISABLE.dm_address[7]_i_9__0 
       (.I0(crnt_stride[4]),
        .I1(crnt_start_address[4]),
        .I2(zero_hsize_err_reg),
        .I3(\VFLIP_DISABLE.dm_address_reg[15] [4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1__0_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9__0_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1__0 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1__0_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5__0_n_0 }),
        .O(\stride_vid_reg[15]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8__0_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9__0_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(regdir_idle_i1));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [0]),
        .Q(crnt_stride[0]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [10]),
        .Q(crnt_stride[10]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [11]),
        .Q(crnt_stride[11]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [12]),
        .Q(crnt_stride[12]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [13]),
        .Q(crnt_stride[13]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [14]),
        .Q(crnt_stride[14]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [15]),
        .Q(crnt_stride[15]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [1]),
        .Q(crnt_stride[1]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [2]),
        .Q(crnt_stride[2]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [3]),
        .Q(crnt_stride[3]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [4]),
        .Q(crnt_stride[4]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [5]),
        .Q(crnt_stride[5]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [6]),
        .Q(crnt_stride[6]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [7]),
        .Q(crnt_stride[7]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [8]),
        .Q(crnt_stride[8]),
        .R(regdir_idle_i1));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [9]),
        .Q(crnt_stride[9]),
        .R(regdir_idle_i1));
  LUT4 #(
    .INIT(16'h08AA)) 
    \vsize_vid[12]_i_1__0 
       (.I0(prmtr_update_complete),
        .I1(s_fsync_d2),
        .I2(s_fsync_d1),
        .I3(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(regdir_idle_i1));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_s2mm_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(regdir_idle_i1));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h01)) 
    zero_hsize_err_i_1__0
       (.I0(zero_hsize_err_i_2__0_n_0),
        .I1(zero_hsize_err_i_3__0_n_0),
        .I2(zero_hsize_err_reg),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_2__0
       (.I0(\hsize_vid_reg[15]_0 [6]),
        .I1(\hsize_vid_reg[15]_0 [11]),
        .I2(\hsize_vid_reg[15]_0 [4]),
        .I3(\hsize_vid_reg[15]_0 [12]),
        .I4(zero_hsize_err_i_4__0_n_0),
        .O(zero_hsize_err_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_3__0
       (.I0(\hsize_vid_reg[15]_0 [5]),
        .I1(\hsize_vid_reg[15]_0 [3]),
        .I2(\hsize_vid_reg[15]_0 [2]),
        .I3(\hsize_vid_reg[15]_0 [15]),
        .I4(zero_hsize_err_i_5__0_n_0),
        .O(zero_hsize_err_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_4__0
       (.I0(\hsize_vid_reg[15]_0 [13]),
        .I1(\hsize_vid_reg[15]_0 [0]),
        .I2(\hsize_vid_reg[15]_0 [14]),
        .I3(\hsize_vid_reg[15]_0 [7]),
        .O(zero_hsize_err_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_5__0
       (.I0(\hsize_vid_reg[15]_0 [9]),
        .I1(\hsize_vid_reg[15]_0 [10]),
        .I2(\hsize_vid_reg[15]_0 [8]),
        .I3(\hsize_vid_reg[15]_0 [1]),
        .O(zero_hsize_err_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h01)) 
    zero_vsize_err_i_1__0
       (.I0(zero_hsize_err_reg),
        .I1(Q[11]),
        .I2(zero_vsize_err_i_3__0_n_0),
        .O(zero_vsize_err0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    zero_vsize_err_i_3__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[9]),
        .I4(zero_vsize_err_i_5__0_n_0),
        .I5(zero_vsize_err_i_6_n_0),
        .O(zero_vsize_err_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_5__0
       (.I0(Q[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(zero_vsize_err_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_6
       (.I0(Q[8]),
        .I1(Q[1]),
        .I2(Q[12]),
        .I3(Q[10]),
        .O(zero_vsize_err_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "axi_vdma_vregister" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma_vregister_70
   (D,
    Q,
    zero_hsize_err0,
    zero_vsize_err1,
    \hsize_vid_reg[15]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ,
    \vsize_vid_reg[0]_0 ,
    \stride_vid_reg[15]_0 ,
    CO,
    \GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ,
    mm2s_dmac2cdc_fsync_out,
    load_new_addr,
    mm2s_frame_sync,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ,
    \VFLIP_DISABLE.dm_address[31]_i_3 ,
    \GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ,
    \VFLIP_DISABLE.dm_address_reg[15] ,
    p_0_in,
    \vsize_vid_reg[12]_0 ,
    m_axi_mm2s_aclk,
    \hsize_vid_reg[15]_1 ,
    \stride_vid_reg[15]_1 ,
    \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ,
    \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ,
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 );
  output [0:0]D;
  output [12:0]Q;
  output zero_hsize_err0;
  output zero_vsize_err1;
  output [15:0]\hsize_vid_reg[15]_0 ;
  output [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  output [0:0]\vsize_vid_reg[0]_0 ;
  output [15:0]\stride_vid_reg[15]_0 ;
  output [0:0]CO;
  input [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  input mm2s_dmac2cdc_fsync_out;
  input load_new_addr;
  input mm2s_frame_sync;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  input \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  input [1:0]\VFLIP_DISABLE.dm_address[31]_i_3 ;
  input [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  input [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  input p_0_in;
  input [12:0]\vsize_vid_reg[12]_0 ;
  input m_axi_mm2s_aclk;
  input [15:0]\hsize_vid_reg[15]_1 ;
  input [15:0]\stride_vid_reg[15]_1 ;
  input [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  input [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;

  wire [0:0]CO;
  wire [0:0]D;
  wire [0:0]\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ;
  wire [0:0]\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ;
  wire \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ;
  wire [15:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 ;
  wire [31:0]\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 ;
  wire [12:0]Q;
  wire \VFLIP_DISABLE.dm_address[11]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[11]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[15]_i_9_n_0 ;
  wire [1:0]\VFLIP_DISABLE.dm_address[31]_i_3 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[3]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_2_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_3_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_4_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_5_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_6_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_7_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_8_n_0 ;
  wire \VFLIP_DISABLE.dm_address[7]_i_9_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 ;
  wire [15:0]\VFLIP_DISABLE.dm_address_reg[15] ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ;
  wire \VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 ;
  wire [15:0]crnt_start_address;
  wire [15:0]crnt_stride;
  wire [15:0]\hsize_vid_reg[15]_0 ;
  wire [15:0]\hsize_vid_reg[15]_1 ;
  wire load_new_addr;
  wire m_axi_mm2s_aclk;
  wire mm2s_dmac2cdc_fsync_out;
  wire mm2s_frame_sync;
  wire p_0_in;
  wire [15:0]\stride_vid_reg[15]_0 ;
  wire [15:0]\stride_vid_reg[15]_1 ;
  wire video_reg_update;
  wire [0:0]\vsize_vid_reg[0]_0 ;
  wire [12:0]\vsize_vid_reg[12]_0 ;
  wire zero_hsize_err0;
  wire zero_hsize_err_i_2_n_0;
  wire zero_hsize_err_i_3_n_0;
  wire zero_hsize_err_i_4_n_0;
  wire zero_hsize_err_i_5_n_0;
  wire zero_vsize_err1;
  wire zero_vsize_err_i_4_n_0;
  wire zero_vsize_err_i_5_n_0;

  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \GEN_DWIDTH_NO_SOF.vsize_counter[0]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_DWIDTH_NO_SOF.vsize_counter_reg[0] ),
        .I2(mm2s_dmac2cdc_fsync_out),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \GEN_LINEBUF_NO_SOF.vsize_counter[0]_i_1 
       (.I0(Q[0]),
        .I1(\GEN_LINEBUF_NO_SOF.vsize_counter_reg[0] ),
        .I2(mm2s_dmac2cdc_fsync_out),
        .O(\vsize_vid_reg[0]_0 ));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [0]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [10]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [11]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [12]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [13]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [14]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [15]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [16]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [17]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [18]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [19]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [1]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [20]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [21]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [22]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [23]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [24]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [25]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [26]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [27]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [28]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [29]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [2]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [30]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [31]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [3]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [4]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [5]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [6]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [7]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [8]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[0].start_address_vid_reg[0][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1 [9]),
        .Q(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[1].start_address_vid_reg[1][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [0]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [10]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [11]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [12]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [13]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [14]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [15]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][16] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [16]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][17] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [17]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][18] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [18]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][19] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [19]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [1]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][20] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [20]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][21] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [21]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][22] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [22]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][23] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [23]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][24] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [24]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][25] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [25]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][26] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [26]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][27] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [27]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][28] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [28]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][29] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [29]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [2]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][30] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [30]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][31] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [31]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [3]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [4]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [5]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [6]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [7]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [8]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .R(p_0_in));
  FDRE \GEN_START_ADDR_REG[2].start_address_vid_reg[2][9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\GEN_START_ADDR_REG[2].start_address_vid_reg[2][31]_0 [9]),
        .Q(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[11]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [11]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [11]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [11]),
        .O(crnt_start_address[11]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[11]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [10]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [10]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [10]),
        .O(crnt_start_address[10]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[11]_i_12 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [9]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [9]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [9]),
        .O(crnt_start_address[9]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[11]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [8]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [8]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [8]),
        .O(crnt_start_address[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_2 
       (.I0(crnt_stride[11]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_3 
       (.I0(crnt_stride[10]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_4 
       (.I0(crnt_stride[9]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[11]_i_5 
       (.I0(crnt_stride[8]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_6 
       (.I0(crnt_stride[11]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [11]),
        .I2(load_new_addr),
        .I3(crnt_start_address[11]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_7 
       (.I0(crnt_stride[10]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [10]),
        .I2(load_new_addr),
        .I3(crnt_start_address[10]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_8 
       (.I0(crnt_stride[9]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [9]),
        .I2(load_new_addr),
        .I3(crnt_start_address[9]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[11]_i_9 
       (.I0(crnt_stride[8]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [8]),
        .I2(load_new_addr),
        .I3(crnt_start_address[8]),
        .O(\VFLIP_DISABLE.dm_address[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[15]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [15]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [15]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [15]),
        .O(crnt_start_address[15]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[15]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [14]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [14]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [14]),
        .O(crnt_start_address[14]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[15]_i_12 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [13]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [13]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [13]),
        .O(crnt_start_address[13]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[15]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [12]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [12]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [12]),
        .O(crnt_start_address[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_2 
       (.I0(crnt_stride[15]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_3 
       (.I0(crnt_stride[14]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_4 
       (.I0(crnt_stride[13]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[15]_i_5 
       (.I0(crnt_stride[12]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_6 
       (.I0(crnt_stride[15]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [15]),
        .I2(load_new_addr),
        .I3(crnt_start_address[15]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_7 
       (.I0(crnt_stride[14]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [14]),
        .I2(load_new_addr),
        .I3(crnt_start_address[14]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_8 
       (.I0(crnt_stride[13]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [13]),
        .I2(load_new_addr),
        .I3(crnt_start_address[13]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[15]_i_9 
       (.I0(crnt_stride[12]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [12]),
        .I2(load_new_addr),
        .I3(crnt_start_address[12]),
        .O(\VFLIP_DISABLE.dm_address[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[19]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [19]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [19]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [19]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [3]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[19]_i_7 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [18]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [18]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [18]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [2]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[19]_i_8 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [17]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [17]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [17]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [1]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[19]_i_9 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [16]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [16]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [16]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [0]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[23]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [23]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [23]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [23]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [7]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[23]_i_7 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [22]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [22]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [22]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [6]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[23]_i_8 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [21]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [21]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [21]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [5]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[23]_i_9 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [20]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [20]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [20]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [4]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[27]_i_6 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [27]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [27]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [27]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [11]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[27]_i_7 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [26]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [26]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [26]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [10]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[27]_i_8 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [25]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [25]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [25]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [9]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[27]_i_9 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [24]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [24]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [24]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [8]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[31]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [28]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [28]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [28]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [12]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[31]_i_7 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [31]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [31]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [31]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [15]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[31]_i_8 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [30]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [30]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [30]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [14]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[31]_i_9 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [29]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [29]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [29]),
        .O(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0 [13]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[3]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [3]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [3]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [3]),
        .O(crnt_start_address[3]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[3]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [2]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [2]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [2]),
        .O(crnt_start_address[2]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[3]_i_12 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [1]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [1]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [1]),
        .O(crnt_start_address[1]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[3]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [0]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [0]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [0]),
        .O(crnt_start_address[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_2 
       (.I0(crnt_stride[3]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_3 
       (.I0(crnt_stride[2]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_4 
       (.I0(crnt_stride[1]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[3]_i_5 
       (.I0(crnt_stride[0]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_6 
       (.I0(crnt_stride[3]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [3]),
        .I2(load_new_addr),
        .I3(crnt_start_address[3]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_7 
       (.I0(crnt_stride[2]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [2]),
        .I2(load_new_addr),
        .I3(crnt_start_address[2]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_8 
       (.I0(crnt_stride[1]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [1]),
        .I2(load_new_addr),
        .I3(crnt_start_address[1]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[3]_i_9 
       (.I0(crnt_stride[0]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [0]),
        .I2(load_new_addr),
        .I3(crnt_start_address[0]),
        .O(\VFLIP_DISABLE.dm_address[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[7]_i_10 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [7]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [7]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [7]),
        .O(crnt_start_address[7]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[7]_i_11 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [6]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [6]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [6]),
        .O(crnt_start_address[6]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[7]_i_12 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [5]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [5]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [5]),
        .O(crnt_start_address[5]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \VFLIP_DISABLE.dm_address[7]_i_13 
       (.I0(\GEN_START_ADDR_REG[0].start_address_vid_reg[0]_2 [4]),
        .I1(\GEN_START_ADDR_REG[2].start_address_vid_reg[2]_0 [4]),
        .I2(\VFLIP_DISABLE.dm_address[31]_i_3 [0]),
        .I3(\VFLIP_DISABLE.dm_address[31]_i_3 [1]),
        .I4(\GEN_START_ADDR_REG[1].start_address_vid_reg[1]_1 [4]),
        .O(crnt_start_address[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_2 
       (.I0(crnt_stride[7]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_3 
       (.I0(crnt_stride[6]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_4 
       (.I0(crnt_stride[5]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \VFLIP_DISABLE.dm_address[7]_i_5 
       (.I0(crnt_stride[4]),
        .I1(load_new_addr),
        .O(\VFLIP_DISABLE.dm_address[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_6 
       (.I0(crnt_stride[7]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [7]),
        .I2(load_new_addr),
        .I3(crnt_start_address[7]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_7 
       (.I0(crnt_stride[6]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [6]),
        .I2(load_new_addr),
        .I3(crnt_start_address[6]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_8 
       (.I0(crnt_stride[5]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [5]),
        .I2(load_new_addr),
        .I3(crnt_start_address[5]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \VFLIP_DISABLE.dm_address[7]_i_9 
       (.I0(crnt_stride[4]),
        .I1(\VFLIP_DISABLE.dm_address_reg[15] [4]),
        .I2(load_new_addr),
        .I3(crnt_start_address[4]),
        .O(\VFLIP_DISABLE.dm_address[7]_i_9_n_0 ));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[11]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[11]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [11:8]),
        .S({\VFLIP_DISABLE.dm_address[11]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[11]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[15]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[11]_i_1_n_0 ),
        .CO({CO,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[15]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [15:12]),
        .S({\VFLIP_DISABLE.dm_address[15]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[15]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[3]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [3:0]),
        .S({\VFLIP_DISABLE.dm_address[3]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[3]_i_9_n_0 }));
  CARRY4 \VFLIP_DISABLE.dm_address_reg[7]_i_1 
       (.CI(\VFLIP_DISABLE.dm_address_reg[3]_i_1_n_0 ),
        .CO({\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_0 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_1 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_2 ,\VFLIP_DISABLE.dm_address_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\VFLIP_DISABLE.dm_address[7]_i_2_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_3_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_4_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_5_n_0 }),
        .O(\stride_vid_reg[15]_0 [7:4]),
        .S({\VFLIP_DISABLE.dm_address[7]_i_6_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_7_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_8_n_0 ,\VFLIP_DISABLE.dm_address[7]_i_9_n_0 }));
  FDRE \hsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [0]),
        .Q(\hsize_vid_reg[15]_0 [0]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [10]),
        .Q(\hsize_vid_reg[15]_0 [10]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [11]),
        .Q(\hsize_vid_reg[15]_0 [11]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [12]),
        .Q(\hsize_vid_reg[15]_0 [12]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [13]),
        .Q(\hsize_vid_reg[15]_0 [13]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [14]),
        .Q(\hsize_vid_reg[15]_0 [14]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [15]),
        .Q(\hsize_vid_reg[15]_0 [15]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [1]),
        .Q(\hsize_vid_reg[15]_0 [1]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [2]),
        .Q(\hsize_vid_reg[15]_0 [2]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [3]),
        .Q(\hsize_vid_reg[15]_0 [3]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [4]),
        .Q(\hsize_vid_reg[15]_0 [4]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [5]),
        .Q(\hsize_vid_reg[15]_0 [5]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [6]),
        .Q(\hsize_vid_reg[15]_0 [6]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [7]),
        .Q(\hsize_vid_reg[15]_0 [7]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [8]),
        .Q(\hsize_vid_reg[15]_0 [8]),
        .R(p_0_in));
  FDRE \hsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\hsize_vid_reg[15]_1 [9]),
        .Q(\hsize_vid_reg[15]_0 [9]),
        .R(p_0_in));
  FDRE \stride_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [0]),
        .Q(crnt_stride[0]),
        .R(p_0_in));
  FDRE \stride_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [10]),
        .Q(crnt_stride[10]),
        .R(p_0_in));
  FDRE \stride_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [11]),
        .Q(crnt_stride[11]),
        .R(p_0_in));
  FDRE \stride_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [12]),
        .Q(crnt_stride[12]),
        .R(p_0_in));
  FDRE \stride_vid_reg[13] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [13]),
        .Q(crnt_stride[13]),
        .R(p_0_in));
  FDRE \stride_vid_reg[14] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [14]),
        .Q(crnt_stride[14]),
        .R(p_0_in));
  FDRE \stride_vid_reg[15] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [15]),
        .Q(crnt_stride[15]),
        .R(p_0_in));
  FDRE \stride_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [1]),
        .Q(crnt_stride[1]),
        .R(p_0_in));
  FDRE \stride_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [2]),
        .Q(crnt_stride[2]),
        .R(p_0_in));
  FDRE \stride_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [3]),
        .Q(crnt_stride[3]),
        .R(p_0_in));
  FDRE \stride_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [4]),
        .Q(crnt_stride[4]),
        .R(p_0_in));
  FDRE \stride_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [5]),
        .Q(crnt_stride[5]),
        .R(p_0_in));
  FDRE \stride_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [6]),
        .Q(crnt_stride[6]),
        .R(p_0_in));
  FDRE \stride_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [7]),
        .Q(crnt_stride[7]),
        .R(p_0_in));
  FDRE \stride_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [8]),
        .Q(crnt_stride[8]),
        .R(p_0_in));
  FDRE \stride_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\stride_vid_reg[15]_1 [9]),
        .Q(crnt_stride[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'hB0)) 
    \vsize_vid[12]_i_1 
       (.I0(mm2s_frame_sync),
        .I1(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_0 ),
        .I2(\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]_1 ),
        .O(video_reg_update));
  FDRE \vsize_vid_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [0]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[10] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [10]),
        .Q(Q[10]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[11] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [11]),
        .Q(Q[11]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[12] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [12]),
        .Q(Q[12]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [1]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [2]),
        .Q(Q[2]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[3] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [3]),
        .Q(Q[3]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[4] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [4]),
        .Q(Q[4]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[5] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [5]),
        .Q(Q[5]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[6] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [6]),
        .Q(Q[6]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[7] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [7]),
        .Q(Q[7]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[8] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [8]),
        .Q(Q[8]),
        .R(p_0_in));
  FDRE \vsize_vid_reg[9] 
       (.C(m_axi_mm2s_aclk),
        .CE(video_reg_update),
        .D(\vsize_vid_reg[12]_0 [9]),
        .Q(Q[9]),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h02)) 
    zero_hsize_err_i_1
       (.I0(load_new_addr),
        .I1(zero_hsize_err_i_2_n_0),
        .I2(zero_hsize_err_i_3_n_0),
        .O(zero_hsize_err0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_2
       (.I0(\hsize_vid_reg[15]_0 [5]),
        .I1(\hsize_vid_reg[15]_0 [4]),
        .I2(\hsize_vid_reg[15]_0 [7]),
        .I3(\hsize_vid_reg[15]_0 [6]),
        .I4(zero_hsize_err_i_4_n_0),
        .O(zero_hsize_err_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_hsize_err_i_3
       (.I0(\hsize_vid_reg[15]_0 [13]),
        .I1(\hsize_vid_reg[15]_0 [12]),
        .I2(\hsize_vid_reg[15]_0 [14]),
        .I3(\hsize_vid_reg[15]_0 [15]),
        .I4(zero_hsize_err_i_5_n_0),
        .O(zero_hsize_err_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_4
       (.I0(\hsize_vid_reg[15]_0 [2]),
        .I1(\hsize_vid_reg[15]_0 [3]),
        .I2(\hsize_vid_reg[15]_0 [0]),
        .I3(\hsize_vid_reg[15]_0 [1]),
        .O(zero_hsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_hsize_err_i_5
       (.I0(\hsize_vid_reg[15]_0 [10]),
        .I1(\hsize_vid_reg[15]_0 [11]),
        .I2(\hsize_vid_reg[15]_0 [8]),
        .I3(\hsize_vid_reg[15]_0 [9]),
        .O(zero_hsize_err_i_5_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    zero_vsize_err_i_3
       (.I0(zero_vsize_err_i_4_n_0),
        .I1(zero_vsize_err_i_5_n_0),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(zero_vsize_err1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    zero_vsize_err_i_4
       (.I0(Q[11]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(Q[12]),
        .I4(Q[10]),
        .O(zero_vsize_err_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    zero_vsize_err_i_5
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(zero_vsize_err_i_5_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync
   (axis_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    axis_soft_reset_re);
  output axis_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input axis_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire [0:0]SR;
  wire axis_clear_sft_rst_hold;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire prmry_min_assert_sftrst;
  wire s_axis_s2mm_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(axis_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1__0 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_11
   (axis_clear_sft_rst_hold,
    SR,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    axis_soft_reset_re);
  output axis_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input axis_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire [0:0]SR;
  wire axis_clear_sft_rst_hold;
  wire axis_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire prmry_min_assert_sftrst;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(axis_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1 
       (.I0(axis_clear_sft_rst_hold),
        .I1(axis_soft_reset_re),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_14
   (axis_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    axis_min_count0,
    axis_clear_sft_rst_hold);
  output axis_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input axis_min_count0;
  input axis_clear_sft_rst_hold;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(axis_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_15
   (lite_clear_sft_rst_hold,
    SR,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    lite_soft_reset_re);
  output lite_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input lite_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire [0:0]SR;
  wire lite_clear_sft_rst_hold;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(lite_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1 
       (.I0(lite_clear_sft_rst_hold),
        .I1(lite_soft_reset_re),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_18
   (lite_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    lite_min_count0,
    lite_clear_sft_rst_hold);
  output lite_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input lite_min_count0;
  input lite_clear_sft_rst_hold;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_mm2s_aclk;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(lite_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_soft_reset_re),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_4
   (axis_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    axis_min_assert_sftrst,
    axis_min_count0,
    axis_clear_sft_rst_hold);
  output axis_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input axis_min_assert_sftrst;
  input axis_min_count0;
  input axis_clear_sft_rst_hold;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ;
  wire axis_clear_sft_rst_hold;
  wire axis_min_assert_sftrst;
  wire axis_min_count0;
  wire axis_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(axis_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1__0 
       (.I0(axis_min_assert_sftrst),
        .I1(axis_soft_reset_re),
        .I2(axis_min_count0),
        .I3(axis_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_5
   (lite_clear_sft_rst_hold,
    SR,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    scndry_out,
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ,
    prmry_min_assert_sftrst,
    lite_soft_reset_re);
  output lite_clear_sft_rst_hold;
  output [0:0]SR;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input scndry_out;
  input \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  input prmry_min_assert_sftrst;
  input lite_soft_reset_re;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire [0:0]SR;
  wire lite_clear_sft_rst_hold;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire prmry_min_assert_sftrst;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(lite_clear_sft_rst_hold),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(scndry_out),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0 ),
        .I3(prmry_min_assert_sftrst),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1__0 
       (.I0(lite_clear_sft_rst_hold),
        .I1(lite_soft_reset_re),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync_8
   (lite_soft_reset_re,
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    lite_min_assert_sftrst,
    lite_min_count0,
    lite_clear_sft_rst_hold);
  output lite_soft_reset_re;
  output \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input lite_min_assert_sftrst;
  input lite_min_count0;
  input lite_clear_sft_rst_hold;

  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ;
  wire lite_clear_sft_rst_hold;
  wire lite_min_assert_sftrst;
  wire lite_min_count0;
  wire lite_soft_reset_re;
  wire m_axi_s2mm_aclk;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(lite_soft_reset_re),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h9A)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(s_soft_reset_i_d1),
        .I2(s_soft_reset_i),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h00FE)) 
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1__0 
       (.I0(lite_min_assert_sftrst),
        .I1(lite_soft_reset_re),
        .I2(lite_min_count0),
        .I3(lite_clear_sft_rst_hold),
        .O(\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire m_axi_s2mm_aclk;
  wire s_axis_s2mm_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_10
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \dmacr_i_reg[0] ,
    prmry_in,
    prmry_reset2_1,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    halt_i_reg_0,
    s2mm_dmacr,
    run_stop_d1_reg,
    s2mm_soft_reset,
    s2mm_axi2ip_wrce,
    \dmacr_i_reg[2]_0 ,
    assert_sftrst_d1,
    halt_i_reg_1,
    halt_i0,
    reset_counts_4,
    reset_counts_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \dmacr_i_reg[0] ;
  output prmry_in;
  output prmry_reset2_1;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input halt_i_reg_0;
  input [0:0]s2mm_dmacr;
  input run_stop_d1_reg;
  input s2mm_soft_reset;
  input [0:0]s2mm_axi2ip_wrce;
  input [0:0]\dmacr_i_reg[2]_0 ;
  input assert_sftrst_d1;
  input halt_i_reg_1;
  input halt_i0;
  input reset_counts_4;
  input reset_counts_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire Q;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire [0:0]\dmacr_i_reg[2]_0 ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire halt_i_reg_1;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire prmry_in;
  wire prmry_reset2_1;
  wire reset_counts_4;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire run_stop_d1_reg;
  wire [0:0]s2mm_axi2ip_wrce;
  wire [0:0]s2mm_dmacr;
  wire s2mm_hrd_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(s2mm_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(Q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s2mm_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1__0 
       (.I0(s2mm_hrd_resetn),
        .O(prmry_reset2_1));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_RESET_FOR_S2MM.sig_s2mm_dm_prmry_resetn_inferred_i_1 
       (.I0(min_assert_sftrst),
        .I1(s2mm_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_i_reg_0),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1__0 
       (.I0(reset_counts_4),
        .I1(s2mm_soft_reset),
        .I2(reset_counts_reg_0),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1__0 
       (.I0(s2mm_soft_reset),
        .I1(s2mm_axi2ip_wrce),
        .I2(\dmacr_i_reg[2]_0 ),
        .I3(s2mm_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1__0
       (.I0(prmry_in),
        .I1(halt_i_reg_1),
        .I2(halt_i_reg_0),
        .I3(s2mm_dmacr),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    run_stop_d1_i_1__0
       (.I0(s2mm_dmacr),
        .I1(s_soft_reset_i),
        .I2(s2mm_hrd_resetn),
        .I3(min_assert_sftrst),
        .I4(run_stop_d1_reg),
        .I5(s2mm_soft_reset),
        .O(\dmacr_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_12
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_13
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    SR,
    s_soft_reset_i_reg,
    min_assert_sftrst,
    prmry_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_count0,
    axis_min_assert_sftrst,
    m_axis_mm2s_aclk,
    m_axi_mm2s_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  output [0:0]SR;
  output s_soft_reset_i_reg;
  input min_assert_sftrst;
  input prmry_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_count0;
  input axis_min_assert_sftrst;
  input m_axis_mm2s_aclk;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  wire Q;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire min_assert_sftrst;
  wire prmry_min_assert_sftrst;
  wire prmry_min_count0;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_reg;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(Q),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(scndry_out),
        .I4(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I5(prmry_min_assert_sftrst),
        .O(s_soft_reset_i_reg));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1 
       (.I0(scndry_out),
        .I1(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I2(prmry_min_assert_sftrst),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_16
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_mm2s_aclk,
    s_axi_lite_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_mm2s_aclk;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire m_axi_mm2s_aclk;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_17
   (scndry_out,
    lite_min_assert_sftrst,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk);
  output scndry_out;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire lite_min_assert_sftrst;
  wire m_axi_mm2s_aclk;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_19
   (scndry_out,
    prmry_in,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_mm2s_aclk;
  input m_axis_mm2s_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_aclk;
  wire prmry_in;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axis_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_20
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    \dmacr_i_reg[0] ,
    prmry_in,
    prmry_reset2,
    \dmacr_i_reg[2] ,
    halt_i_reg,
    reset_counts_reg,
    min_assert_sftrst,
    s_soft_reset_i,
    halt_i_reg_0,
    halt_i_reg_1,
    stop,
    mm2s_soft_reset,
    mm2s_axi2ip_wrce,
    D,
    assert_sftrst_d1,
    halt_i_reg_2,
    halt_i0,
    reset_counts,
    reset_counts_reg_0,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    s_axi_lite_aclk,
    m_axi_mm2s_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output \dmacr_i_reg[0] ;
  output prmry_in;
  output prmry_reset2;
  output \dmacr_i_reg[2] ;
  output halt_i_reg;
  output reset_counts_reg;
  input min_assert_sftrst;
  input s_soft_reset_i;
  input halt_i_reg_0;
  input [0:0]halt_i_reg_1;
  input stop;
  input mm2s_soft_reset;
  input [0:0]mm2s_axi2ip_wrce;
  input [0:0]D;
  input assert_sftrst_d1;
  input halt_i_reg_2;
  input halt_i0;
  input reset_counts;
  input reset_counts_reg_0;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input s_axi_lite_aclk;
  input m_axi_mm2s_aclk;

  wire [0:0]D;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire Q;
  wire assert_sftrst_d1;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire halt_i0;
  wire halt_i_reg;
  wire halt_i_reg_0;
  wire [0:0]halt_i_reg_1;
  wire halt_i_reg_2;
  wire m_axi_mm2s_aclk;
  wire min_assert_sftrst;
  wire [0:0]mm2s_axi2ip_wrce;
  wire mm2s_hrd_resetn;
  wire mm2s_soft_reset;
  wire prmry_in;
  wire prmry_reset2;
  wire reset_counts;
  wire reset_counts_reg;
  wire reset_counts_reg_0;
  wire s_axi_lite_aclk;
  wire s_soft_reset_i;
  wire stop;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(mm2s_hrd_resetn),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(Q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1 
       (.I0(s_soft_reset_i),
        .I1(mm2s_hrd_resetn),
        .I2(min_assert_sftrst),
        .O(prmry_in));
  LUT1 #(
    .INIT(2'h1)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1 
       (.I0(mm2s_hrd_resetn),
        .O(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \GEN_RESET_FOR_MM2S.sig_mm2s_dm_prmry_resetn_inferred_i_1 
       (.I0(min_assert_sftrst),
        .I1(mm2s_hrd_resetn),
        .I2(s_soft_reset_i),
        .I3(halt_i_reg_0),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \I_DMA_REGISTER/reset_counts_i_1 
       (.I0(reset_counts),
        .I1(mm2s_soft_reset),
        .I2(reset_counts_reg_0),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(reset_counts_reg));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    \dmacr_i[2]_i_1 
       (.I0(mm2s_soft_reset),
        .I1(mm2s_axi2ip_wrce),
        .I2(D),
        .I3(mm2s_hrd_resetn),
        .I4(assert_sftrst_d1),
        .I5(min_assert_sftrst),
        .O(\dmacr_i_reg[2] ));
  LUT5 #(
    .INIT(32'hAAAA0888)) 
    halt_i_i_1
       (.I0(prmry_in),
        .I1(halt_i_reg_2),
        .I2(halt_i_reg_0),
        .I3(halt_i_reg_1),
        .I4(halt_i0),
        .O(halt_i_reg));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    run_stop_d1_i_1
       (.I0(halt_i_reg_1),
        .I1(s_soft_reset_i),
        .I2(mm2s_hrd_resetn),
        .I3(min_assert_sftrst),
        .I4(stop),
        .I5(mm2s_soft_reset),
        .O(\dmacr_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_3
   (\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ,
    scndry_out,
    SR,
    s_soft_reset_i_reg,
    min_assert_sftrst,
    prmry_min_assert_sftrst,
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ,
    s_soft_reset_i_d1,
    s_soft_reset_i,
    prmry_min_count0,
    axis_min_assert_sftrst,
    s_axis_s2mm_aclk,
    m_axi_s2mm_aclk);
  output \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  output scndry_out;
  output [0:0]SR;
  output s_soft_reset_i_reg;
  input min_assert_sftrst;
  input prmry_min_assert_sftrst;
  input \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  input s_soft_reset_i_d1;
  input s_soft_reset_i;
  input prmry_min_count0;
  input axis_min_assert_sftrst;
  input s_axis_s2mm_aclk;
  input m_axi_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ;
  wire \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ;
  wire Q;
  wire [0:0]SR;
  wire axis_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire min_assert_sftrst;
  wire prmry_min_assert_sftrst;
  wire prmry_min_count0;
  wire s_axis_s2mm_aclk;
  wire s_soft_reset_i;
  wire s_soft_reset_i_d1;
  wire s_soft_reset_i_reg;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(axis_min_assert_sftrst),
        .Q(Q),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAA8FFFFAAA8AAA8)) 
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1__0 
       (.I0(min_assert_sftrst),
        .I1(scndry_out),
        .I2(prmry_min_assert_sftrst),
        .I3(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I4(s_soft_reset_i_d1),
        .I5(s_soft_reset_i),
        .O(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg ));
  LUT6 #(
    .INIT(64'h00FFFFFFF2F2F2F2)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1__0 
       (.I0(s_soft_reset_i),
        .I1(s_soft_reset_i_d1),
        .I2(prmry_min_count0),
        .I3(scndry_out),
        .I4(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I5(prmry_min_assert_sftrst),
        .O(s_soft_reset_i_reg));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1__0 
       (.I0(scndry_out),
        .I1(\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0 ),
        .I2(prmry_min_assert_sftrst),
        .I3(s_soft_reset_i_d1),
        .I4(s_soft_reset_i),
        .O(SR));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_6
   (scndry_out,
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ,
    m_axi_s2mm_aclk,
    s_axi_lite_aclk);
  output scndry_out;
  input \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  input m_axi_s2mm_aclk;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire m_axi_s2mm_aclk;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0 ),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_7
   (scndry_out,
    lite_min_assert_sftrst,
    s_axi_lite_aclk,
    m_axi_s2mm_aclk);
  output scndry_out;
  input lite_min_assert_sftrst;
  input s_axi_lite_aclk;
  input m_axi_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire lite_min_assert_sftrst;
  wire m_axi_s2mm_aclk;
  wire s_axi_lite_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(lite_min_assert_sftrst),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized0_9
   (scndry_out,
    prmry_in,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk);
  output scndry_out;
  input prmry_in;
  input m_axi_s2mm_aclk;
  input s_axis_s2mm_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ;
  wire Q;
  wire m_axi_s2mm_aclk;
  wire prmry_in;
  wire s_axis_s2mm_aclk;
  wire scndry_out;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4 
       (.C(s_axis_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d3 ),
        .Q(scndry_out),
        .R(1'b0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(prmry_in),
        .Q(Q),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1
   (\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ,
    mm2s_axi2ip_wrce,
    \dmacr_i_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ,
    SR,
    s_axi_lite_aclk,
    prmry_reset2,
    m_axi_mm2s_aclk,
    D,
    mm2s_prmry_resetn,
    mm2s_soft_reset,
    stop,
    mm2s_dmacr,
    mm2s_ioc_irq_set,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    ioc_irq_reg,
    ch1_dly_irq_set,
    dly_irq_reg);
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  output [8:0]mm2s_axi2ip_wrce;
  output \dmacr_i_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2;
  input m_axi_mm2s_aclk;
  input [10:0]D;
  input mm2s_prmry_resetn;
  input mm2s_soft_reset;
  input stop;
  input [1:0]mm2s_dmacr;
  input mm2s_ioc_irq_set;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input ioc_irq_reg;
  input ch1_dly_irq_set;
  input dly_irq_reg;

  wire [10:0]D;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ;
  wire [0:0]SR;
  wire ch1_dly_irq_set;
  wire dly_irq_reg;
  wire \dmacr_i[0]_i_2_n_0 ;
  wire \dmacr_i[1]_i_2_n_0 ;
  wire \dmacr_i_reg[2] ;
  wire ioc_irq_reg;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire m_axi_mm2s_aclk;
  wire [8:0]mm2s_axi2ip_wrce;
  wire [1:0]mm2s_dmacr;
  wire mm2s_ioc_irq_set;
  wire mm2s_prmry_resetn;
  wire mm2s_soft_reset;
  wire [5:0]out;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_mm2s;
  wire prmry_reset2;
  wire \reg_module_vsize[12]_i_2_n_0 ;
  wire s_axi_lite_aclk;
  wire stop;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \DS_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[5]));
  LUT5 #(
    .INIT(32'h0100FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1 
       (.I0(D[5]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ),
        .I4(mm2s_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2 
       (.I0(D[6]),
        .I1(D[7]),
        .I2(D[8]),
        .I3(D[9]),
        .I4(D[10]),
        .I5(mm2s_axi2ip_wrce[0]),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(prepare_wrce_pulse_mm2s),
        .R(prmry_reset2));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(prmry_reset2));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(prmry_reset2));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[3]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[6]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2 
       (.I0(out[5]),
        .I1(prepare_wrce_pulse_mm2s),
        .I2(out[4]),
        .O(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(out[1]),
        .I4(\GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[8]));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1 
       (.I0(D[2]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(ch1_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[13] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1 
       (.I0(D[1]),
        .I1(mm2s_axi2ip_wrce[1]),
        .I2(mm2s_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[12] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    dma_interr_i_2
       (.I0(\dmacr_i[1]_i_2_n_0 ),
        .I1(out[3]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[4]),
        .O(mm2s_axi2ip_wrce[1]));
  LUT3 #(
    .INIT(8'h20)) 
    \dmacr_i[0]_i_1 
       (.I0(\dmacr_i[0]_i_2_n_0 ),
        .I1(mm2s_soft_reset),
        .I2(mm2s_prmry_resetn),
        .O(\dmacr_i_reg[2] ));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    \dmacr_i[0]_i_2 
       (.I0(stop),
        .I1(D[0]),
        .I2(mm2s_axi2ip_wrce[0]),
        .I3(mm2s_dmacr[0]),
        .I4(mm2s_ioc_irq_set),
        .I5(mm2s_dmacr[1]),
        .O(\dmacr_i[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dmacr_i[1]_i_1 
       (.I0(\dmacr_i[1]_i_2_n_0 ),
        .I1(out[3]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[4]),
        .O(mm2s_axi2ip_wrce[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \dmacr_i[1]_i_2 
       (.I0(prepare_wrce_pulse_mm2s),
        .I1(out[5]),
        .O(\dmacr_i[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    prmtr_updt_complete_i_i_1
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .I4(mm2s_dmacr[0]),
        .I5(mm2s_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \ptr_ref_i[4]_i_1 
       (.I0(out[3]),
        .I1(out[4]),
        .I2(\dmacr_i[1]_i_2_n_0 ),
        .I3(out[0]),
        .I4(out[1]),
        .I5(out[2]),
        .O(mm2s_axi2ip_wrce[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \reg_module_hsize[15]_i_1 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[4]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \reg_module_vsize[12]_i_1 
       (.I0(out[0]),
        .I1(out[3]),
        .I2(out[1]),
        .I3(\reg_module_vsize[12]_i_2_n_0 ),
        .O(mm2s_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \reg_module_vsize[12]_i_2 
       (.I0(out[4]),
        .I1(prepare_wrce_pulse_mm2s),
        .I2(out[5]),
        .I3(out[2]),
        .O(\reg_module_vsize[12]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized1_74
   (irqdelay_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ,
    irqthresh_wren_i0,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ,
    \dmacr_i_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ,
    \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ,
    s2mm_axi2ip_wrce,
    SR,
    s_axi_lite_aclk,
    prmry_reset2_0,
    m_axi_s2mm_aclk,
    s2mm_dmacr,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ,
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ,
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ,
    s2mm_prmry_resetn,
    s2mm_soft_reset,
    \dmacr_i_reg[0] ,
    s2mm_ioc_irq_set,
    out,
    prepare_wrce_d1,
    lite_wr_addr_phase_finished_data_phase_started,
    wvalid,
    s2mm_dma_interr_set,
    dma_interr_reg,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ,
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ,
    \GEN_FOR_FLUSH.fsize_err_reg ,
    lsize_mismatch_err,
    lsize_err_reg,
    s2mm_fsize_more_or_sof_late_s,
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ,
    ioc_irq_reg,
    ch2_dly_irq_set,
    dly_irq_reg,
    lsize_more_mismatch_err,
    lsize_more_err_reg);
  output irqdelay_wren_i0;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ;
  output irqthresh_wren_i0;
  output [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  output \dmacr_i_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  output \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  output [7:0]s2mm_axi2ip_wrce;
  input [0:0]SR;
  input s_axi_lite_aclk;
  input prmry_reset2_0;
  input m_axi_s2mm_aclk;
  input [15:0]s2mm_dmacr;
  input [22:0]\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  input \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  input \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  input s2mm_prmry_resetn;
  input s2mm_soft_reset;
  input \dmacr_i_reg[0] ;
  input s2mm_ioc_irq_set;
  input [5:0]out;
  input prepare_wrce_d1;
  input lite_wr_addr_phase_finished_data_phase_started;
  input wvalid;
  input s2mm_dma_interr_set;
  input dma_interr_reg;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ;
  input \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  input \GEN_FOR_FLUSH.fsize_err_reg ;
  input lsize_mismatch_err;
  input lsize_err_reg;
  input s2mm_fsize_more_or_sof_late_s;
  input \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  input ioc_irq_reg;
  input ch2_dly_irq_set;
  input dly_irq_reg;
  input lsize_more_mismatch_err;
  input lsize_more_err_reg;

  wire \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ;
  wire [22:0]\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg ;
  wire \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ;
  wire \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ;
  wire \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ;
  wire \GEN_FOR_FLUSH.fsize_err_reg ;
  wire \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ;
  wire \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ;
  wire [0:0]\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ;
  wire \GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ;
  wire [0:0]SR;
  wire ch2_dly_irq_set;
  wire dly_irq_reg;
  wire dma_interr_reg;
  wire \dmacr_i[0]_i_2__0_n_0 ;
  wire \dmacr_i[1]_i_2__0_n_0 ;
  wire \dmacr_i_reg[0] ;
  wire \dmacr_i_reg[2] ;
  wire ioc_irq_reg;
  wire irqdelay_wren_i0;
  wire irqthresh_wren_i0;
  wire lite_wr_addr_phase_finished_data_phase_started;
  wire lsize_err_reg;
  wire lsize_mismatch_err;
  wire lsize_more_err_reg;
  wire lsize_more_mismatch_err;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire prepare_wrce_d1;
  wire prepare_wrce_pulse_s2mm;
  wire prmry_reset2_0;
  wire \reg_module_vsize[12]_i_2__0_n_0 ;
  wire [7:0]s2mm_axi2ip_wrce;
  wire s2mm_dma_interr_set;
  wire [15:0]s2mm_dmacr;
  wire s2mm_fsize_more_or_sof_late_s;
  wire s2mm_ioc_irq_set;
  wire s2mm_prmry_resetn;
  wire s2mm_soft_reset;
  wire s_axi_lite_aclk;
  wire wvalid;

  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[5]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2 
       (.I0(out[4]),
        .I1(prepare_wrce_pulse_s2mm),
        .I2(out[3]),
        .I3(out[1]),
        .O(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \DM_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[4]));
  LUT6 #(
    .INIT(64'hFEFFFFFEFEFEFEFE)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ),
        .I3(s2mm_dmacr[12]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [19]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .O(irqdelay_wren_i0));
  LUT5 #(
    .INIT(32'h60F0F060)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [21]),
        .I1(s2mm_dmacr[14]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [22]),
        .I4(s2mm_dmacr[15]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00006FF60000)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0 
       (.I0(s2mm_dmacr[11]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [18]),
        .I2(s2mm_dmacr[10]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [17]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I5(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0 ),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h60F0F060)) 
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [20]),
        .I1(s2mm_dmacr[13]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [16]),
        .I4(s2mm_dmacr[9]),
        .O(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h0002FFFF)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [10]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [9]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [8]),
        .I4(s2mm_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [13]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [14]),
        .I2(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [11]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [12]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [15]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .O(\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFEFEFEFEFE)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1__0 
       (.I0(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0 ),
        .I1(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ),
        .I2(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ),
        .I3(s2mm_dmacr[5]),
        .I4(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [11]),
        .I5(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .O(irqthresh_wren_i0));
  LUT5 #(
    .INIT(32'h60F0F060)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [14]),
        .I1(s2mm_dmacr[7]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [15]),
        .I4(s2mm_dmacr[8]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF00006FF60000)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0 
       (.I0(s2mm_dmacr[4]),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [10]),
        .I2(s2mm_dmacr[3]),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [9]),
        .I4(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I5(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg ),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h60F0F060)) 
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [13]),
        .I1(s2mm_dmacr[6]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I3(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [8]),
        .I4(s2mm_dmacr[2]),
        .O(\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4__0_n_0 ));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ),
        .Q(prepare_wrce_pulse_s2mm),
        .R(prmry_reset2_0));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to ),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .R(SR));
  LUT4 #(
    .INIT(16'h9AAA)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from ),
        .I1(prepare_wrce_d1),
        .I2(lite_wr_addr_phase_finished_data_phase_started),
        .I3(wvalid),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.prmry_in_xored ));
  LUT3 #(
    .INIT(8'h60)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re 
       (.I0(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4 ),
        .I1(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d5 ),
        .I2(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .O(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_re__0 ));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d1 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d2 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d3 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .R(prmry_reset2_0));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d4 ),
        .Q(\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.srst_d5 ),
        .R(prmry_reset2_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address1_i[31]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address2_i[31]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NUM_FSTORES_3.reg_module_start_address3_i[31]_i_1__0 
       (.I0(out[5]),
        .I1(out[0]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[7]));
  LUT5 #(
    .INIT(32'hFFF7FFF0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [2]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1 ),
        .I3(\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1 ),
        .I4(\GEN_FOR_FLUSH.fsize_err_reg ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [4]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(s2mm_fsize_more_or_sof_late_s),
        .I3(\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dly_irq_i_1__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [6]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(ch2_dly_irq_set),
        .I3(dly_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/dma_interr_i_1__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [1]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(s2mm_dma_interr_set),
        .I3(dma_interr_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/ioc_irq_i_1__0 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [5]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(s2mm_ioc_irq_set),
        .I3(ioc_irq_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_err_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [3]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(lsize_mismatch_err),
        .I3(lsize_err_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8] ));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \I_DMA_REGISTER/lsize_more_err_i_1 
       (.I0(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [7]),
        .I1(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ),
        .I2(lsize_more_mismatch_err),
        .I3(lsize_more_err_reg),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h40)) 
    dma_interr_i_2__0
       (.I0(out[5]),
        .I1(out[0]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \dmacr_i[0]_i_1__0 
       (.I0(\dmacr_i[0]_i_2__0_n_0 ),
        .I1(s2mm_soft_reset),
        .I2(s2mm_prmry_resetn),
        .O(\dmacr_i_reg[2] ));
  LUT6 #(
    .INIT(64'h0000454045404540)) 
    \dmacr_i[0]_i_2__0 
       (.I0(\dmacr_i_reg[0] ),
        .I1(\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg [0]),
        .I2(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ),
        .I3(s2mm_dmacr[0]),
        .I4(s2mm_ioc_irq_set),
        .I5(s2mm_dmacr[1]),
        .O(\dmacr_i[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \dmacr_i[1]_i_1__0 
       (.I0(out[5]),
        .I1(out[0]),
        .I2(\dmacr_i[1]_i_2__0_n_0 ),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \dmacr_i[1]_i_2__0 
       (.I0(out[1]),
        .I1(out[3]),
        .I2(prepare_wrce_pulse_s2mm),
        .I3(out[4]),
        .I4(out[2]),
        .O(\dmacr_i[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    prmtr_updt_complete_i_i_1__0
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\reg_module_vsize[12]_i_2__0_n_0 ),
        .I4(s2mm_dmacr[0]),
        .I5(s2mm_prmry_resetn),
        .O(\GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \ptr_ref_i[4]_i_1__0 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[5]),
        .I3(\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_2_n_0 ),
        .O(s2mm_axi2ip_wrce[0]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \reg_module_hsize[15]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\reg_module_vsize[12]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \reg_module_vsize[12]_i_1__0 
       (.I0(out[0]),
        .I1(out[5]),
        .I2(out[2]),
        .I3(\reg_module_vsize[12]_i_2__0_n_0 ),
        .O(s2mm_axi2ip_wrce[2]));
  LUT4 #(
    .INIT(16'h0040)) 
    \reg_module_vsize[12]_i_2__0 
       (.I0(out[4]),
        .I1(prepare_wrce_pulse_s2mm),
        .I2(out[3]),
        .I3(out[1]),
        .O(\reg_module_vsize[12]_i_2__0_n_0 ));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2
   (mm2s_introut,
    prmry_reset2,
    mm2s_ip2axi_introut,
    m_axi_mm2s_aclk,
    SR,
    s_axi_lite_aclk);
  output mm2s_introut;
  input prmry_reset2;
  input mm2s_ip2axi_introut;
  input m_axi_mm2s_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire [0:0]SR;
  wire m_axi_mm2s_aclk;
  wire mm2s_introut;
  wire mm2s_ip2axi_introut;
  wire prmry_reset2;
  wire s_axi_lite_aclk;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(mm2s_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(mm2s_ip2axi_introut),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from ),
        .R(prmry_reset2));
endmodule

(* ORIG_REF_NAME = "cdc_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cdc_sync__parameterized2_73
   (s2mm_introut,
    prmry_reset2_0,
    s2mm_ip2axi_introut,
    m_axi_s2mm_aclk,
    SR,
    s_axi_lite_aclk);
  output s2mm_introut;
  input prmry_reset2_0;
  input s2mm_ip2axi_introut;
  input m_axi_s2mm_aclk;
  input [0:0]SR;
  input s_axi_lite_aclk;

  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ;
  wire \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ;
  wire [0:0]SR;
  wire m_axi_s2mm_aclk;
  wire prmry_reset2_0;
  wire s2mm_introut;
  wire s2mm_ip2axi_introut;
  wire s_axi_lite_aclk;

  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d1_cdc_to ),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .R(SR));
  (* ASYNC_REG *) 
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2 ),
        .Q(s2mm_introut),
        .R(SR));
  (* XILINX_LEGACY_PRIM = "FDR" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:CE" *) 
  (* box_type = "PRIMITIVE" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(s2mm_ip2axi_introut),
        .Q(\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.p_level_in_d1_cdc_from ),
        .R(prmry_reset2_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    sig_last_dbeat_reg,
    sig_s_ready_out_reg,
    sig_posted_to_axi_reg,
    sig_next_calc_error_reg_reg,
    FIFO_Full_reg,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_mstr2data_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_dqual_reg_empty_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_dqual_reg_empty_reg_2,
    sig_halt_reg,
    sig_halt_cmplt_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_2,
    sig_last_mmap_dbeat_reg,
    sig_dqual_reg_full,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output sig_last_dbeat_reg;
  output sig_s_ready_out_reg;
  output sig_posted_to_axi_reg;
  output sig_next_calc_error_reg_reg;
  input FIFO_Full_reg;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_mstr2data_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_dqual_reg_empty_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_dqual_reg_empty_reg_2;
  input sig_halt_reg;
  input sig_halt_cmplt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_2;
  input sig_last_mmap_dbeat_reg;
  input sig_dqual_reg_full;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire [2:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h80008028)) 
    FIFO_Full_i_1__7
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(FIFO_Full_reg),
        .I3(sig_last_dbeat_reg),
        .I4(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__7 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA5595AA6AAAAA)) 
    \INFERRED_GEN.cnt_i[1]_i_1__7 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_mstr2data_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(Q[0]),
        .I5(sig_last_dbeat_reg),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h1222222E)) 
    \INFERRED_GEN.cnt_i[2]_i_1__7 
       (.I0(Q[2]),
        .I1(sig_last_dbeat_reg),
        .I2(FIFO_Full_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    sig_halt_cmplt_i_3
       (.I0(sig_halt_cmplt_reg),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_reg));
  LUT6 #(
    .INIT(64'hFF010000FFFFFFFF)) 
    sig_m_valid_dup_i_3
       (.I0(sig_m_valid_dup_i_2),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_halt_reg),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(sig_dqual_reg_full),
        .O(sig_posted_to_axi_reg));
  LUT6 #(
    .INIT(64'h000000000000FF80)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_s_ready_out_reg),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_dqual_reg_empty_reg_0),
        .I5(sig_next_calc_error_reg_i_5_n_0),
        .O(sig_last_dbeat_reg));
  LUT5 #(
    .INIT(32'h40404000)) 
    sig_next_calc_error_reg_i_3
       (.I0(sig_posted_to_axi_reg),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_dqual_reg_empty_reg_1),
        .I3(sig_dqual_reg_empty_reg_2),
        .I4(sig_halt_reg),
        .O(sig_s_ready_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_i_5_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22
   (fifo_full_p1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_input_reg_empty,
    sig_psm_halt,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0028002800800028)) 
    FIFO_Full_i_1__4
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(Q[2]),
        .I4(sig_input_reg_empty),
        .I5(sig_psm_halt),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(Q[2]),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h5565AAAAAAAAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[1]),
        .I1(sig_psm_halt),
        .I2(sig_input_reg_empty),
        .I3(Q[2]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h0BF0F0F0F0F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_psm_halt),
        .I1(sig_input_reg_empty),
        .I2(Q[2]),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23
   (fifo_full_p1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    m_axis_s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input m_axis_s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [2:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__11
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(m_axis_s2mm_sts_tready),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__11 
       (.I0(Q[2]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(sig_wsc2stat_status_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__11 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(m_axis_s2mm_sts_tready),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__11 
       (.I0(Q[1]),
        .I1(m_axis_s2mm_sts_tready),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_24
   (sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    fifo_full_p1,
    Q,
    sig_halt_reg,
    FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    FIFO_Full_reg_0,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output sig_halt_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output fifo_full_p1;
  output [1:0]Q;
  input sig_halt_reg;
  input FIFO_Full_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input FIFO_Full_reg_0;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h040B0B0000000000)) 
    FIFO_Full_i_1__8
       (.I0(sig_halt_reg),
        .I1(FIFO_Full_reg),
        .I2(\USE_SRL_FIFO.sig_rd_empty ),
        .I3(FIFO_Full_reg_0),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__8 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__8 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F807F807F017F80)) 
    \INFERRED_GEN.cnt_i[2]_i_1__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(FIFO_Full_reg_0),
        .I3(\USE_SRL_FIFO.sig_rd_empty ),
        .I4(FIFO_Full_reg),
        .I5(sig_halt_reg),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \sig_next_addr_reg[31]_i_2__0 
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(FIFO_Full_reg),
        .I2(sig_halt_reg),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_halt_reg),
        .I1(FIFO_Full_reg),
        .I2(\USE_SRL_FIFO.sig_rd_empty ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_halt_reg_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_25
   (D,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_sm_pop_cmd_fifo_ns,
    Q,
    sig_sm_pop_cmd_fifo_reg,
    out,
    sig_sm_pop_cmd_fifo,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ,
    sig_need_cmd_flush,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [2:0]D;
  output fifo_full_p1;
  output [2:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  output sig_sm_pop_cmd_fifo_ns;
  input [2:0]Q;
  input sig_sm_pop_cmd_fifo_reg;
  input [1:0]out;
  input sig_sm_pop_cmd_fifo;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  input sig_need_cmd_flush;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ;
  wire \FSM_sequential_sig_cmdcntl_sm_state_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [2:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [1:0]out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_i_2_n_0;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h41100000)) 
    FIFO_Full_i_1__9
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h555500003033FFFF)) 
    \FSM_sequential_sig_cmdcntl_sm_state[0]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_sequential_sig_cmdcntl_sm_state_reg[0] ),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(out[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h5400000054005050)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_1 
       (.I0(Q[2]),
        .I1(sig_sm_pop_cmd_fifo_reg),
        .I2(Q[1]),
        .I3(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ),
        .I4(Q[0]),
        .I5(out[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hF0F7)) 
    \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3 
       (.I0(sig_need_cmd_flush),
        .I1(Q[1]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(out[1]),
        .O(\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000033330F080000)) 
    \FSM_sequential_sig_cmdcntl_sm_state[2]_i_1 
       (.I0(sig_need_cmd_flush),
        .I1(Q[1]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(out[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB4BBBBBB4B444444)) 
    \INFERRED_GEN.cnt_i[0]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(sig_mstr2dre_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I5(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I2(sig_sm_pop_cmd_fifo),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h1AAAAAAE)) 
    \INFERRED_GEN.cnt_i[2]_i_1__9 
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I1(sig_sm_pop_cmd_fifo),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .S(sig_stream_rst));
  LUT5 #(
    .INIT(32'h8A888888)) 
    sig_sm_pop_cmd_fifo_i_1
       (.I0(sig_sm_pop_cmd_fifo_i_2_n_0),
        .I1(sig_sm_pop_cmd_fifo_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(Q[1]),
        .I4(sig_need_cmd_flush),
        .O(sig_sm_pop_cmd_fifo_ns));
  LUT4 #(
    .INIT(16'h4044)) 
    sig_sm_pop_cmd_fifo_i_2
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 [2]),
        .I3(out[1]),
        .O(sig_sm_pop_cmd_fifo_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_33
   (m_axi_mm2s_rlast_0,
    sig_last_dbeat_reg,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    fifo_full_p1,
    Q,
    E,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_last_dbeat_reg_2,
    sig_last_dbeat_reg_3,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    sig_next_cmd_cmplt_reg_i_3_2,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_next_cmd_cmplt_reg_i_3_3,
    SS,
    m_axi_mm2s_aclk);
  output m_axi_mm2s_rlast_0;
  output sig_last_dbeat_reg;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output fifo_full_p1;
  output [1:0]Q;
  output [0:0]E;
  output [4:0]D;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_last_dbeat_reg_2;
  input sig_last_dbeat_reg_3;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_mstr2data_cmd_valid;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_next_cmd_cmplt_reg_i_3_3;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire [4:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_dbeat_reg_3;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_cmd_cmplt_reg_i_3_3;
  wire sig_next_cmd_cmplt_reg_i_4_n_0;
  wire sig_next_cmd_cmplt_reg_i_5_n_0;
  wire sig_next_cmd_cmplt_reg_i_6_n_0;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__1
       (.I0(Q[0]),
        .I1(sig_last_dbeat_reg),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(Q[1]),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hBAAADFFF45552000)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_last_dbeat_reg),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(Q[1]),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(sig_last_dbeat_reg),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(SS));
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [2]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(sig_last_dbeat_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [3]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(\sig_dbeat_cntr_reg[7] [4]),
        .I5(sig_last_dbeat_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h00D2)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr_reg[5] ),
        .I1(\sig_dbeat_cntr_reg[7] [4]),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(sig_last_dbeat_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h0000FB04)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(\sig_dbeat_cntr_reg[7] [4]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(sig_last_dbeat_reg),
        .O(D[3]));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFB0004)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(\sig_dbeat_cntr_reg[7] [5]),
        .I1(\sig_dbeat_cntr_reg[5] ),
        .I2(\sig_dbeat_cntr_reg[7] [4]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .I4(\sig_dbeat_cntr_reg[7] [7]),
        .I5(sig_last_dbeat_reg),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h15BF000004AE0000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_reg),
        .I1(sig_last_dbeat_reg_0),
        .I2(sig_last_dbeat_reg_1),
        .I3(sig_last_dbeat_reg_2),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_3),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_next_cmd_cmplt_reg_i_1
       (.I0(sig_last_dbeat_reg),
        .I1(m_axi_mm2s_rlast),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(m_axi_mm2s_rlast_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sig_next_cmd_cmplt_reg_i_2
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .I1(sig_last_dbeat_reg_3),
        .I2(sig_next_sequential_reg),
        .I3(sig_dqual_reg_empty),
        .I4(sig_next_cmd_cmplt_reg_i_4_n_0),
        .O(sig_last_dbeat_reg));
  LUT4 #(
    .INIT(16'h00D0)) 
    sig_next_cmd_cmplt_reg_i_3
       (.I0(full),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(m_axi_mm2s_rvalid),
        .I3(sig_next_cmd_cmplt_reg_i_5_n_0),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    sig_next_cmd_cmplt_reg_i_4
       (.I0(sig_inhibit_rdy_n_0),
        .I1(sig_dqual_reg_empty_reg),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .I5(sig_next_cmd_cmplt_reg_i_6_n_0),
        .O(sig_next_cmd_cmplt_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    sig_next_cmd_cmplt_reg_i_5
       (.I0(sig_next_cmd_cmplt_reg_i_3_2),
        .I1(sig_next_cmd_cmplt_reg_i_3_1),
        .I2(sig_next_cmd_cmplt_reg_i_3_0),
        .I3(sig_dqual_reg_empty_reg_0),
        .I4(sig_dqual_reg_full),
        .I5(sig_next_cmd_cmplt_reg_i_3_3),
        .O(sig_next_cmd_cmplt_reg_i_5_n_0));
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_cmd_cmplt_reg_i_6
       (.I0(sig_next_cmd_cmplt_reg_i_3_0),
        .I1(sig_next_cmd_cmplt_reg_i_3_1),
        .I2(sig_next_cmd_cmplt_reg_i_3_2),
        .O(sig_next_cmd_cmplt_reg_i_6_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_37
   (fifo_full_p1,
    Q,
    FIFO_Full_reg,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_inhibit_rdy_n,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input FIFO_Full_reg;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_inhibit_rdy_n;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'hC1100000)) 
    FIFO_Full_i_1__0
       (.I0(Q[2]),
        .I1(FIFO_Full_reg),
        .I2(\USE_SRL_FIFO.sig_wr_fifo ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h6666666666696666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(sig_calc_error_pushed),
        .I3(Q[2]),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAA9AAAAA66A66666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[1]),
        .I1(FIFO_Full_reg),
        .I2(s_axis_mm2s_cmd_tvalid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT5 #(
    .INIT(32'h15574002)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(FIFO_Full_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_39
   (fifo_full_p1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_rsc2stat_status_valid,
    \INFERRED_GEN.cnt_i_reg[1]_2 ,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_rsc2stat_status_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_2 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_2 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_rsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h08060000)) 
    FIFO_Full_i_1__3
       (.I0(\USE_SRL_FIFO.sig_wr_fifo ),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(m_axis_mm2s_sts_tready),
        .I4(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hDFDF20DF2020DF20)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_mm2s_sts_tready),
        .I4(Q[2]),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(Q[0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(sig_rsc2stat_status_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_2 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h52F0F0F4)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(Q[1]),
        .I1(m_axis_mm2s_sts_tready),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_43
   (\INFERRED_GEN.cnt_i_reg[2]_0 ,
    fifo_full_p1,
    Q,
    sig_halt_reg_reg,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    SS,
    m_axi_mm2s_aclk);
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output fifo_full_p1;
  output [1:0]Q;
  output sig_halt_reg_reg;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_rd_empty ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h80008208)) 
    FIFO_Full_i_1__2
       (.I0(Q[1]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(sig_halt_reg_reg),
        .I3(Q[0]),
        .I4(\USE_SRL_FIFO.sig_rd_empty ),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h66669666)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(sig_halt_reg_reg),
        .I2(sig_mstr2addr_cmd_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6A6A6A69AA6A6A6)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(sig_halt_reg_reg),
        .I2(Q[0]),
        .I3(sig_mstr2addr_cmd_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h060A0A3A)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(Q[0]),
        .I2(sig_halt_reg_reg),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\USE_SRL_FIFO.sig_rd_empty ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_next_addr_reg[31]_i_2 
       (.I0(sig_data2addr_stop_req),
        .I1(sig_sf_allow_addr_req),
        .I2(sig_addr_reg_empty),
        .I3(\USE_SRL_FIFO.sig_rd_empty ),
        .O(sig_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    sig_posted_to_axi_2_i_1
       (.I0(\USE_SRL_FIFO.sig_rd_empty ),
        .I1(sig_addr_reg_empty),
        .I2(sig_sf_allow_addr_req),
        .I3(sig_data2addr_stop_req),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_52
   (fifo_full_p1,
    Q,
    E,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    FIFO_Full_reg,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    \INCLUDE_UNPACKING.lsig_ld_offset ,
    sig_input_accept21_out,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    SS,
    m_axi_mm2s_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  output [0:0]E;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input FIFO_Full_reg;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \INFERRED_GEN.cnt_i_reg[0]_1 ;
  input \INCLUDE_UNPACKING.lsig_ld_offset ;
  input sig_input_accept21_out;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_UNPACKING.lsig_ld_offset ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [2:0]Q;
  wire [0:0]SS;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;

  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h02202000)) 
    FIFO_Full_i_1
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[0]),
        .I4(FIFO_Full_reg),
        .O(fifo_full_p1));
  LUT3 #(
    .INIT(8'hAB)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_1 
       (.I0(sig_input_accept21_out),
        .I1(\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .I2(Q[2]),
        .O(E));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[0]),
        .I1(sig_mstr2sf_cmd_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I4(\INCLUDE_UNPACKING.lsig_ld_offset ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[1]),
        .I1(\INCLUDE_UNPACKING.lsig_ld_offset ),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(sig_mstr2sf_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h7780FF01)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(FIFO_Full_reg),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    \USE_SRL_FIFO.sig_wr_fifo ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    m_axi_s2mm_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input m_axi_s2mm_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bvalid;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0010008600000000)) 
    FIFO_Full_i_1__5
       (.I0(Q[0]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h04FBFB04)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'h5565AAAAAAAAAA9A)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(sig_coelsc_reg_empty),
        .I3(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I4(\USE_SRL_FIFO.sig_wr_fifo ),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(Q[0]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I4(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7F7F0080FFFF0100)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(Q[1]),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][1]_srl6_i_1 
       (.I0(m_axi_s2mm_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21
   (D,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    E,
    \INFERRED_GEN.cnt_i_reg[3]_2 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    Q,
    FIFO_Full_reg,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    sig_coelsc_reg_empty,
    out,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    sig_stream_rst,
    m_axi_s2mm_aclk);
  output [2:0]D;
  output \INFERRED_GEN.cnt_i_reg[3]_0 ;
  output fifo_full_p1;
  output [3:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3]_2 ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [3:0]Q;
  input FIFO_Full_reg;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input sig_coelsc_reg_empty;
  input [0:0]out;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_2 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h300C011000000000)) 
    FIFO_Full_i_1__6
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .I3(FIFO_Full_reg),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_1 [2]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .I1(sig_coelsc_reg_empty),
        .I2(out),
        .I3(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .O(\INFERRED_GEN.cnt_i_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h65559AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I3(sig_data2wsc_valid),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAAA9AAA6666A666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(sig_data2wsc_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'h9AAAAAA6)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [2]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .I4(FIFO_Full_reg),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .O(\INFERRED_GEN.cnt_i_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h007F01FF00800100)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .I2(FIFO_Full_reg),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_1 [2]),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .O(addr_i_p1[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.cnt_i[3]_i_2 
       (.I0(sig_coelsc_reg_empty),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(\INFERRED_GEN.cnt_i_reg[3]_1 [0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(\INFERRED_GEN.cnt_i_reg[3]_1 [1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(\INFERRED_GEN.cnt_i_reg[3]_1 [2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(\INFERRED_GEN.cnt_i_reg[3]_1 [3]),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hA5A5A5A55A52A5A5)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(FIFO_Full_reg),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hA6AAAA59)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(Q[2]),
        .I1(FIFO_Full_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6666666664666662)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(FIFO_Full_reg),
        .I1(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(FIFO_Full_reg),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1
   (Q,
    sig_flush_db2_reg,
    fifo_full_p1,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_eop_halt_xfer_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_eop_sent1_out,
    \INFERRED_GEN.cnt_i_reg[4]_0 ,
    sig_sm_pop_cmd_fifo_reg,
    \GEN_INCLUDE_DRE.lsig_set_eop ,
    sig_flush_db2_reg_0,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_1,
    SS,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[1]_1 ,
    slice_insert_valid,
    out,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \sig_data_reg_out_reg[31] ,
    sig_eop_halt_xfer,
    \GEN_INDET_BTT.lsig_absorb2tlast ,
    \sig_data_reg_out_reg[31]_0 ,
    sig_eop_sent_reg_reg,
    \GEN_INDET_BTT.lsig_set_absorb2tlast ,
    sig_sm_pop_cmd_fifo,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ,
    sig_need_cmd_flush,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_eop_sent_reg_reg_0,
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ,
    sig_flush_db2,
    sig_flush_db1,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_eop_sent_reg,
    m_axi_s2mm_aclk);
  output [4:0]Q;
  output sig_flush_db2_reg;
  output fifo_full_p1;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output [0:0]sig_eop_halt_xfer_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_eop_sent1_out;
  output \INFERRED_GEN.cnt_i_reg[4]_0 ;
  output sig_sm_pop_cmd_fifo_reg;
  output \GEN_INCLUDE_DRE.lsig_set_eop ;
  output [0:0]sig_flush_db2_reg_0;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_1;
  output [0:0]SS;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[1]_1 ;
  input slice_insert_valid;
  input [3:0]out;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \sig_data_reg_out_reg[31] ;
  input sig_eop_halt_xfer;
  input \GEN_INDET_BTT.lsig_absorb2tlast ;
  input \sig_data_reg_out_reg[31]_0 ;
  input sig_eop_sent_reg_reg;
  input \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  input sig_sm_pop_cmd_fifo;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  input sig_need_cmd_flush;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_eop_sent_reg_reg_0;
  input \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  input sig_flush_db2;
  input sig_flush_db1;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input sig_eop_sent_reg;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_i_2_n_0;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  wire \GEN_INCLUDE_DRE.lsig_set_eop ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_2_n_0 ;
  wire \INFERRED_GEN.cnt_i[4]_i_3_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[4]_0 ;
  wire [4:0]Q;
  wire [0:0]SS;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [3:0]out;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_data_reg_out_reg[31] ;
  wire \sig_data_reg_out_reg[31]_0 ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire slice_insert_valid;

  LUT6 #(
    .INIT(64'h0000C10400000000)) 
    FIFO_Full_i_1__10
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(sig_flush_db2_reg),
        .I3(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .I4(FIFO_Full_i_2_n_0),
        .I5(Q[3]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hEE7EEEEE77D77777)) 
    FIFO_Full_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(slice_insert_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(sig_flush_db2_reg),
        .O(FIFO_Full_i_2_n_0));
  LUT6 #(
    .INIT(64'h5454545554545454)) 
    \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4__0 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ),
        .I1(sig_flush_db2),
        .I2(sig_flush_db1),
        .I3(Q[4]),
        .I4(sig_eop_halt_xfer),
        .I5(sig_eop_sent_reg_reg_0),
        .O(sig_advance_pipe_data16_out));
  LUT5 #(
    .INIT(32'h55C00000)) 
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1 
       (.I0(sig_sm_pop_cmd_fifo),
        .I1(\GEN_INCLUDE_DRE.lsig_set_eop ),
        .I2(\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ),
        .I3(sig_need_cmd_flush),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_sm_pop_cmd_fifo_reg));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \GEN_INCLUDE_DRE.lsig_eop_reg_i_2 
       (.I0(sig_flush_db2_reg),
        .I1(sig_eop_sent_reg_reg),
        .I2(Q[4]),
        .I3(sig_eop_halt_xfer),
        .I4(sig_eop_sent_reg_reg_0),
        .O(\GEN_INCLUDE_DRE.lsig_set_eop ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2__0 
       (.I0(sig_flush_db2_reg),
        .I1(out[0]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [0]),
        .O(\sig_strb_reg_out_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2__0 
       (.I0(sig_flush_db2_reg),
        .I1(out[1]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .O(\sig_strb_reg_out_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2__0 
       (.I0(sig_flush_db2_reg),
        .I1(out[2]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5__0 
       (.I0(Q[4]),
        .I1(sig_eop_halt_xfer),
        .I2(sig_eop_sent_reg_reg_0),
        .O(\INFERRED_GEN.cnt_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2__0 
       (.I0(sig_flush_db2_reg),
        .I1(out[3]),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .O(\sig_strb_reg_out_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(D),
        .O(sig_flush_db2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0 
       (.I0(sig_advance_pipe_data16_out),
        .I1(\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .O(sig_flush_db2_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__10 
       (.I0(Q[0]),
        .I1(slice_insert_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(sig_flush_db2_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hFBFF5D550400A2AA)) 
    \INFERRED_GEN.cnt_i[1]_i_1__10 
       (.I0(sig_flush_db2_reg),
        .I1(slice_insert_valid),
        .I2(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hAA9AA6AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__10 
       (.I0(Q[2]),
        .I1(sig_flush_db2_reg),
        .I2(Q[1]),
        .I3(\INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ),
        .I4(Q[0]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hFFEFF7FF00100800)) 
    \INFERRED_GEN.cnt_i[3]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ),
        .I3(Q[1]),
        .I4(sig_flush_db2_reg),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \INFERRED_GEN.cnt_i[3]_i_2__0 
       (.I0(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I2(slice_insert_valid),
        .O(\INFERRED_GEN.cnt_i[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.cnt_i[4]_i_1 
       (.I0(sig_eop_sent_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SS));
  LUT5 #(
    .INIT(32'h1222222E)) 
    \INFERRED_GEN.cnt_i[4]_i_2 
       (.I0(Q[4]),
        .I1(sig_flush_db2_reg),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ),
        .O(\INFERRED_GEN.cnt_i[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hCCECCCCC88C88888)) 
    \INFERRED_GEN.cnt_i[4]_i_3 
       (.I0(Q[1]),
        .I1(sig_flush_db2_reg),
        .I2(slice_insert_valid),
        .I3(\INFERRED_GEN.cnt_i_reg[1]_1 ),
        .I4(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .I5(Q[0]),
        .O(\INFERRED_GEN.cnt_i[4]_i_3_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(SS));
  FDSE \INFERRED_GEN.cnt_i_reg[4] 
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(\INFERRED_GEN.cnt_i[4]_i_2_n_0 ),
        .Q(Q[4]),
        .S(SS));
  LUT6 #(
    .INIT(64'hFFFF0002FFFFFFFF)) 
    \sig_data_reg_out[31]_i_1__0 
       (.I0(sig_flush_db2_reg),
        .I1(\sig_data_reg_out_reg[31] ),
        .I2(sig_eop_halt_xfer),
        .I3(Q[4]),
        .I4(\GEN_INDET_BTT.lsig_absorb2tlast ),
        .I5(\sig_data_reg_out_reg[31]_0 ),
        .O(sig_eop_halt_xfer_reg));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \sig_data_reg_out[31]_i_3 
       (.I0(\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] ),
        .I1(sig_flush_db2),
        .I2(sig_flush_db1),
        .I3(Q[4]),
        .I4(sig_eop_halt_xfer),
        .I5(sig_eop_sent_reg_reg_0),
        .O(sig_flush_db2_reg));
  LUT5 #(
    .INIT(32'h10FF1010)) 
    sig_eop_sent_reg_i_1
       (.I0(\INFERRED_GEN.cnt_i_reg[4]_0 ),
        .I1(sig_eop_sent_reg_reg),
        .I2(sig_flush_db2_reg),
        .I3(\GEN_INDET_BTT.lsig_absorb2tlast ),
        .I4(\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .O(sig_eop_sent1_out));
  LUT5 #(
    .INIT(32'hAAABAAAA)) 
    sig_s_ready_dup_i_2
       (.I0(\GEN_INDET_BTT.lsig_absorb2tlast ),
        .I1(Q[4]),
        .I2(sig_eop_halt_xfer),
        .I3(\sig_data_reg_out_reg[31] ),
        .I4(sig_flush_db2_reg),
        .O(\GEN_INDET_BTT.lsig_absorb2tlast_reg ));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axi_vdma_0_0,axi_vdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_vdma,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_lite_aclk,
    m_axi_mm2s_aclk,
    m_axis_mm2s_aclk,
    m_axi_s2mm_aclk,
    s_axis_s2mm_aclk,
    axi_resetn,
    s_axi_lite_awvalid,
    s_axi_lite_awready,
    s_axi_lite_awaddr,
    s_axi_lite_wvalid,
    s_axi_lite_wready,
    s_axi_lite_wdata,
    s_axi_lite_bresp,
    s_axi_lite_bvalid,
    s_axi_lite_bready,
    s_axi_lite_arvalid,
    s_axi_lite_arready,
    s_axi_lite_araddr,
    s_axi_lite_rvalid,
    s_axi_lite_rready,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    mm2s_frame_ptr_out,
    s2mm_frame_ptr_out,
    m_axi_mm2s_araddr,
    m_axi_mm2s_arlen,
    m_axi_mm2s_arsize,
    m_axi_mm2s_arburst,
    m_axi_mm2s_arprot,
    m_axi_mm2s_arcache,
    m_axi_mm2s_arvalid,
    m_axi_mm2s_arready,
    m_axi_mm2s_rdata,
    m_axi_mm2s_rresp,
    m_axi_mm2s_rlast,
    m_axi_mm2s_rvalid,
    m_axi_mm2s_rready,
    m_axis_mm2s_tdata,
    m_axis_mm2s_tkeep,
    m_axis_mm2s_tuser,
    m_axis_mm2s_tvalid,
    m_axis_mm2s_tready,
    m_axis_mm2s_tlast,
    m_axi_s2mm_awaddr,
    m_axi_s2mm_awlen,
    m_axi_s2mm_awsize,
    m_axi_s2mm_awburst,
    m_axi_s2mm_awprot,
    m_axi_s2mm_awcache,
    m_axi_s2mm_awvalid,
    m_axi_s2mm_awready,
    m_axi_s2mm_wdata,
    m_axi_s2mm_wstrb,
    m_axi_s2mm_wlast,
    m_axi_s2mm_wvalid,
    m_axi_s2mm_wready,
    m_axi_s2mm_bresp,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bready,
    s_axis_s2mm_tdata,
    s_axis_s2mm_tkeep,
    s_axis_s2mm_tuser,
    s_axis_s2mm_tvalid,
    s_axis_s2mm_tready,
    s_axis_s2mm_tlast,
    mm2s_introut,
    s2mm_introut);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK2" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S_ACLK, ASSOCIATED_BUSIF M_AXI_MM2S, FREQ_HZ 200000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input m_axi_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXIS_MM2S_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S_ACLK, ASSOCIATED_BUSIF M_AXIS_MM2S, FREQ_HZ 200000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input m_axis_mm2s_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM, FREQ_HZ 200000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input m_axi_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM_ACLK, ASSOCIATED_BUSIF S_AXIS_S2MM, FREQ_HZ 200000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0" *) input s_axis_s2mm_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) (* x_interface_parameter = "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW" *) input axi_resetn;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK2, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [8:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [8:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 MM2S_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]mm2s_frame_ptr_out;
  (* x_interface_info = "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR" *) output [5:0]s2mm_frame_ptr_out;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_MM2S, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 0, HAS_RRESP 1, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 8, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [31:0]m_axi_mm2s_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARLEN" *) output [7:0]m_axi_mm2s_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARSIZE" *) output [2:0]m_axi_mm2s_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARBURST" *) output [1:0]m_axi_mm2s_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARPROT" *) output [2:0]m_axi_mm2s_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARCACHE" *) output [3:0]m_axi_mm2s_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARVALID" *) output m_axi_mm2s_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S ARREADY" *) input m_axi_mm2s_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RDATA" *) input [63:0]m_axi_mm2s_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RRESP" *) input [1:0]m_axi_mm2s_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RLAST" *) input m_axi_mm2s_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RVALID" *) input m_axi_mm2s_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_MM2S RREADY" *) output m_axi_mm2s_rready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXIS_MM2S, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 200000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) output [23:0]m_axis_mm2s_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TKEEP" *) output [2:0]m_axis_mm2s_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TUSER" *) output [0:0]m_axis_mm2s_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TVALID" *) output m_axis_mm2s_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TREADY" *) input m_axis_mm2s_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 M_AXIS_MM2S TLAST" *) output m_axis_mm2s_tlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 200000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 8, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) output [31:0]m_axi_s2mm_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN" *) output [7:0]m_axi_s2mm_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE" *) output [2:0]m_axi_s2mm_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST" *) output [1:0]m_axi_s2mm_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT" *) output [2:0]m_axi_s2mm_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE" *) output [3:0]m_axi_s2mm_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID" *) output m_axi_s2mm_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY" *) input m_axi_s2mm_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA" *) output [63:0]m_axi_s2mm_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB" *) output [7:0]m_axi_s2mm_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST" *) output m_axi_s2mm_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID" *) output m_axi_s2mm_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY" *) input m_axi_s2mm_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP" *) input [1:0]m_axi_s2mm_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID" *) input m_axi_s2mm_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY" *) output m_axi_s2mm_bready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA" *) (* x_interface_parameter = "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 200000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef" *) input [23:0]s_axis_s2mm_tdata;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP" *) input [2:0]s_axis_s2mm_tkeep;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER" *) input [0:0]s_axis_s2mm_tuser;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID" *) input s_axis_s2mm_tvalid;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY" *) output s_axis_s2mm_tready;
  (* x_interface_info = "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST" *) input s_axis_s2mm_tlast;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 MM2S_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME MM2S_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output mm2s_introut;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output s2mm_introut;

  wire \<const0> ;
  wire \<const1> ;
  wire axi_resetn;
  wire m_axi_mm2s_aclk;
  wire [31:0]m_axi_mm2s_araddr;
  wire [0:0]\^m_axi_mm2s_arburst ;
  wire [2:0]\^m_axi_mm2s_arlen ;
  wire m_axi_mm2s_arready;
  wire [1:0]\^m_axi_mm2s_arsize ;
  wire m_axi_mm2s_arvalid;
  wire [63:0]m_axi_mm2s_rdata;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rready;
  wire [1:0]m_axi_mm2s_rresp;
  wire m_axi_mm2s_rvalid;
  wire m_axi_s2mm_aclk;
  wire [31:0]m_axi_s2mm_awaddr;
  wire [0:0]\^m_axi_s2mm_awburst ;
  wire [3:0]\^m_axi_s2mm_awlen ;
  wire m_axi_s2mm_awready;
  wire [1:0]\^m_axi_s2mm_awsize ;
  wire m_axi_s2mm_awvalid;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [63:0]m_axi_s2mm_wdata;
  wire m_axi_s2mm_wlast;
  wire m_axi_s2mm_wready;
  wire [7:0]m_axi_s2mm_wstrb;
  wire m_axi_s2mm_wvalid;
  wire m_axis_mm2s_aclk;
  wire [23:0]m_axis_mm2s_tdata;
  wire [2:0]m_axis_mm2s_tkeep;
  wire m_axis_mm2s_tlast;
  wire m_axis_mm2s_tready;
  wire [0:0]m_axis_mm2s_tuser;
  wire m_axis_mm2s_tvalid;
  wire [2:0]\^mm2s_frame_ptr_out ;
  wire mm2s_introut;
  wire [2:0]\^s2mm_frame_ptr_out ;
  wire s2mm_introut;
  wire s_axi_lite_aclk;
  wire [8:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [8:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire s_axis_s2mm_aclk;
  wire [23:0]s_axis_s2mm_tdata;
  wire [2:0]s_axis_s2mm_tkeep;
  wire s_axis_s2mm_tlast;
  wire s_axis_s2mm_tready;
  wire [0:0]s_axis_s2mm_tuser;
  wire s_axis_s2mm_tvalid;
  wire NLW_U0_m_axi_sg_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_sg_rready_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED;
  wire NLW_U0_mm2s_buffer_empty_UNCONNECTED;
  wire NLW_U0_mm2s_fsync_out_UNCONNECTED;
  wire NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_mm2s_prmtr_update_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_almost_full_UNCONNECTED;
  wire NLW_U0_s2mm_buffer_full_UNCONNECTED;
  wire NLW_U0_s2mm_fsync_out_UNCONNECTED;
  wire NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED;
  wire NLW_U0_s2mm_prmtr_update_UNCONNECTED;
  wire [63:0]NLW_U0_axi_vdma_tstvec_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_mm2s_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_mm2s_arcache_UNCONNECTED;
  wire [7:3]NLW_U0_m_axi_mm2s_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_mm2s_arprot_UNCONNECTED;
  wire [2:2]NLW_U0_m_axi_mm2s_arsize_UNCONNECTED;
  wire [1:1]NLW_U0_m_axi_s2mm_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_s2mm_awcache_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_s2mm_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_s2mm_awprot_UNCONNECTED;
  wire [2:2]NLW_U0_m_axi_s2mm_awsize_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_sg_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_sg_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_sg_arcache_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_sg_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arprot_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_sg_arsize_UNCONNECTED;
  wire [5:3]NLW_U0_mm2s_frame_ptr_out_UNCONNECTED;
  wire [5:3]NLW_U0_s2mm_frame_ptr_out_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_bresp_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_lite_rresp_UNCONNECTED;

  assign m_axi_mm2s_arburst[1] = \<const0> ;
  assign m_axi_mm2s_arburst[0] = \^m_axi_mm2s_arburst [0];
  assign m_axi_mm2s_arcache[3] = \<const0> ;
  assign m_axi_mm2s_arcache[2] = \<const0> ;
  assign m_axi_mm2s_arcache[1] = \<const1> ;
  assign m_axi_mm2s_arcache[0] = \<const1> ;
  assign m_axi_mm2s_arlen[7] = \<const0> ;
  assign m_axi_mm2s_arlen[6] = \<const0> ;
  assign m_axi_mm2s_arlen[5] = \<const0> ;
  assign m_axi_mm2s_arlen[4] = \<const0> ;
  assign m_axi_mm2s_arlen[3] = \<const0> ;
  assign m_axi_mm2s_arlen[2:0] = \^m_axi_mm2s_arlen [2:0];
  assign m_axi_mm2s_arprot[2] = \<const0> ;
  assign m_axi_mm2s_arprot[1] = \<const0> ;
  assign m_axi_mm2s_arprot[0] = \<const0> ;
  assign m_axi_mm2s_arsize[2] = \<const0> ;
  assign m_axi_mm2s_arsize[1:0] = \^m_axi_mm2s_arsize [1:0];
  assign m_axi_s2mm_awburst[1] = \<const0> ;
  assign m_axi_s2mm_awburst[0] = \^m_axi_s2mm_awburst [0];
  assign m_axi_s2mm_awcache[3] = \<const0> ;
  assign m_axi_s2mm_awcache[2] = \<const0> ;
  assign m_axi_s2mm_awcache[1] = \<const1> ;
  assign m_axi_s2mm_awcache[0] = \<const1> ;
  assign m_axi_s2mm_awlen[7] = \<const0> ;
  assign m_axi_s2mm_awlen[6] = \<const0> ;
  assign m_axi_s2mm_awlen[5] = \<const0> ;
  assign m_axi_s2mm_awlen[4] = \<const0> ;
  assign m_axi_s2mm_awlen[3:0] = \^m_axi_s2mm_awlen [3:0];
  assign m_axi_s2mm_awprot[2] = \<const0> ;
  assign m_axi_s2mm_awprot[1] = \<const0> ;
  assign m_axi_s2mm_awprot[0] = \<const0> ;
  assign m_axi_s2mm_awsize[2] = \<const0> ;
  assign m_axi_s2mm_awsize[1:0] = \^m_axi_s2mm_awsize [1:0];
  assign mm2s_frame_ptr_out[5] = \<const0> ;
  assign mm2s_frame_ptr_out[4] = \<const0> ;
  assign mm2s_frame_ptr_out[3] = \<const0> ;
  assign mm2s_frame_ptr_out[2:0] = \^mm2s_frame_ptr_out [2:0];
  assign s2mm_frame_ptr_out[5] = \<const0> ;
  assign s2mm_frame_ptr_out[4] = \<const0> ;
  assign s2mm_frame_ptr_out[3] = \<const0> ;
  assign s2mm_frame_ptr_out[2:0] = \^s2mm_frame_ptr_out [2:0];
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_DLYTMR_RESOLUTION = "125" *) 
  (* C_DYNAMIC_RESOLUTION = "1" *) 
  (* C_ENABLE_DEBUG_ALL = "0" *) 
  (* C_ENABLE_DEBUG_INFO_0 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_1 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_10 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_11 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_12 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_13 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_14 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_15 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_2 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_3 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_4 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_5 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_6 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_7 = "1" *) 
  (* C_ENABLE_DEBUG_INFO_8 = "0" *) 
  (* C_ENABLE_DEBUG_INFO_9 = "0" *) 
  (* C_ENABLE_VERT_FLIP = "0" *) 
  (* C_ENABLE_VIDPRMTR_READS = "1" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FLUSH_ON_FSYNC = "1" *) 
  (* C_INCLUDE_INTERNAL_GENLOCK = "1" *) 
  (* C_INCLUDE_MM2S = "1" *) 
  (* C_INCLUDE_MM2S_DRE = "1" *) 
  (* C_INCLUDE_MM2S_SF = "0" *) 
  (* C_INCLUDE_S2MM = "1" *) 
  (* C_INCLUDE_S2MM_DRE = "1" *) 
  (* C_INCLUDE_S2MM_SF = "1" *) 
  (* C_INCLUDE_SG = "0" *) 
  (* C_INSTANCE = "axi_vdma" *) 
  (* C_MM2S_GENLOCK_MODE = "3" *) 
  (* C_MM2S_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_MM2S_GENLOCK_REPEAT_EN = "0" *) 
  (* C_MM2S_LINEBUFFER_DEPTH = "512" *) 
  (* C_MM2S_LINEBUFFER_THRESH = "4" *) 
  (* C_MM2S_MAX_BURST_LENGTH = "8" *) 
  (* C_MM2S_SOF_ENABLE = "1" *) 
  (* C_M_AXIS_MM2S_TDATA_WIDTH = "24" *) 
  (* C_M_AXIS_MM2S_TUSER_BITS = "1" *) 
  (* C_M_AXI_MM2S_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_MM2S_DATA_WIDTH = "64" *) 
  (* C_M_AXI_S2MM_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_S2MM_DATA_WIDTH = "64" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_NUM_FSTORES = "3" *) 
  (* C_PRMRY_IS_ACLK_ASYNC = "0" *) 
  (* C_S2MM_GENLOCK_MODE = "2" *) 
  (* C_S2MM_GENLOCK_NUM_MASTERS = "1" *) 
  (* C_S2MM_GENLOCK_REPEAT_EN = "1" *) 
  (* C_S2MM_LINEBUFFER_DEPTH = "512" *) 
  (* C_S2MM_LINEBUFFER_THRESH = "4" *) 
  (* C_S2MM_MAX_BURST_LENGTH = "8" *) 
  (* C_S2MM_SOF_ENABLE = "1" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_S_AXIS_S2MM_TDATA_WIDTH = "24" *) 
  (* C_S_AXIS_S2MM_TUSER_BITS = "1" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "9" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_FSYNC = "1" *) 
  (* C_USE_MM2S_FSYNC = "0" *) 
  (* C_USE_S2MM_FSYNC = "2" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* ip_group = "LOGICORE" *) 
  (* iptype = "PERIPHERAL" *) 
  (* run_ngcbuild = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_vdma U0
       (.axi_resetn(axi_resetn),
        .axi_vdma_tstvec(NLW_U0_axi_vdma_tstvec_UNCONNECTED[63:0]),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_araddr(m_axi_mm2s_araddr),
        .m_axi_mm2s_arburst({NLW_U0_m_axi_mm2s_arburst_UNCONNECTED[1],\^m_axi_mm2s_arburst }),
        .m_axi_mm2s_arcache(NLW_U0_m_axi_mm2s_arcache_UNCONNECTED[3:0]),
        .m_axi_mm2s_arlen({NLW_U0_m_axi_mm2s_arlen_UNCONNECTED[7:3],\^m_axi_mm2s_arlen }),
        .m_axi_mm2s_arprot(NLW_U0_m_axi_mm2s_arprot_UNCONNECTED[2:0]),
        .m_axi_mm2s_arready(m_axi_mm2s_arready),
        .m_axi_mm2s_arsize({NLW_U0_m_axi_mm2s_arsize_UNCONNECTED[2],\^m_axi_mm2s_arsize }),
        .m_axi_mm2s_arvalid(m_axi_mm2s_arvalid),
        .m_axi_mm2s_rdata(m_axi_mm2s_rdata),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rready(m_axi_mm2s_rready),
        .m_axi_mm2s_rresp(m_axi_mm2s_rresp),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_awaddr(m_axi_s2mm_awaddr),
        .m_axi_s2mm_awburst({NLW_U0_m_axi_s2mm_awburst_UNCONNECTED[1],\^m_axi_s2mm_awburst }),
        .m_axi_s2mm_awcache(NLW_U0_m_axi_s2mm_awcache_UNCONNECTED[3:0]),
        .m_axi_s2mm_awlen({NLW_U0_m_axi_s2mm_awlen_UNCONNECTED[7:4],\^m_axi_s2mm_awlen }),
        .m_axi_s2mm_awprot(NLW_U0_m_axi_s2mm_awprot_UNCONNECTED[2:0]),
        .m_axi_s2mm_awready(m_axi_s2mm_awready),
        .m_axi_s2mm_awsize({NLW_U0_m_axi_s2mm_awsize_UNCONNECTED[2],\^m_axi_s2mm_awsize }),
        .m_axi_s2mm_awvalid(m_axi_s2mm_awvalid),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .m_axi_s2mm_wdata(m_axi_s2mm_wdata),
        .m_axi_s2mm_wlast(m_axi_s2mm_wlast),
        .m_axi_s2mm_wready(m_axi_s2mm_wready),
        .m_axi_s2mm_wstrb(m_axi_s2mm_wstrb),
        .m_axi_s2mm_wvalid(m_axi_s2mm_wvalid),
        .m_axi_sg_aclk(1'b0),
        .m_axi_sg_araddr(NLW_U0_m_axi_sg_araddr_UNCONNECTED[31:0]),
        .m_axi_sg_arburst(NLW_U0_m_axi_sg_arburst_UNCONNECTED[1:0]),
        .m_axi_sg_arcache(NLW_U0_m_axi_sg_arcache_UNCONNECTED[3:0]),
        .m_axi_sg_arlen(NLW_U0_m_axi_sg_arlen_UNCONNECTED[7:0]),
        .m_axi_sg_arprot(NLW_U0_m_axi_sg_arprot_UNCONNECTED[2:0]),
        .m_axi_sg_arready(1'b0),
        .m_axi_sg_arsize(NLW_U0_m_axi_sg_arsize_UNCONNECTED[2:0]),
        .m_axi_sg_arvalid(NLW_U0_m_axi_sg_arvalid_UNCONNECTED),
        .m_axi_sg_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_sg_rlast(1'b0),
        .m_axi_sg_rready(NLW_U0_m_axi_sg_rready_UNCONNECTED),
        .m_axi_sg_rresp({1'b0,1'b0}),
        .m_axi_sg_rvalid(1'b0),
        .m_axis_mm2s_aclk(m_axis_mm2s_aclk),
        .m_axis_mm2s_tdata(m_axis_mm2s_tdata),
        .m_axis_mm2s_tkeep(m_axis_mm2s_tkeep),
        .m_axis_mm2s_tlast(m_axis_mm2s_tlast),
        .m_axis_mm2s_tready(m_axis_mm2s_tready),
        .m_axis_mm2s_tuser(m_axis_mm2s_tuser),
        .m_axis_mm2s_tvalid(m_axis_mm2s_tvalid),
        .mm2s_buffer_almost_empty(NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED),
        .mm2s_buffer_empty(NLW_U0_mm2s_buffer_empty_UNCONNECTED),
        .mm2s_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .mm2s_frame_ptr_out({NLW_U0_mm2s_frame_ptr_out_UNCONNECTED[5:3],\^mm2s_frame_ptr_out }),
        .mm2s_fsync(1'b0),
        .mm2s_fsync_out(NLW_U0_mm2s_fsync_out_UNCONNECTED),
        .mm2s_introut(mm2s_introut),
        .mm2s_prmry_reset_out_n(NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED),
        .mm2s_prmtr_update(NLW_U0_mm2s_prmtr_update_UNCONNECTED),
        .s2mm_buffer_almost_full(NLW_U0_s2mm_buffer_almost_full_UNCONNECTED),
        .s2mm_buffer_full(NLW_U0_s2mm_buffer_full_UNCONNECTED),
        .s2mm_frame_ptr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s2mm_frame_ptr_out({NLW_U0_s2mm_frame_ptr_out_UNCONNECTED[5:3],\^s2mm_frame_ptr_out }),
        .s2mm_fsync(1'b0),
        .s2mm_fsync_out(NLW_U0_s2mm_fsync_out_UNCONNECTED),
        .s2mm_introut(s2mm_introut),
        .s2mm_prmry_reset_out_n(NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED),
        .s2mm_prmtr_update(NLW_U0_s2mm_prmtr_update_UNCONNECTED),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr({1'b0,s_axi_lite_araddr[7:2],1'b0,1'b0}),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr({1'b0,s_axi_lite_awaddr[7:2],1'b0,1'b0}),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(NLW_U0_s_axi_lite_bresp_UNCONNECTED[1:0]),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(NLW_U0_s_axi_lite_rresp_UNCONNECTED[1:0]),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .s_axis_s2mm_aclk(s_axis_s2mm_aclk),
        .s_axis_s2mm_tdata(s_axis_s2mm_tdata),
        .s_axis_s2mm_tkeep(s_axis_s2mm_tkeep),
        .s_axis_s2mm_tlast(s_axis_s2mm_tlast),
        .s_axis_s2mm_tready(s_axis_s2mm_tready),
        .s_axis_s2mm_tuser(s_axis_s2mm_tuser),
        .s_axis_s2mm_tvalid(s_axis_s2mm_tvalid));
  VCC VCC
       (.P(\<const1> ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f
   (\USE_SRL_FIFO.sig_wr_fifo ,
    out,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] ,
    sig_inhibit_rdy_n,
    \sig_input_addr_reg_reg[31]_0 ,
    Q,
    m_axi_s2mm_aclk);
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output [49:0]out;
  input s_axis_s2mm_cmd_tvalid;
  input \sig_input_addr_reg_reg[31] ;
  input sig_inhibit_rdy_n;
  input [48:0]\sig_input_addr_reg_reg[31]_0 ;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire \sig_input_addr_reg_reg[31] ;
  wire [48:0]\sig_input_addr_reg_reg[31]_0 ;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [42]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [41]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [40]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [39]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [38]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [37]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [36]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [35]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [34]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [33]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [32]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [31]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [30]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [29]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [28]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [27]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [26]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [25]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [24]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [23]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [22]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [21]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [20]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [19]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [18]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [17]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [48]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [47]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1__0 
       (.I0(s_axis_s2mm_cmd_tvalid),
        .I1(\sig_input_addr_reg_reg[31] ),
        .I2(sig_inhibit_rdy_n),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [46]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [45]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [44]),
        .Q(out[45]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\sig_input_addr_reg_reg[31]_0 [43]),
        .Q(out[44]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_38
   (\USE_SRL_FIFO.sig_wr_fifo ,
    out,
    s_axis_mm2s_cmd_tvalid,
    \sig_addr_cntr_lsh_kh_reg[31] ,
    sig_inhibit_rdy_n,
    in,
    Q,
    m_axi_mm2s_aclk);
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output [50:0]out;
  input s_axis_mm2s_cmd_tvalid;
  input \sig_addr_cntr_lsh_kh_reg[31] ;
  input sig_inhibit_rdy_n;
  input [48:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire \sig_addr_cntr_lsh_kh_reg[31] ;
  wire sig_inhibit_rdy_n;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[42]),
        .Q(out[44]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[41]),
        .Q(out[43]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[40]),
        .Q(out[42]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[39]),
        .Q(out[41]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[38]),
        .Q(out[40]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[37]),
        .Q(out[39]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[48]),
        .Q(out[50]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][55]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][56]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][57]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][58]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][59]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[47]),
        .Q(out[49]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][60]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][61]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][62]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][63]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][64]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][65]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][66]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][67]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][67]_srl4_i_1 
       (.I0(s_axis_mm2s_cmd_tvalid),
        .I1(\sig_addr_cntr_lsh_kh_reg[31] ),
        .I2(sig_inhibit_rdy_n),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[46]),
        .Q(out[48]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[45]),
        .Q(out[47]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[44]),
        .Q(out[46]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[43]),
        .Q(out[45]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    Q,
    sig_rsc2stat_status_valid,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    slverr_i_reg,
    m_axi_mm2s_aclk);
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  input [2:0]Q;
  input sig_rsc2stat_status_valid;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input [2:0]slverr_i_reg;
  input m_axi_mm2s_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire m_axi_mm2s_aclk;
  wire [6:4]m_axis_mm2s_sts_tdata;
  wire sig_rsc2stat_status_valid;
  wire [2:0]slverr_i_reg;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[2]),
        .Q(m_axis_mm2s_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[1]),
        .Q(m_axis_mm2s_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(slverr_i_reg[0]),
        .Q(m_axis_mm2s_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][3]_srl4_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(FIFO_Full_reg_0),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[5]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[4]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1
       (.I0(m_axis_mm2s_sts_tdata[6]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_1 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1
   (p_0_in,
    out,
    sig_inhibit_rdy_n_reg,
    sig_calc_error_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    in,
    Q,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [39:0]out;
  output sig_inhibit_rdy_n_reg;
  input sig_calc_error_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input [37:0]in;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [1:0]Q;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1__0 
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_calc_error_reg_reg_0),
        .O(sig_inhibit_rdy_n_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(in[37]),
        .Q(out[39]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1__0
       (.I0(out[39]),
        .O(p_0_in));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_44
   (sig_calc_error_reg_reg,
    out,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_mstr2addr_cmd_valid,
    sig_calc_error_reg_reg_0,
    sig_calc_error_reg_reg_1,
    in,
    Q,
    m_axi_mm2s_aclk);
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  input sig_mstr2addr_cmd_valid;
  input sig_calc_error_reg_reg_0;
  input sig_calc_error_reg_reg_1;
  input [36:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_calc_error_reg_reg_1;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[35]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(1'b1),
        .Q(out[35]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][39]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][40]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][41]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][42]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][43]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][46]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][48]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][49]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][51]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][52]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][53]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][54]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][54]_srl4_i_1 
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_calc_error_reg_reg_0),
        .I2(sig_calc_error_reg_reg_1),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[36]),
        .Q(out[38]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_1
       (.I0(out[38]),
        .O(sig_calc_error_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2
   (sig_first_dbeat_reg,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    D,
    out,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[1] ,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg,
    sig_next_calc_error_reg_reg_0,
    Q,
    in,
    sig_next_calc_error_reg_reg_1,
    m_axi_mm2s_aclk);
  output sig_first_dbeat_reg;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output [2:0]D;
  output [19:0]out;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[1] ;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg;
  input sig_next_calc_error_reg_reg_0;
  input [2:0]Q;
  input [22:0]in;
  input [1:0]sig_next_calc_error_reg_reg_1;
  input m_axi_mm2s_aclk;

  wire [2:0]D;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [2:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire [19:0]out;
  wire [9:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire \sig_dbeat_cntr_reg[1] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [1:0]sig_next_calc_error_reg_reg_1;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[17]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[16]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[15]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[14]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[13]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[12]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[11]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[10]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[9]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[8]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[7]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[6]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[5]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[4]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(out[0]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(sig_cmd_fifo_data_out[7]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_next_calc_error_reg_reg),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[22]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[21]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[20]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[19]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_next_calc_error_reg_reg_1[0]),
        .A1(sig_next_calc_error_reg_reg_1[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_mm2s_aclk),
        .D(in[18]),
        .Q(out[15]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[1] ),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[1] ),
        .I3(sig_first_dbeat),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_first_dbeat_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_last_dbeat_i_3
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(sig_cmd_fifo_data_out[8]),
        .I2(sig_cmd_fifo_data_out[7]),
        .O(\INFERRED_GEN.cnt_i_reg[0] ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3
   (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    D,
    FIFO_Full_reg,
    \INCLUDE_UNPACKING.lsig_ld_offset ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr ,
    sig_input_accept21_out,
    sig_sf2dre_use_autodest,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    FIFO_Full_reg_0,
    FIFO_Full_reg_1,
    sig_mstr2sf_cmd_valid,
    in,
    Q,
    m_axi_mm2s_aclk);
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [1:0]D;
  output FIFO_Full_reg;
  input \INCLUDE_UNPACKING.lsig_ld_offset ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  input sig_input_accept21_out;
  input sig_sf2dre_use_autodest;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input FIFO_Full_reg_0;
  input FIFO_Full_reg_1;
  input sig_mstr2sf_cmd_valid;
  input [3:0]in;
  input [1:0]Q;
  input m_axi_mm2s_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire [11:4]\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_ld_offset ;
  wire [1:0]Q;
  wire [3:0]in;
  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2dre_use_autodest;

  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[0]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [4]),
        .I1(\INCLUDE_UNPACKING.lsig_ld_offset ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \INCLUDE_DRE_CNTL.sig_dre_src_align_reg[1]_i_2 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [5]),
        .I1(\INCLUDE_UNPACKING.lsig_ld_offset ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h35300000)) 
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_i_1 
       (.I0(sig_input_accept21_out),
        .I1(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [8]),
        .I2(\INCLUDE_UNPACKING.lsig_ld_offset ),
        .I3(sig_sf2dre_use_autodest),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \INCLUDE_UNPACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [11]),
        .I1(\INCLUDE_UNPACKING.lsig_ld_offset ),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[3]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[2]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[1]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(FIFO_Full_reg),
        .CLK(m_axi_mm2s_aclk),
        .D(in[0]),
        .Q(\INCLUDE_DRE_CNTL.sig_cmd_fifo_data_out [4]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(FIFO_Full_reg_0),
        .I1(FIFO_Full_reg_1),
        .I2(sig_mstr2sf_cmd_valid),
        .O(FIFO_Full_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4
   (undrflo_err0,
    ovrflo_err0,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    \USE_SRL_FIFO.sig_wr_fifo ,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    Q,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ,
    sig_wsc2stat_status_valid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    in,
    m_axi_s2mm_aclk);
  output undrflo_err0;
  output ovrflo_err0;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [2:0]Q;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ;
  input sig_wsc2stat_status_valid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [19:0]in;
  input m_axi_s2mm_aclk;

  wire FIFO_Full_reg;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2 ;
  wire \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/uf_err1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ;
  wire \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire [31:4]m_axis_s2mm_sts_tdata;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_inhibit_rdy_n;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_1 
       (.I0(s2mm_halt),
        .I1(dma_err),
        .I2(s2mm_soft_reset),
        .I3(Q[2]),
        .I4(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2 ),
        .I5(m_axis_s2mm_sts_tdata[31]),
        .O(ovrflo_err0));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [15]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5 
       (.I0(m_axis_s2mm_sts_tdata[22]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [14]),
        .I2(m_axis_s2mm_sts_tdata[20]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [12]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [13]),
        .I5(m_axis_s2mm_sts_tdata[21]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6 
       (.I0(m_axis_s2mm_sts_tdata[19]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [11]),
        .I2(m_axis_s2mm_sts_tdata[18]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [10]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [9]),
        .I5(m_axis_s2mm_sts_tdata[17]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7 
       (.I0(m_axis_s2mm_sts_tdata[16]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [8]),
        .I2(m_axis_s2mm_sts_tdata[14]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [6]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [7]),
        .I5(m_axis_s2mm_sts_tdata[15]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8 
       (.I0(m_axis_s2mm_sts_tdata[13]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [5]),
        .I2(m_axis_s2mm_sts_tdata[12]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [4]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [3]),
        .I5(m_axis_s2mm_sts_tdata[11]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9 
       (.I0(m_axis_s2mm_sts_tdata[10]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [2]),
        .I2(m_axis_s2mm_sts_tdata[8]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [0]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [1]),
        .I5(m_axis_s2mm_sts_tdata[9]),
        .O(\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/of_err2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0 }));
  LUT5 #(
    .INIT(32'h00000002)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_1 
       (.I0(\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/uf_err1 ),
        .I1(s2mm_halt),
        .I2(dma_err),
        .I3(s2mm_soft_reset),
        .I4(Q[2]),
        .O(undrflo_err0));
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_4 
       (.I0(m_axis_s2mm_sts_tdata[23]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [15]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_5 
       (.I0(m_axis_s2mm_sts_tdata[22]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [14]),
        .I2(m_axis_s2mm_sts_tdata[20]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [12]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [13]),
        .I5(m_axis_s2mm_sts_tdata[21]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_6 
       (.I0(m_axis_s2mm_sts_tdata[19]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [11]),
        .I2(m_axis_s2mm_sts_tdata[18]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [10]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [9]),
        .I5(m_axis_s2mm_sts_tdata[17]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_7 
       (.I0(m_axis_s2mm_sts_tdata[16]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [8]),
        .I2(m_axis_s2mm_sts_tdata[14]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [6]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [7]),
        .I5(m_axis_s2mm_sts_tdata[15]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_8 
       (.I0(m_axis_s2mm_sts_tdata[13]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [5]),
        .I2(m_axis_s2mm_sts_tdata[12]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [4]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [3]),
        .I5(m_axis_s2mm_sts_tdata[11]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \GEN_STS_GRTR_THAN_8.undrflo_err_i_9 
       (.I0(m_axis_s2mm_sts_tdata[10]),
        .I1(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [2]),
        .I2(m_axis_s2mm_sts_tdata[8]),
        .I3(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [0]),
        .I4(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 [1]),
        .I5(m_axis_s2mm_sts_tdata[9]),
        .O(\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 
       (.CI(\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ),
        .CO({\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED [3:2],\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/uf_err1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\GEN_STS_GRTR_THAN_8.undrflo_err_i_4_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3 
       (.CI(1'b0),
        .CO({\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2 ,\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED [3:0]),
        .S({\GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0 ,\GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0 }));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(m_axis_s2mm_sts_tdata[31]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(m_axis_s2mm_sts_tdata[21]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(m_axis_s2mm_sts_tdata[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(m_axis_s2mm_sts_tdata[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(m_axis_s2mm_sts_tdata[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(m_axis_s2mm_sts_tdata[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(m_axis_s2mm_sts_tdata[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(m_axis_s2mm_sts_tdata[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(m_axis_s2mm_sts_tdata[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(m_axis_s2mm_sts_tdata[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(m_axis_s2mm_sts_tdata[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(m_axis_s2mm_sts_tdata[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(m_axis_s2mm_sts_tdata[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(m_axis_s2mm_sts_tdata[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(m_axis_s2mm_sts_tdata[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(m_axis_s2mm_sts_tdata[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(m_axis_s2mm_sts_tdata[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(m_axis_s2mm_sts_tdata[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(m_axis_s2mm_sts_tdata[23]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(m_axis_s2mm_sts_tdata[22]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    decerr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[5]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2] ));
  LUT2 #(
    .INIT(4'h2)) 
    interr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[4]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h2)) 
    slverr_i_i_1__0
       (.I0(m_axis_s2mm_sts_tdata[6]),
        .I1(Q[2]),
        .O(\INFERRED_GEN.cnt_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    out,
    in,
    \USE_SRL_FIFO.sig_wr_fifo ,
    m_axi_s2mm_bresp,
    addr,
    m_axi_s2mm_aclk);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]out;
  input [1:0]in;
  input \USE_SRL_FIFO.sig_wr_fifo ;
  input [1:0]m_axi_s2mm_bresp;
  input [0:2]addr;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [0:2]addr;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire [1:0]m_axi_s2mm_bresp;
  wire [0:0]out;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(out),
        .I1(in[0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(out),
        .I1(in[1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(m_axi_s2mm_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6
   (p_0_in,
    out,
    sig_push_to_wsc_reg,
    sig_coelsc_interr_reg0,
    sig_data2wsc_valid,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ,
    m_axi_s2mm_aclk);
  output p_0_in;
  output [18:0]out;
  output sig_push_to_wsc_reg;
  output sig_coelsc_interr_reg0;
  input sig_data2wsc_valid;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  input [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  input m_axi_s2mm_aclk;

  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 ;
  wire [2:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sig_coelsc_interr_reg0;
  wire sig_data2wsc_valid;
  wire sig_push_to_wsc_reg;

  LUT2 #(
    .INIT(4'hE)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(out[0]),
        .I1(in),
        .O(sig_coelsc_interr_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3 
       (.I0(out[1]),
        .O(p_0_in));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][10]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][11]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][12]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][13]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][14]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][15]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][16]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][17]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][18]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[5][18]_srl6_i_1 
       (.I0(sig_data2wsc_valid),
        .I1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .I2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .O(sig_push_to_wsc_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][7]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][8]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][9]_srl6 
       (.A0(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [0]),
        .A1(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [1]),
        .A2(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 [2]),
        .A3(1'b0),
        .CE(sig_push_to_wsc_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7
   (sig_sm_ld_dre_cmd_reg,
    out,
    \USE_SRL_FIFO.sig_wr_fifo ,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_ld_dre_cmd,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    \GEN_INCLUDE_DRE.lsig_pullreg_empty ,
    \INCLUDE_PACKING.lsig_first_dbeat ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    sig_curr_eof_reg_reg,
    sig_mstr2dre_cmd_valid,
    sig_curr_eof_reg_reg_0,
    sig_sm_ld_dre_cmd_reg_0,
    Q,
    sig_sm_ld_dre_cmd_reg_1,
    in,
    m_axi_s2mm_aclk);
  output sig_sm_ld_dre_cmd_reg;
  output [20:0]out;
  output \USE_SRL_FIFO.sig_wr_fifo ;
  output sig_sm_ld_dre_cmd_ns;
  input sig_sm_ld_dre_cmd;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  input \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  input \INCLUDE_PACKING.lsig_first_dbeat ;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  input sig_curr_eof_reg_reg;
  input sig_mstr2dre_cmd_valid;
  input sig_curr_eof_reg_reg_0;
  input [2:0]sig_sm_ld_dre_cmd_reg_0;
  input [1:0]Q;
  input sig_sm_ld_dre_cmd_reg_1;
  input [21:0]in;
  input m_axi_s2mm_aclk;

  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire [1:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire [21:0]in;
  wire m_axi_s2mm_aclk;
  wire [20:0]out;
  wire [28:28]sig_cmd_fifo_data_out;
  wire sig_curr_eof_reg_reg;
  wire sig_curr_eof_reg_reg_0;
  wire sig_mstr2dre_cmd_valid;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire [2:0]sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_ld_dre_cmd_reg_1;

  LUT6 #(
    .INIT(64'h88888BBB88888888)) 
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1 
       (.I0(sig_cmd_fifo_data_out),
        .I1(sig_sm_ld_dre_cmd),
        .I2(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ),
        .I3(\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .I4(\INCLUDE_PACKING.lsig_first_dbeat ),
        .I5(\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .O(sig_sm_ld_dre_cmd_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[21]),
        .Q(sig_cmd_fifo_data_out));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(sig_curr_eof_reg_reg),
        .I1(sig_mstr2dre_cmd_valid),
        .I2(sig_curr_eof_reg_reg_0),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(sig_sm_ld_dre_cmd_reg_0[0]),
        .A1(sig_sm_ld_dre_cmd_reg_0[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(in[13]),
        .Q(out[13]));
  LUT5 #(
    .INIT(32'h00D00000)) 
    sig_sm_ld_dre_cmd_i_1
       (.I0(out[20]),
        .I1(sig_sm_ld_dre_cmd_reg_0[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(sig_sm_ld_dre_cmd_reg_1),
        .O(sig_sm_ld_dre_cmd_ns));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    slice_insert_valid,
    \INFERRED_GEN.data_reg[15][0]_srl16_0 ,
    \INFERRED_GEN.data_reg[15][0]_srl16_1 ,
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ,
    Q,
    m_axi_s2mm_aclk);
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [8:0]out;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input slice_insert_valid;
  input \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  input \INFERRED_GEN.data_reg[15][0]_srl16_1 ;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  input [3:0]Q;
  input m_axi_s2mm_aclk;

  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \INFERRED_GEN.data_reg[15][0]_srl16_0 ;
  wire \INFERRED_GEN.data_reg[15][0]_srl16_1 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire m_axi_s2mm_aclk;
  wire [8:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_flush_db1;
  wire slice_insert_valid;

  LUT6 #(
    .INIT(64'h5555DDDD5555DFFF)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [0]),
        .I3(out[0]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  LUT6 #(
    .INIT(64'h5555DDDD5555DFFF)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [1]),
        .I3(out[1]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  LUT6 #(
    .INIT(64'h5555DDDD5555DFFF)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [2]),
        .I3(out[2]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h5555DDDD5555DFFF)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1__0 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] [3]),
        .I3(out[3]),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][0]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][1]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][2]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][3]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][4]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][5]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][6]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][7]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[15][8]_srl16 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(\USE_SRL_FIFO.sig_wr_fifo ),
        .CLK(m_axi_s2mm_aclk),
        .D(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 [0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[15][8]_srl16_i_1 
       (.I0(slice_insert_valid),
        .I1(\INFERRED_GEN.data_reg[15][0]_srl16_0 ),
        .I2(\INFERRED_GEN.data_reg[15][0]_srl16_1 ),
        .O(\USE_SRL_FIFO.sig_wr_fifo ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized9
   (sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    D,
    out,
    sig_first_dbeat_reg,
    sig_inhibit_rdy_n_reg,
    \sig_dbeat_cntr_reg[3] ,
    sig_last_dbeat_reg,
    \sig_dbeat_cntr_reg[0] ,
    sig_last_dbeat_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_1,
    sig_single_dbeat_reg,
    sig_single_dbeat_reg_0,
    sig_single_dbeat_reg_1,
    sig_first_dbeat_reg_0,
    sig_next_calc_error_reg_reg,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg_reg_0,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_next_calc_error_reg_reg_1,
    Q,
    m_axi_s2mm_aclk);
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sig_inhibit_rdy_n_reg;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  input sig_last_dbeat_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input sig_last_dbeat_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_1;
  input sig_single_dbeat_reg;
  input sig_single_dbeat_reg_0;
  input sig_single_dbeat_reg_1;
  input sig_first_dbeat_reg_0;
  input sig_next_calc_error_reg_reg;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg_reg_0;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input [9:0]sig_next_calc_error_reg_reg_1;
  input [1:0]Q;
  input m_axi_s2mm_aclk;

  wire [0:0]D;
  wire [1:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire [10:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[0] ;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_i_2__0_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire [9:0]sig_next_calc_error_reg_reg_1;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_single_dbeat_reg_1;

  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[9]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[8]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[6]),
        .Q(sig_cmd_fifo_data_out[10]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[5]),
        .Q(sig_cmd_fifo_data_out[9]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[4]),
        .Q(sig_cmd_fifo_data_out[8]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[3]),
        .Q(sig_cmd_fifo_data_out[7]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[7]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_inhibit_rdy_n_reg),
        .CLK(m_axi_s2mm_aclk),
        .D(sig_next_calc_error_reg_reg_1[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_next_calc_error_reg_reg),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_next_calc_error_reg_reg_0),
        .O(sig_inhibit_rdy_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[7]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[3]_0 [0]),
        .O(\sig_dbeat_cntr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[3]_0 [0]),
        .I3(\sig_dbeat_cntr_reg[3]_0 [1]),
        .O(\sig_dbeat_cntr_reg[3] [1]));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[9]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[3]_0 [2]),
        .I3(\sig_dbeat_cntr_reg[3]_0 [1]),
        .I4(\sig_dbeat_cntr_reg[3]_0 [0]),
        .O(\sig_dbeat_cntr_reg[3] [2]));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_cmd_fifo_data_out[10]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(\sig_dbeat_cntr_reg[3]_0 [3]),
        .I3(\sig_dbeat_cntr_reg[3]_0 [2]),
        .I4(\sig_dbeat_cntr_reg[3]_0 [0]),
        .I5(\sig_dbeat_cntr_reg[3]_0 [1]),
        .O(\sig_dbeat_cntr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h3030303000A0A0A0)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_last_dbeat_i_2__0_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I3(sig_single_dbeat_reg_0),
        .I4(sig_single_dbeat_reg),
        .I5(\sig_dbeat_cntr_reg[0] ),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'hA3AF0000A3A00000)) 
    sig_last_dbeat_i_1
       (.I0(sig_last_dbeat_i_2__0_n_0),
        .I1(sig_last_dbeat_reg),
        .I2(\sig_dbeat_cntr_reg[0] ),
        .I3(sig_last_dbeat_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_last_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT4 #(
    .INIT(16'h0001)) 
    sig_last_dbeat_i_2__0
       (.I0(sig_cmd_fifo_data_out[8]),
        .I1(sig_cmd_fifo_data_out[9]),
        .I2(sig_cmd_fifo_data_out[7]),
        .I3(sig_cmd_fifo_data_out[10]),
        .O(sig_last_dbeat_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_strt_strb_reg[3]_i_1 
       (.I0(out[2]),
        .O(D));
  LUT6 #(
    .INIT(64'h8BBB000088880000)) 
    sig_single_dbeat_i_1
       (.I0(sig_last_dbeat_i_2__0_n_0),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(sig_single_dbeat_reg),
        .I3(sig_single_dbeat_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I5(sig_single_dbeat_reg_1),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f
   (E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    cmnd_wr_1,
    sig_inhibit_rdy_n,
    s2mm_halt,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input cmnd_wr_1;
  input sig_inhibit_rdy_n;
  input s2mm_halt;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire cmnd_wr_1;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.E(E),
        .Q(Q),
        .cmnd_wr_1(cmnd_wr_1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s2mm_halt(s2mm_halt),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (\sig_input_addr_reg_reg[31] ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f_35
   (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    sig_inhibit_rdy_n,
    mm2s_halt,
    FIFO_Full_reg,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    in);
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output [50:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input FIFO_Full_reg;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input [48:0]in;

  wire FIFO_Full_reg;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire cmnd_wr;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_36 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ),
        .Q(Q),
        .SS(SS),
        .cmnd_wr(cmnd_wr),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .mm2s_halt(mm2s_halt),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized0
   (FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    slverr_i_reg);
  output FIFO_Full_reg;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input [2:0]slverr_i_reg;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire [2:0]slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .SS(SS),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1
   (FIFO_Full_reg,
    p_0_in,
    out,
    sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_inhibit_rdy_n_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg;
  output p_0_in;
  output [39:0]out;
  output sig_halt_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_inhibit_rdy_n_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input FIFO_Full_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sel(sig_inhibit_rdy_n_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized1_41
   (FIFO_Full_reg,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_halt_reg_reg,
    FIFO_Full_reg_0,
    SS,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    in);
  output FIFO_Full_reg;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_0;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [36:0]in;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_42 I_SRL_FIFO_RBU_F
       (.FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized2
   (FIFO_Full_reg,
    m_axi_mm2s_rlast_0,
    sig_last_dbeat_reg,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    FIFO_Full_reg_0,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat_reg_0,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_first_dbeat,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_next_cmd_cmplt_reg_i_3_2,
    in);
  output FIFO_Full_reg;
  output m_axi_mm2s_rlast_0;
  output sig_last_dbeat_reg;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_first_dbeat_reg;
  output FIFO_Full_reg_0;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [19:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat_reg_0;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_first_dbeat;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input [22:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire full;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .FIFO_Full_reg_1(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q(Q),
        .SS(SS),
        .full(full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized3
   (FIFO_Full_reg,
    Q,
    FIFO_Full_reg_0,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    D,
    E,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INCLUDE_UNPACKING.lsig_ld_offset ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr ,
    sig_input_accept21_out,
    sig_sf2dre_use_autodest,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    in);
  output FIFO_Full_reg;
  output [0:0]Q;
  output FIFO_Full_reg_0;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [1:0]D;
  output [0:0]E;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INCLUDE_UNPACKING.lsig_ld_offset ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  input sig_input_accept21_out;
  input sig_sf2dre_use_autodest;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  input [3:0]in;

  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_ld_offset ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [3:0]in;
  wire m_axi_mm2s_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2dre_use_autodest;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr (\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_ld_offset (\INCLUDE_UNPACKING.lsig_ld_offset ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SS(SS),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sel(FIFO_Full_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized4
   (undrflo_err0,
    Q,
    ovrflo_err0,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_inhibit_rdy_n_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_inhibit_rdy_n_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire dma_err;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q(Q),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_inhibit_rdy_n_reg_0(sig_inhibit_rdy_n_reg_0),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    Q,
    E,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    in,
    sig_halt_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]Q;
  output [0:0]E;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]out;
  input [1:0]in;
  input sig_halt_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input [3:0]\sig_addr_posted_cntr_reg[0] ;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire [3:0]\sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bready(m_axi_s2mm_bready),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .out(out),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_halt_reg(sig_halt_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized6
   (FIFO_Full_reg,
    p_0_in,
    out,
    D,
    sig_push_to_wsc_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    E,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output FIFO_Full_reg;
  output p_0_in;
  output [18:0]out;
  output [2:0]D;
  output sig_push_to_wsc_reg;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3]_1 ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_push_to_wsc_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sel(sig_push_to_wsc_reg),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized7
   (FIFO_Full_reg,
    sig_sm_ld_dre_cmd_reg,
    D,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_ld_dre_cmd,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    \GEN_INCLUDE_DRE.lsig_pullreg_empty ,
    \INCLUDE_PACKING.lsig_first_dbeat ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    Q,
    sig_sm_pop_cmd_fifo_reg,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_sm_ld_dre_cmd_reg_0,
    sig_need_cmd_flush,
    in);
  output FIFO_Full_reg;
  output sig_sm_ld_dre_cmd_reg;
  output [2:0]D;
  output [19:0]out;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_ld_dre_cmd;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  input \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  input \INCLUDE_PACKING.lsig_first_dbeat ;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  input [2:0]Q;
  input sig_sm_pop_cmd_fifo_reg;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_sm_ld_dre_cmd_reg_0;
  input sig_need_cmd_flush;
  input [21:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [21:0]in;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_INCLUDE_DRE.lsig_pullreg_empty (\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_first_dbeat (\INCLUDE_PACKING.lsig_first_dbeat ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_ld_dre_cmd_reg_0(sig_sm_ld_dre_cmd_reg_0),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized8
   (FIFO_Full_reg,
    SS,
    Q,
    sig_flush_db2_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_eop_halt_xfer_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_eop_sent1_out,
    sig_sm_pop_cmd_fifo_reg,
    \GEN_INCLUDE_DRE.lsig_set_eop ,
    sig_flush_db2_reg_0,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_1,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \sig_data_reg_out_reg[31] ,
    sig_eop_halt_xfer,
    \GEN_INDET_BTT.lsig_absorb2tlast ,
    \sig_data_reg_out_reg[31]_0 ,
    sig_eop_sent_reg_reg,
    \GEN_INDET_BTT.lsig_set_absorb2tlast ,
    sig_sm_pop_cmd_fifo,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ,
    sig_need_cmd_flush,
    sig_eop_sent_reg_reg_0,
    sig_flush_db2,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_eop_sent_reg,
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 );
  output FIFO_Full_reg;
  output [0:0]SS;
  output [0:0]Q;
  output sig_flush_db2_reg;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [7:0]out;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output [0:0]sig_eop_halt_xfer_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_eop_sent1_out;
  output sig_sm_pop_cmd_fifo_reg;
  output \GEN_INCLUDE_DRE.lsig_set_eop ;
  output [0:0]sig_flush_db2_reg_0;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_1;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \sig_data_reg_out_reg[31] ;
  input sig_eop_halt_xfer;
  input \GEN_INDET_BTT.lsig_absorb2tlast ;
  input \sig_data_reg_out_reg[31]_0 ;
  input sig_eop_sent_reg_reg;
  input \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  input sig_sm_pop_cmd_fifo;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  input sig_need_cmd_flush;
  input sig_eop_sent_reg_reg_0;
  input sig_flush_db2;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input sig_eop_sent_reg;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;

  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  wire \GEN_INCLUDE_DRE.lsig_set_eop ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_data_reg_out_reg[31] ;
  wire \sig_data_reg_out_reg[31]_0 ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire slice_insert_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ),
        .\GEN_INCLUDE_DRE.lsig_set_eop (\GEN_INCLUDE_DRE.lsig_set_eop ),
        .\GEN_INDET_BTT.lsig_absorb2tlast (\GEN_INDET_BTT.lsig_absorb2tlast ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\GEN_INDET_BTT.lsig_set_absorb2tlast (\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 (\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[4] (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q(Q),
        .SR(SR),
        .SS(SS),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31]_0 ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_flush_db2_reg),
        .sig_flush_db2_reg_0(sig_flush_db2_reg_0),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_1),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_f__parameterized9
   (FIFO_Full_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_s_ready_out_reg,
    D,
    out,
    sig_first_dbeat_reg,
    sig_inhibit_rdy_n_reg,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    sig_posted_to_axi_reg,
    sig_next_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_2,
    sig_single_dbeat_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_halt_reg,
    sig_halt_cmplt_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_2,
    sig_last_mmap_dbeat_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_s_ready_out_reg;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sig_inhibit_rdy_n_reg;
  output [0:0]Q;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  output sig_posted_to_axi_reg;
  output sig_next_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_2;
  input sig_single_dbeat_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_halt_reg;
  input sig_halt_cmplt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_2;
  input sig_last_mmap_dbeat_reg;
  input sig_dqual_reg_full;
  input [9:0]sig_next_calc_error_reg_reg_0;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire [9:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized9 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sel(sig_inhibit_rdy_n_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[3]_0 (\sig_dbeat_cntr_reg[3]_0 ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_1),
        .sig_last_dbeat_reg_2(sig_last_dbeat_reg_2),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2(sig_m_valid_dup_i_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sig_next_calc_error_reg_reg_0),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg_0),
        .sig_stream_rst(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f
   (E,
    Q,
    out,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    cmnd_wr_1,
    sig_inhibit_rdy_n,
    s2mm_halt,
    sig_input_reg_empty,
    sig_psm_halt,
    s_axis_s2mm_cmd_tvalid,
    \sig_input_addr_reg_reg[31] );
  output [0:0]E;
  output [0:0]Q;
  output [49:0]out;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input cmnd_wr_1;
  input sig_inhibit_rdy_n;
  input s2mm_halt;
  input sig_input_reg_empty;
  input sig_psm_halt;
  input s_axis_s2mm_cmd_tvalid;
  input [48:0]\sig_input_addr_reg_reg[31] ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire [0:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire cmnd_wr_1;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [49:0]out;
  wire s2mm_halt;
  wire s_axis_s2mm_cmd_tvalid;
  wire sig_inhibit_rdy_n;
  wire [48:0]\sig_input_addr_reg_reg[31] ;
  wire sig_input_reg_empty;
  wire sig_psm_halt;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_22 CNTR_INCR_DECR_ADDN_F_I
       (.Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_psm_halt(sig_psm_halt),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .s_axis_s2mm_cmd_tvalid(s_axis_s2mm_cmd_tvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .\sig_input_addr_reg_reg[31] (FIFO_Full_reg_n_0),
        .\sig_input_addr_reg_reg[31]_0 (\sig_input_addr_reg_reg[31] ));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \s_axis_cmd_tdata[63]_i_2__0 
       (.I0(cmnd_wr_1),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(s2mm_halt),
        .O(E));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f_36
   (\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ,
    Q,
    out,
    SS,
    m_axi_mm2s_aclk,
    cmnd_wr,
    sig_inhibit_rdy_n,
    mm2s_halt,
    FIFO_Full_reg_0,
    sig_calc_error_pushed,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    s_axis_mm2s_cmd_tvalid,
    in);
  output [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  output [0:0]Q;
  output [50:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input cmnd_wr;
  input sig_inhibit_rdy_n;
  input mm2s_halt;
  input FIFO_Full_reg_0;
  input sig_calc_error_pushed;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input s_axis_mm2s_cmd_tvalid;
  input [48:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_n_0;
  wire [0:0]\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire cmnd_wr;
  wire fifo_full_p1;
  wire [48:0]in;
  wire m_axi_mm2s_aclk;
  wire mm2s_halt;
  wire [50:0]out;
  wire s_axis_mm2s_cmd_tvalid;
  wire sig_calc_error_pushed;
  wire sig_inhibit_rdy_n;
  wire sig_input_reg_empty;
  wire sig_sm_halt_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_37 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .sig_calc_error_pushed(sig_calc_error_pushed),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_sm_halt_reg(sig_sm_halt_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f_38 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .s_axis_mm2s_cmd_tvalid(s_axis_mm2s_cmd_tvalid),
        .\sig_addr_cntr_lsh_kh_reg[31] (FIFO_Full_reg_n_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SS));
  LUT4 #(
    .INIT(16'hFFAE)) 
    \s_axis_cmd_tdata[63]_i_2 
       (.I0(cmnd_wr),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg_n_0),
        .I3(mm2s_halt),
        .O(\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg ));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized0
   (FIFO_Full_reg_0,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    Q,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    m_axis_mm2s_sts_tready,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    slverr_i_reg);
  output FIFO_Full_reg_0;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]Q;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input m_axis_mm2s_sts_tready;
  input \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input [2:0]slverr_i_reg;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire m_axi_mm2s_aclk;
  wire m_axis_mm2s_sts_tready;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_inhibit_rdy_n_reg;
  wire sig_rsc2stat_status_valid;
  wire [2:0]slverr_i_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_39 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_2 (\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axis_mm2s_sts_tready(m_axis_mm2s_sts_tready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_0),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .slverr_i_reg(slverr_i_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT4 #(
    .INIT(16'h20FF)) 
    sig_rd_sts_reg_full_i_1
       (.I0(\INFERRED_GEN.cnt_i_reg[1] ),
        .I1(FIFO_Full_reg_0),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_inhibit_rdy_n_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1
   (FIFO_Full_reg_0,
    p_0_in,
    out,
    sig_halt_reg_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sel,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_halt_reg,
    FIFO_Full_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2addr_cmd_valid,
    in);
  output FIFO_Full_reg_0;
  output p_0_in;
  output [39:0]out;
  output sig_halt_reg_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sel;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_halt_reg;
  input FIFO_Full_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2addr_cmd_valid;
  input [37:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire fifo_full_p1;
  wire [37:0]in;
  wire m_axi_s2mm_aclk;
  wire [39:0]out;
  wire p_0_in;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_halt_reg;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_24 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_1),
        .FIFO_Full_reg_0(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized1_42
   (FIFO_Full_reg_0,
    sig_calc_error_reg_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_halt_reg_reg,
    FIFO_Full_reg_1,
    SS,
    m_axi_mm2s_aclk,
    sig_addr_reg_empty,
    sig_sf_allow_addr_req,
    sig_data2addr_stop_req,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_mstr2addr_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    in);
  output FIFO_Full_reg_0;
  output sig_calc_error_reg_reg;
  output [38:0]out;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output sig_halt_reg_reg;
  output FIFO_Full_reg_1;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input sig_addr_reg_empty;
  input sig_sf_allow_addr_req;
  input sig_data2addr_stop_req;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_mstr2addr_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input [36:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire [36:0]in;
  wire m_axi_mm2s_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_data2addr_stop_req;
  wire sig_halt_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_sf_allow_addr_req;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_43 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_sf_allow_addr_req(sig_sf_allow_addr_req));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized1_44 DYNSHREG_F_I
       (.Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_calc_error_reg_reg_1(FIFO_Full_reg_0),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_3 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[1] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized2
   (FIFO_Full_reg_0,
    m_axi_mm2s_rlast_0,
    sig_last_dbeat_reg,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_first_dbeat_reg,
    FIFO_Full_reg_1,
    D,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    out,
    SS,
    m_axi_mm2s_aclk,
    m_axi_mm2s_rlast,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_first_dbeat_reg_0,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_first_dbeat,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[5] ,
    sig_ld_new_cmd_reg,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_inhibit_rdy_n_0,
    sig_dqual_reg_empty_reg,
    sig_rsc2stat_status_valid,
    sig_dqual_reg_empty_reg_0,
    sig_next_cmd_cmplt_reg_i_3,
    sig_next_cmd_cmplt_reg_i_3_0,
    sig_next_cmd_cmplt_reg_i_3_1,
    full,
    sig_dqual_reg_empty_reg_1,
    m_axi_mm2s_rvalid,
    sig_dqual_reg_full,
    sig_next_cmd_cmplt_reg_i_3_2,
    in);
  output FIFO_Full_reg_0;
  output m_axi_mm2s_rlast_0;
  output sig_last_dbeat_reg;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_first_dbeat_reg;
  output FIFO_Full_reg_1;
  output [7:0]D;
  output [0:0]E;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [19:0]out;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input m_axi_mm2s_rlast;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_first_dbeat_reg_0;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_first_dbeat;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[5] ;
  input sig_ld_new_cmd_reg;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_inhibit_rdy_n_0;
  input sig_dqual_reg_empty_reg;
  input sig_rsc2stat_status_valid;
  input sig_dqual_reg_empty_reg_0;
  input sig_next_cmd_cmplt_reg_i_3;
  input sig_next_cmd_cmplt_reg_i_3_0;
  input sig_next_cmd_cmplt_reg_i_3_1;
  input full;
  input sig_dqual_reg_empty_reg_1;
  input m_axi_mm2s_rvalid;
  input sig_dqual_reg_full;
  input sig_next_cmd_cmplt_reg_i_3_2;
  input [22:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [7:0]Q;
  wire [0:0]SS;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire full;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [22:0]in;
  wire m_axi_mm2s_aclk;
  wire m_axi_mm2s_rlast;
  wire m_axi_mm2s_rlast_0;
  wire m_axi_mm2s_rvalid;
  wire [19:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire \sig_dbeat_cntr_reg[5] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_ld_new_cmd_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_cmd_cmplt_reg_i_3;
  wire sig_next_cmd_cmplt_reg_i_3_0;
  wire sig_next_cmd_cmplt_reg_i_3_1;
  wire sig_next_cmd_cmplt_reg_i_3_2;
  wire sig_next_sequential_reg;
  wire sig_rsc2stat_status_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_33 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:3]),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .SS(SS),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .full(full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .m_axi_mm2s_rlast(m_axi_mm2s_rlast),
        .m_axi_mm2s_rlast_0(m_axi_mm2s_rlast_0),
        .m_axi_mm2s_rvalid(m_axi_mm2s_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[5] (\sig_dbeat_cntr_reg[5] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_inhibit_rdy_n_0(sig_inhibit_rdy_n_0),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_2(DYNSHREG_F_I_n_1),
        .sig_last_dbeat_reg_3(sig_last_dbeat_reg_1),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_i_3_0(sig_next_cmd_cmplt_reg_i_3),
        .sig_next_cmd_cmplt_reg_i_3_1(sig_next_cmd_cmplt_reg_i_3_0),
        .sig_next_cmd_cmplt_reg_i_3_2(sig_next_cmd_cmplt_reg_i_3_1),
        .sig_next_cmd_cmplt_reg_i_3_3(sig_next_cmd_cmplt_reg_i_3_2),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.D(D[2:0]),
        .\INFERRED_GEN.cnt_i_reg[0] (DYNSHREG_F_I_n_1),
        .Q(Q[2:0]),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_dbeat_cntr_reg[1] (sig_last_dbeat_reg),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_next_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_1({CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_onehot_sig_pcc_sm_state[6]_i_4 
       (.I0(FIFO_Full_reg_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(FIFO_Full_reg_1));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized3
   (FIFO_Full_reg_0,
    Q,
    sel,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ,
    D,
    E,
    SS,
    m_axi_mm2s_aclk,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_mstr2sf_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INCLUDE_UNPACKING.lsig_ld_offset ,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr ,
    sig_input_accept21_out,
    sig_sf2dre_use_autodest,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ,
    in);
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output sel;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  output [1:0]D;
  output [0:0]E;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_mstr2sf_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input \INCLUDE_UNPACKING.lsig_ld_offset ;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  input sig_input_accept21_out;
  input sig_sf2dre_use_autodest;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  input [3:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ;
  wire \INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_ld_offset ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire [3:0]in;
  wire m_axi_mm2s_aclk;
  wire sel;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_input_accept21_out;
  wire sig_mstr2sf_cmd_valid;
  wire sig_sf2dre_use_autodest;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_52 CNTR_INCR_DECR_ADDN_F_I
       (.E(E),
        .FIFO_Full_reg(sel),
        .\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_reg ),
        .\INCLUDE_UNPACKING.lsig_ld_offset (\INCLUDE_UNPACKING.lsig_ld_offset ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_0),
        .FIFO_Full_reg_1(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg (\INCLUDE_DRE_CNTL.sig_dre_use_autodest_reg_reg ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr (\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] (\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ),
        .\INCLUDE_UNPACKING.lsig_ld_offset (\INCLUDE_UNPACKING.lsig_ld_offset ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_mm2s_aclk(m_axi_mm2s_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_input_accept21_out(sig_input_accept21_out),
        .sig_mstr2sf_cmd_valid(sig_mstr2sf_cmd_valid),
        .sig_sf2dre_use_autodest(sig_sf2dre_use_autodest));
  FDRE FIFO_Full_reg
       (.C(m_axi_mm2s_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized4
   (undrflo_err0,
    Q,
    ovrflo_err0,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[2] ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sig_inhibit_rdy_n_reg_0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    s2mm_halt,
    dma_err,
    s2mm_soft_reset,
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ,
    sig_inhibit_rdy_n,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty_reg,
    sig_wdc_status_going_full,
    m_axis_s2mm_sts_tready,
    in);
  output undrflo_err0;
  output [0:0]Q;
  output ovrflo_err0;
  output sig_inhibit_rdy_n_reg;
  output \INFERRED_GEN.cnt_i_reg[2] ;
  output \INFERRED_GEN.cnt_i_reg[2]_0 ;
  output \INFERRED_GEN.cnt_i_reg[2]_1 ;
  output sig_inhibit_rdy_n_reg_0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input s2mm_halt;
  input dma_err;
  input s2mm_soft_reset;
  input [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  input sig_inhibit_rdy_n;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_next_calc_error_reg;
  input [0:0]sig_dqual_reg_empty_reg;
  input sig_wdc_status_going_full;
  input m_axis_s2mm_sts_tready;
  input [19:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire FIFO_Full_reg_n_0;
  wire [15:0]\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [0:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire dma_err;
  wire fifo_full_p1;
  wire [19:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axis_s2mm_sts_tready;
  wire ovrflo_err0;
  wire s2mm_halt;
  wire s2mm_soft_reset;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_reg;
  wire sig_inhibit_rdy_n_reg_0;
  wire sig_next_calc_error_reg;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;
  wire undrflo_err0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_23 CNTR_INCR_DECR_ADDN_F_I
       (.\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_n_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axis_s2mm_sts_tready(m_axis_s2mm_sts_tready),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_0 (\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .dma_err(dma_err),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .ovrflo_err0(ovrflo_err0),
        .s2mm_halt(s2mm_halt),
        .s2mm_soft_reset(s2mm_soft_reset),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .undrflo_err0(undrflo_err0));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h20FF)) 
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_inhibit_rdy_n_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD0)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_empty_reg),
        .I5(sig_wdc_status_going_full),
        .O(sig_inhibit_rdy_n_reg_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized5
   (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_s2mm_bready,
    Q,
    E,
    D,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    out,
    in,
    sig_halt_reg,
    sig_inhibit_rdy_n,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_s2mm_bvalid,
    m_axi_s2mm_bresp);
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_s2mm_bready;
  output [0:0]Q;
  output [0:0]E;
  output [2:0]D;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [0:0]out;
  input [1:0]in;
  input sig_halt_reg;
  input sig_inhibit_rdy_n;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input \INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input \sig_addr_posted_cntr_reg[1] ;
  input [3:0]\sig_addr_posted_cntr_reg[0] ;
  input m_axi_s2mm_bvalid;
  input [1:0]m_axi_s2mm_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire [1:0]in;
  wire m_axi_s2mm_aclk;
  wire m_axi_s2mm_bready;
  wire [1:0]m_axi_s2mm_bresp;
  wire m_axi_s2mm_bvalid;
  wire [0:0]out;
  wire [3:0]\sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_coelsc_reg_empty;
  wire sig_halt_reg;
  wire sig_inhibit_rdy_n;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bvalid(m_axi_s2mm_bvalid),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .m_axi_s2mm_bresp(m_axi_s2mm_bresp),
        .out(out));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_s2mm_bready_INST_0
       (.I0(sig_halt_reg),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_s2mm_bready));
  LUT6 #(
    .INIT(64'h99999999E6669999)) 
    \sig_addr_posted_cntr[1]_i_1__0 
       (.I0(\sig_addr_posted_cntr_reg[0] [1]),
        .I1(\sig_addr_posted_cntr_reg[0] [0]),
        .I2(\sig_addr_posted_cntr_reg[0] [3]),
        .I3(\sig_addr_posted_cntr_reg[0] [2]),
        .I4(\sig_addr_posted_cntr_reg[1] ),
        .I5(\USE_SRL_FIFO.sig_wr_fifo ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFDFF2F220200D0D)) 
    \sig_addr_posted_cntr[2]_i_1__0 
       (.I0(\sig_addr_posted_cntr_reg[1] ),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(\sig_addr_posted_cntr_reg[0] [0]),
        .I3(\sig_addr_posted_cntr_reg[0] [3]),
        .I4(\sig_addr_posted_cntr_reg[0] [1]),
        .I5(\sig_addr_posted_cntr_reg[0] [2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(\sig_addr_posted_cntr_reg[1] ),
        .I1(\USE_SRL_FIFO.sig_wr_fifo ),
        .I2(\sig_addr_posted_cntr_reg[0] [0]),
        .I3(\sig_addr_posted_cntr_reg[0] [1]),
        .I4(\sig_addr_posted_cntr_reg[0] [2]),
        .I5(\sig_addr_posted_cntr_reg[0] [3]),
        .O(E));
  LUT6 #(
    .INIT(64'hFEFFFEFE01800101)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(\sig_addr_posted_cntr_reg[0] [2]),
        .I1(\sig_addr_posted_cntr_reg[0] [1]),
        .I2(\sig_addr_posted_cntr_reg[0] [0]),
        .I3(\USE_SRL_FIFO.sig_wr_fifo ),
        .I4(\sig_addr_posted_cntr_reg[1] ),
        .I5(\sig_addr_posted_cntr_reg[0] [3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized6
   (FIFO_Full_reg_0,
    p_0_in,
    out,
    D,
    sel,
    \INFERRED_GEN.cnt_i_reg[3] ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    E,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_coelsc_interr_reg0,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    Q,
    sig_data2wsc_valid,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_coelsc_reg_empty,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ,
    in,
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 );
  output FIFO_Full_reg_0;
  output p_0_in;
  output [18:0]out;
  output [2:0]D;
  output sel;
  output \INFERRED_GEN.cnt_i_reg[3] ;
  output [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  output [0:0]E;
  output \INFERRED_GEN.cnt_i_reg[3]_1 ;
  output \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  output sig_coelsc_interr_reg0;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [3:0]Q;
  input sig_data2wsc_valid;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  input [0:0]in;
  input [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire CNTR_INCR_DECR_ADDN_F_I_n_7;
  wire CNTR_INCR_DECR_ADDN_F_I_n_8;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire [0:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ;
  wire [18:0]\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ;
  wire \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [0:0]in;
  wire m_axi_s2mm_aclk;
  wire [18:0]out;
  wire p_0_in;
  wire sel;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_reg_empty;
  wire sig_data2wsc_valid;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized0_21 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(sel),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 ({\INFERRED_GEN.cnt_i_reg[3]_0 ,CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .\INFERRED_GEN.cnt_i_reg[3]_2 (\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .Q(Q),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out[0]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized6 DYNSHREG_F_I
       (.\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg (\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 (FIFO_Full_reg_0),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1 (\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0 ),
        .\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_2 ({CNTR_INCR_DECR_ADDN_F_I_n_6,CNTR_INCR_DECR_ADDN_F_I_n_7,CNTR_INCR_DECR_ADDN_F_I_n_8}),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .p_0_in(p_0_in),
        .sig_coelsc_interr_reg0(sig_coelsc_interr_reg0),
        .sig_data2wsc_valid(sig_data2wsc_valid),
        .sig_push_to_wsc_reg(sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized7
   (FIFO_Full_reg_0,
    sig_sm_ld_dre_cmd_reg,
    D,
    out,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_sm_ld_dre_cmd_ns,
    sig_sm_pop_cmd_fifo_ns,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_sm_ld_dre_cmd,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ,
    \GEN_INCLUDE_DRE.lsig_pullreg_empty ,
    \INCLUDE_PACKING.lsig_first_dbeat ,
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ,
    Q,
    sig_sm_pop_cmd_fifo_reg,
    sig_sm_pop_cmd_fifo,
    sig_mstr2dre_cmd_valid,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_sm_ld_dre_cmd_reg_0,
    sig_need_cmd_flush,
    in);
  output FIFO_Full_reg_0;
  output sig_sm_ld_dre_cmd_reg;
  output [2:0]D;
  output [19:0]out;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output sig_sm_ld_dre_cmd_ns;
  output sig_sm_pop_cmd_fifo_ns;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_sm_ld_dre_cmd;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  input \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  input \INCLUDE_PACKING.lsig_first_dbeat ;
  input \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  input [2:0]Q;
  input sig_sm_pop_cmd_fifo_reg;
  input sig_sm_pop_cmd_fifo;
  input sig_mstr2dre_cmd_valid;
  input \INFERRED_GEN.cnt_i_reg[0] ;
  input sig_sm_ld_dre_cmd_reg_0;
  input sig_need_cmd_flush;
  input [21:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_5;
  wire CNTR_INCR_DECR_ADDN_F_I_n_6;
  wire [2:0]D;
  wire FIFO_Full_reg_0;
  wire \GEN_INCLUDE_DRE.lsig_pullreg_empty ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ;
  wire \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire \USE_SRL_FIFO.sig_wr_fifo ;
  wire fifo_full_p1;
  wire [21:0]in;
  wire m_axi_s2mm_aclk;
  wire [19:0]out;
  wire [27:27]sig_cmd_fifo_data_out;
  wire sig_mstr2dre_cmd_valid;
  wire sig_need_cmd_flush;
  wire sig_sm_ld_dre_cmd;
  wire sig_sm_ld_dre_cmd_ns;
  wire sig_sm_ld_dre_cmd_reg;
  wire sig_sm_ld_dre_cmd_reg_0;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_ns;
  wire sig_sm_pop_cmd_fifo_reg;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f_25 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .\FSM_sequential_sig_cmdcntl_sm_state_reg[0] (sig_sm_ld_dre_cmd_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 ({\INFERRED_GEN.cnt_i_reg[2] ,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .Q(Q),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out[19]}),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_ns(sig_sm_pop_cmd_fifo_ns),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized7 DYNSHREG_F_I
       (.\GEN_INCLUDE_DRE.lsig_pullreg_empty (\GEN_INCLUDE_DRE.lsig_pullreg_empty ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0] ),
        .\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 (\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0 ),
        .\INCLUDE_PACKING.lsig_first_dbeat (\INCLUDE_PACKING.lsig_first_dbeat ),
        .Q({Q[2],Q[0]}),
        .\USE_SRL_FIFO.sig_wr_fifo (\USE_SRL_FIFO.sig_wr_fifo ),
        .in(in),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({sig_cmd_fifo_data_out,out}),
        .sig_curr_eof_reg_reg(FIFO_Full_reg_0),
        .sig_curr_eof_reg_reg_0(\INFERRED_GEN.cnt_i_reg[0] ),
        .sig_mstr2dre_cmd_valid(sig_mstr2dre_cmd_valid),
        .sig_sm_ld_dre_cmd(sig_sm_ld_dre_cmd),
        .sig_sm_ld_dre_cmd_ns(sig_sm_ld_dre_cmd_ns),
        .sig_sm_ld_dre_cmd_reg(sig_sm_ld_dre_cmd_reg),
        .sig_sm_ld_dre_cmd_reg_0({\INFERRED_GEN.cnt_i_reg[2] ,CNTR_INCR_DECR_ADDN_F_I_n_5,CNTR_INCR_DECR_ADDN_F_I_n_6}),
        .sig_sm_ld_dre_cmd_reg_1(sig_sm_ld_dre_cmd_reg_0));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized8
   (FIFO_Full_reg_0,
    SS,
    Q,
    sig_flush_db2_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    \INFERRED_GEN.cnt_i_reg[4] ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    SR,
    \sig_strb_reg_out_reg[3] ,
    \sig_strb_reg_out_reg[0] ,
    \sig_strb_reg_out_reg[1] ,
    E,
    sig_eop_halt_xfer_reg,
    \GEN_INDET_BTT.lsig_absorb2tlast_reg ,
    sig_eop_sent1_out,
    sig_sm_pop_cmd_fifo_reg,
    \GEN_INCLUDE_DRE.lsig_set_eop ,
    sig_flush_db2_reg_0,
    sig_advance_pipe_data16_out,
    sig_flush_db2_reg_1,
    m_axi_s2mm_aclk,
    \INFERRED_GEN.cnt_i_reg[1] ,
    slice_insert_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    \sig_data_reg_out_reg[31] ,
    sig_eop_halt_xfer,
    \GEN_INDET_BTT.lsig_absorb2tlast ,
    \sig_data_reg_out_reg[31]_0 ,
    sig_eop_sent_reg_reg,
    \GEN_INDET_BTT.lsig_set_absorb2tlast ,
    sig_sm_pop_cmd_fifo,
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ,
    sig_need_cmd_flush,
    sig_eop_sent_reg_reg_0,
    sig_flush_db2,
    D,
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ,
    sig_eop_sent_reg,
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 );
  output FIFO_Full_reg_0;
  output [0:0]SS;
  output [0:0]Q;
  output sig_flush_db2_reg;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [7:0]out;
  output \INFERRED_GEN.cnt_i_reg[4] ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  output [0:0]SR;
  output [0:0]\sig_strb_reg_out_reg[3] ;
  output [0:0]\sig_strb_reg_out_reg[0] ;
  output [0:0]\sig_strb_reg_out_reg[1] ;
  output [0:0]E;
  output [0:0]sig_eop_halt_xfer_reg;
  output \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  output sig_eop_sent1_out;
  output sig_sm_pop_cmd_fifo_reg;
  output \GEN_INCLUDE_DRE.lsig_set_eop ;
  output [0:0]sig_flush_db2_reg_0;
  output sig_advance_pipe_data16_out;
  output [0:0]sig_flush_db2_reg_1;
  input m_axi_s2mm_aclk;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input slice_insert_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input \sig_data_reg_out_reg[31] ;
  input sig_eop_halt_xfer;
  input \GEN_INDET_BTT.lsig_absorb2tlast ;
  input \sig_data_reg_out_reg[31]_0 ;
  input sig_eop_sent_reg_reg;
  input \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  input sig_sm_pop_cmd_fifo;
  input \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  input sig_need_cmd_flush;
  input sig_eop_sent_reg_reg_0;
  input sig_flush_db2;
  input [0:0]D;
  input \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  input sig_eop_sent_reg;
  input [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [0:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_0;
  wire \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ;
  wire \GEN_INCLUDE_DRE.lsig_set_eop ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast ;
  wire \GEN_INDET_BTT.lsig_absorb2tlast_reg ;
  wire \GEN_INDET_BTT.lsig_set_absorb2tlast ;
  wire [8:0]\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire [3:0]\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ;
  wire \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [7:0]out;
  wire sig_advance_pipe_data16_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire \sig_data_reg_out_reg[31] ;
  wire \sig_data_reg_out_reg[31]_0 ;
  wire sig_eop_halt_xfer;
  wire [0:0]sig_eop_halt_xfer_reg;
  wire sig_eop_sent1_out;
  wire sig_eop_sent_reg;
  wire sig_eop_sent_reg_reg;
  wire sig_eop_sent_reg_reg_0;
  wire sig_flush_db1;
  wire sig_flush_db2;
  wire sig_flush_db2_reg;
  wire [0:0]sig_flush_db2_reg_0;
  wire [0:0]sig_flush_db2_reg_1;
  wire sig_need_cmd_flush;
  wire sig_sm_pop_cmd_fifo;
  wire sig_sm_pop_cmd_fifo_reg;
  wire [0:0]\sig_strb_reg_out_reg[0] ;
  wire [0:0]\sig_strb_reg_out_reg[1] ;
  wire [0:0]\sig_strb_reg_out_reg[3] ;
  wire [0:0]sig_tstrb_fifo_data_out;
  wire slice_insert_valid;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f__parameterized1 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause (\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause ),
        .\GEN_INCLUDE_DRE.lsig_set_eop (\GEN_INCLUDE_DRE.lsig_set_eop ),
        .\GEN_INDET_BTT.lsig_absorb2tlast (\GEN_INDET_BTT.lsig_absorb2tlast ),
        .\GEN_INDET_BTT.lsig_absorb2tlast_reg (\GEN_INDET_BTT.lsig_absorb2tlast_reg ),
        .\GEN_INDET_BTT.lsig_set_absorb2tlast (\GEN_INDET_BTT.lsig_set_absorb2tlast ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] (\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[4]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SS(SS),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out[2:0],sig_tstrb_fifo_data_out}),
        .sig_advance_pipe_data16_out(sig_advance_pipe_data16_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .\sig_data_reg_out_reg[31] (\sig_data_reg_out_reg[31] ),
        .\sig_data_reg_out_reg[31]_0 (\sig_data_reg_out_reg[31]_0 ),
        .sig_eop_halt_xfer(sig_eop_halt_xfer),
        .sig_eop_halt_xfer_reg(sig_eop_halt_xfer_reg),
        .sig_eop_sent1_out(sig_eop_sent1_out),
        .sig_eop_sent_reg(sig_eop_sent_reg),
        .sig_eop_sent_reg_reg(sig_eop_sent_reg_reg),
        .sig_eop_sent_reg_reg_0(sig_eop_sent_reg_reg_0),
        .sig_flush_db1(sig_flush_db1),
        .sig_flush_db2(sig_flush_db2),
        .sig_flush_db2_reg(sig_flush_db2_reg),
        .sig_flush_db2_reg_0(sig_flush_db2_reg_0),
        .sig_flush_db2_reg_1(sig_flush_db2_reg_1),
        .sig_need_cmd_flush(sig_need_cmd_flush),
        .sig_sm_pop_cmd_fifo(sig_sm_pop_cmd_fifo),
        .sig_sm_pop_cmd_fifo_reg(sig_sm_pop_cmd_fifo_reg),
        .\sig_strb_reg_out_reg[0] (\sig_strb_reg_out_reg[0] ),
        .\sig_strb_reg_out_reg[1] (\sig_strb_reg_out_reg[1] ),
        .\sig_strb_reg_out_reg[3] (\sig_strb_reg_out_reg[3] ),
        .slice_insert_valid(slice_insert_valid));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized8 DYNSHREG_F_I
       (.\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 (\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6 ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] (\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 (\INFERRED_GEN.cnt_i_reg[4] ),
        .\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] (\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9] ),
        .\INFERRED_GEN.data_reg[15][0]_srl16_0 (FIFO_Full_reg_0),
        .\INFERRED_GEN.data_reg[15][0]_srl16_1 (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .SR(SR),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out({out,sig_tstrb_fifo_data_out}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1),
        .sig_flush_db1(sig_flush_db1),
        .slice_insert_valid(slice_insert_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srl_fifo_rbu_f__parameterized9
   (FIFO_Full_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_s_ready_out_reg,
    D,
    out,
    sig_first_dbeat_reg,
    sel,
    Q,
    \sig_dbeat_cntr_reg[3] ,
    sig_posted_to_axi_reg,
    sig_next_calc_error_reg_reg,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    sig_last_dbeat_reg_0,
    sig_last_dbeat_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_last_dbeat_reg_2,
    sig_single_dbeat_reg,
    sig_single_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    \INFERRED_GEN.cnt_i_reg[1] ,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[3]_0 ,
    sig_next_sequential_reg,
    sig_dqual_reg_empty,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_halt_reg,
    sig_halt_cmplt_reg,
    sig_addr_posted_cntr,
    sig_m_valid_dup_i_2,
    sig_last_mmap_dbeat_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg_reg_0);
  output FIFO_Full_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_last_dbeat_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_s_ready_out_reg;
  output [0:0]D;
  output [5:0]out;
  output sig_first_dbeat_reg;
  output sel;
  output [0:0]Q;
  output [3:0]\sig_dbeat_cntr_reg[3] ;
  output sig_posted_to_axi_reg;
  output sig_next_calc_error_reg_reg;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input sig_last_dbeat_reg_0;
  input sig_last_dbeat_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_last_dbeat_reg_2;
  input sig_single_dbeat_reg;
  input sig_single_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input \INFERRED_GEN.cnt_i_reg[1] ;
  input sig_mstr2data_cmd_valid;
  input [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  input sig_next_sequential_reg;
  input sig_dqual_reg_empty;
  input sig_dqual_reg_empty_reg;
  input sig_dqual_reg_empty_reg_0;
  input sig_dqual_reg_empty_reg_1;
  input sig_halt_reg;
  input sig_halt_cmplt_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_m_valid_dup_i_2;
  input sig_last_mmap_dbeat_reg;
  input sig_dqual_reg_full;
  input [9:0]sig_next_calc_error_reg_reg_0;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [0:0]D;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]Q;
  wire fifo_full_p1;
  wire m_axi_s2mm_aclk;
  wire [5:0]out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [3:0]\sig_dbeat_cntr_reg[3] ;
  wire [3:0]\sig_dbeat_cntr_reg[3]_0 ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_1;
  wire sig_last_dbeat_reg_2;
  wire sig_last_mmap_dbeat_reg;
  wire sig_m_valid_dup_i_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;
  wire [9:0]sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_single_dbeat_reg;
  wire sig_single_dbeat_reg_0;
  wire sig_stream_rst;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_1 (FIFO_Full_reg_0),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_last_dbeat_reg_2),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg(sig_halt_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_m_valid_dup_i_2(sig_m_valid_dup_i_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stream_rst(sig_stream_rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dynshreg_f__parameterized9 DYNSHREG_F_I
       (.D(D),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_s2mm_aclk(m_axi_s2mm_aclk),
        .out(out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .\sig_dbeat_cntr_reg[0] (sig_last_dbeat_reg),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[3]_0 (\sig_dbeat_cntr_reg[3]_0 ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_reg(sel),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_1),
        .sig_last_dbeat_reg_1(sig_last_dbeat_reg_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .sig_next_calc_error_reg_reg_0(FIFO_Full_reg_0),
        .sig_next_calc_error_reg_reg_1(sig_next_calc_error_reg_reg_0),
        .sig_single_dbeat_reg(sig_s_ready_out_reg),
        .sig_single_dbeat_reg_0(sig_single_dbeat_reg),
        .sig_single_dbeat_reg_1(sig_single_dbeat_reg_0));
  FDRE FIFO_Full_reg
       (.C(m_axi_s2mm_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_0),
        .R(sig_stream_rst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg
   (full,
    empty,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ,
    SR,
    D,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    \gen_wr_a.gen_word_narrow.mem_reg_0_0 ,
    \gen_fwft.empty_fwft_i_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_1 ,
    \INCLUDE_UNPACKING.lsig_ld_offset ,
    \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_2 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_3 ,
    \gen_wr_a.gen_word_narrow.mem_reg_0_4 ,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_1 ,
    sig_flush_db108_out,
    \gwdc.wr_data_count_i_reg[6] ,
    SS,
    m_axi_mm2s_aclk,
    wr_en,
    din,
    \INCLUDE_UNPACKING.lsig_0ffset_cntr ,
    sig_input_accept21_out,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ,
    Q,
    out,
    sig_ok_to_post_rd_addr_reg,
    sig_ok_to_post_rd_addr_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    sig_flush_db1,
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ,
    sig_ok_to_post_rd_addr_reg_1);
  output full;
  output empty;
  output \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  output [0:0]SR;
  output [9:0]D;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  output [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  output [0:0]\gen_fwft.empty_fwft_i_reg ;
  output \gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  output \INCLUDE_UNPACKING.lsig_ld_offset ;
  output \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  output [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_4 ;
  output [0:0]E;
  output [8:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  output sig_flush_db108_out;
  output \gwdc.wr_data_count_i_reg[6] ;
  input [0:0]SS;
  input m_axi_mm2s_aclk;
  input wr_en;
  input [74:0]din;
  input \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  input sig_input_accept21_out;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  input [0:0]Q;
  input out;
  input [3:0]sig_ok_to_post_rd_addr_reg;
  input sig_ok_to_post_rd_addr_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input sig_flush_db1;
  input \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  input sig_ok_to_post_rd_addr_reg_1;

  wire [9:0]D;
  wire [0:0]E;
  wire \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0 ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ;
  wire \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr ;
  wire \INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ;
  wire \INCLUDE_UNPACKING.lsig_cmd_loaded_reg ;
  wire \INCLUDE_UNPACKING.lsig_ld_offset ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [74:0]din;
  wire empty;
  wire full;
  wire [0:0]\gen_fwft.empty_fwft_i_reg ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire [9:0]\gen_wr_a.gen_word_narrow.mem_reg_0_0 ;
  wire \gen_wr_a.gen_word_narrow.mem_reg_0_1 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_2 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_3 ;
  wire [0:0]\gen_wr_a.gen_word_narrow.mem_reg_0_4 ;
  wire [8:0]\gen_wr_a.gen_word_narrow.mem_reg_1 ;
  wire \gwdc.wr_data_count_i_reg[6] ;
  wire m_axi_mm2s_aclk;
  wire out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire [74:0]sig_data_fifo_data_out;
  wire [7:3]sig_data_fifo_wr_cnt;
  wire sig_flush_db1;
  wire sig_flush_db108_out;
  wire sig_input_accept21_out;
  wire sig_ok_to_post_rd_addr_i_2_n_0;
  wire sig_ok_to_post_rd_addr_i_3_n_0;
  wire sig_ok_to_post_rd_addr_i_5_n_0;
  wire sig_ok_to_post_rd_addr_i_6_n_0;
  wire [3:0]sig_ok_to_post_rd_addr_reg;
  wire sig_ok_to_post_rd_addr_reg_0;
  wire sig_ok_to_post_rd_addr_reg_1;
  wire sig_pop_data_fifo;
  wire wr_en;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [2:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][0]_i_1 
       (.I0(sig_data_fifo_data_out[32]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[0]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][1]_i_1 
       (.I0(sig_data_fifo_data_out[33]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[1]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][2]_i_1 
       (.I0(sig_data_fifo_data_out[34]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[2]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][3]_i_1 
       (.I0(sig_data_fifo_data_out[35]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[3]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][4]_i_1 
       (.I0(sig_data_fifo_data_out[36]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[4]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][5]_i_1 
       (.I0(sig_data_fifo_data_out[37]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[5]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][6]_i_1 
       (.I0(sig_data_fifo_data_out[38]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[6]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][7]_i_1 
       (.I0(sig_data_fifo_data_out[39]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[7]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][8]_i_1 
       (.I0(sig_data_fifo_data_out[68]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[64]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [8]));
  LUT6 #(
    .INIT(64'h55555555DDDFDDDD)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [8]),
        .I3(empty),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2 
       (.I0(sig_input_accept21_out),
        .I1(sig_data_fifo_data_out[64]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I3(sig_data_fifo_data_out[68]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_3 ));
  LUT6 #(
    .INIT(64'h0000000511110005)) 
    \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3 
       (.I0(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ),
        .I1(sig_data_fifo_data_out[70]),
        .I2(sig_data_fifo_data_out[66]),
        .I3(sig_data_fifo_data_out[65]),
        .I4(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I5(sig_data_fifo_data_out[69]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][0]_i_1 
       (.I0(sig_data_fifo_data_out[40]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[8]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][1]_i_1 
       (.I0(sig_data_fifo_data_out[41]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[9]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][2]_i_1 
       (.I0(sig_data_fifo_data_out[42]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[10]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][3]_i_1 
       (.I0(sig_data_fifo_data_out[43]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[11]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][4]_i_1 
       (.I0(sig_data_fifo_data_out[44]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[12]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][5]_i_1 
       (.I0(sig_data_fifo_data_out[45]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[13]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][6]_i_1 
       (.I0(sig_data_fifo_data_out[46]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[14]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][7]_i_1 
       (.I0(sig_data_fifo_data_out[47]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[15]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][8]_i_1 
       (.I0(sig_data_fifo_data_out[69]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[65]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [8]));
  LUT6 #(
    .INIT(64'h55555555DDDFDDDD)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(\gen_wr_a.gen_word_narrow.mem_reg_0 [8]),
        .I3(empty),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2 
       (.I0(sig_input_accept21_out),
        .I1(sig_data_fifo_data_out[65]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I3(sig_data_fifo_data_out[69]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_4 ));
  LUT6 #(
    .INIT(64'h000C0000000C0A0A)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3 
       (.I0(sig_data_fifo_data_out[65]),
        .I1(sig_data_fifo_data_out[69]),
        .I2(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ),
        .I3(sig_data_fifo_data_out[70]),
        .I4(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I5(sig_data_fifo_data_out[66]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [9]));
  LUT6 #(
    .INIT(64'hFBFFFBFFFFFFFBFF)) 
    \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0_1 ),
        .I1(sig_data_fifo_data_out[72]),
        .I2(empty),
        .I3(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I4(sig_data_fifo_data_out[68]),
        .I5(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .O(\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][0]_i_1 
       (.I0(sig_data_fifo_data_out[48]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[16]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][1]_i_1 
       (.I0(sig_data_fifo_data_out[49]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[17]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][2]_i_1 
       (.I0(sig_data_fifo_data_out[50]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[18]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][3]_i_1 
       (.I0(sig_data_fifo_data_out[51]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[19]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][4]_i_1 
       (.I0(sig_data_fifo_data_out[52]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[20]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][5]_i_1 
       (.I0(sig_data_fifo_data_out[53]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[21]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][6]_i_1 
       (.I0(sig_data_fifo_data_out[54]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[22]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][7]_i_1 
       (.I0(sig_data_fifo_data_out[55]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[23]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][8]_i_1 
       (.I0(sig_data_fifo_data_out[70]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[66]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h55555555DDDFDDDD)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_flush_db1),
        .I2(D[8]),
        .I3(empty),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2 
       (.I0(sig_input_accept21_out),
        .I1(sig_data_fifo_data_out[66]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I3(sig_data_fifo_data_out[70]),
        .O(E));
  LUT6 #(
    .INIT(64'h00C0000000C0A0A0)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3 
       (.I0(sig_data_fifo_data_out[66]),
        .I1(sig_data_fifo_data_out[70]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0 ),
        .I3(sig_data_fifo_data_out[71]),
        .I4(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I5(sig_data_fifo_data_out[67]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'h00B00000)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5 
       (.I0(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I1(sig_data_fifo_data_out[68]),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I3(empty),
        .I4(sig_data_fifo_data_out[72]),
        .O(\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][0]_i_1 
       (.I0(sig_data_fifo_data_out[56]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[24]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][1]_i_1 
       (.I0(sig_data_fifo_data_out[57]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[25]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][2]_i_1 
       (.I0(sig_data_fifo_data_out[58]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[26]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][3]_i_1 
       (.I0(sig_data_fifo_data_out[59]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[27]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][4]_i_1 
       (.I0(sig_data_fifo_data_out[60]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[28]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][5]_i_1 
       (.I0(sig_data_fifo_data_out[61]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[29]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][6]_i_1 
       (.I0(sig_data_fifo_data_out[62]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[30]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][7]_i_1 
       (.I0(sig_data_fifo_data_out[63]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[31]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][8]_i_1 
       (.I0(sig_data_fifo_data_out[71]),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[67]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_1 ));
  LUT6 #(
    .INIT(64'h00FF00FFFFFF10FF)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1 
       (.I0(\gen_wr_a.gen_word_narrow.mem_reg_0_1 ),
        .I1(empty),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I4(sig_flush_db1),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0 ),
        .O(\gen_fwft.empty_fwft_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2 
       (.I0(sig_input_accept21_out),
        .I1(sig_data_fifo_data_out[67]),
        .I2(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I3(sig_data_fifo_data_out[71]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0_2 ));
  LUT6 #(
    .INIT(64'h2020002000000000)) 
    \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3 
       (.I0(sig_data_fifo_data_out[72]),
        .I1(empty),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I3(sig_data_fifo_data_out[68]),
        .I4(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I5(\gen_wr_a.gen_word_narrow.mem_reg_0_1 ),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_1 [8]));
  LUT6 #(
    .INIT(64'h4040004055555555)) 
    \INCLUDE_DRE_CNTL.sig_dre_align_valid_reg_i_1 
       (.I0(Q),
        .I1(sig_input_accept21_out),
        .I2(sig_data_fifo_data_out[73]),
        .I3(sig_data_fifo_data_out[68]),
        .I4(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I5(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .O(\INCLUDE_UNPACKING.lsig_ld_offset ));
  LUT6 #(
    .INIT(64'h4FFF0000FFFFFFFF)) 
    \INCLUDE_UNPACKING.lsig_cmd_loaded_i_1 
       (.I0(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I1(sig_data_fifo_data_out[68]),
        .I2(sig_data_fifo_data_out[73]),
        .I3(sig_input_accept21_out),
        .I4(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I5(Q),
        .O(\INCLUDE_UNPACKING.lsig_0ffset_cntr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h20AAAAAA)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[68]),
        .I3(sig_data_fifo_data_out[73]),
        .I4(sig_input_accept21_out),
        .O(\INCLUDE_UNPACKING.lsig_cmd_loaded_reg ));
  LUT6 #(
    .INIT(64'hFFFF00FF20200020)) 
    sig_flush_db1_i_2
       (.I0(sig_data_fifo_data_out[72]),
        .I1(empty),
        .I2(\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9] ),
        .I3(sig_data_fifo_data_out[68]),
        .I4(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I5(sig_data_fifo_data_out[74]),
        .O(sig_flush_db108_out));
  LUT6 #(
    .INIT(64'h0000E0FE000000E0)) 
    sig_ok_to_post_rd_addr_i_1
       (.I0(sig_ok_to_post_rd_addr_i_2_n_0),
        .I1(sig_ok_to_post_rd_addr_i_3_n_0),
        .I2(sig_ok_to_post_rd_addr_reg_1),
        .I3(sig_data_fifo_wr_cnt[6]),
        .I4(sig_ok_to_post_rd_addr_i_5_n_0),
        .I5(sig_ok_to_post_rd_addr_i_6_n_0),
        .O(\gwdc.wr_data_count_i_reg[6] ));
  LUT4 #(
    .INIT(16'hEB7D)) 
    sig_ok_to_post_rd_addr_i_2
       (.I0(sig_ok_to_post_rd_addr_reg[0]),
        .I1(sig_data_fifo_wr_cnt[4]),
        .I2(sig_ok_to_post_rd_addr_reg[1]),
        .I3(sig_data_fifo_wr_cnt[3]),
        .O(sig_ok_to_post_rd_addr_i_2_n_0));
  LUT6 #(
    .INIT(64'h87E1C3F0781E3C0F)) 
    sig_ok_to_post_rd_addr_i_3
       (.I0(sig_data_fifo_wr_cnt[3]),
        .I1(sig_data_fifo_wr_cnt[4]),
        .I2(sig_ok_to_post_rd_addr_reg[2]),
        .I3(sig_ok_to_post_rd_addr_reg[1]),
        .I4(sig_ok_to_post_rd_addr_reg[0]),
        .I5(sig_data_fifo_wr_cnt[5]),
        .O(sig_ok_to_post_rd_addr_i_3_n_0));
  LUT5 #(
    .INIT(32'hEFFEFFFF)) 
    sig_ok_to_post_rd_addr_i_5
       (.I0(out),
        .I1(sig_data_fifo_wr_cnt[7]),
        .I2(sig_ok_to_post_rd_addr_reg[3]),
        .I3(sig_ok_to_post_rd_addr_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(sig_ok_to_post_rd_addr_i_5_n_0));
  LUT6 #(
    .INIT(64'h7310000FFFFF731F)) 
    sig_ok_to_post_rd_addr_i_6
       (.I0(sig_data_fifo_wr_cnt[3]),
        .I1(sig_data_fifo_wr_cnt[4]),
        .I2(sig_ok_to_post_rd_addr_reg[0]),
        .I3(sig_ok_to_post_rd_addr_reg[1]),
        .I4(sig_ok_to_post_rd_addr_reg[2]),
        .I5(sig_data_fifo_wr_cnt[5]),
        .O(sig_ok_to_post_rd_addr_i_6_n_0));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "75" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "75" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(sig_data_fifo_data_out),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(sig_pop_data_fifo),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(SS),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_mm2s_aclk),
        .wr_data_count({sig_data_fifo_wr_cnt,\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [2:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_14 
       (.I0(sig_input_accept21_out),
        .I1(\INCLUDE_UNPACKING.lsig_0ffset_cntr ),
        .I2(sig_data_fifo_data_out[68]),
        .I3(sig_data_fifo_data_out[73]),
        .O(sig_pop_data_fifo));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized0
   (dout,
    empty,
    sig_tlast_out_reg,
    sig_dre_tvalid_i_reg,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ,
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ,
    S,
    SR,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ,
    D,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ,
    \sig_byte_cntr_reg[6] ,
    sig_child_qual_first_of_2_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ,
    sig_clr_dbeat_cntr0_out,
    sig_tlast_out_reg_0,
    sig_tlast_out_reg_1,
    sig_ld_byte_cntr,
    sig_dre_halted_reg,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ,
    O,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    wr_en,
    din,
    rd_en,
    sig_dre2ibtt_tlast,
    \INCLUDE_PACKING.lsig_first_dbeat_reg ,
    full,
    \INCLUDE_PACKING.lsig_packer_full ,
    sig_sf_strt_addr_offset,
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ,
    sig_cmd_stat_rst_user_reg_n_cdc_from,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ,
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ,
    CO,
    sig_child_qual_first_of_2,
    sig_csm_pop_child_cmd,
    sig_pcc2sf_xfer_ready,
    sig_burst_dbeat_cntr,
    sig_dre2ibtt_tvalid,
    sig_dre_halted,
    \sig_xfer_len_reg_reg[0] ,
    sig_child_addr_cntr_lsh_reg,
    \sig_child_addr_cntr_lsh_reg[3] ,
    \sig_child_addr_cntr_lsh_reg[7] ,
    \INCLUDE_PACKING.lsig_first_dbeat );
  output [8:0]dout;
  output empty;
  output sig_tlast_out_reg;
  output sig_dre_tvalid_i_reg;
  output \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  output \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  output \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  output [0:0]S;
  output [0:0]SR;
  output [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  output [3:0]D;
  output [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  output [2:0]\sig_byte_cntr_reg[6] ;
  output sig_child_qual_first_of_2_reg;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  output \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  output sig_clr_dbeat_cntr0_out;
  output [0:0]sig_tlast_out_reg_0;
  output [0:0]sig_tlast_out_reg_1;
  output sig_ld_byte_cntr;
  output sig_dre_halted_reg;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  output [3:0]O;
  output [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  output [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  output sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input wr_en;
  input [8:0]din;
  input rd_en;
  input sig_dre2ibtt_tlast;
  input \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  input full;
  input \INCLUDE_PACKING.lsig_packer_full ;
  input sig_sf_strt_addr_offset;
  input \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ;
  input [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  input [0:0]CO;
  input sig_child_qual_first_of_2;
  input sig_csm_pop_child_cmd;
  input sig_pcc2sf_xfer_ready;
  input [2:0]sig_burst_dbeat_cntr;
  input sig_dre2ibtt_tvalid;
  input sig_dre_halted;
  input \sig_xfer_len_reg_reg[0] ;
  input [2:0]sig_child_addr_cntr_lsh_reg;
  input [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  input [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  input \INCLUDE_PACKING.lsig_first_dbeat ;

  wire [0:0]CO;
  wire [3:0]D;
  wire \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] ;
  wire [8:0]\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ;
  wire [0:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ;
  wire [31:0]\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 ;
  wire \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ;
  wire \INCLUDE_PACKING.lsig_first_dbeat ;
  wire \INCLUDE_PACKING.lsig_first_dbeat_reg ;
  wire \INCLUDE_PACKING.lsig_packer_full ;
  wire [3:0]O;
  wire [0:0]S;
  wire [0:0]SR;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] ;
  wire [0:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ;
  wire [3:0]\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ;
  wire \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire [2:0]sig_burst_dbeat_cntr;
  wire \sig_byte_cntr[6]_i_4_n_0 ;
  wire \sig_byte_cntr[6]_i_5_n_0 ;
  wire \sig_byte_cntr[6]_i_6_n_0 ;
  wire \sig_byte_cntr[6]_i_7_n_0 ;
  wire [2:0]\sig_byte_cntr_reg[6] ;
  wire \sig_byte_cntr_reg[6]_i_3_n_2 ;
  wire \sig_byte_cntr_reg[6]_i_3_n_3 ;
  wire \sig_child_addr_cntr_lsh[0]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_4_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_5_n_0 ;
  wire \sig_child_addr_cntr_lsh[0]_i_6_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_3_n_0 ;
  wire \sig_child_addr_cntr_lsh[4]_i_4_n_0 ;
  wire [2:0]sig_child_addr_cntr_lsh_reg;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[3] ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ;
  wire \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 ;
  wire [3:0]\sig_child_addr_cntr_lsh_reg[7] ;
  wire sig_child_qual_first_of_2;
  wire sig_child_qual_first_of_2_reg;
  wire sig_clr_dbeat_cntr0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1;
  wire sig_csm_pop_child_cmd;
  wire sig_dre2ibtt_tlast;
  wire sig_dre2ibtt_tvalid;
  wire sig_dre_halted;
  wire sig_dre_halted_reg;
  wire sig_dre_tvalid_i_reg;
  wire sig_ld_byte_cntr;
  wire sig_pcc2sf_xfer_ready;
  wire sig_sf_strt_addr_offset;
  wire sig_stream_rst;
  wire sig_tlast_out_reg;
  wire [0:0]sig_tlast_out_reg_0;
  wire [0:0]sig_tlast_out_reg_1;
  wire sig_xd_fifo_full;
  wire \sig_xfer_len_reg[3]_i_2_n_0 ;
  wire \sig_xfer_len_reg_reg[0] ;
  wire wr_en;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ;
  wire \xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ;
  wire [3:2]\NLW_sig_byte_cntr_reg[6]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_sig_byte_cntr_reg[6]_i_3_O_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h7)) 
    \FSM_onehot_sig_csm_state[1]_i_2 
       (.I0(dout[7]),
        .I1(sig_pcc2sf_xfer_ready),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \FSM_onehot_sig_csm_state[4]_i_2 
       (.I0(dout[7]),
        .I1(dout[8]),
        .I2(sig_child_qual_first_of_2),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] ));
  LUT6 #(
    .INIT(64'hFFFFFEEEAAAAAAAA)) 
    \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4 
       (.I0(sig_dre_halted),
        .I1(\sig_byte_cntr[6]_i_4_n_0 ),
        .I2(full),
        .I3(\INCLUDE_PACKING.lsig_packer_full ),
        .I4(sig_xd_fifo_full),
        .I5(sig_dre2ibtt_tvalid),
        .O(sig_dre_halted_reg));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [10]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [11]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [4]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [12]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [5]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [13]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [6]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [14]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [7]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [15]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [16]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [17]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [18]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [19]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [4]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [20]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [5]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [21]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [6]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [22]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [7]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [23]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [24]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [25]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [26]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [27]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [4]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [28]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [5]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [29]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [2]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [6]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [30]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [7]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [31]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [3]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [4]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [5]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [6]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [7]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [0]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [8]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [1]),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1 [9]));
  LUT6 #(
    .INIT(64'h02A2FFFF02A202A2)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(full),
        .I5(\INCLUDE_PACKING.lsig_packer_full ),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h00088808)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(sig_dre2ibtt_tlast),
        .I2(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I3(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I4(sig_sf_strt_addr_offset),
        .O(sig_tlast_out_reg_1));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0] [8]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1] [8]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2] [8]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h02A20000)) 
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .I4(\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3] [8]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT5 #(
    .INIT(32'h88800080)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(sig_dre2ibtt_tlast),
        .I2(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I3(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I4(sig_sf_strt_addr_offset),
        .O(sig_tlast_out_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_3 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I3(sig_sf_strt_addr_offset),
        .O(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'h4F70)) 
    \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1 
       (.I0(sig_sf_strt_addr_offset),
        .I1(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .I2(sig_dre_tvalid_i_reg),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2 ),
        .O(\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0] ));
  LUT3 #(
    .INIT(8'hB8)) 
    \INCLUDE_PACKING.lsig_first_dbeat_i_1 
       (.I0(sig_dre2ibtt_tlast),
        .I1(sig_dre_tvalid_i_reg),
        .I2(\INCLUDE_PACKING.lsig_first_dbeat_reg ),
        .O(sig_tlast_out_reg));
  LUT5 #(
    .INIT(32'hFFEAFFC0)) 
    \INCLUDE_PACKING.lsig_packer_full_i_1 
       (.I0(full),
        .I1(sig_dre_tvalid_i_reg),
        .I2(sig_dre2ibtt_tlast),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I4(\INCLUDE_PACKING.lsig_packer_full ),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h0028)) 
    \sig_burst_dbeat_cntr[0]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_burst_dbeat_cntr[0]),
        .I2(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I3(\INCLUDE_PACKING.lsig_first_dbeat ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'h000028A0)) 
    \sig_burst_dbeat_cntr[1]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_burst_dbeat_cntr[0]),
        .I2(sig_burst_dbeat_cntr[1]),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I4(\INCLUDE_PACKING.lsig_first_dbeat ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1));
  LUT6 #(
    .INIT(64'h0000000028888888)) 
    \sig_burst_dbeat_cntr[2]_i_1 
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .I1(sig_burst_dbeat_cntr[2]),
        .I2(sig_burst_dbeat_cntr[0]),
        .I3(sig_burst_dbeat_cntr[1]),
        .I4(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I5(\INCLUDE_PACKING.lsig_first_dbeat ),
        .O(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[3]_i_5 
       (.I0(din[3]),
        .I1(sig_dre_tvalid_i_reg),
        .I2(wr_en),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_byte_cntr[3]_i_9 
       (.I0(wr_en),
        .I1(sig_dre_tvalid_i_reg),
        .O(sig_ld_byte_cntr));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \sig_byte_cntr[6]_i_1 
       (.I0(sig_dre_tvalid_i_reg),
        .I1(wr_en),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from),
        .O(SR));
  LUT5 #(
    .INIT(32'h00000222)) 
    \sig_byte_cntr[6]_i_2 
       (.I0(sig_dre2ibtt_tvalid),
        .I1(sig_xd_fifo_full),
        .I2(\INCLUDE_PACKING.lsig_packer_full ),
        .I3(full),
        .I4(\sig_byte_cntr[6]_i_4_n_0 ),
        .O(sig_dre_tvalid_i_reg));
  LUT5 #(
    .INIT(32'h00800000)) 
    \sig_byte_cntr[6]_i_4 
       (.I0(\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 ),
        .I1(\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ),
        .I2(\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ),
        .I3(\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ),
        .I4(\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ),
        .O(\sig_byte_cntr[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[6]_i_5 
       (.I0(din[6]),
        .I1(sig_dre_tvalid_i_reg),
        .I2(wr_en),
        .O(\sig_byte_cntr[6]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[6]_i_6 
       (.I0(din[5]),
        .I1(sig_dre_tvalid_i_reg),
        .I2(wr_en),
        .O(\sig_byte_cntr[6]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \sig_byte_cntr[6]_i_7 
       (.I0(din[4]),
        .I1(sig_dre_tvalid_i_reg),
        .I2(wr_en),
        .O(\sig_byte_cntr[6]_i_7_n_0 ));
  CARRY4 \sig_byte_cntr_reg[6]_i_3 
       (.CI(CO),
        .CO({\NLW_sig_byte_cntr_reg[6]_i_3_CO_UNCONNECTED [3:2],\sig_byte_cntr_reg[6]_i_3_n_2 ,\sig_byte_cntr_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sig_byte_cntr_reg[6]_i_3_O_UNCONNECTED [3],\sig_byte_cntr_reg[6] }),
        .S({1'b0,\sig_byte_cntr[6]_i_5_n_0 ,\sig_byte_cntr[6]_i_6_n_0 ,\sig_byte_cntr[6]_i_7_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_3 
       (.I0(dout[3]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_4 
       (.I0(dout[2]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_5 
       (.I0(dout[1]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[0]_i_6 
       (.I0(dout[0]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_2 
       (.I0(dout[6]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_3 
       (.I0(dout[5]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_child_addr_cntr_lsh[4]_i_4 
       (.I0(dout[4]),
        .I1(sig_csm_pop_child_cmd),
        .O(\sig_child_addr_cntr_lsh[4]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_1 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_2 ,\sig_child_addr_cntr_lsh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_child_addr_cntr_lsh[0]_i_3_n_0 ,\sig_child_addr_cntr_lsh[0]_i_4_n_0 ,\sig_child_addr_cntr_lsh[0]_i_5_n_0 ,\sig_child_addr_cntr_lsh[0]_i_6_n_0 }),
        .O(O),
        .S(\sig_child_addr_cntr_lsh_reg[3] ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sig_child_addr_cntr_lsh_reg[4]_i_1 
       (.CI(\sig_child_addr_cntr_lsh_reg[0]_i_2_n_0 ),
        .CO({\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_1 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_2 ,\sig_child_addr_cntr_lsh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_child_addr_cntr_lsh[4]_i_2_n_0 ,\sig_child_addr_cntr_lsh[4]_i_3_n_0 ,\sig_child_addr_cntr_lsh[4]_i_4_n_0 }),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]_0 ),
        .S(\sig_child_addr_cntr_lsh_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    sig_clr_dbc_reg_i_1
       (.I0(sig_burst_dbeat_cntr[2]),
        .I1(sig_burst_dbeat_cntr[0]),
        .I2(sig_burst_dbeat_cntr[1]),
        .I3(\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0] ),
        .I4(sig_dre2ibtt_tlast),
        .I5(sig_dre_tvalid_i_reg),
        .O(sig_clr_dbeat_cntr0_out));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'h2F)) 
    sig_xfer_is_seq_reg_i_1
       (.I0(sig_child_qual_first_of_2),
        .I1(dout[8]),
        .I2(dout[7]),
        .O(sig_child_qual_first_of_2_reg));
  LUT3 #(
    .INIT(8'h96)) 
    \sig_xfer_len_reg[0]_i_1 
       (.I0(\sig_xfer_len_reg[3]_i_2_n_0 ),
        .I1(\sig_xfer_len_reg_reg[0] ),
        .I2(dout[3]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'hBD42)) 
    \sig_xfer_len_reg[1]_i_1 
       (.I0(\sig_xfer_len_reg[3]_i_2_n_0 ),
        .I1(dout[3]),
        .I2(\sig_xfer_len_reg_reg[0] ),
        .I3(dout[4]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT5 #(
    .INIT(32'hBFFD4002)) 
    \sig_xfer_len_reg[2]_i_1 
       (.I0(\sig_xfer_len_reg[3]_i_2_n_0 ),
        .I1(dout[4]),
        .I2(\sig_xfer_len_reg_reg[0] ),
        .I3(dout[3]),
        .I4(dout[5]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [2]));
  LUT6 #(
    .INIT(64'hBFFFFFFD40000002)) 
    \sig_xfer_len_reg[3]_i_1 
       (.I0(\sig_xfer_len_reg[3]_i_2_n_0 ),
        .I1(dout[5]),
        .I2(dout[3]),
        .I3(\sig_xfer_len_reg_reg[0] ),
        .I4(dout[4]),
        .I5(dout[6]),
        .O(\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] [3]));
  LUT6 #(
    .INIT(64'h0006600060000009)) 
    \sig_xfer_len_reg[3]_i_2 
       (.I0(dout[2]),
        .I1(sig_child_addr_cntr_lsh_reg[2]),
        .I2(dout[0]),
        .I3(sig_child_addr_cntr_lsh_reg[0]),
        .I4(dout[1]),
        .I5(sig_child_addr_cntr_lsh_reg[1]),
        .O(\sig_xfer_len_reg[3]_i_2_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "auto" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "0" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(sig_xd_fifo_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count({\xpm_fifo_instance.xpm_fifo_sync_inst_n_2 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_3 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_4 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_5 ,\xpm_fifo_instance.xpm_fifo_sync_inst_n_6 }),
        .wr_en(wr_en),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "sync_fifo_fg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sync_fifo_fg__parameterized1
   (full,
    dout,
    empty,
    E,
    \gen_wr_a.gen_word_narrow.mem_reg_0 ,
    sig_stream_rst,
    m_axi_s2mm_aclk,
    din,
    rd_en,
    \INCLUDE_PACKING.lsig_packer_full ,
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] );
  output full;
  output [73:0]dout;
  output empty;
  output [0:0]E;
  output [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  input sig_stream_rst;
  input m_axi_s2mm_aclk;
  input [73:0]din;
  input rd_en;
  input \INCLUDE_PACKING.lsig_packer_full ;
  input \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;

  wire [0:0]E;
  wire \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ;
  wire \INCLUDE_PACKING.lsig_good_push2fifo11_out ;
  wire \INCLUDE_PACKING.lsig_packer_full ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire [3:0]\gen_wr_a.gen_word_narrow.mem_reg_0 ;
  wire m_axi_s2mm_aclk;
  wire rd_en;
  wire \sig_data_skid_reg[64]_i_2_n_0 ;
  wire \sig_data_skid_reg[64]_i_3_n_0 ;
  wire \sig_data_skid_reg[64]_i_4_n_0 ;
  wire \sig_data_skid_reg[64]_i_5_n_0 ;
  wire \sig_data_skid_reg[64]_i_6_n_0 ;
  wire \sig_data_skid_reg[64]_i_7_n_0 ;
  wire \sig_data_skid_reg[64]_i_8_n_0 ;
  wire \sig_data_skid_reg[65]_i_2_n_0 ;
  wire \sig_data_skid_reg[65]_i_3_n_0 ;
  wire \sig_data_skid_reg[65]_i_4_n_0 ;
  wire \sig_data_skid_reg[65]_i_5_n_0 ;
  wire \sig_data_skid_reg[65]_i_6_n_0 ;
  wire \sig_data_skid_reg[66]_i_2_n_0 ;
  wire \sig_data_skid_reg[66]_i_3_n_0 ;
  wire \sig_data_skid_reg[67]_i_2_n_0 ;
  wire \sig_data_skid_reg[67]_i_3_n_0 ;
  wire sig_stream_rst;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ;
  wire \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ;
  wire [3:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED ;
  wire [7:0]\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1 
       (.I0(full),
        .I1(\INCLUDE_PACKING.lsig_packer_full ),
        .I2(\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hEEFEEEEEEEEEEEFE)) 
    \sig_data_skid_reg[64]_i_1 
       (.I0(\sig_data_skid_reg[64]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[64]_i_3_n_0 ),
        .I2(\sig_data_skid_reg[64]_i_4_n_0 ),
        .I3(\sig_data_skid_reg[64]_i_5_n_0 ),
        .I4(dout[71]),
        .I5(dout[70]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [0]));
  LUT6 #(
    .INIT(64'h0000000000004196)) 
    \sig_data_skid_reg[64]_i_2 
       (.I0(dout[71]),
        .I1(dout[70]),
        .I2(dout[69]),
        .I3(dout[68]),
        .I4(\sig_data_skid_reg[64]_i_6_n_0 ),
        .I5(dout[67]),
        .O(\sig_data_skid_reg[64]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h800000808C03008C)) 
    \sig_data_skid_reg[64]_i_3 
       (.I0(\sig_data_skid_reg[64]_i_7_n_0 ),
        .I1(dout[66]),
        .I2(dout[67]),
        .I3(dout[65]),
        .I4(dout[64]),
        .I5(\sig_data_skid_reg[64]_i_8_n_0 ),
        .O(\sig_data_skid_reg[64]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h00820092)) 
    \sig_data_skid_reg[64]_i_4 
       (.I0(dout[67]),
        .I1(dout[66]),
        .I2(dout[65]),
        .I3(dout[64]),
        .I4(dout[68]),
        .O(\sig_data_skid_reg[64]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h3E)) 
    \sig_data_skid_reg[64]_i_5 
       (.I0(dout[70]),
        .I1(dout[68]),
        .I2(dout[69]),
        .O(\sig_data_skid_reg[64]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_data_skid_reg[64]_i_6 
       (.I0(dout[64]),
        .I1(dout[65]),
        .I2(dout[66]),
        .O(\sig_data_skid_reg[64]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'h0082)) 
    \sig_data_skid_reg[64]_i_7 
       (.I0(dout[68]),
        .I1(dout[69]),
        .I2(dout[70]),
        .I3(dout[71]),
        .O(\sig_data_skid_reg[64]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sig_data_skid_reg[64]_i_8 
       (.I0(dout[71]),
        .I1(dout[70]),
        .I2(dout[68]),
        .I3(dout[69]),
        .O(\sig_data_skid_reg[64]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1F11111100110F1F)) 
    \sig_data_skid_reg[65]_i_1 
       (.I0(\sig_data_skid_reg[65]_i_2_n_0 ),
        .I1(dout[64]),
        .I2(\sig_data_skid_reg[65]_i_3_n_0 ),
        .I3(dout[66]),
        .I4(dout[68]),
        .I5(dout[67]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [1]));
  LUT6 #(
    .INIT(64'h00000000AAAAEAAF)) 
    \sig_data_skid_reg[65]_i_2 
       (.I0(\sig_data_skid_reg[65]_i_4_n_0 ),
        .I1(dout[66]),
        .I2(dout[67]),
        .I3(dout[69]),
        .I4(dout[71]),
        .I5(\sig_data_skid_reg[65]_i_5_n_0 ),
        .O(\sig_data_skid_reg[65]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFF76FFFFFFFF)) 
    \sig_data_skid_reg[65]_i_3 
       (.I0(dout[69]),
        .I1(dout[68]),
        .I2(dout[70]),
        .I3(\sig_data_skid_reg[65]_i_6_n_0 ),
        .I4(dout[71]),
        .I5(dout[65]),
        .O(\sig_data_skid_reg[65]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF8DD)) 
    \sig_data_skid_reg[65]_i_4 
       (.I0(dout[68]),
        .I1(dout[71]),
        .I2(dout[67]),
        .I3(dout[70]),
        .I4(dout[65]),
        .O(\sig_data_skid_reg[65]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000020002)) 
    \sig_data_skid_reg[65]_i_5 
       (.I0(dout[66]),
        .I1(dout[69]),
        .I2(dout[68]),
        .I3(dout[71]),
        .I4(dout[65]),
        .I5(dout[70]),
        .O(\sig_data_skid_reg[65]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \sig_data_skid_reg[65]_i_6 
       (.I0(dout[64]),
        .I1(dout[67]),
        .I2(dout[66]),
        .O(\sig_data_skid_reg[65]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h70337030)) 
    \sig_data_skid_reg[66]_i_1 
       (.I0(\sig_data_skid_reg[66]_i_2_n_0 ),
        .I1(\sig_data_skid_reg[66]_i_3_n_0 ),
        .I2(dout[68]),
        .I3(dout[69]),
        .I4(dout[64]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [2]));
  LUT6 #(
    .INIT(64'hBF33BFBBFFFFAFBF)) 
    \sig_data_skid_reg[66]_i_2 
       (.I0(dout[64]),
        .I1(dout[67]),
        .I2(dout[70]),
        .I3(dout[71]),
        .I4(dout[65]),
        .I5(dout[66]),
        .O(\sig_data_skid_reg[66]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \sig_data_skid_reg[66]_i_3 
       (.I0(dout[71]),
        .I1(dout[65]),
        .I2(dout[70]),
        .I3(dout[67]),
        .I4(dout[66]),
        .O(\sig_data_skid_reg[66]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \sig_data_skid_reg[67]_i_1 
       (.I0(dout[65]),
        .I1(dout[64]),
        .I2(\sig_data_skid_reg[67]_i_2_n_0 ),
        .I3(\sig_data_skid_reg[67]_i_3_n_0 ),
        .I4(dout[71]),
        .I5(dout[70]),
        .O(\gen_wr_a.gen_word_narrow.mem_reg_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[67]_i_2 
       (.I0(dout[68]),
        .I1(dout[69]),
        .O(\sig_data_skid_reg[67]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sig_data_skid_reg[67]_i_3 
       (.I0(dout[66]),
        .I1(dout[67]),
        .O(\sig_data_skid_reg[67]_i_3_n_0 ));
  (* CASCADE_HEIGHT = "0" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "no_ecc" *) 
  (* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) 
  (* FIFO_MEMORY_TYPE = "block" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* P_COMMON_CLOCK = "1" *) 
  (* P_ECC_MODE = "0" *) 
  (* P_FIFO_MEMORY_TYPE = "2" *) 
  (* P_READ_MODE = "1" *) 
  (* P_WAKEUP_TIME = "2" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "fwft" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3 \xpm_fifo_instance.xpm_fifo_sync_inst 
       (.almost_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED ),
        .almost_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_full_UNCONNECTED ),
        .data_valid(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_data_valid_UNCONNECTED ),
        .dbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED ),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED ),
        .prog_empty(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED ),
        .prog_full(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED ),
        .rd_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED [3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED ),
        .rst(sig_stream_rst),
        .sbiterr(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED ),
        .sleep(1'b0),
        .underflow(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED ),
        .wr_ack(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_ack_UNCONNECTED ),
        .wr_clk(m_axi_s2mm_aclk),
        .wr_data_count(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_data_count_UNCONNECTED [7:0]),
        .wr_en(\INCLUDE_PACKING.lsig_good_push2fifo11_out ),
        .wr_rst_busy(\NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 
       (.I0(\INCLUDE_PACKING.lsig_packer_full ),
        .I1(full),
        .O(\INCLUDE_PACKING.lsig_good_push2fifo11_out ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1
   (D,
    count_value_i,
    Q,
    \gwdc.wr_data_count_i_reg[0] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [0:0]D;
  output [1:0]count_value_i;
  input [0:0]Q;
  input [0:0]\gwdc.wr_data_count_i_reg[0] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[0] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i[0]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(count_value_i[1]),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(count_value_i[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[0]_i_1 
       (.I0(count_value_i[0]),
        .I1(Q),
        .I2(\gwdc.wr_data_count_i_reg[0] ),
        .O(D));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45
   (S,
    DI,
    \count_value_i_reg[1]_0 ,
    Q,
    \gwdc.wr_data_count_i_reg[3] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output [1:0]S;
  output [0:0]DI;
  output [0:0]\count_value_i_reg[1]_0 ;
  input [1:0]Q;
  input [1:0]\gwdc.wr_data_count_i_reg[3] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[1]_i_2_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[1]_0 ;
  wire [1:0]\gwdc.wr_data_count_i_reg[3] ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT6 #(
    .INIT(64'h000000005A88A655)) 
    \count_value_i[0]_i_1 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0000A8AA)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i[1]_i_2_n_0 ),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(ram_empty_i),
        .I4(\count_value_i_reg[0]_1 ),
        .O(\count_value_i[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFFFF755500008AA)) 
    \count_value_i[1]_i_2 
       (.I0(count_value_i),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(\count_value_i_reg[0]_0 [1]),
        .I4(ram_empty_i),
        .I5(\count_value_i_reg[1]_0 ),
        .O(\count_value_i[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(count_value_i),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[1]_0 ),
        .R(1'b0));
  (* HLUTNM = "lutpair0" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gwdc.wr_data_count_i[3]_i_4 
       (.I0(count_value_i),
        .I1(Q[0]),
        .O(DI));
  LUT4 #(
    .INIT(16'h9669)) 
    \gwdc.wr_data_count_i[3]_i_7 
       (.I0(DI),
        .I1(Q[1]),
        .I2(\count_value_i_reg[1]_0 ),
        .I3(\gwdc.wr_data_count_i_reg[3] [1]),
        .O(S[1]));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gwdc.wr_data_count_i[3]_i_8 
       (.I0(count_value_i),
        .I1(Q[0]),
        .I2(\gwdc.wr_data_count_i_reg[3] [0]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2
   (ram_full_i0,
    leaving_empty0,
    enb,
    Q,
    E,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output ram_full_i0;
  output leaving_empty0;
  output enb;
  output [6:0]Q;
  input [0:0]E;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [6:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire enb;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire [6:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ;
  wire going_full1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_full_i0;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(going_full1),
        .I2(leaving_empty0),
        .I3(enb),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(ram_full_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [6]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(going_full1));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_29
   (ram_empty_i0,
    Q,
    enb,
    leaving_empty0,
    E,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[6]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    wr_clk);
  output ram_empty_i0;
  output [6:0]Q;
  input enb;
  input leaving_empty0;
  input [0:0]E;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[6]_0 ;
  input rst_d1;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[6]_0 ;
  wire enb;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[6]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[6]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[6]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46
   (ram_full_i0,
    leaving_empty0,
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ,
    DI,
    Q,
    S,
    \count_value_i_reg[2]_0 ,
    ram_wr_en_pf,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[3] ,
    \gwdc.wr_data_count_i_reg[7] ,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output ram_full_i0;
  output leaving_empty0;
  output \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  output [0:0]DI;
  output [6:0]Q;
  output [3:0]S;
  output [0:0]\count_value_i_reg[2]_0 ;
  input ram_wr_en_pf;
  input \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [7:0]\gwdc.wr_data_count_i_reg[7] ;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [6:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [0:0]DI;
  wire \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ;
  wire [6:0]Q;
  wire [3:0]S;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__1_n_0 ;
  wire \count_value_i[5]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_1__1_n_0 ;
  wire \count_value_i[6]_i_2__1_n_0 ;
  wire \count_value_i[7]_i_1__0_n_0 ;
  wire \count_value_i[7]_i_2__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire [0:0]\count_value_i_reg[2]_0 ;
  wire \count_value_i_reg_n_0_[7] ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ;
  wire going_full1;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire [7:0]\gwdc.wr_data_count_i_reg[7] ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_full_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__1_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__1 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[0]_0 [1]),
        .I2(\count_value_i_reg[0]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1__0 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2__0_n_0 ),
        .I2(Q[6]),
        .I3(\count_value_i_reg_n_0_[7] ),
        .O(\count_value_i[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .D(\count_value_i[7]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[7] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(ram_wr_en_pf),
        .I1(going_full1),
        .I2(leaving_empty0),
        .I3(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ),
        .O(ram_full_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .O(going_full1));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7] [6]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ),
        .O(leaving_empty0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7] [3]),
        .I2(\gwdc.wr_data_count_i_reg[7] [5]),
        .I3(Q[5]),
        .I4(\gwdc.wr_data_count_i_reg[7] [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7 
       (.I0(Q[0]),
        .I1(\gwdc.wr_data_count_i_reg[7] [0]),
        .I2(\gwdc.wr_data_count_i_reg[7] [2]),
        .I3(Q[2]),
        .I4(\gwdc.wr_data_count_i_reg[7] [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] ));
  LUT3 #(
    .INIT(8'hD4)) 
    \gwdc.wr_data_count_i[3]_i_3 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[3] ),
        .I2(\gwdc.wr_data_count_i_reg[7] [1]),
        .O(DI));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[3]_i_5 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7] [2]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[7] [3]),
        .O(\count_value_i_reg[2]_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_5 
       (.I0(Q[6]),
        .I1(\gwdc.wr_data_count_i_reg[7] [6]),
        .I2(\count_value_i_reg_n_0_[7] ),
        .I3(\gwdc.wr_data_count_i_reg[7] [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_6 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7] [5]),
        .I2(Q[6]),
        .I3(\gwdc.wr_data_count_i_reg[7] [6]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_7 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7] [4]),
        .I2(Q[5]),
        .I3(\gwdc.wr_data_count_i_reg[7] [5]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \gwdc.wr_data_count_i[7]_i_8 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7] [3]),
        .I2(Q[4]),
        .I3(\gwdc.wr_data_count_i_reg[7] [4]),
        .O(S[0]));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_49
   (ram_empty_i0,
    Q,
    D,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    leaving_empty0,
    ram_wr_en_pf,
    ram_empty_i,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[7]_0 ,
    rst_d1,
    \gen_pntr_flags_cc.ram_empty_i_reg_0 ,
    DI,
    S,
    \gwdc.wr_data_count_i_reg[7] ,
    \gwdc.wr_data_count_i_reg[3] ,
    \gwdc.wr_data_count_i_reg[7]_0 ,
    wr_clk);
  output ram_empty_i0;
  output [7:0]Q;
  output [4:0]D;
  input \gen_pntr_flags_cc.ram_empty_i_reg ;
  input leaving_empty0;
  input ram_wr_en_pf;
  input ram_empty_i;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[7]_0 ;
  input rst_d1;
  input [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  input [1:0]DI;
  input [2:0]S;
  input [3:0]\gwdc.wr_data_count_i_reg[7] ;
  input [0:0]\gwdc.wr_data_count_i_reg[3] ;
  input [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  input wr_clk;

  wire [4:0]D;
  wire [1:0]DI;
  wire [7:0]Q;
  wire [2:0]S;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i[5]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_1__0_n_0 ;
  wire \count_value_i[6]_i_2__0_n_0 ;
  wire \count_value_i[7]_i_1_n_0 ;
  wire \count_value_i[7]_i_2_n_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire [0:0]\count_value_i_reg[7]_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_reg ;
  wire [6:0]\gen_pntr_flags_cc.ram_empty_i_reg_0 ;
  wire going_empty1;
  wire \gwdc.wr_data_count_i[3]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[3]_i_6_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_3_n_0 ;
  wire \gwdc.wr_data_count_i[7]_i_4_n_0 ;
  wire [0:0]\gwdc.wr_data_count_i_reg[3] ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_0 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[3]_i_1_n_3 ;
  wire [3:0]\gwdc.wr_data_count_i_reg[7] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[7]_0 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_1 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_2 ;
  wire \gwdc.wr_data_count_i_reg[7]_i_1_n_3 ;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_wr_en_pf;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;
  wire [2:0]\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__0 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__0_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2__0 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[7]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[7]_i_1 
       (.I0(Q[5]),
        .I1(\count_value_i[7]_i_2_n_0 ),
        .I2(Q[6]),
        .I3(Q[7]),
        .O(\count_value_i[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \count_value_i[7]_i_2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(ram_wr_en_pf),
        .I4(Q[1]),
        .I5(Q[3]),
        .O(\count_value_i[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[7]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[7] 
       (.C(wr_clk),
        .CE(ram_wr_en_pf),
        .D(\count_value_i[7]_i_1_n_0 ),
        .Q(Q[7]),
        .R(\count_value_i_reg[7]_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(\gen_pntr_flags_cc.ram_empty_i_reg ),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(ram_wr_en_pf),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  LUT4 #(
    .INIT(16'h9000)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(Q[6]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [6]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .I3(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [5]),
        .I3(Q[5]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [4]),
        .I5(Q[4]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg_0 [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg_0 [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg_0 [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[3]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .O(\gwdc.wr_data_count_i[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \gwdc.wr_data_count_i[3]_i_6 
       (.I0(Q[1]),
        .I1(\gwdc.wr_data_count_i_reg[3] ),
        .I2(\gwdc.wr_data_count_i_reg[7]_0 [0]),
        .I3(\gwdc.wr_data_count_i_reg[7]_0 [1]),
        .I4(Q[2]),
        .O(\gwdc.wr_data_count_i[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_2 
       (.I0(Q[5]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [4]),
        .O(\gwdc.wr_data_count_i[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_3 
       (.I0(Q[4]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [3]),
        .O(\gwdc.wr_data_count_i[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[7]_i_4 
       (.I0(Q[3]),
        .I1(\gwdc.wr_data_count_i_reg[7]_0 [2]),
        .O(\gwdc.wr_data_count_i[7]_i_4_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\gwdc.wr_data_count_i[3]_i_2_n_0 ,DI,Q[0]}),
        .O({D[0],\NLW_gwdc.wr_data_count_i_reg[3]_i_1_O_UNCONNECTED [2:0]}),
        .S({S[2],\gwdc.wr_data_count_i[3]_i_6_n_0 ,S[1:0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \gwdc.wr_data_count_i_reg[7]_i_1 
       (.CI(\gwdc.wr_data_count_i_reg[3]_i_1_n_0 ),
        .CO({\NLW_gwdc.wr_data_count_i_reg[7]_i_1_CO_UNCONNECTED [3],\gwdc.wr_data_count_i_reg[7]_i_1_n_1 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_2 ,\gwdc.wr_data_count_i_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\gwdc.wr_data_count_i[7]_i_2_n_0 ,\gwdc.wr_data_count_i[7]_i_3_n_0 ,\gwdc.wr_data_count_i[7]_i_4_n_0 }),
        .O(D[4:1]),
        .S(\gwdc.wr_data_count_i_reg[7] ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [6:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_30
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [6:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_47
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [6:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire \count_value_i[4]_i_1__2_n_0 ;
  wire \count_value_i[5]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_1__2_n_0 ;
  wire \count_value_i[6]_i_2__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1__2 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2__2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2__2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000AAA200000000)) 
    \count_value_i[6]_i_2__2 
       (.I0(Q[1]),
        .I1(\count_value_i_reg[1]_0 [1]),
        .I2(\count_value_i_reg[1]_0 [0]),
        .I3(rd_en),
        .I4(ram_empty_i),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_50
   (Q,
    wr_en,
    \count_value_i_reg[5]_0 ,
    \count_value_i_reg[0]_0 ,
    rst_d1,
    E,
    wr_clk);
  output [6:0]Q;
  input wr_en;
  input \count_value_i_reg[5]_0 ;
  input [0:0]\count_value_i_reg[0]_0 ;
  input rst_d1;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [6:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire \count_value_i[5]_i_1_n_0 ;
  wire \count_value_i[6]_i_1_n_0 ;
  wire \count_value_i[6]_i_2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire \count_value_i_reg[5]_0 ;
  wire rst_d1;
  wire wr_clk;
  wire wr_en;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[5]_i_1 
       (.I0(Q[3]),
        .I1(\count_value_i[6]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\count_value_i[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \count_value_i[6]_i_1 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(\count_value_i[6]_i_2_n_0 ),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\count_value_i[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \count_value_i[6]_i_2 
       (.I0(Q[1]),
        .I1(wr_en),
        .I2(\count_value_i_reg[5]_0 ),
        .I3(\count_value_i_reg[0]_0 ),
        .I4(rst_d1),
        .I5(Q[0]),
        .O(\count_value_i[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6
   (going_full1,
    Q,
    D,
    enb,
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ,
    \gwdc.wr_data_count_i_reg[4] ,
    \gwdc.wr_data_count_i_reg[4]_0 ,
    count_value_i,
    \count_value_i_reg[0]_0 ,
    rd_en,
    ram_empty_i,
    \count_value_i_reg[0]_1 ,
    wr_clk);
  output going_full1;
  output [3:0]Q;
  output [2:0]D;
  output enb;
  input [3:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  input \gwdc.wr_data_count_i_reg[4] ;
  input [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  input [1:0]count_value_i;
  input [1:0]\count_value_i_reg[0]_0 ;
  input rd_en;
  input ram_empty_i;
  input [0:0]\count_value_i_reg[0]_1 ;
  input wr_clk;

  wire [2:0]D;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1__1_n_0 ;
  wire \count_value_i[1]_i_1__1_n_0 ;
  wire \count_value_i[2]_i_1__1_n_0 ;
  wire \count_value_i[3]_i_1__1_n_0 ;
  wire \count_value_i[4]_i_1__0_n_0 ;
  wire [1:0]\count_value_i_reg[0]_0 ;
  wire [0:0]\count_value_i_reg[0]_1 ;
  wire \count_value_i_reg_n_0_[4] ;
  wire enb;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ;
  wire going_full1;
  wire \gwdc.wr_data_count_i[2]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i[4]_i_2_n_0 ;
  wire \gwdc.wr_data_count_i_reg[4] ;
  wire [4:0]\gwdc.wr_data_count_i_reg[4]_0 ;
  wire ram_empty_i;
  wire rd_en;
  wire wr_clk;

  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__1 
       (.I0(rd_en),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(\count_value_i_reg[0]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__1 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(\count_value_i_reg_n_0_[4] ),
        .O(\count_value_i[4]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__1_n_0 ),
        .Q(Q[0]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[4]_i_1__0_n_0 ),
        .Q(\count_value_i_reg_n_0_[4] ),
        .R(\count_value_i_reg[0]_1 ));
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2 
       (.I0(Q[3]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ),
        .O(going_full1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4 
       (.I0(Q[0]),
        .I1(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [2]),
        .I3(Q[2]),
        .I4(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg [1]),
        .I5(Q[1]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h00FD)) 
    \gen_sdpram.xpm_memory_base_inst_i_2 
       (.I0(\count_value_i_reg[0]_0 [1]),
        .I1(\count_value_i_reg[0]_0 [0]),
        .I2(rd_en),
        .I3(ram_empty_i),
        .O(enb));
  LUT6 #(
    .INIT(64'h9696699669966969)) 
    \gwdc.wr_data_count_i[2]_i_1 
       (.I0(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(count_value_i[1]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h69FF696969690069)) 
    \gwdc.wr_data_count_i[2]_i_2 
       (.I0(Q[1]),
        .I1(count_value_i[1]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(Q[0]),
        .I4(count_value_i[0]),
        .I5(\gwdc.wr_data_count_i_reg[4]_0 [0]),
        .O(\gwdc.wr_data_count_i[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h69699669)) 
    \gwdc.wr_data_count_i[3]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I2(Q[3]),
        .I3(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I4(Q[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1EE1788787781EE1)) 
    \gwdc.wr_data_count_i[4]_i_1 
       (.I0(\gwdc.wr_data_count_i[4]_i_2_n_0 ),
        .I1(\gwdc.wr_data_count_i_reg[4] ),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [4]),
        .I3(\count_value_i_reg_n_0_[4] ),
        .I4(\gwdc.wr_data_count_i_reg[4]_0 [3]),
        .I5(Q[3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hF999FFF990009990)) 
    \gwdc.wr_data_count_i[4]_i_2 
       (.I0(Q[2]),
        .I1(\gwdc.wr_data_count_i_reg[4]_0 [2]),
        .I2(\gwdc.wr_data_count_i_reg[4]_0 [1]),
        .I3(count_value_i[1]),
        .I4(Q[1]),
        .I5(\gwdc.wr_data_count_i[2]_i_2_n_0 ),
        .O(\gwdc.wr_data_count_i[4]_i_2_n_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_26
   (ram_empty_i0,
    leaving_empty0,
    \count_value_i_reg[4]_0 ,
    D,
    \count_value_i_reg[2]_0 ,
    enb,
    E,
    ram_empty_i,
    Q,
    \gen_pntr_flags_cc.ram_empty_i_reg ,
    count_value_i,
    \count_value_i_reg[4]_1 ,
    wr_clk);
  output ram_empty_i0;
  output leaving_empty0;
  output [4:0]\count_value_i_reg[4]_0 ;
  output [0:0]D;
  output \count_value_i_reg[2]_0 ;
  input enb;
  input [0:0]E;
  input ram_empty_i;
  input [3:0]Q;
  input [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  input [1:0]count_value_i;
  input [0:0]\count_value_i_reg[4]_1 ;
  input wr_clk;

  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]count_value_i;
  wire \count_value_i[0]_i_1_n_0 ;
  wire \count_value_i[1]_i_1_n_0 ;
  wire \count_value_i[2]_i_1_n_0 ;
  wire \count_value_i[3]_i_1_n_0 ;
  wire \count_value_i[4]_i_1_n_0 ;
  wire \count_value_i_reg[2]_0 ;
  wire [4:0]\count_value_i_reg[4]_0 ;
  wire [0:0]\count_value_i_reg[4]_1 ;
  wire enb;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ;
  wire \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ;
  wire \gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ;
  wire [3:0]\gen_pntr_flags_cc.ram_empty_i_reg ;
  wire going_empty1;
  wire leaving_empty0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .O(\count_value_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .O(\count_value_i[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .O(\count_value_i[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1 
       (.I0(\count_value_i_reg[4]_0 [1]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [2]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .O(\count_value_i[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \count_value_i[4]_i_1 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(\count_value_i_reg[4]_0 [0]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\count_value_i_reg[4]_0 [3]),
        .I4(\count_value_i_reg[4]_0 [4]),
        .O(\count_value_i[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [0]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [1]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [2]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [3]),
        .R(\count_value_i_reg[4]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[4]_i_1_n_0 ),
        .Q(\count_value_i_reg[4]_0 [4]),
        .R(\count_value_i_reg[4]_1 ));
  LUT6 #(
    .INIT(64'h8200000000008200)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3 
       (.I0(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ),
        .I1(Q[1]),
        .I2(\count_value_i_reg[4]_0 [1]),
        .I3(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ),
        .I4(\count_value_i_reg[4]_0 [0]),
        .I5(Q[0]),
        .O(leaving_empty0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(Q[3]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ram_empty_i_i_1 
       (.I0(enb),
        .I1(going_empty1),
        .I2(leaving_empty0),
        .I3(E),
        .I4(ram_empty_i),
        .O(ram_empty_i0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h90)) 
    \gen_pntr_flags_cc.ram_empty_i_i_2 
       (.I0(\count_value_i_reg[4]_0 [3]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [3]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ),
        .O(going_empty1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \gen_pntr_flags_cc.ram_empty_i_i_3 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\gen_pntr_flags_cc.ram_empty_i_reg [0]),
        .I2(\gen_pntr_flags_cc.ram_empty_i_reg [2]),
        .I3(\count_value_i_reg[4]_0 [2]),
        .I4(\gen_pntr_flags_cc.ram_empty_i_reg [1]),
        .I5(\count_value_i_reg[4]_0 [1]),
        .O(\gen_pntr_flags_cc.ram_empty_i_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    \gwdc.wr_data_count_i[1]_i_1 
       (.I0(\count_value_i_reg[4]_0 [0]),
        .I1(\count_value_i_reg[4]_0 [1]),
        .I2(count_value_i[1]),
        .I3(Q[1]),
        .I4(count_value_i[0]),
        .I5(Q[0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gwdc.wr_data_count_i[4]_i_3 
       (.I0(\count_value_i_reg[4]_0 [2]),
        .I1(Q[2]),
        .O(\count_value_i_reg[2]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7
   (Q,
    \count_value_i_reg[1]_0 ,
    rd_en,
    \count_value_i_reg[0]_0 ,
    enb,
    wr_clk);
  output [3:0]Q;
  input [1:0]\count_value_i_reg[1]_0 ;
  input rd_en;
  input [0:0]\count_value_i_reg[0]_0 ;
  input enb;
  input wr_clk;

  wire [3:0]Q;
  wire \count_value_i[0]_i_1__2_n_0 ;
  wire \count_value_i[1]_i_1__2_n_0 ;
  wire \count_value_i[2]_i_1__2_n_0 ;
  wire \count_value_i[3]_i_1__2_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire [1:0]\count_value_i_reg[1]_0 ;
  wire enb;
  wire rd_en;
  wire wr_clk;

  LUT4 #(
    .INIT(16'h10EF)) 
    \count_value_i[0]_i_1__2 
       (.I0(rd_en),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(\count_value_i_reg[1]_0 [1]),
        .I3(Q[0]),
        .O(\count_value_i[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h02FFFD00)) 
    \count_value_i[1]_i_1__2 
       (.I0(\count_value_i_reg[1]_0 [1]),
        .I1(\count_value_i_reg[1]_0 [0]),
        .I2(rd_en),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\count_value_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(enb),
        .D(\count_value_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "xpm_counter_updn" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_27
   (Q,
    \count_value_i_reg[0]_0 ,
    E,
    wr_clk);
  output [3:0]Q;
  input [0:0]\count_value_i_reg[0]_0 ;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire \count_value_i[0]_i_1__0_n_0 ;
  wire \count_value_i[1]_i_1__0_n_0 ;
  wire \count_value_i[2]_i_1__0_n_0 ;
  wire \count_value_i[3]_i_1__0_n_0 ;
  wire [0:0]\count_value_i_reg[0]_0 ;
  wire wr_clk;

  LUT1 #(
    .INIT(2'h1)) 
    \count_value_i[0]_i_1__0 
       (.I0(Q[0]),
        .O(\count_value_i[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \count_value_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\count_value_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \count_value_i[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\count_value_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \count_value_i[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(\count_value_i[3]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \count_value_i_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .S(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(\count_value_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \count_value_i_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\count_value_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(\count_value_i_reg[0]_0 ));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "9600" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* PE_THRESH_ADJ = "8" *) 
(* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) (* PF_THRESH_ADJ = "8" *) 
(* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* RD_DC_WIDTH_EXT = "8" *) 
(* RD_LATENCY = "2" *) (* RD_MODE = "1" *) (* RD_PNTR_WIDTH = "7" *) 
(* READ_DATA_WIDTH = "75" *) (* READ_MODE = "1" *) (* READ_MODE_LL = "1" *) 
(* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) (* SIM_ASSERT_CHK = "0" *) 
(* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "75" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) (* WR_PNTR_WIDTH = "7" *) 
(* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "7" *) (* XPM_MODULE = "TRUE" *) 
(* both_stages_valid = "3" *) (* invalid = "0" *) (* keep_hierarchy = "soft" *) 
(* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [74:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [74:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:1]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [74:0]din;
  wire [74:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire \gen_fwft.rdpp1_inst_n_1 ;
  wire \gen_fwft.rdpp1_inst_n_2 ;
  wire [7:3]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_11;
  wire rdp_inst_n_12;
  wire rdp_inst_n_13;
  wire rdp_inst_n_14;
  wire rdp_inst_n_15;
  wire rdp_inst_n_2;
  wire rdp_inst_n_3;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [7:3]\^wr_data_count ;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wrp_inst_n_1;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [74:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:3] = \^wr_data_count [7:3];
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_45 \gen_fwft.rdpp1_inst 
       (.DI(\gen_fwft.rdpp1_inst_n_2 ),
        .Q(rd_pntr_ext[1:0]),
        .S({\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (count_value_i),
        .\gwdc.wr_data_count_i_reg[3] (wr_pntr_ext[1:0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "75" *) 
  (* BYTE_WRITE_WIDTH_B = "75" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "74" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "75" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "9600" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "75" *) 
  (* P_MIN_WIDTH_DATA_A = "75" *) 
  (* P_MIN_WIDTH_DATA_B = "75" *) 
  (* P_MIN_WIDTH_DATA_ECC = "75" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "75" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "75" *) 
  (* P_WIDTH_COL_WRITE_B = "75" *) 
  (* READ_DATA_WIDTH_A = "75" *) 
  (* READ_DATA_WIDTH_B = "75" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "75" *) 
  (* WRITE_DATA_WIDTH_B = "75" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "76" *) 
  (* rstb_loop_iter = "76" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [74:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_2),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(\^wr_data_count [3]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(\^wr_data_count [4]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[5] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [5]),
        .Q(\^wr_data_count [5]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[6] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [6]),
        .Q(\^wr_data_count [6]),
        .R(xpm_fifo_rst_inst_n_1));
  FDRE \gwdc.wr_data_count_i_reg[7] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [7]),
        .Q(\^wr_data_count [7]),
        .R(xpm_fifo_rst_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_46 rdp_inst
       (.DI(rdp_inst_n_3),
        .\FSM_sequential_gen_fwft.curr_fwft_state_reg[1] (rdp_inst_n_2),
        .Q(rd_pntr_ext),
        .S({rdp_inst_n_11,rdp_inst_n_12,rdp_inst_n_13,rdp_inst_n_14}),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[2]_0 (rdp_inst_n_15),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .\gwdc.wr_data_count_i_reg[7] ({wrp_inst_n_1,wr_pntr_ext}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_full_i0(ram_full_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_47 rdpp1_inst
       (.E(rdp_inst_n_2),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_48 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_49 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc ),
        .DI({rdp_inst_n_3,\gen_fwft.rdpp1_inst_n_2 }),
        .Q({wrp_inst_n_1,wr_pntr_ext}),
        .S({rdp_inst_n_15,\gen_fwft.rdpp1_inst_n_0 ,\gen_fwft.rdpp1_inst_n_1 }),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[7]_0 (xpm_fifo_rst_inst_n_1),
        .\gen_pntr_flags_cc.ram_empty_i_reg (rdp_inst_n_2),
        .\gen_pntr_flags_cc.ram_empty_i_reg_0 ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\gwdc.wr_data_count_i_reg[3] (count_value_i),
        .\gwdc.wr_data_count_i_reg[7] ({rdp_inst_n_11,rdp_inst_n_12,rdp_inst_n_13,rdp_inst_n_14}),
        .\gwdc.wr_data_count_i_reg[7]_0 (rd_pntr_ext[5:1]),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .ram_wr_en_pf(ram_wr_en_pf),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_50 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_51 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "0" *) (* FIFO_MEM_TYPE = "0" *) (* FIFO_READ_DEPTH = "16" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "144" *) (* FIFO_WRITE_DEPTH = "16" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "11" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "11" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "5" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "4" *) (* READ_DATA_WIDTH = "9" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "9" *) 
(* WR_DATA_COUNT_WIDTH = "5" *) (* WR_DC_WIDTH_EXT = "5" *) (* WR_DEPTH_LOG = "4" *) 
(* WR_PNTR_WIDTH = "4" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "4" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output full_n;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]count_value_i;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire \gen_fwft.rdpp1_inst_n_0 ;
  wire going_full1;
  wire [4:1]\grdc.diff_wr_rd_pntr_rdc ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [3:0]rd_pntr_ext;
  wire rdp_inst_n_8;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire [3:0]wr_pntr_ext;
  wire wrp_inst_n_2;
  wire wrp_inst_n_8;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire xpm_fifo_rst_inst_n_2;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [8:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_2));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_2));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1 \gen_fwft.rdpp1_inst 
       (.D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(rd_pntr_ext[0]),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .\gwdc.wr_data_count_i_reg[0] (wr_pntr_ext[0]),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_2));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_2));
  (* ADDR_WIDTH_A = "4" *) 
  (* ADDR_WIDTH_B = "4" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "9" *) 
  (* BYTE_WRITE_WIDTH_B = "9" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "0" *) 
  (* MEMORY_SIZE = "144" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "16" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "auto" *) 
  (* P_MIN_WIDTH_DATA = "9" *) 
  (* P_MIN_WIDTH_DATA_A = "9" *) 
  (* P_MIN_WIDTH_DATA_B = "9" *) 
  (* P_MIN_WIDTH_DATA_ECC = "9" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "yes" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "4" *) 
  (* P_WIDTH_ADDR_READ_B = "4" *) 
  (* P_WIDTH_ADDR_WRITE_A = "4" *) 
  (* P_WIDTH_ADDR_WRITE_B = "4" *) 
  (* P_WIDTH_COL_WRITE_A = "9" *) 
  (* P_WIDTH_COL_WRITE_B = "9" *) 
  (* READ_DATA_WIDTH_A = "9" *) 
  (* READ_DATA_WIDTH_B = "9" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "9" *) 
  (* WRITE_DATA_WIDTH_B = "9" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "12" *) 
  (* rstb_loop_iter = "12" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [8:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_8),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_2),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  FDRE \gwdc.wr_data_count_i_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_fwft.rdpp1_inst_n_0 ),
        .Q(wr_data_count[0]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .Q(wr_data_count[1]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [2]),
        .Q(wr_data_count[2]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [3]),
        .Q(wr_data_count[3]),
        .R(xpm_fifo_rst_inst_n_2));
  FDRE \gwdc.wr_data_count_i_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\grdc.diff_wr_rd_pntr_rdc [4]),
        .Q(wr_data_count[4]),
        .R(xpm_fifo_rst_inst_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6 rdp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [4:2]),
        .Q(rd_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_2),
        .enb(rdp_inst_n_8),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .going_full1(going_full1),
        .\gwdc.wr_data_count_i_reg[4] (wrp_inst_n_8),
        .\gwdc.wr_data_count_i_reg[4]_0 ({wrp_inst_n_2,wr_pntr_ext}),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7 rdpp1_inst
       (.Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .enb(rdp_inst_n_8),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_2),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized6_26 wrp_inst
       (.D(\grdc.diff_wr_rd_pntr_rdc [1]),
        .E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .count_value_i(count_value_i),
        .\count_value_i_reg[2]_0 (wrp_inst_n_8),
        .\count_value_i_reg[4]_0 ({wrp_inst_n_2,wr_pntr_ext}),
        .\count_value_i_reg[4]_1 (xpm_fifo_rst_inst_n_2),
        .enb(rdp_inst_n_8),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized7_27 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_2),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_2),
        .enb(rdp_inst_n_8),
        .full(full),
        .going_full1(going_full1),
        .leaving_empty0(leaving_empty0),
        .ram_full_i0(ram_full_i0),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* CASCADE_HEIGHT = "0" *) (* CDC_DEST_SYNC_FF = "2" *) (* COMMON_CLOCK = "1" *) 
(* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "0" *) (* ENABLE_ECC = "0" *) 
(* EN_ADV_FEATURE = "16'b0001111100011111" *) (* EN_AE = "1'b1" *) (* EN_AF = "1'b1" *) 
(* EN_DVLD = "1'b1" *) (* EN_OF = "1'b1" *) (* EN_PE = "1'b1" *) 
(* EN_PF = "1'b1" *) (* EN_RDC = "1'b1" *) (* EN_UF = "1'b1" *) 
(* EN_WACK = "1'b1" *) (* EN_WDC = "1'b1" *) (* FG_EQ_ASYM_DOUT = "1'b0" *) 
(* FIFO_MEMORY_TYPE = "2" *) (* FIFO_MEM_TYPE = "2" *) (* FIFO_READ_DEPTH = "128" *) 
(* FIFO_READ_LATENCY = "0" *) (* FIFO_SIZE = "9472" *) (* FIFO_WRITE_DEPTH = "128" *) 
(* FULL_RESET_VALUE = "0" *) (* FULL_RST_VAL = "1'b0" *) (* ORIG_REF_NAME = "xpm_fifo_base" *) 
(* PE_THRESH_ADJ = "8" *) (* PE_THRESH_MAX = "123" *) (* PE_THRESH_MIN = "5" *) 
(* PF_THRESH_ADJ = "8" *) (* PF_THRESH_MAX = "123" *) (* PF_THRESH_MIN = "5" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* RD_DATA_COUNT_WIDTH = "4" *) 
(* RD_DC_WIDTH_EXT = "8" *) (* RD_LATENCY = "2" *) (* RD_MODE = "1" *) 
(* RD_PNTR_WIDTH = "7" *) (* READ_DATA_WIDTH = "74" *) (* READ_MODE = "1" *) 
(* READ_MODE_LL = "1" *) (* RELATED_CLOCKS = "0" *) (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WIDTH_RATIO = "1" *) (* WRITE_DATA_WIDTH = "74" *) 
(* WR_DATA_COUNT_WIDTH = "8" *) (* WR_DC_WIDTH_EXT = "8" *) (* WR_DEPTH_LOG = "7" *) 
(* WR_PNTR_WIDTH = "7" *) (* WR_RD_RATIO = "0" *) (* WR_WIDTH_LOG = "7" *) 
(* XPM_MODULE = "TRUE" *) (* both_stages_valid = "3" *) (* invalid = "0" *) 
(* keep_hierarchy = "soft" *) (* stage1_valid = "2" *) (* stage2_valid = "1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    full_n,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_clk,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output full_n;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_clk;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [1:0]curr_fwft_state;
  wire data_valid_fwft1;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire \gen_fwft.ram_regout_en ;
  wire leaving_empty0;
  wire [1:0]next_fwft_state__0;
  wire ram_empty_i;
  wire ram_empty_i0;
  wire ram_full_i0;
  wire ram_wr_en_pf;
  wire rd_en;
  wire [6:0]rd_pntr_ext;
  wire rdp_inst_n_2;
  wire rdpp1_inst_n_0;
  wire rdpp1_inst_n_1;
  wire rdpp1_inst_n_2;
  wire rdpp1_inst_n_3;
  wire rdpp1_inst_n_4;
  wire rdpp1_inst_n_5;
  wire rdpp1_inst_n_6;
  wire rst;
  wire rst_d1;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire [6:0]wr_pntr_ext;
  wire wrpp1_inst_n_0;
  wire wrpp1_inst_n_1;
  wire wrpp1_inst_n_2;
  wire wrpp1_inst_n_3;
  wire wrpp1_inst_n_4;
  wire wrpp1_inst_n_5;
  wire wrpp1_inst_n_6;
  wire xpm_fifo_rst_inst_n_1;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ;
  wire \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ;
  wire [73:0]\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED ;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign full_n = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h6A85)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(ram_empty_i),
        .O(next_fwft_state__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h7C)) 
    \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state__0[1]));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[0]),
        .Q(curr_fwft_state[0]),
        .R(xpm_fifo_rst_inst_n_1));
  (* FSM_ENCODED_STATES = "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(next_fwft_state__0[1]),
        .Q(curr_fwft_state[1]),
        .R(xpm_fifo_rst_inst_n_1));
  GND GND
       (.G(\<const0> ));
  LUT4 #(
    .INIT(16'hF380)) 
    \gen_fwft.empty_fwft_i_i_1 
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(empty),
        .O(data_valid_fwft1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_fwft.empty_fwft_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(data_valid_fwft1),
        .Q(empty),
        .S(xpm_fifo_rst_inst_n_1));
  FDRE #(
    .INIT(1'b0)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_full_i0),
        .Q(full),
        .R(xpm_fifo_rst_inst_n_1));
  FDSE #(
    .INIT(1'b1)) 
    \gen_pntr_flags_cc.ram_empty_i_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .Q(ram_empty_i),
        .S(xpm_fifo_rst_inst_n_1));
  (* ADDR_WIDTH_A = "7" *) 
  (* ADDR_WIDTH_B = "7" *) 
  (* AUTO_SLEEP_TIME = "0" *) 
  (* BYTE_WRITE_WIDTH_A = "74" *) 
  (* BYTE_WRITE_WIDTH_B = "74" *) 
  (* CASCADE_HEIGHT = "0" *) 
  (* CLOCKING_MODE = "0" *) 
  (* ECC_BIT_RANGE = "[7:0]" *) 
  (* ECC_MODE = "0" *) 
  (* ECC_TYPE = "NONE" *) 
  (* IGNORE_INIT_SYNTH = "0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* MAX_NUM_CHAR = "0" *) 
  (* \MEM.ADDRESS_SPACE  *) 
  (* \MEM.ADDRESS_SPACE_BEGIN  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_LSB  = "0" *) 
  (* \MEM.ADDRESS_SPACE_DATA_MSB  = "73" *) 
  (* \MEM.ADDRESS_SPACE_END  = "511" *) 
  (* \MEM.CORE_MEMORY_WIDTH  = "74" *) 
  (* MEMORY_INIT_FILE = "none" *) 
  (* MEMORY_INIT_PARAM = "" *) 
  (* MEMORY_OPTIMIZATION = "true" *) 
  (* MEMORY_PRIMITIVE = "2" *) 
  (* MEMORY_SIZE = "9472" *) 
  (* MEMORY_TYPE = "1" *) 
  (* MESSAGE_CONTROL = "0" *) 
  (* NUM_CHAR_LOC = "0" *) 
  (* P_ECC_MODE = "no_ecc" *) 
  (* P_ENABLE_BYTE_WRITE_A = "0" *) 
  (* P_ENABLE_BYTE_WRITE_B = "0" *) 
  (* P_MAX_DEPTH_DATA = "128" *) 
  (* P_MEMORY_OPT = "yes" *) 
  (* P_MEMORY_PRIMITIVE = "block" *) 
  (* P_MIN_WIDTH_DATA = "74" *) 
  (* P_MIN_WIDTH_DATA_A = "74" *) 
  (* P_MIN_WIDTH_DATA_B = "74" *) 
  (* P_MIN_WIDTH_DATA_ECC = "74" *) 
  (* P_MIN_WIDTH_DATA_LDW = "4" *) 
  (* P_MIN_WIDTH_DATA_SHFT = "74" *) 
  (* P_NUM_COLS_WRITE_A = "1" *) 
  (* P_NUM_COLS_WRITE_B = "1" *) 
  (* P_NUM_ROWS_READ_A = "1" *) 
  (* P_NUM_ROWS_READ_B = "1" *) 
  (* P_NUM_ROWS_WRITE_A = "1" *) 
  (* P_NUM_ROWS_WRITE_B = "1" *) 
  (* P_SDP_WRITE_MODE = "no" *) 
  (* P_WIDTH_ADDR_LSB_READ_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
  (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) 
  (* P_WIDTH_ADDR_READ_A = "7" *) 
  (* P_WIDTH_ADDR_READ_B = "7" *) 
  (* P_WIDTH_ADDR_WRITE_A = "7" *) 
  (* P_WIDTH_ADDR_WRITE_B = "7" *) 
  (* P_WIDTH_COL_WRITE_A = "74" *) 
  (* P_WIDTH_COL_WRITE_B = "74" *) 
  (* READ_DATA_WIDTH_A = "74" *) 
  (* READ_DATA_WIDTH_B = "74" *) 
  (* READ_LATENCY_A = "2" *) 
  (* READ_LATENCY_B = "2" *) 
  (* READ_RESET_VALUE_A = "0" *) 
  (* READ_RESET_VALUE_B = "0" *) 
  (* RST_MODE_A = "SYNC" *) 
  (* RST_MODE_B = "SYNC" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_EMBEDDED_CONSTRAINT = "0" *) 
  (* USE_MEM_INIT = "0" *) 
  (* USE_MEM_INIT_MMI = "0" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WRITE_DATA_WIDTH_A = "74" *) 
  (* WRITE_DATA_WIDTH_B = "74" *) 
  (* WRITE_MODE_A = "2" *) 
  (* WRITE_MODE_B = "2" *) 
  (* WRITE_PROTECT = "1" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* rsta_loop_iter = "76" *) 
  (* rstb_loop_iter = "76" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1 \gen_sdpram.xpm_memory_base_inst 
       (.addra(wr_pntr_ext),
        .addrb(rd_pntr_ext),
        .clka(wr_clk),
        .clkb(1'b0),
        .dbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED ),
        .dbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED ),
        .dina(din),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(\NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED [73:0]),
        .doutb(dout),
        .ena(1'b0),
        .enb(rdp_inst_n_2),
        .injectdbiterra(1'b0),
        .injectdbiterrb(1'b0),
        .injectsbiterra(1'b0),
        .injectsbiterrb(1'b0),
        .regcea(1'b0),
        .regceb(\gen_fwft.ram_regout_en ),
        .rsta(1'b0),
        .rstb(xpm_fifo_rst_inst_n_1),
        .sbiterra(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED ),
        .sbiterrb(\NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED ),
        .sleep(sleep),
        .wea(ram_wr_en_pf),
        .web(1'b0));
  LUT3 #(
    .INIT(8'h62)) 
    \gen_sdpram.xpm_memory_base_inst_i_3 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .O(\gen_fwft.ram_regout_en ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2 rdp_inst
       (.E(ram_wr_en_pf),
        .Q(rd_pntr_ext),
        .\count_value_i_reg[0]_0 (curr_fwft_state),
        .\count_value_i_reg[0]_1 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_2),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg (full),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0 (wr_pntr_ext),
        .\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_1 ({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_full_i0(ram_full_i0),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3 rdpp1_inst
       (.E(rdp_inst_n_2),
        .Q({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[1]_0 (curr_fwft_state),
        .ram_empty_i(ram_empty_i),
        .rd_en(rd_en),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_28 rst_d1_inst
       (.Q(xpm_fifo_rst_inst_n_1),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized2_29 wrp_inst
       (.E(ram_wr_en_pf),
        .Q(wr_pntr_ext),
        .\count_value_i_reg[5]_0 (full),
        .\count_value_i_reg[6]_0 (xpm_fifo_rst_inst_n_1),
        .enb(rdp_inst_n_2),
        .\gen_pntr_flags_cc.ram_empty_i_reg ({rdpp1_inst_n_0,rdpp1_inst_n_1,rdpp1_inst_n_2,rdpp1_inst_n_3,rdpp1_inst_n_4,rdpp1_inst_n_5,rdpp1_inst_n_6}),
        .leaving_empty0(leaving_empty0),
        .ram_empty_i(ram_empty_i),
        .ram_empty_i0(ram_empty_i0),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_30 wrpp1_inst
       (.E(ram_wr_en_pf),
        .Q({wrpp1_inst_n_0,wrpp1_inst_n_1,wrpp1_inst_n_2,wrpp1_inst_n_3,wrpp1_inst_n_4,wrpp1_inst_n_5,wrpp1_inst_n_6}),
        .\count_value_i_reg[0]_0 (xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[5]_0 (full),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_31 xpm_fifo_rst_inst
       (.E(ram_wr_en_pf),
        .Q(xpm_fifo_rst_inst_n_1),
        .\count_value_i_reg[6] (full),
        .rst(rst),
        .rst_d1(rst_d1),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_28
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_reg_bit" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_48
   (rst_d1,
    Q,
    wr_clk);
  output rst_d1;
  input [0:0]Q;
  input wr_clk;

  wire [0:0]Q;
  wire rst_d1;
  wire wr_clk;

  FDRE #(
    .INIT(1'b0)) 
    d_out_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(Q),
        .Q(rst_d1),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
   (ram_full_i0,
    E,
    Q,
    going_full1,
    leaving_empty0,
    enb,
    full,
    wr_en,
    rst_d1,
    rst,
    wr_clk);
  output ram_full_i0;
  output [0:0]E;
  output [0:0]Q;
  input going_full1;
  input leaving_empty0;
  input enb;
  input full;
  input wr_en;
  input rst_d1;
  input rst;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire enb;
  wire full;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire going_full1;
  wire leaving_empty0;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire ram_full_i0;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT5 #(
    .INIT(32'h0FFF0088)) 
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1 
       (.I0(E),
        .I1(going_full1),
        .I2(leaving_empty0),
        .I3(enb),
        .I4(full),
        .O(ram_full_i0));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(full),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_31
   (E,
    Q,
    wr_en,
    \count_value_i_reg[6] ,
    rst_d1,
    rst,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input wr_en;
  input \count_value_i_reg[6] ;
  input rst_d1;
  input rst;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[6] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[6] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "xpm_fifo_rst" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_51
   (E,
    Q,
    wr_en,
    \count_value_i_reg[6] ,
    rst_d1,
    rst,
    wr_clk);
  output [0:0]E;
  output [0:0]Q;
  input wr_en;
  input \count_value_i_reg[6] ;
  input rst_d1;
  input rst;
  input wr_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire \count_value_i_reg[6] ;
  wire [1:0]\gen_rst_cc.fifo_wr_rst_cc ;
  wire p_0_in;
  wire \power_on_rst_reg_n_0_[0] ;
  wire rst;
  wire rst_d1;
  wire rst_i;
  wire wr_clk;
  wire wr_en;

  LUT2 #(
    .INIT(4'hE)) 
    \gen_rst_cc.fifo_wr_rst_cc[2]_i_1 
       (.I0(p_0_in),
        .I1(rst),
        .O(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [0]),
        .Q(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .S(rst_i));
  FDSE #(
    .INIT(1'b0)) 
    \gen_rst_cc.fifo_wr_rst_cc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gen_rst_cc.fifo_wr_rst_cc [1]),
        .Q(Q),
        .S(rst_i));
  LUT4 #(
    .INIT(16'h0002)) 
    \gen_sdpram.xpm_memory_base_inst_i_1 
       (.I0(wr_en),
        .I1(\count_value_i_reg[6] ),
        .I2(Q),
        .I3(rst_d1),
        .O(E));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(\power_on_rst_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \power_on_rst_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\power_on_rst_reg_n_0_[0] ),
        .Q(p_0_in),
        .R(1'b0));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "0" *) (* PROG_EMPTY_THRESH = "10" *) 
(* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) (* P_ECC_MODE = "0" *) 
(* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) (* P_WAKEUP_TIME = "2" *) 
(* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "75" *) (* READ_MODE = "fwft" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH = "75" *) (* WR_DATA_COUNT_WIDTH = "8" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [74:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [74:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [74:0]din;
  wire [74:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [7:3]\^wr_data_count ;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [2:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7:3] = \^wr_data_count [7:3];
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "9600" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "75" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "75" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count({\^wr_data_count ,NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[2:0]}),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "auto" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "16" *) (* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "0" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "9" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "9" *) (* WR_DATA_COUNT_WIDTH = "5" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [8:0]din;
  output full;
  output prog_full;
  output [4:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [8:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [8:0]din;
  wire [8:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire [4:0]wr_data_count;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "0" *) 
  (* FIFO_MEM_TYPE = "0" *) 
  (* FIFO_READ_DEPTH = "16" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "144" *) 
  (* FIFO_WRITE_DEPTH = "16" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "11" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "11" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "5" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "4" *) 
  (* READ_DATA_WIDTH = "9" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "9" *) 
  (* WR_DATA_COUNT_WIDTH = "5" *) 
  (* WR_DC_WIDTH_EXT = "5" *) 
  (* WR_DEPTH_LOG = "4" *) 
  (* WR_PNTR_WIDTH = "4" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "4" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(wr_data_count),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* CASCADE_HEIGHT = "0" *) (* DOUT_RESET_VALUE = "0" *) (* ECC_MODE = "no_ecc" *) 
(* EN_ADV_FEATURE_SYNC = "16'b0001111100011111" *) (* FIFO_MEMORY_TYPE = "block" *) (* FIFO_READ_LATENCY = "0" *) 
(* FIFO_WRITE_DEPTH = "128" *) (* FULL_RESET_VALUE = "0" *) (* ORIG_REF_NAME = "xpm_fifo_sync" *) 
(* PROG_EMPTY_THRESH = "10" *) (* PROG_FULL_THRESH = "10" *) (* P_COMMON_CLOCK = "1" *) 
(* P_ECC_MODE = "0" *) (* P_FIFO_MEMORY_TYPE = "2" *) (* P_READ_MODE = "1" *) 
(* P_WAKEUP_TIME = "2" *) (* RD_DATA_COUNT_WIDTH = "4" *) (* READ_DATA_WIDTH = "74" *) 
(* READ_MODE = "fwft" *) (* SIM_ASSERT_CHK = "0" *) (* USE_ADV_FEATURES = "1F1F" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH = "74" *) (* WR_DATA_COUNT_WIDTH = "8" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized3
   (sleep,
    rst,
    wr_clk,
    wr_en,
    din,
    full,
    prog_full,
    wr_data_count,
    overflow,
    wr_rst_busy,
    almost_full,
    wr_ack,
    rd_en,
    dout,
    empty,
    prog_empty,
    rd_data_count,
    underflow,
    rd_rst_busy,
    almost_empty,
    data_valid,
    injectsbiterr,
    injectdbiterr,
    sbiterr,
    dbiterr);
  input sleep;
  input rst;
  input wr_clk;
  input wr_en;
  input [73:0]din;
  output full;
  output prog_full;
  output [7:0]wr_data_count;
  output overflow;
  output wr_rst_busy;
  output almost_full;
  output wr_ack;
  input rd_en;
  output [73:0]dout;
  output empty;
  output prog_empty;
  output [3:0]rd_data_count;
  output underflow;
  output rd_rst_busy;
  output almost_empty;
  output data_valid;
  input injectsbiterr;
  input injectdbiterr;
  output sbiterr;
  output dbiterr;

  wire \<const0> ;
  wire [73:0]din;
  wire [73:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire rst;
  wire sleep;
  wire wr_clk;
  wire wr_en;
  wire NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_full_n_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_overflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_underflow_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED;
  wire NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED;
  wire [3:0]NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED;
  wire [7:0]NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign data_valid = \<const0> ;
  assign dbiterr = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* CASCADE_HEIGHT = "0" *) 
  (* CDC_DEST_SYNC_FF = "2" *) 
  (* COMMON_CLOCK = "1" *) 
  (* DOUT_RESET_VALUE = "0" *) 
  (* ECC_MODE = "0" *) 
  (* ENABLE_ECC = "0" *) 
  (* EN_ADV_FEATURE = "16'b0001111100011111" *) 
  (* EN_AE = "1'b1" *) 
  (* EN_AF = "1'b1" *) 
  (* EN_DVLD = "1'b1" *) 
  (* EN_OF = "1'b1" *) 
  (* EN_PE = "1'b1" *) 
  (* EN_PF = "1'b1" *) 
  (* EN_RDC = "1'b1" *) 
  (* EN_UF = "1'b1" *) 
  (* EN_WACK = "1'b1" *) 
  (* EN_WDC = "1'b1" *) 
  (* FG_EQ_ASYM_DOUT = "1'b0" *) 
  (* FIFO_MEMORY_TYPE = "2" *) 
  (* FIFO_MEM_TYPE = "2" *) 
  (* FIFO_READ_DEPTH = "128" *) 
  (* FIFO_READ_LATENCY = "0" *) 
  (* FIFO_SIZE = "9472" *) 
  (* FIFO_WRITE_DEPTH = "128" *) 
  (* FULL_RESET_VALUE = "0" *) 
  (* FULL_RST_VAL = "1'b0" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* PE_THRESH_ADJ = "8" *) 
  (* PE_THRESH_MAX = "123" *) 
  (* PE_THRESH_MIN = "5" *) 
  (* PF_THRESH_ADJ = "8" *) 
  (* PF_THRESH_MAX = "123" *) 
  (* PF_THRESH_MIN = "5" *) 
  (* PROG_EMPTY_THRESH = "10" *) 
  (* PROG_FULL_THRESH = "10" *) 
  (* RD_DATA_COUNT_WIDTH = "4" *) 
  (* RD_DC_WIDTH_EXT = "8" *) 
  (* RD_LATENCY = "2" *) 
  (* RD_MODE = "1" *) 
  (* RD_PNTR_WIDTH = "7" *) 
  (* READ_DATA_WIDTH = "74" *) 
  (* READ_MODE = "1" *) 
  (* READ_MODE_LL = "1" *) 
  (* RELATED_CLOCKS = "0" *) 
  (* REMOVE_WR_RD_PROT_LOGIC = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* USE_ADV_FEATURES = "1F1F" *) 
  (* VERSION = "0" *) 
  (* WAKEUP_TIME = "0" *) 
  (* WIDTH_RATIO = "1" *) 
  (* WRITE_DATA_WIDTH = "74" *) 
  (* WR_DATA_COUNT_WIDTH = "8" *) 
  (* WR_DC_WIDTH_EXT = "8" *) 
  (* WR_DEPTH_LOG = "7" *) 
  (* WR_PNTR_WIDTH = "7" *) 
  (* WR_RD_RATIO = "0" *) 
  (* WR_WIDTH_LOG = "7" *) 
  (* XPM_MODULE = "TRUE" *) 
  (* both_stages_valid = "3" *) 
  (* invalid = "0" *) 
  (* stage1_valid = "2" *) 
  (* stage2_valid = "1" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1 xpm_fifo_base_inst
       (.almost_empty(NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED),
        .data_valid(NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED),
        .dbiterr(NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .full_n(NLW_xpm_fifo_base_inst_full_n_UNCONNECTED),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .overflow(NLW_xpm_fifo_base_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED),
        .prog_full(NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED),
        .rd_clk(1'b0),
        .rd_data_count(NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED[3:0]),
        .rd_en(rd_en),
        .rd_rst_busy(NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED),
        .rst(rst),
        .sbiterr(NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED),
        .sleep(sleep),
        .underflow(NLW_xpm_fifo_base_inst_underflow_UNCONNECTED),
        .wr_ack(NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED[7:0]),
        .wr_en(wr_en),
        .wr_rst_busy(NLW_xpm_fifo_base_inst_wr_rst_busy_UNCONNECTED));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "75" *) (* BYTE_WRITE_WIDTH_B = "75" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "9600" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* P_ECC_MODE = "no_ecc" *) 
(* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) (* P_MAX_DEPTH_DATA = "128" *) 
(* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) (* P_MIN_WIDTH_DATA = "75" *) 
(* P_MIN_WIDTH_DATA_A = "75" *) (* P_MIN_WIDTH_DATA_B = "75" *) (* P_MIN_WIDTH_DATA_ECC = "75" *) 
(* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "75" *) (* P_NUM_COLS_WRITE_A = "1" *) 
(* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) (* P_NUM_ROWS_READ_B = "1" *) 
(* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) (* P_SDP_WRITE_MODE = "no" *) 
(* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) (* P_WIDTH_ADDR_READ_B = "7" *) 
(* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) (* P_WIDTH_COL_WRITE_A = "75" *) 
(* P_WIDTH_COL_WRITE_B = "75" *) (* READ_DATA_WIDTH_A = "75" *) (* READ_DATA_WIDTH_B = "75" *) 
(* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) (* READ_RESET_VALUE_A = "0" *) 
(* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) (* RST_MODE_B = "SYNC" *) 
(* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) (* USE_MEM_INIT = "0" *) 
(* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) (* WAKEUP_TIME = "0" *) 
(* WRITE_DATA_WIDTH_A = "75" *) (* WRITE_DATA_WIDTH_B = "75" *) (* WRITE_MODE_A = "2" *) 
(* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "soft" *) (* rsta_loop_iter = "76" *) (* rstb_loop_iter = "76" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [74:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [74:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [74:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [74:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [74:0]dina;
  wire [74:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire [15:3]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[74] = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(doutb[31:0]),
        .DOBDO(doutb[63:32]),
        .DOPADOP(doutb[67:64]),
        .DOPBDOP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "74" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d3" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "74" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9600" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "74" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[74:72]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [15:3],doutb[74:72]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule

(* ADDR_WIDTH_A = "4" *) (* ADDR_WIDTH_B = "4" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "9" *) (* BYTE_WRITE_WIDTH_B = "9" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "0" *) (* MEMORY_SIZE = "144" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "16" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "auto" *) 
(* P_MIN_WIDTH_DATA = "9" *) (* P_MIN_WIDTH_DATA_A = "9" *) (* P_MIN_WIDTH_DATA_B = "9" *) 
(* P_MIN_WIDTH_DATA_ECC = "9" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "9" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "yes" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "4" *) 
(* P_WIDTH_ADDR_READ_B = "4" *) (* P_WIDTH_ADDR_WRITE_A = "4" *) (* P_WIDTH_ADDR_WRITE_B = "4" *) 
(* P_WIDTH_COL_WRITE_A = "9" *) (* P_WIDTH_COL_WRITE_B = "9" *) (* READ_DATA_WIDTH_A = "9" *) 
(* READ_DATA_WIDTH_B = "9" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "9" *) (* WRITE_DATA_WIDTH_B = "9" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "12" *) 
(* rstb_loop_iter = "12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [3:0]addra;
  input [8:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [8:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [3:0]addrb;
  input [8:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [8:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [3:0]addra;
  wire [3:0]addrb;
  wire clka;
  wire [8:0]dina;
  wire [8:0]doutb;
  wire enb;
  wire [8:0]\gen_rd_b.doutb_reg0 ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[0] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[1] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[2] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[3] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[4] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[5] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[6] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[7] ;
  wire \gen_rd_b.doutb_reg_reg_n_0_[8] ;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED ;
  wire [1:1]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[0] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [0]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[1] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [1]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[2] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [2]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[3] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [3]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[4] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [4]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[5] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [5]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[6] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [6]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[7] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [7]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .R(1'b0));
  (* dram_emb_xdc = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.doutb_reg_reg[8] 
       (.C(clka),
        .CE(enb),
        .D(\gen_rd_b.doutb_reg0 [8]),
        .Q(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[0] ),
        .Q(doutb[0]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[1] ),
        .Q(doutb[1]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[2] ),
        .Q(doutb[2]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[3] ),
        .Q(doutb[3]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[4] ),
        .Q(doutb[4]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[5] ),
        .Q(doutb[5]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[6] ),
        .Q(doutb[6]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[7] ),
        .Q(doutb[7]),
        .R(rstb));
  FDRE #(
    .INIT(1'b0)) 
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8] 
       (.C(clka),
        .CE(regceb),
        .D(\gen_rd_b.doutb_reg_reg_n_0_[8] ),
        .Q(doutb[8]),
        .R(rstb));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[1:0]),
        .DIB(dina[3:2]),
        .DIC(dina[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [1:0]),
        .DOB(\gen_rd_b.doutb_reg0 [3:2]),
        .DOC(\gen_rd_b.doutb_reg0 [5:4]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "144" *) 
  (* RTL_RAM_NAME = "gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "15" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "8" *) 
  RAM32M #(
    .INIT_A(64'h0000000000000000),
    .INIT_B(64'h0000000000000000),
    .INIT_C(64'h0000000000000000),
    .INIT_D(64'h0000000000000000)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8 
       (.ADDRA({1'b0,addrb}),
        .ADDRB({1'b0,addrb}),
        .ADDRC({1'b0,addrb}),
        .ADDRD({1'b0,addra}),
        .DIA(dina[7:6]),
        .DIB({1'b0,dina[8]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(\gen_rd_b.doutb_reg0 [7:6]),
        .DOB({\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED [1],\gen_rd_b.doutb_reg0 [8]}),
        .DOC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED [1:0]),
        .WCLK(clka),
        .WE(wea));
endmodule

(* ADDR_WIDTH_A = "7" *) (* ADDR_WIDTH_B = "7" *) (* AUTO_SLEEP_TIME = "0" *) 
(* BYTE_WRITE_WIDTH_A = "74" *) (* BYTE_WRITE_WIDTH_B = "74" *) (* CASCADE_HEIGHT = "0" *) 
(* CLOCKING_MODE = "0" *) (* ECC_BIT_RANGE = "[7:0]" *) (* ECC_MODE = "0" *) 
(* ECC_TYPE = "NONE" *) (* IGNORE_INIT_SYNTH = "0" *) (* MAX_NUM_CHAR = "0" *) 
(* MEMORY_INIT_FILE = "none" *) (* MEMORY_INIT_PARAM = "" *) (* MEMORY_OPTIMIZATION = "true" *) 
(* MEMORY_PRIMITIVE = "2" *) (* MEMORY_SIZE = "9472" *) (* MEMORY_TYPE = "1" *) 
(* MESSAGE_CONTROL = "0" *) (* NUM_CHAR_LOC = "0" *) (* ORIG_REF_NAME = "xpm_memory_base" *) 
(* P_ECC_MODE = "no_ecc" *) (* P_ENABLE_BYTE_WRITE_A = "0" *) (* P_ENABLE_BYTE_WRITE_B = "0" *) 
(* P_MAX_DEPTH_DATA = "128" *) (* P_MEMORY_OPT = "yes" *) (* P_MEMORY_PRIMITIVE = "block" *) 
(* P_MIN_WIDTH_DATA = "74" *) (* P_MIN_WIDTH_DATA_A = "74" *) (* P_MIN_WIDTH_DATA_B = "74" *) 
(* P_MIN_WIDTH_DATA_ECC = "74" *) (* P_MIN_WIDTH_DATA_LDW = "4" *) (* P_MIN_WIDTH_DATA_SHFT = "74" *) 
(* P_NUM_COLS_WRITE_A = "1" *) (* P_NUM_COLS_WRITE_B = "1" *) (* P_NUM_ROWS_READ_A = "1" *) 
(* P_NUM_ROWS_READ_B = "1" *) (* P_NUM_ROWS_WRITE_A = "1" *) (* P_NUM_ROWS_WRITE_B = "1" *) 
(* P_SDP_WRITE_MODE = "no" *) (* P_WIDTH_ADDR_LSB_READ_A = "0" *) (* P_WIDTH_ADDR_LSB_READ_B = "0" *) 
(* P_WIDTH_ADDR_LSB_WRITE_A = "0" *) (* P_WIDTH_ADDR_LSB_WRITE_B = "0" *) (* P_WIDTH_ADDR_READ_A = "7" *) 
(* P_WIDTH_ADDR_READ_B = "7" *) (* P_WIDTH_ADDR_WRITE_A = "7" *) (* P_WIDTH_ADDR_WRITE_B = "7" *) 
(* P_WIDTH_COL_WRITE_A = "74" *) (* P_WIDTH_COL_WRITE_B = "74" *) (* READ_DATA_WIDTH_A = "74" *) 
(* READ_DATA_WIDTH_B = "74" *) (* READ_LATENCY_A = "2" *) (* READ_LATENCY_B = "2" *) 
(* READ_RESET_VALUE_A = "0" *) (* READ_RESET_VALUE_B = "0" *) (* RST_MODE_A = "SYNC" *) 
(* RST_MODE_B = "SYNC" *) (* SIM_ASSERT_CHK = "0" *) (* USE_EMBEDDED_CONSTRAINT = "0" *) 
(* USE_MEM_INIT = "0" *) (* USE_MEM_INIT_MMI = "0" *) (* VERSION = "0" *) 
(* WAKEUP_TIME = "0" *) (* WRITE_DATA_WIDTH_A = "74" *) (* WRITE_DATA_WIDTH_B = "74" *) 
(* WRITE_MODE_A = "2" *) (* WRITE_MODE_B = "2" *) (* WRITE_PROTECT = "1" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "soft" *) (* rsta_loop_iter = "76" *) 
(* rstb_loop_iter = "76" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1
   (sleep,
    clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    injectsbiterra,
    injectdbiterra,
    douta,
    sbiterra,
    dbiterra,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    injectsbiterrb,
    injectdbiterrb,
    doutb,
    sbiterrb,
    dbiterrb);
  input sleep;
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [6:0]addra;
  input [73:0]dina;
  input injectsbiterra;
  input injectdbiterra;
  output [73:0]douta;
  output sbiterra;
  output dbiterra;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [6:0]addrb;
  input [73:0]dinb;
  input injectsbiterrb;
  input injectdbiterrb;
  output [73:0]doutb;
  output sbiterrb;
  output dbiterrb;

  wire \<const0> ;
  wire [6:0]addra;
  wire [6:0]addrb;
  wire clka;
  wire [73:0]dina;
  wire [73:0]doutb;
  wire enb;
  wire regceb;
  wire rstb;
  wire sleep;
  wire [0:0]wea;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ;
  wire [7:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire [15:2]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED ;

  assign dbiterra = \<const0> ;
  assign dbiterrb = \<const0> ;
  assign douta[73] = \<const0> ;
  assign douta[72] = \<const0> ;
  assign douta[71] = \<const0> ;
  assign douta[70] = \<const0> ;
  assign douta[69] = \<const0> ;
  assign douta[68] = \<const0> ;
  assign douta[67] = \<const0> ;
  assign douta[66] = \<const0> ;
  assign douta[65] = \<const0> ;
  assign douta[64] = \<const0> ;
  assign douta[63] = \<const0> ;
  assign douta[62] = \<const0> ;
  assign douta[61] = \<const0> ;
  assign douta[60] = \<const0> ;
  assign douta[59] = \<const0> ;
  assign douta[58] = \<const0> ;
  assign douta[57] = \<const0> ;
  assign douta[56] = \<const0> ;
  assign douta[55] = \<const0> ;
  assign douta[54] = \<const0> ;
  assign douta[53] = \<const0> ;
  assign douta[52] = \<const0> ;
  assign douta[51] = \<const0> ;
  assign douta[50] = \<const0> ;
  assign douta[49] = \<const0> ;
  assign douta[48] = \<const0> ;
  assign douta[47] = \<const0> ;
  assign douta[46] = \<const0> ;
  assign douta[45] = \<const0> ;
  assign douta[44] = \<const0> ;
  assign douta[43] = \<const0> ;
  assign douta[42] = \<const0> ;
  assign douta[41] = \<const0> ;
  assign douta[40] = \<const0> ;
  assign douta[39] = \<const0> ;
  assign douta[38] = \<const0> ;
  assign douta[37] = \<const0> ;
  assign douta[36] = \<const0> ;
  assign douta[35] = \<const0> ;
  assign douta[34] = \<const0> ;
  assign douta[33] = \<const0> ;
  assign douta[32] = \<const0> ;
  assign douta[31] = \<const0> ;
  assign douta[30] = \<const0> ;
  assign douta[29] = \<const0> ;
  assign douta[28] = \<const0> ;
  assign douta[27] = \<const0> ;
  assign douta[26] = \<const0> ;
  assign douta[25] = \<const0> ;
  assign douta[24] = \<const0> ;
  assign douta[23] = \<const0> ;
  assign douta[22] = \<const0> ;
  assign douta[21] = \<const0> ;
  assign douta[20] = \<const0> ;
  assign douta[19] = \<const0> ;
  assign douta[18] = \<const0> ;
  assign douta[17] = \<const0> ;
  assign douta[16] = \<const0> ;
  assign douta[15] = \<const0> ;
  assign douta[14] = \<const0> ;
  assign douta[13] = \<const0> ;
  assign douta[12] = \<const0> ;
  assign douta[11] = \<const0> ;
  assign douta[10] = \<const0> ;
  assign douta[9] = \<const0> ;
  assign douta[8] = \<const0> ;
  assign douta[7] = \<const0> ;
  assign douta[6] = \<const0> ;
  assign douta[5] = \<const0> ;
  assign douta[4] = \<const0> ;
  assign douta[3] = \<const0> ;
  assign douta[2] = \<const0> ;
  assign douta[1] = \<const0> ;
  assign douta[0] = \<const0> ;
  assign sbiterra = \<const0> ;
  assign sbiterrb = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTA.DATA_LSB  = "0" *) 
  (* \MEM.PORTA.DATA_MSB  = "71" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p8_d64" *) 
  (* \MEM.PORTB.DATA_LSB  = "0" *) 
  (* \MEM.PORTB.DATA_MSB  = "71" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9472" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "71" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(72),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(72)) 
    \gen_wr_a.gen_word_narrow.mem_reg_0 
       (.ADDRARDADDR({1'b1,1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED ),
        .DIADI(dina[31:0]),
        .DIBDI(dina[63:32]),
        .DIPADIP(dina[67:64]),
        .DIPBDIP(dina[71:68]),
        .DOADO(doutb[31:0]),
        .DOBDO(doutb[63:32]),
        .DOPADOP(doutb[67:64]),
        .DOPBDOP(doutb[71:68]),
        .ECCPARITY(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea,wea,wea,wea,wea}));
  (* \MEM.PORTA.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTA.ADDRESS_END  = "511" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTA.DATA_LSB  = "72" *) 
  (* \MEM.PORTA.DATA_MSB  = "73" *) 
  (* \MEM.PORTB.ADDRESS_BEGIN  = "0" *) 
  (* \MEM.PORTB.ADDRESS_END  = "511" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d2" *) 
  (* \MEM.PORTB.DATA_LSB  = "72" *) 
  (* \MEM.PORTB.DATA_MSB  = "73" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "9472" *) 
  (* RTL_RAM_NAME = "U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "72" *) 
  (* ram_slice_end = "73" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \gen_wr_a.gen_word_narrow.mem_reg_1 
       (.ADDRARDADDR({1'b0,1'b0,addrb,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,addra,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,dina[73:72]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b1,1'b1}),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO({\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED [15:2],doutb[73:72]}),
        .DOBDO(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(enb),
        .ENBWREN(1'b1),
        .REGCEAREGCE(regceb),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(rstb),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({wea,wea,wea,wea}));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
b86LPBxp9XK3lqXlu/dc5aLP9WiKv6WwbOXXedfEKjhdmbCg/VjZriekK3kqM5IPoildyAfC04yc
hzsd6x9Y4g==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
m2pV60YXog+bNI2ZA4NZCANzxZJdQHtDdPKKjDhCD0FKgrTHRn+DRRkMYusdXr3WwlBLc/cGPn1P
167GlEtaCXTc9Lnq529wFcRLdKEranSwlcB1dQHPTr4JH9EAY1gU30lz2VGYYggpCWhMnYSkG7tk
K5Qc8O28J8/fhUtFEy8=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
zqVyYOghjlVY2CPHh7tSIkLES7IJgkeN/szwM2HysNPDnyR7sHFD3EW5h8S9x4oXAddfQqXiG0mG
FurF86KtA5IgWylwrHIeTPasaddQq1yTfxKUCiHNQnHoTikiz+SuFpXx/tHg8RR6HG9AP9lSd9I3
tg7N398+/F80QQ/9qN1Gt0FlZM3a560MeHL9NlVw2W0g+6ZTvPmVOESZZF14EVbWDok0+JUZKmhI
zJ2OnU3r/Qy38VpoYIAKnkheDMPFCsgo7Bd94hzo4hhrerSfY36t89FBfa+bUhwxyVfbmE2PwFR4
eKYA1OhfuL3S9edzq8L9RNJntWdCB6e0YeYZ1Q==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
vFt7ve2wjSbDMjHNYCmbeROglL7PtgoR9OrslgVqX6PNDTLHhS3sapUeADtcg8KbYj7V6gtWUk5V
vbatq8okUNQlf1NcYidEIGZic4Acm9EhB/anpcRvdKlR621ENjZiEUC02KIStWqzYWW9R1SxZPhw
b2I7D5CSIyGy9q+AXrcH1h5xM3n9UxLi+t3t5Xfo4bYCkmtny7b0bkZ34Xhj4ROlvDX4Q3sfsI6i
3q1f+9NjakHwF6m+LgPbo9Mh3+Z/eNW/6Exn4i100HE9PAxXTghiUZDhudHfm7YVDJpPXOg2HUYT
cc1sjYMZ4EFItg0NRe/bTuh0qO02L9APt5oV1A==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
L/A+l2Qf7sa4gXx0DGjCOI0gAQgB5eYs0pcp4wWqcltkb0QyPm0hsO421Ge79lj1DZPUvVye5F0i
pTUxp4gSGgnaUkTJ6cj5/XP6Ih6UOg/Sv5EqFb4g32hkcYsDY+9t0qJSyoLpJfrgCY/TzMkWkXnC
q6lk9OhnVIibb5uX07pCrBwT2IUEWQoat/RGLGVlSTgReGHtXW0W5QBLDi5nlKHBnKkoJFSiIyBg
jt8Y67kT+/WCQ+NAoqtTip8E9gTtNthAS8VRPD7d9XUzqqXM+AxAwos5WhYMD0drkigHlwqpgGxg
d3wxC86BUMf+5D0SuZmsZ/j3PVDTTVzY6Rh8ZQ==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
s4T1RzJN6Wq7trOUi8Jg4Z9+j5f8vCTaGtYFBMsROHnKPgonv2UQ0O46PjXi04FnZln/lYu9kIah
jgZbr2eoYvrN2/ySQe0C3pHvCLYKsXtm+1CWkhBzw7Fhm7VMILeYSCzgTN493XxjnzifouGGVqqQ
PFFo0PJaqFtKCkLBP9k=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
JNuu0g+ZYB9c+YT78BIWXFfy7nZEM1JYcQN1d0+y2Eytbs+yFTFWs8mucajz3iopGvciX6yqqoqz
DUJ+beEK3AU1AMZ7tjHlmOM6KRpNVmX01T77wkx+9lnTyqgfMhLIfgy66BjGvqnSMbj1DXaj1dKY
rhXmR+JnWvJU+YyXL2jR80cpwkIzs+aOjLZsjpheViXj5YmJ8bW7dgm+3MsfoGjLaOAufiJ1CcCK
lUguSFs0vqjPX629QXBhcbTJ0lHlKOzfeZ+SURonxzy6PVjQsO/wwij64ZEtsOrIC8jsj2JSQJM6
6hM+T98hhEIbD+nOIb0p+PXU8KnXaZOIdx6ehA==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 239744)
`pragma protect data_block
arVsmqZj8q6ITO4adQ4YeW9sP9I9JhBfeihUBD0SbU3PR3Ocxxd7PhejaS463eKBpescMnBTWUoE
We2XWtXYnMGx6v4AZ7zpz7bAB1Qh02cVqeNSkPODPXE3sdyXjvCwAohrRfH/NSSMfQZwvMheAydu
4ZeT+Xoi+gNAljNyl5tdVIEzBfT7pHMm+McBi0f9KsfbnhZfgJql87Ym/rfOZPlsqmrFt8Vo5jUJ
WdeghJFGAolNHEIOXm/IScOmwHVF14zTZyqYLlJwH6bbc4VFbxhyq4ef0G0oajktHh/pOEHiiEtO
fKI6/GzzqpYLLCswyFE2OREpMKs4aNls8+baHKpEsvQL44G0VtI9cK++P9/KNM5x5Iq8VFlDm/fi
jZyJ9WeZlTlXfwZR3MaRxOpebWVTooimlcITFtWQBUloOQf5pal4I6axKbLI12rte/ac/VmrgUMu
Wgz/BkrVMw8cbuC5/0/2Er9vQpJQDKSUrisWTjiza+A1zwQ91lAvZTCrOmzl2yERNLNSUNS3NDSI
V0nS10VHUkkfpI7FqmbIOWteFKROknUXEPft/qF3D5R7ffhMBegJr5zaNFbFZnD1q1TN2OrW8Sj6
ExRGkhyKcYRD7w0PUO2pYFIC6PmSGJUXDXswlfA/0pVLU1TWQoa4hBiiTNLkfwoTtwuUVEpUuYzh
Tmo0xuKBSpvYK+wDsuB7ddmmXhepy6FfGmFDqSi4GX/wlLuiLS7e3LP8/Rvgz9T7AZ0kD690fTCY
yg0+HjYP3JhPru8I5xHuVf4/2qrxEYA8x+CqJpt7E1gKbekoKMAomYkKOFX91tDiIGUuaaa+cOZc
Pjx9x+qPai5e/xVkW3EvUXh+FbHNS8wfiW0t7rMKFV1qTlVcR1iF62ljslpsMQbjhw7E2mEQQgmL
h4PHuZvXn4CzTOJgzSI91AqqlL0pJI2pjIN0FxRcXSFvTLPs851k2kFXFxoz/TW/s0qawx84gGaO
oObbtPVA4f5MdMaBvqBzlcQ0fA+qC0FK/rP7IKt93MA7qxIEJS5/MGBW55QOlATROeDmMQhXAFJ3
0wjSr1or9K8QUEM6uiovXHOzpUCyzt1l9cgJOq2vzfxVkJa3eQUuVX30VWOu2w0fgmWywg+oCZ9C
h/IuAxcJs1KUO5nG0xwH1ZaV8p367UdW8pJGJEF6a8CXwXEnYuLCKUlZ5DohmSGmAbSvWGd25NjR
3bbOYiV1XFa96kUnoe8SSt0yMgFC5sgiVW8jg1xao/QfDuYNb7C+7bRudtKPlkT/viCJ/6p6aP6J
F+rvjBnEOVNsFtFR9m2YcvHju9BZttFJsAHXLCEk4EOSW2JuL8V97ZCoIW5LnEDjt4rkUePCdXcU
LpumuildQw8QMsj6UsxkRsacAINbC9pn1d/L/M0Tb1X2V0Rj4e9iHgxj97/84TQkepglJG49dk8E
C6aS0GPWP/1zzPZcMOAexLT/lXj8FNGZLxgShLX0TQ+yeN4yfnR7fasJj0lhEpE3Ii1G4XdvYE9j
dStVkqZs5xKazHRaw2CbmEQ5R5X8vW4hXhga3tMZIiGbA2dPnk1jXEd7z5ZVB3OKXPX1jeTohnaw
H/KR7m/TEk6Hz2DEa53ERU6GyflbUAtMukisoi3Au6ypg0kJjWLiyFdm2DkS55kxuNH+tgTHUL8h
YryggSOJGFdLuYavKbp7NHYo3byLTnVSnZN8hkmUlqKD4B9v3xdXBKEAsVHpmkLno4JkbZe/W4bg
AYTKr6Z5AuI68Rf7b+o1GXpJD+Snq07/xN8bYBdXyjk/9oMg4wGj2wev8e8REVMun3pQvjDnwXNd
cDeNr2rteg7O/s6Hx1B50ydgJAtdR5owUQFCYdM68Abmi+cunfIFEMrngIJo6JsWnR0QHQ5winkH
qDva8jz9H8w8rI0dO2LkQmN7Ly9kvHGd5tRQzrv032+ATAOc5SojWt5GgqzWgLPpWG0X1zrwsvSp
NcXgg73+ZWyjR0KKy8RTKl/uWq5/8n6UgGhq814noUdONbPSph+Km7ozNriGJm5U0dtrrSms6GfW
eJmMw4kB6WpqqVTS42Lq4U/6KjqHDpaW47HsXCefu7lGw2a8jJM7ZbTuuPenM/Id8VVUwtaiusW2
Qhm9wze5ABgvKHiHTT8G1nO3l/HyH8cxsiFQyPJIhjS02Okz+Ta04Cqr4V8Js14meBMaJmIr6UeM
P6gnEaWWYwc9mOmekfyYqGUM8DIb8Ksd6gsUjobUr3gdExnHW/IOz+B58nCHji2qbI/bNDD+q+SY
MG4t82r776OJL+tij6kRaUjdYuZRIJNR0ddS5IDVh/o7mlrtANG2FJbt36C9o19vUuWdR2FTguXc
KsDAeDATk4D4D/CoTzszBj8tN+GqOOZYtfHVgZGeecZO7QjktotKlV1pT8MDerXMtMr1DEuxXJdC
jzwZd4u+qhZuY5q+rBcN9gthGwO4Of6pteu31OOaDUERjk/w+hfiQ4jQDL4LbUtJ7wDZyTX/MbjB
RzMgImmNhGumRcSjjQ3CP0J9/aIFDlpA7AgU3RXtNgoup6NbMt2wMA5fSRAu8AE5MnMqfbGTusGr
Jciq5bF1LznMLLVzMRX4rTlCYEfxJCh1Cdft40CZ74FNhAVtvTrUO24/YfSWufiz8flVl9hV+Qns
kduQ5sw0rjyLeZ2TP2NcVBARb2JKuR1WG4UMk7aZmvWHabuXOZmTLdKQtzWVbkpnj62GLciQkXB8
mnYSETEXBGFQXJkoKj72A4APfMYuLzq/lDA/bF56o5tQONBplQsc21UuYtzhXWJsqki8mURkvIqN
AyFbs0ODgaO3nvIXr3oN9K43ujqTIVXlZaKrt+DcVI+RxFpdAzdROc+IFwuzYN/6E+WJy9uKPCv4
V4LcJ81mRu+EdY/ZdNupBS1vTokDzTXU9ZpNpNHNagBe0B2JNKHBpQNsGLf+sEP4gCyOZIV3zArS
6J/zGgsRZGX+wF4jJQkv3IYSMJ7rI1S7VEZOAaoIahJynfFNkOnnGD6CvTNCp7T7K25/Gi4iWQ1h
Fk3IAUuXb5VCcBqKVi+vGWb0uacB9R5eYAWP/cU5nYMn+y2irZgdJ3J5YRhM79KgMI47k9A+/3SM
1MCDDsn6k3tQwNlJVowODVMFosjr4Al2h0YnWZqWRt6I5Rfkt7S6XpJSb9NkPLTqN3Wm6u7+QIwZ
neEL5Pq9722heF8mYoa5rl+RO9OHZAsTcihwyOpN5T1vXO/olMKXWqlHqoVJrDUQP5JTW7lQlVjc
wLXG+/6UJvYa1ewjTW9i17duRa1ULUc9kwBNN0U7Q8kg7b3i0ucGo3lhvuWmqBhHVNuU/QMFTstY
juO18fRHv+BiOGdXnHOKah2DMSNrEGiVertzbFlqnOs+/obp06Duu9TkYg97E6M+BvrSm+at98Lo
mT/5qJDQ8ERGbXYPRFMfNr4M5+PkG8JaRKm7g2kCroY3YdDdcz73P7QgH0j4C/7GtGsfzRK4rdd5
I2BwyZ64JwUZiE+DB8Zk6MRpw7qw45Z8u60cjeEDF8B1lK/PEYmOl2c4PIjZuASrJRe5lqIfjEty
IzZXtVWv+GrjayU+gil4wvN9nwPQN3n33LcFSXCvMhTK4ld0Fl7+bwHqwi1rZTE8MgV/ktX3yXhc
GZ/XSYEKi93ZPKsymz9kCQIeSuxXGWoNSiCPLlhgoISPdU3DO8uFQGXMjd83iiytMFeI+IlgP8Nz
w2zEbYgQ5TOQYFSnW7trUVIZ/jrCXwHpFlIdRY8s5IJDipl0KpUqqCfun088Fa2jOA7Ff6J/UFmN
ZwdVaKXy8UgZ+Ccw7NdlIMP5Q4YQoQKOYoqExRNBwElNa4dwPCugaor31i7iGC7LRxLULffs5iAN
vWNs4k8/8rL8gRL5xp3ve+4MsEknJ1XDKbOXlCrfsXOVo32Y9tkCmqdHjM5DCY6kC5S40q73QboD
kktawd59xzoqkbUEJKeHCAR5IVBAebZV1ACkmqZxV75lcTr5gVUFIpJ+RWwK6eTwoOfAoBk6xQlP
7jTOWZo6dTDZBlWKmGmEZctwD1xRquJpmgfkWnkefIaRB6vaOiLa0OW9t5OCfIltIhIv0GrDRS+7
Z+hTH+Qmph3G4lVWrOd60nK9N8k8jqgjnyIgKpWW2e0gUC6DUkPN1mPz9J6ujDdqUPHEhNWnGBNc
vN9uZ7MEMLuHOyilMIBQbeDoJ5ioz7rYjG1E9dc6OGVmBz4sZJO7S2hbT5UyiMs+gxn3GFzxul9b
ZmP1pgI3VMHVtW/RJn1oGC3O/mfKLBAdfpsWn88gtqYz1jMAZllN07MLyBfFvWt2y2IoRazSPPJ7
ohHsmQXoKhXgTfAzGoudgh5QMPgKMX6vlt0Cr61eTVXaD2FMTptonpfbLBTOvh10LJ2rNccPcpdo
6PIAaziBjIJBF2Ronomy+07pHumy8LC6tRPHRFJ9iMPXKt7ljRtrSnYzzsTgoxhwtkAwA2SKrTSW
dmFf/gj2M27aUabdvQuAT9nKUZWj1Y2ShyNyrGkOSseaCozk37cuZXjxtr/OS5WJeWqXYEwdiLfh
NxLmOMmwZaJImk2ad05m/vXLXv14QGxQ9cJAp1mTH7tbqzWS9VAlXi9rKkB88vOtaEUYnUuzwYnY
OxoASFhjv6MXj6Ji8JssnD5nZS0DZ6P+szR50SCnVfj+ormafYxq9WtFN+vgc41o9DcLZp67N+a+
dA9qVU+5fCsmSsvRVbUTG0WZp29WX86hfR0iPhTRBlX53s1LakQouUFX0wBTAMGmHgMBduKevTm+
nAiA3mUW4UfKR9Iq8+Bh/3ho3mV3ntT1zjTLtt03vPt1xSBdPlVgA42GygjS4or99w0BmxxPmjgO
2ubTcs5Y4Pg6+n/w6PH2v2vAGpmKuyDLDG0M/JIs4cJBSIW4XjzLPMBD7T+z9NMw2foJi5yksJjb
tDrtYB9pfVsWV8jgdxIr0cg9JqKVuBp13JF/fEHlu0JaIMN79L1YJOTmKQ12wp4ItwT+Hu+DncrD
T5uikTW9TOVXWo0ry/2lHWStCTNmn53/kxAwiUt1u1h8wqae2uxI55yN3sDFdt47J1Dcvf9uIrqQ
j9hWDTrN67HmCBUZYzLIZ5TTbqGOesJfacwcneTedqvlJFM3ZfHOt5S7op9liEdmGR9T7GnDgfXE
wII9dR5zCvobKQiE7qsg8b19F99EuLS75FyLnXAF8zlK1af1b1J7G5zO5z1IelVVHMU+tcHJWb+9
67pjqg5LcM+uXWy7i0aIZsjdndrFNJ0NNtR3QVHZZuKY9M/dPydX9kNKrRnMWnGnqatPJtX3kotk
9XUY5t7I1zGawvOlrncO0FtX4J20AvA3rlWNX0V5UYXqG6yf2YeotbooBE55sPIUnagBdihwf8m9
TSzjThEia3GMi12XX9R92XQWFjAwd3XwRtHdyboBOiJAHEcYecwj6N7YEuaU3gkfE9UKZpzI2yFw
fFADhT2uVXox/82YNOrlKq8yToqN2tZ2iF2SMEvHCyhyGLcvTzsIZJJLWCtRcwvwKfdnf0UxQ8VZ
7RFjYNYNHiNjvoCAp6VTC47OHoWdi/I34TpyLUjWR8AV3W9uml3NFUzbrHZH9bv/Z51IJec9AL13
u0meOaj6urCb9hNPPoiubKGq47bEpUrmRberQJP/fbOQDpjJs5B0jANXpAhXIpeVjYAzrf+EgKNT
k3Zgw+6jKnM8/nq2CD3x/LPrB5StBIw1/djv3zjwsp3j2GNePBEOrgRCUoAO9OQntHn1gx9dCBid
KjSqaLU1I5UKx9JO7vXBTRQ4xNSdSnJd61FbTfqUHOaVpClZO8zh8b5fdrp3N8wJm1QGjAsjsGeY
hmrrrQelQiOUTxMIyQ+FcJ6gSrdl/sDzWt/wciPj69N4DXJj/ZkH474fVgjC9gogeaCBpmvJfeki
ikS7fVjrATe5OMmf0H79ubqXdsFhIBj9ckpuuZSNacuIAHIwUDgI/nZXMrgZabatMKrmLFJvhVC0
u5ZKZx8I+8Ivprc2rjLI/DNpf05uEnrtn3nMDMyG8qb8GY6mG4bvvQR/uNwY/vkzxpjozCDqCCVD
TDFJUY3gdtBv5U3QL4A2ffudzHqeVbHMh87xRk/HG1fYNyFDbXSNxbE49CSFXixkSPmt3C0DmvJk
O0oRoFBkOzqkIriwljzHYJ34jerf+Dnsb04UUUR2qT6e5wMDc1a0vZDk9qUEcgCIlc8gkcF4jS8Z
guQSvL48zUj0y99AAJICmcMtnfvnn05puXTmTFynmnZCreftBev0hfCM9IgwJVsYCXyWbfyxMguX
Kqr9pgS2bZaf4+nBwDvMOHg73WLkdqtzkUfzCeEYYqcmadcMjfmZ2ajPe8a/pfR2KuD3ntAUxhFg
C2UDQX786Dz0hnKeOpvcbdOvo2dTnSBxkpAcnUBkeJxLS1vbP+Bd7m016FvY9r0O9yf7ok4LNaVe
lqvgm7+G5kV8zjKJYnvBzYM+zx2vgI7JMmNZOgn+pCaca1kyroLxlK11l5fzjO4gJBaqDlv4Gpgz
ytFFRiu64jfIq+H7Mld1r7QtLTuYnn6shqCiQs5QEncBF6Pd/cE7zAHn7zuwXPO16JnGkalJk2MX
ZfFaSqnCHYVgzqXRVeOTXCRupaiyZ85FaFxXb6uUsa4sCx2Rsg5q/x45HcFp6+qfGf0DVVb+4TG2
2mYeAeqo4f37+vr52tj8ETBkNoMzIAK881A6uS6GEAqw2GUc7eaEJ6bUE1Sf4+v7dQde3fXhwXvz
yFexgav+B3HbjO/TSHwliS+FhCwik5fQi0K47mc2XU3K4AWNoIX3DjuUUu9Tis+3UetQRTL9RKoi
mw7ipzrHkmQIkKupCGYm4JOvofUWOyISuY4WH4bE3dntKGOEPvEDcLsICd/90HgV6zR0MbQM9ixo
CnCY1OJIV+MInNTnplH9MCA23CHpXCGOR3GVlzzbC5T5jlsSVFpHEZMpeHjyRa2gkjLb1LkFQ7d0
cCO2Z4At4cgBcJj/4eaE7NH59HferhTo697JhSCRoY4SSh+68pQCV/Qm4VhhLeklrcpLMXT88tYU
c8LqUE4ScdUuSGIgm5Y901UN7k0CpCoiooSSEMFirl2qTBc9Aq2cyPqShLcd7Es6VZ1IP8T0275e
mBTpNtjLCTY3Z5vSsoZdk0Wlm3Pqpse6BjUfKaKGhZn/eQ34zhG0mQIj/CKKsbJOSXhxlGQCDOj8
MOcA985ubnJmcf4aYKpawMgNvb+/bdqrhYOf+Jucoq4MGpIk+TdAkBe+SwbB/UmtNyu1WHs8cyFc
GwxnNo3yoshh/1ELUYMHaSMID4JhSK/sE5AbB1ATRvfHD+ylltTUf2Acz9GGCBceeKHiE3MBfsT4
paifMwA0FJp2Ye+ntxUHfNYwFWhI8SO1PyhkTmvR+d80U/cG+m7MWMCx/kRTBbkCjTVZMv9QZTx+
lQqgmtQDljiBVO3EyDfTsBjZWJP8Y3aZ7YK8JALHykeoxXbLXpf7cxP1HEyVEg0sITPyUoC1aQMi
80itEeiyYiBKy3znJ7I1h7o7S8h4979ARAX7enWaB/ejNte1Q2dSiszcgg29EJdbS+n8XYUmX82W
+Y8yCbwhF/drne1NMJI4ZfAkFv7q0Ifmt1A2z/cvzXosC9Qbm3p3Tu7q/0BmoZ5Hs4tJsC9EB6qe
7FZOSKZyzFGu07AeWzD8ExOZjxkhLuASUC9EXtmS3wC8acI9PhoouFpXP68Vh0/6GHX7Ql+9kgDk
I8KhoYNkdqiGYEEjfUvQNdNn/WSQ8djajcqc+R8kM+3a3TLJ6iEeqQ8o++JHeYw1AYENwjI+itlm
eP0UcmNF3S0zH7qoKLAn0A67X4gfZNOoiCBf/DVNdHf1tRtR6r6K5ka1GuGsiiLoSrlb434EWsaB
xkpPDTv1vEIdrpjY08EKj6uf0Qu4w4IuT+ffn8gfmdJ+wPPcusLOi9AgcVMHQe8bZU57//rTajP6
7PEnIHz54aC11EN6kPcRWVkQpbNnnfv+Lwi6BtoY3KuKSHbrfqExe0xPQ/Jp/umDFpERXhUFAotE
73Zmr5kF2N6GgYNDaI7ovHTx3vMZu/y/svUQRbWMzJOt0zVrLG2YaaNaScY4KgfghDiPKjJf0zk6
dCbK5bk6RlW50pM7dWKswTkVJ30oerAbxx5DQfh9ZmgaPZv1JjNIn4gTFuZFuj6sEAKSdOcvEz+y
CYBkPV8oy9LeIniPHAfSqvG+sJg1xhI+Phqo7BNeV9pYvPM5ilXv74YiyOZJbBO0gnmdai9ugsgB
HFuM5qE0QU7TAxM4aUrcuWDvGRzt+WQktBQyJFaGj5M06kdd5+ezWeKoMKXEIrqte7IygRiVrDN6
JIDI8+tJ87m4GvVeCQgYm07ZGcihtq4Gd2hY3W3/9GvppmVOVM6/HSsLgAQnvrX0Oie24eE9ATZn
/m/FI06XC1Uo64cASDjfsEqAL/1oAspgwhje2FBHINbaUKonFamTfS4P3ABQe8yBZOnv8vXDqpft
2A01bisQ4pZxt+gZ5FTTsnjN18N68ImjXAGzIeVDo0xcAnXXrlckb580vLkRhiuejQhpKTulNjdp
3dCUdW9cw9wUITExIaTrCIbLFjZvFICcMzhMJaPFl1Tu8TPH1q4BuDitLMvGBNuBh4D26zfH7SLh
OcoqB50tQO1ndwvbXy9Q+YWg+giSl0gyvn2KIkVARi+YGe2/z7FFI9fGG5ABtm02aGQ15M6mbPty
DJXDevD9edZQbelcLjW91ZaBZjtjZYGJ3X7B+Y9C0r2vQ0ytjel7/wiBm6Uqu2SppmdvfF4/dCLv
aDkaZWVQ61R9NoMJG5xgdLa55gMj1KbbdA0sAlDR0Wx99PgR3pZ5YzC3Tu76EEt4gBWbJc7avz49
uTBmz9CLuBwshC+WSwVOiZA6fUcXkhOHYEjNip6EmxZ2UnFJ2eY3WNaSFG66jE+8szHEqA3N/WJo
U9Hz9KnRF4q5XmOH6MJVgciiSQYi2ghADTwwIpFy/Th86c8NCpEwPaJmwzu6U6gVCHSJ+1UDdapZ
xUlPlWLHGR9d4oAqBBOKxcrqd6Qx1ofc3FG9gktq9VYXbpx8OSYURlMC32gBtQPUv2XpnlaBpJVk
+Giyp5bSLeh59Xvqw+TDViKJYhOgQpZQyZPvZ3hA7k7zlapCEvVdxf8uXkW7HIh9jnRwVN9KAGmn
1ooL7JFaapa9i1Hu0Tc3rzbjs9SYT2Vd9IjLpw/foVsrsN7z13UDAZ9caIcfRWdmpaooIGqDJBGi
1FvaiwAcr6ds3Jsyb8DfHSlAZ079Ogb7QrWA0UZET0PiCALFJkS7MNCaqbTzgV4rhdrYCVvdnPGq
C9NlXg7zE3nVfzua1nLbfpdy8wYjQcELi1nID9rxzWu1l/9BmD+vhLYTPUofB4q60N01vMkXHK5J
eultgimxO2xKs3kKN+32ik9zRin8hgpcEbG/vaE/kKu71K+SGuhkvIDmJxlhg56SNzhblvrSESgf
wxy4siWvXGFOmeuVSeFwV2fygO7IQYrH7nQGG2Nos1PGjIFoup+N5+UbiB7OdApAIkANrjrhtKqk
/K+ggMb36EfUADHF+fjJu7f2UI2Envw/0mv3yBaFcFBSC0VTTAy8arisYlU21M6zfkxQ/fq2VeiM
sTBkKvmmk1FO3IhQE15A4qfSn8vACmXBXqb508GyyQ/eMpzoL6QReQCG6yxS6m6wW4CefSluPeKx
BShLDXzHOqwySnc5E7i4Cn+vsPH3F1V3qFl2GzX3tH2caxp4jwjhT9cgkxywAKoWbIMqiQz7AFjp
Q+ZDS+VxlawgpdNae0YpSjH5qbPeclpP5lsG1138EyxxtVDHaJ8jNQ2HeQIORTpOUG+BY7SETAbK
6vL+oE9hRw+d8P18GORedmekhd1gOR/1MLqrAChUtguPNM24f8iVinWz2rUqpvLGBz1keOuUP4TR
fawt6zT4qkdAz/YErppuo4+uNNkLQs0N8xweEmc0W53xa0Mwook5wG7QJfOuDgZ664o0yh1uIscn
daI/iqnp6U/Vn0oZhujKy8uDpBFNmV0gdvWXcD585oCpTbPAEAnDmr9cVKcvprYAHJ3xCOQxVLGg
c32kFP3xPkWFUQbf1NFQez80APcDva04DHS4w2ykFpw95Zzk3LNg12K/AT5auxiS+grNe+HKjogM
a7wKMn0ahuYeHgmphvL4Pc49Ol8FjLV3K7MyPbwzxYi2umIyldJJxk8w2vXqNPZIG63xc0eFsTiP
53tr1qCoX9QaSbFrTLmt4EC/ySmwg1DuDFbbCK4zBzaMoqlVCP7whJuqu13nV1WFYgrk2VQ1qWXW
/BiU2MQGDaqQPVNr6mRQ58jJ4hF0FFlUzczA0wS+p33kzs0msuZciFKKCcHY2r8Kxw5ZigMVGpKU
0l/s0wl2OqUoqjzSHDG3x/O2P+tEQXty0Nvh7XaIo8CTVW5E/T/LYw5weadVm69Rno8WRs9t8nYi
U6UjRbIJEKpqSSyIHEagwLaN26eCogZwpI6Kd5tY/cRYICccqTvpdLFGlcTG4cvn8KoALtRooTF0
3kWSr/MKKo3AxBuLVPOEnliTAqJadbj4cG6IOyw++mg0jBss1fEixJ3efibjRtc2Y8gN3jX9ReFN
v37EGDxNIhaXDR6ZVKWxiCDIB1KqpaF9AD6QYaBbUyh2/XD8zYrvJ662OhBa7k2eflpDVlYUZ0i5
st6ThcaJqiEp0DLtOsSSC9ogCc94VJHNF/NZvLJfRKukTOuRZQYM+EZ/gGCrxGu7QIExe/RvsE80
C6t3H7myJy/Ev2i7G9n6m08Cx6745KQgGfSjr4eqv5I+elNzVJpJKuMmT4uR732xRnSHhXEbnYsO
2d6+SG5mNKLnVpof7x8ONwKMZ7NQEvy01uO+3MDDIYHotlWS7F+h3OB0apAzC9+wvN1A+5vb5o0q
vMUiqt/dzthLvQe09SIH/TJBvU8ASk7B9UpKB6MLqum2HbCJiAl08v79MK0DolZoUMJFpAKuJ/n5
c8PNtES56O963XC2XOP7B6e3EJCf5xZmhn6776XIsZD3big0U6TNc6enzRgc7+vUi9GCtaCSRfYG
7fgR8OHNiHv0qMLU33aECYjGgBspsu0fn+CTNPXxPPZ4mJU3ppczghT0Dtay2J8GrGLO6/hpuF2g
5UoVjCCs/Fg7gAIfvg9kvPgFnKCkBM/7jTTWAJ6rtLb4UjSI3qdCJlYzvQ1vl4UoXJ14p3S6+2dO
7/bGMOE9bXpzwm+ihLSOTQCQ8pZ3PkSixkJPItliwyUQqGZo9iOfF9U9T5R/coAwB7kv7VR16oE6
C46b0LhDbfTY6xLRAvLuCPVwcqdnSM+HmpjZozse+CxbrBmFysvNn0VLbBVgA1iog82lgNJwTW7E
w+xP8OFPmZzUab5vFGZS5stXPGOBYn8X8/CGFb+VVtQAbnn0lxxzUoZfZkE1DuZg84jW7MIxcRBp
lITKWpkH9VNccCDzJSxgbCi0oBFCG0Nslb5ovM/eVw/L3eda58ZONZ8PpBOSyQcfqysZ+qRYkOgu
Gm8pB6bLxACX9Esp/WX+qvSLKS1tUCFmmgcS//wM+WDEAMcTYjawAs9S0uZHbzoBoRqIxu9BvlQ7
BA2Fo8kw1JeSJ8zlRxdUFrl0n8lrR07/4eU3XkeZtyVcu5lrSnMXSs27vzl1H/u3NM4Cjk6C56a6
22+WXtiQT5zJC9x9Y7SFfPsq4sJpcQ25qG6D5Z5ODWyffhxoYmm4HxZlXOObVP4UG2MqdGfgqmHe
gKZ6Ehuc8fncV17zgFzZwwhA1YCcXvMIppmmJ8FccjJ1J+3PhGOjlECacTeoqZVHzlTu+eSlB0TI
T6vNEkkjXdpNvniV3IoUfGF9rbajl9Am8PFJ+JUHf7o/Ln4HOK6sLMHGMFftNgev0zha7AOQUgUg
g9+2GYgg20xBK+PcAYmWgr4rSdw8ihVpQNUllK2QMTvoGGcmEQEqfnKAAormN864FDCTmAzF7AJq
uheA4DwKTfDOuYfXyTA6wjz7jdkX3fqvVXSn0l3uDBOjKDHgM8iF+tTbbw97KKv3NZGN+vvZVfvQ
kxyBgDbDzJs3nhzjELY97oBX2jnHxWZ6VWQ6a1IlQPfrjnSbu3iXP/bOC/DgVjt4lVl36HKDr6En
zPzufsSFIYFfNB8v4hcaxRFtqIpD90WmMdZoeK39UoqFNg4FaQE37cEmQ3AWRMinA3qD6OoTH95i
9alJ9ZLfrS4czyuOPz1LMdoBCCpAFgYZZ46kxNgzWFr5izoEtwEm5XTXLcx5boN6zvu3tkxfAu1u
VJDZNf+C/dagZK0piu+RrA15JHxXVthGdr5ahhw97kTnM7JVAK8NCQQCinO6A7lR+FKa7YMaNsoU
LSqWTQvBcga459njDaCYznI6R6BP5y0G3W85UYU2DXcYJcxLHZMMwIMXkPR+0iA4be/RX81BzNGU
AYXnF31mtcuNJoCwb0TEQk9ZVz7RSRLVr88yv+HUILQm2xwZaRmhM6F32Rb2nPzRgTG2Mte8eLxO
Jj1pSnt4ryg3AxULDbzt28BdheCD11byAyKy6Cl6ZHRYpvpd1pwGYFG2rSEK5VvO0/QCC05xbvPW
2iEq5s7NLkj85OOLaqKvo2wsEj+HbQjuIZT20xKNsdF1PdzEw94PtQOTWN2ZeSAx1gaO8L+fvRzf
2Cyt7S6m0Oacg2cZL0z81VN/ykqctn4lwIn58jchFU0BKPWq//cwT++37oCXWlZNBH1trfzkf7P+
ZQJkLQX3ryL2TdDN4XRRn8Ws1vJx9Yp+zi3ZVi8CN8L8V01vE6eNc2cueOcWjqHOpTzKTyxCZc6p
Z2nkuiEyb9+mlEZh7wiDgWZ7KBS9yN4124e/qTDKeA6n0B8s/4pdzZvNUYQQumWSwAqLX/EGW6Jc
xiXvL+WBtWUQbZPKELNIsIVOT0SRpc4Z8Ri7nh/dy0jj0owNdvWgWvY4t6jW3Rn5FulG/vmRrEkE
1+kpI5VNUbtSx1xpG/TM1orM5HocGYG1W+lwOV+ELaEe6Ei+Po4OFwhox6ijnLXrUP4jN2hRlbWo
SvDToWLLqrShTkebzZDl+1O81vP6jZSgbGbll37GbiOShVH4gGuWQjDug9eFFSHiTJwdnSf2/vYa
/LVGASg/xLsm0/Aur4NhOsb3KgCfDHL9bZKBNP51JtnyCCrzl7ZYqpHmuDofccgpRt6OGz39NfD2
fNRgiUosPrwYp9M5hew5O2vA/At6N4bFWJgiKfjQ+S6olyiqTunNvG7y7eDy8KkyhksNyxvM8PlG
sEAbx+ndBOV+S1mielyTQOoniwJ32seT3Gn00ymDWtgBy8Xul+5dBg3eEgyBNLho7SNKPFF7EKED
45aJjwEK7f1AWVvkEAH3NgLUKWXsUlcJm3MG4Pc7pYhURvc+t2ykZiBIGZjhA636ujC2DL6292vc
+kYO46wbY++duBHB2tn8JiYZ5C68/03FaJZNPmgLtEOV/YoQfvCn6J4F6YVulHfL46SE8etXl4p5
uvtRVbWBMLpPqFjjzPD+eclEKpvGmmz5+3S/kIuRPd1rjOkwQTVyLnhqZsorS2/YeORoHBzzK2/a
bv3Ll5ThPI7Jx1zgM0ZePuoLJMYukeFHZxQA644vYrsYYNTbO3DC13dk4ARdNJILnhdgls+lJvna
6Bil5iHHkg8CFXeOh6Yco1SiMMNobdNVSUCbeisfAgkNqiF3XFvFd9yHM4K3jVD+Vd2JT6VrCqkJ
5gxVSIa2BM+BYRYQnwcGVOAIO0N6uz+T6NWZ5rSPKBU1EZy2DQphMkEnj+gL291qArq/gf1TPTRN
r8G4G3smhwqdSxG5ymrtoZpmIyw6fRMBLLVYricWEdSIhlw+EulT/cs6yFNiva4bnSdqiSndZPLE
fEC0bbYGLUum5+bA88Eh+pZum5OevMJM1SoT2yQ3b6JmAa885Tqc0JK+zSPmDH4p9MVB3XHAsBIc
eXD4qETXABUCg1qAMk1nZ2/6xAlbVv4F10rJmTKB39fc+vh06Z8cRrhvtDJG6dLAiMGfpZIvdSGX
CsE98f99qcSqyurIgqBTPs4K/DLGqspkWkPcJ2VFBmkTPGwK2DvUaw4udzFeqRTPXHxfJoa7Fj9T
gLeYItJaeC9/sZgBeekmHR0ZPS/Pzau+OFXarj5VXt0wlL+CJpO4+4DVM4rWjraoHEy2iMOJ9IDI
dpX5DsQe+hiQkObELv3vSBjnMHQw2+zyt23f/yqhDlIhBsq3eCUwytt3g6aEr6dAyY4JwjazIp4W
UhYNDRtYpmcTSGYU2H/s71+dvRioEzl7Dwv4u/MLXcpxhcuiOVEOpQQuJtCQdfmZHukZaZsK+w5Q
l3Ef0u9OZBjlBgnJo3c+BXt0wcT4M97KY5nX5xbq4aJd6ZlR4dV289YdVm0J+G7G8zK9Id2SojIX
Q8JbRc/uISsgrVEuIZ8EWS3LvMs6U1fZWxz3gOtjmMGSuHy9hGvvMU2xA98NiW7wJHOIONb/RUqd
MjnHt2e+dseqYp4lJEAuJKV1dxPABAeRCglF4HyWZsVBTY17JeXS1cSWIgcPoHrgc5su1O6SDy88
kENe5bbk1RC6tDMI6zKMMeaJ0HJHyKzosVqmD09lnxvbj5+V+wkRS7NffAKiFVAifRztGLI5I2CG
UySNB9Kq4Wlw4wisTgQiWDvLlDhMw0EIWZGceVid2ZPqcab3t6hQ0i+iMTRsLHw5Ym6bDRAAB+4v
IfyE8EoRCLlcWIgKgCjZWfHBw7Zuz2M1xoSlbbV66KuymBSDeICxlcfTOMlK96k7ppZrKxX6SsJo
R1vT64UTJphQdRqF7CVAbRMoE/w5eiuBBlDkuCfDKYrg73rXjtZ3sQf1odzCHSxvLCRPPXGEu2Pj
8MHG/ObwQcZh6XApy4YQ1+hBBcTLNF6R21M+Z1AgJbajmsZ7TqYtCDAMNg+Eliwvx5TvAkhYxyR1
mIQigNSzeuT5+QFX6tB7/x7Obq5g5WXugKiZfmvzmDAK8FbXchChK8p/FhbMOc/3txTKgpCxmwwB
5QtulZIoEqwjMkxmTJrcpUerSSC1mh1LS6Iwb+mAu7LRzXPf/bUN2sf+FcdkBujdN1QC8U1IGy4A
SOmQX5RrAVxKqwm2h5bUwovjL7GayAu/XpbWWzMv+n+sClg9xSQ552JE1aOaRfnee3tnaM5zZITY
2zwZQtu9Y1FXW0PDXx8seMzHrDMeht8Ax3vX3mU9jacUINEgWh/FegmCYeYxQ03MAreWpeHgP3+H
SbHUdT9BKNQZ8pVuQFLGWMQxhdydx/4jH7rZp8xx9tlRT1FrK9QscdfX7RQkjAPMpuud58AHGLOr
BKA8+Lyk0uhM6FGdBl5BIJC7eb5KOogD62HJF5Jmv5dTTOKHtRLyMUH9i635C2M/j232dORLIDeu
KgjwmbpkHUeoyZMsFAdGGsjQD6WkPi+HRHfylsR1x61/nYuzZ6i0ByeSm+wOn6peO7/3lv6PDJw2
feT7Vi9vXSYWzB4irqlfeB/BGMfVikkicVsSLl2W57foUi5IZaqNiwM1eNj3UB8b4mVRrmw4KDSX
r/ULjp0jIO1s8/lFHxP9SiLZe1cCbjWMxehjm0ByQUDLg9ju5TcnZfeyaz//5GDH/bOQexKsgR1W
8i0rhCcqvGI4oKAGL/WxdNule4nzjfcDFYNBGwPW3AsMjlZC+KklotFLK4n8zwvXKQ23wT4tiA3s
/urSQpTU5mqHVSFkRGy0UYFncCyhivPfqVvTgpZkpo+yDAjOyxisLYsXAqvAlWF2N57auQSYbzAJ
6KZI4yPtwt5WpbUuCr/Y7SuxGrL7DZij0JxZ5jzIcZvgA4+RLZKOMyNmlpoXMlhFxxEMQgRmB+Fr
PNHTcGP3VubfEzATu0XLxDxAGhePWn1PbDV0Z+X07MdTWFlvGMHS84dDHRV+3eaxUA3rm8I/Kb3e
9l3kXUg3rlqrqP3tfBEk1EoJIU914zDUhr9g7QmK8AAJ6h11cbGBKVd5lRYdMLmLWHnM8+YzlVJN
tTaz56M2acMMpBasqkFnlYqiphZ75h3YVNCal0HDjsbWPFEZEoyEp0tGszuqi780cAvD/Kbso42+
rIeuvt2VznvtRT5Pt7Ek9xYp7M3PcloSllw9iYb2nfqZzStryXaCGqySueGT66O7tN4g5A64KOA8
Bs1Z8wxsCfgVcsxkmZ8I8oB2yHzMUMqLQg6JMBQM9TmUjAnqkjwEJfgDIrBozs4YFmz9Pmlosb9t
AHmI3au8iU5RSp0wLD4UKPbpc/PxZl+PXwtFvFtNCNPAhkyy8QejFDme7ZxoUX1ac5gwo3J/WiQH
dxIDHQymGeNJxWzjf9HowBpD43bl/nLKSpeYocAwA+Jiw0z0g+RMfgGwu9BJ85A7m2oQ/gf7vXWT
kFTJqZMxUtUJG7I2M3b43vRUdXQ2ykjWKW0CjDUWDboUjpdGbMDee3GqtHeNc20kT+RrUQ0B0fT9
UPt0gU/3BJoejrGjWuq1wmXC5vcfoNk45fp6rxZSuakd0v34+SbZwgSlYOkrT3G7EeDnNCq/bloM
FqvILAqWKcg1J6ESvONIUpT58iVqyzWHuOp2oOwFippq5BWoyEzjgjofpRxm5fSLlarhLbLJTabw
qwvFMHMY4h6OE4DD88KtRWXVtSINX+RBP08ZjNw4ANY+l2atJ/Xg0x+GhmdD2mdC9jzht+quJyk9
hTL9PQ6t4SC3bNYNqLktsGiFbrz7+R6o78StVuo5QAVbyYEo3JqRe6I8HYABfmqwGgx3fwuS15Lz
8kbDM+6AeitdTNXJq1wI0sheQbF21idFiKYUehNdUwYjPToEj6HOmA5RjPNoFolqtwYIWjOkmsmZ
uMAKrTul0NiI6YEU2IA88LFug49oRBVPEiBWHFioGl/Ux/kOjmjdpL8UnneDq4YEF2lnB7+O/eMH
oPqN4/du0VEPcRZyVOBpUqPt8EpT87E3K7WzyNbcvHwe+Rn3iRtFW/DSzSLSmNzKph9SM8o3EUsb
OrlKyyr3hFNGY5gQa4x/l39skpoTJ94CazVJk6W3b0Av/EnaGDwLTKXOfPG7YtPt8N4qDcg0Ym33
LXxIDCuI7ir9W2sZQ7ZX+OTRV8KfdHuaXaRn0DzSRxTcVPST1qHFbEWjEHz5PWbkq86AvR2NwEf4
4sCgvETSY0y/jSxKyE09C/fkC4y4Uw/IdRzBGtf1lgYQTJerbL4feaRg70fmsqSyIWppY3Z8Gm64
HClUAvH3PxZPIJNhSOJ+Yzh5meZgZjjpfViTTE345kPZhcSqyRHTcYlEfap89mcXgFvjcXdxZvKB
lQQeqXUaNq5M7HdyYIstRb9C2zS4HWOJyT98zLyG1S010rRS/1oT0EbNR8r4zwv8HIfxg79nvAXR
0tRFaVU6bS96vi3cUCe+O6TZs5f8V8nQVsKLpB9yyM/7Yn2fM82YkUxwUGfbCMOVW6Jt0yf91e3O
zbRiqHmiQJXI8L634ajzpXaL8y1Iq0UY9s5SaEmn6JJQjKlFhdX4DmWoN9z9eQI5DPIl+aWtBAip
T9w2XrriG/KXhkffquOgGL5YjMpWlbTBG+Hj1WAJk0tfrZmrQN5ZivZhP58htnKKK+33d2KpDI0G
6EQa5l/apLWCqhPMh+X0bgydBkKd+DsjXQBvMg4zkN9K09c97pzUcZ6rPl3tdsSq5zfWx+0Ya3fi
OhXIN7IP/tt7Jvk64TJsiGur9oHVEuVJdIl9keJEXlvnZKzWF092hKIJAOX2VP0TOLLKOxX+aLLx
3M2lrNQ/gX9Ss5ETxExosfv4OxJks1QZZDUiSNzrkjVYySpPYmx0X252HbAH9tV4GIG/Md2D/uu0
Q1YzHwqHduza3ZO4PVA90P1f0w4opa2Z7bUNYRu0xApOUjoI/hZEdfQ8JlumOO3Uc9uD3N1NzplH
Q5h1tFpisruNrRTdOR41A/2X7JAjArZC9V/z9+6513aWXa9+OddapgNy38WB7L6tZwRn+LbUnkVf
tKPgDF6SBF5qFvOI7AM6/ur0D1pcKfNqFUOkKI5hhiVLaqo8P+QGJPrz/gu7TVvySFG8ZX0Gssmp
zdZFIPiiUCYxallOgZ4njMXqJ+5EBVZlQENn6aje0moV0PSOXQf5BdgZxEOiwVyMz7zwG2DXHt0r
ieHS2/d5CaUSKAK03yjYHYdEgUTcV7pIBexQG+ATNG/QLFruQHDslfVTp0J1YAN/1kGxUwABkK27
mphEb/8bGMrfRBv9PIGB+30gGLIEmzEVIIKrb4kEY5J8/PiBcm8h3keqC2OKsqYGrm9L9W5kIEzV
wkacfnNFe3f0HXueAoyrFggsxe4PHfbQLRUUCTUCk9EXjkaOhrR2dWl2SJkoMpjrVCVoKAJYU7G7
RGdhooE9UfoQx316pNpVKNY7kQ/RYVK9tludvr8yCjXeW/lMdRB0KQ9io9IG9GyicnRhbHphXUr1
XrO+BjpgUEoS52OjomAIDlge0nk2a3qOuhSLghBMxR8/DHTYaY5y1WUbRLZaUKDT10SCXQGOIKKw
MDoX9MwKw54SKHkGbY+enYZYksXJ351H7ShJ4hQn7m5FMaONW/xdqaUC9k2g4VTL/t1nBcYUz50m
O/egsubHr39tcNhUaxJqgwsWGfMnb9FI1WU+MeSkcYoTfS69LshfYNQcjtvjh+AI9Mk/5KnFA0Si
Z9VFjvwRCYxDc2gCPhoTX8Kf+Qc6Wqs2Y7mLyfok1RKJzllnqnrdd78JUF0ULREzRSZ8XwjqMB5o
fjlBASKFi08PtOcO3eWkY3/1CstjjW/HUkLXpMO4YVQzaylY/ZqEFqOo8t2OWBHcQePQuU/9bN32
bcibyIuwLUW3GXjcTQnc8bTzQuQoecYD4thD+2Ebgbv7hJkCevRMaeaMxcB8Y7M3UUaW1BRCkyKd
hs/iI7Oho9JEhN6RZAJT6t1SQ7arGN6aampy4pK9d9baMN4oowLmGt3ZhZTojwJWLgb5jahMUtFq
BE3f3M6XfiP+uYCOFIDvfkp76H72du84NsGIcY+FFQw6/T7Lfz8NufqlD+Vky6/588CteAax//ad
Z9k3a3VE07MQ+M5+CvkUO9JbJ7rBRTGcPofbsP4AKLgqaDk85cyUFhMOAs+Wb2pxMR0oZu8OYDvD
qFRATem6NGPpLRgIw7IXiYYHGSaeY4C5s5B7uamIz3ZN1Wprg/VlPDlyjMslJRTeUpnQn4JE0RSb
0/QINmDV9cycN6vjNHqOpVcitKrWYyMzzNK1+LUDz1tHRYG+Hbo+0ZlLrBUkuk+kQHixCXoq8uKQ
r916A5E+iUnInI/TyuYMuEs9Lt9YK8hZlvb7xzmGVW2sCTxxwTKcV+sHhHvYe24/yBRmoO3G27Jo
PoxvRBxQUIB//yKUaBNUvAJFvGS1JhtAF7a7O+6ruNuu86VhYCQP46FFIxTrMdMYGmuQc+lGacT8
AenM0laSVF29mKHQKtdjG+pcPyEOE9rcfOXfMBtj98JZEXLPSb8HwpWBKTnDoX44Gg769lM6UwRj
ymXqOJGTktezPtgpSIYjP40qhJ9h3aOurb+xbg46MzddyFw7sUqpRrdaOJwA0Rg+ZsQ5lPA2Hg7d
MCyf6+oLVdNBTRcSXYASGfWAVGeYPPIDHtH4JbMunH4+WEzAiQHOEPzaPna6mJtksxNg35y1DNAI
/iVuMK1INei5d+roAo336ecAkvDz6VIz08GRMMJAHFcZ/XdjBiB/XP5XyJFZTIlFKAL1Hh5ZXMGB
P0tNM1iRLEFNjnSk2VAnpS3yDSIEK9v07iqV3r2uzHuNu78h9wYw+9cLijrA0UkwbaZzulhCHVcT
qCbjSqHrvXbRJ3lUQDK24kRzwLXI9vPAH9bfcAL8Z2XaHq9uvBMNNf51o+xlhSoASsggzhQ148RI
Q7mqGkVY9LmoQOxi2lHa8q08P6VVr41JMxAO1tG3yOtlL777kJiG0uw9wWqZUKYTicSymL/7N6wg
ylq/commtaF6X7QNy+lZiGVHC6uuoumJLXERMSrbBgZPOtctGFzgy++24mvngXz1SfqflNMUblsu
UIN/fu75KZbaXsualqy0OWPISbkxSBO/XjRPSA81aMYFDkjohFphKnJW5M2VhVH3ArLJUW2tBdvi
56jiOhvEFIxBpKBUE33PqjhBEmR/b1qzyJaepDPi086+ycIADNyMb/FINZsKfsGAyVFHYFNb6qbx
aE0htO5nizQn8R823HY6wVhzdUPg+UUmxj4rI37W9lmhSf8LDwR9aSQS1++m7NMpMpOT2r9tj9g6
e3+5LieJfSASO6hbPUCcKviZ9fNxtH4qQ4kBSEsxM4mR8Ctxje6JJji6rTy2bU/7ev8OWO/XwvJq
aPK0UWNCvjHDLgu8sMdVFP9XOQO/LtOWYyV6cDIJ1Azf2r26fb/SiokTvkyD6UTKGMLTMlTLFFvi
AgsQLZNAaNxyAMxk6QAhuuoAtzU10GcTGC6N9XUdjRsNA71nAglbiBdvbWPuxYjH6ibWAAGCjyoH
tXVIHmbA0wDGCZlpRmfpPqh4m0VkYKS7R2Ahkz5OwIF+pycpnaBpeENq9hDdGomu+ZzA1BCU8gas
MHciK1jgZcr78UEqWHiw4F5ByuMhRAIid/pu0OLe43TBgzBA4u5lhF8i9eW8Ry29S2hPceiRsepZ
c/IbPVcTh/cR8ciAyMOWr7OznmexFgFuLI3788/2GQRLg/T8296p4TQLLlUsraX2xDpuGvY50ZdN
I7aXlydEuUAe4pGBdiyWKmD8U1+1w5CYyWQnNL+xoTd//0rI374jQjyACA8p5LiFwt428tXT1Jdv
Era6I4ogcvHbGT2K1iseTMMOKnXQ5IDwCwyunbOGT4xJV0WpOVgjwi7rscmDWCuAk6LfrPCehHHE
q8Gnsa5pnJMLYxdoSpXIFQ52fyC0mz2sM/g/+wi0bR92M+KdTgQdARBPdf7XRghxnDVUsavtH2jQ
79g4SLYlDZlKJhH4G0aUgl+xwgDnd4Ifc0AZ7OV0i3f3xVPCehQCbGpQn/1DW8H7+FbbdUY5NyqW
lDzek/VKqz+d0Di1o5YR9xam54VvZesfFLhtNB29YFT+sAPq8Gi4oUCQpNhepmY6G7+SVvnFjMex
FWHSs28iYVzsv9t2MkAdcufp/lyzVeCbETMSs2gxDv+JvIz8xYCa1YBlG2QMMGRlx/UtKTUmNXu/
hxyNugW8lEHV2eLz/bFpT4GjLzQD1QWsuZPPzNOLS3GyMuzXpmbLcomPSXEtQmf+BIxuPR6uP6bh
ON4nGR5nLfw/+I6UDngEh9i9KdTtTQ6oWsXH5cmwLURzKaeheHrn1BEEAWBMKcbfecD4YvTpA1e/
aOUV/pkGxwrFqgi5fE/Ey3O3XD0/DquvVaOjnGLPcKN4qBAg3PD1N+rtH5E/BBGOWwXgOeuLBEYE
L/Wkv2JGSfB+ost4wcRZ+c2eSlItYmFj93oL+Qg3tqO4cHVQteawoTImQhEY59P0jTHQ53I0FOZI
FbykFbKYYrVCwSzBfQUGhMYOiCn6HohukBgD/YXCYKRyZ5HJsdNAJ/Zf6i9eiY+hMbSdocu4sNp5
C9i7tv/wGynwgpI0CY72D87OkjmL7ywtT62hPIYDot8ClnnJ6tKk2lNrQqnOCLr3GF8Oj9Tf5qoN
GjJr69lIhHHs8yijWDy4MskRItg4y//9EnTUNRQdpsjhKw4pihyblcxhFuR4hksr14B9I1WBCfKm
itrG0HnW/WSQErV+gDMCBPULXcpjRrm75+Cx1Sk9LLFD/Dn1bXT4RMcYo87VWTlfoKLVT7+/Dd74
gXJwhBlmah6n8CbhXYRcAXVbD333sysl3jB3GlDbv5od0DEAGyvCvtaH5RO4D9yqAtZbEGez7d6y
QPr69uM77PpoT4L8lF5ectPeNsIJ1z6YEbrB9OOxBAmXLinhJGpk3nzA2ZPQZE+tqlWhy4FsmiMs
XyjtCx0SuMdPx4xtejHYkQDswp2AxLHnxD7u4ejvhJZEwVTAvVFvpB6mVx0BmYG29335/IkpYFmk
na5MFkLoZGR//Mi6/axkDOBWTeyGFsN9eiL6tG9NpgIfcVm1L+Ss5JJeKMZeOvM16gELAev1F2qH
DJgadRr42hit8XUYVMEaujgHEI4TpNU1lEOqmvydShNihCAVv/b+wiGWgp4fM9x0jacafpGMSr5X
CO2PoCQcd+wZ5Wf6pcl1NGGwz0AnaIvBG7tcIGBrxvUwf9oMe9x+/U5hBjEyOjJy8JoZCfdSfopY
XE3I21pcQw79PdUayFXCfu5VVCilugtm+IXuYZwe6xh2NO7T259Cl+UTlD7uZxeAGdLMgQrF7vll
FT31KC7HtdjL6FpHDpdy8emLWYSsr8I2FKsOflzimB59iZjqSL9DDvf+xsicLUsam+cZ6WYPKYm4
gfaKZpWOibS15t49UvDd6uWk5FamqKMMUFMqjKm+cdGPHCsTzLdcv364jxES/twsHlbNMxeWXiJA
vCLYztpNQxoFrAezxMjxNCQHnHaQH1tlVCbMEsonFCfkks8tAgJofA9HQCYSuXqFdsFBNowbUwBB
paSgk6qy73HM2NW/DYV++/0gL8H6dRGRRRYABScq8i/Mu/FOIN4rEc6RxktjjLkZp7G7oidJY6yY
HYI4AzcpCDArZNs+mjCo0prWc+j/boXtCoV9eXNCXQgl58yeJNtJfVxkZ/MAxn5BsxM1yTaQz14G
RqLsrpo6WCs6NcjEk7XM16hkIkhUIcElEPGIzttFHwMwDnqiTZVub2mytimS81QrpRMEx7qzE6Dm
5NFJ0bZ7OFjicGd1EkuYx98HNP50avRi8VAsHmerBpfxMlPgwYLLLWMvnFxGUyoP3Wnwdl2YAb6D
rmsFwZBn8IrfUhiOuk+8zXOZ4elMwPkCJAnlSRRaEFWl0HSEyB4mudpbvTWiF4s/HTTMRCCWhn80
rEDA1PmZ2vHszpx9dzzHqiFbZSCAJ3A3KBf7RQOMsLPFZe5LDk+EEYKsbqTtLKwfThaa6W7IXcy3
A8VOIMpbvnxsByvHPVi+WR+Ukchye1hozLwhVA0tuAm5ZUUR0ZkTi89n6I2CsUdligP4cmX3ez9d
sOFSR/SzkqkbTQq20b5cBKrSpTKRT5ErSe/njHwuqZCzfydBA9bIiBtLq/fueSbSLWNKDD455Lhp
TTooEZPJkNoTFMaKKmp8JLLB6Wwn9krzkZ/JsSywBSQy2vjnlcW2E4BqWh1YM71iN5e8BTHv7LOm
jrf4ToRbfr3dPBsZ/HxOPcjtRqKqSrM7IVkJ91Bf5I5Xuks7+7PpCwp9/6yeMigoXhE45P30wJ+J
GdBJH2wZpeV1SERi+ftIf5kF3jR606eRih0Mak6F+k9kR0UkXNGJsIB7cPegyNRhDvX+s8/35gwi
GmDhRc5cHJ9VWh+aHSd8ZmzymaWpRmFs/aRs3IRnz7l+ruQTLxOg5EReLX1biW2cpF1RiEnPBE3a
7YOyUDDsDVMK5BxRA+X3qHmI29c7jcD26/zsdITXTqOxqUZZk7x2REdONL1Iy2plW3D2czqjKguE
P2KbGaUcnwpekI37dF2bI3tR+qg0xZUrwkpHXvA9wqOFh9qo9DSpbPm2+rp54lM/QOeGLmS+u+9i
VShFzmSsekMSf4LQTU4E6ymTxa+9LyLrs9PGxJKXQ1kRNcApnDrvKuKQEVRBmmi6cWMIb6WQ0poW
4xwxmfw1Lun8Sc25NRm/ZUbMeoD0H1n4FHnRxzD/Yso3SFzzLECismul9WWAwIjBr6ELBggd721+
zH7yD3hJ/EXCUydjuZYek/tCLwsdUcwG3JdDn6hyx5DqIBsBCbwHJ+SnFa4q5YVTbVmAPLF9KKlC
lhmWgL1qnHz2MQB05ga9Yc/b/0qpnGDMuKeaA7uAPxNtg/u3BFKj3CLTdDEyOHSZoug9fp0IXGLg
sxKNRmOLFbPy4xs7Ul64TeH7o+tomyWlBKCg2e2SQtVMs285pHrTu6pjk/lzxnGwL1Uf/ZGiDqeN
8+pAmz6IgBPN0Hc9nN9ZcTgC7Buc9y+I+KCC8A7IJSmCr/HrNLJuIKAIPWDdTnj3Z+tlU41txM26
0sEEfb845nCC4i9QrhpUkeY2ULgxZyVFQSYVtI3v44tK8TW6TM1o//lW4YUklL+cyf9LZ3c+BvdY
zVp/n3Hc+s1s7OF75ZWIJMMHUOgeS8G6VU/PSzZsG5LLf5XxBVAY2MohggrJImkfSteTneoKwgc9
HfSrxYRj7DAGPgEJw4V95LKISVS8xSExqfQHqL2oWD1OzS534gHyIxdOCDnPV8oDTnvSk7uoPqhT
dUV5CI1nQvWkqX2YH8eKFq02DOHd4EYDvcTUFuba3i/ogRK2ePMGexr3+L8Cz/vHlErblPGBTTwn
ZHO95RA3SjqiNEZHGM5iaYvGG168HbIeczhYPnTG7NIaoQdBcRMHpgL0bMLrax5TgA3v0Y7c54U4
9N8AlmDR7dz7o0l2mSaI75PkVzDaJYEa7NTYFH0cOX2FCfvBjhmoKVf40uZjBUuYUfBwEnPoE+p6
bF2MIyocrVoaRNp1bw6SNhFpTgmxkd1Uh2c3ryknb/+pR10WobwbJ74mMccDx6W3isk3NyKsi2kl
ujORG0kJ2PIUuOajDD3yslFEPLAzCfrUTJ+fM6Vp+/xnm8Kk67BdwHDvzkj0fEh5J6rEGy37hRyk
2K+BR2jyfBLyY7gPLvsHrDetoqud1GXzs0dfPpKoHpaVwNpqGjpila1bbX0mXD5DOh4SH1SwkZ2l
RtBGnUYUYIyV7IxIpa6i3Da6UuhYwoZBHxFytHsKtKQE/U68pcz0Pn21jwCmoAiL0kVYMK9Krf0V
Ff5S4BsWVBEymBuYpy/RSFPUAhN/RGH3GaCXa/7xYWIAsXfOmYCUOK2J5IZP1EaPsPMozDHwPReE
5kaSxGRenG49iPiiH4Kh06Nrt59mnKGq2mRbVgmV9X5QKh5T0aRQtI4s69OTG5VNWwe4VFpwS26e
EcAj8XY+mQjJ4T2enKQBJvSFN0gBSPkpPeBNZ1diEKq0xzSOmSU3Rwv2vuXQWYYh7owViZRZ5FtD
ENl/GBQYOfodvOTex9CEbxczWU2yiWHsibotIfHI/XuXcnVugtpckwaIFO2uY9LImERLEG3ViKti
4aMW9eO/aqXnjTLZDOEGZ1S6DquZoM9n3ADrG+MGzB3bbaLm3tBDvrJx+e16+8Yp+xFaiX639XPJ
Cj86zbOKZBrz1yoZXoRgaZKwF3bMd3Xa6+TyroK0BKWlJYKYDHNyXmZmKWEy23N7zcvQavH4z9SE
TjCFbpAzOtfZ4OXGBdTcHhHuK8qwzU1s89pu3AOtDGeYwzIFepIjsMlQlXOh5Vx2vXd34xhfStJ8
NmUHlg+7W24sx8tKMArtT3/NO6ybkTVbyzBIJfJoqXDQbj0pvmQxr+PxrDH1Gg3lITA7nN5w8CSW
Y6y1y9J1GBJIVmh+zsovn5ABZw97fhOlzFIpW0ungbXflmEkVjom6HcOISXpax0AOc0NaJ++Swkj
JuSc7dAwlTuIUAhSCBF1EwFdHVgrEDNE8eVJJZsmbrCbLvWR7TMgvqwOcBo0b+/KJTAm7OXhkAcq
s7ENTaccudK5V0/51O/Dl+zpFunKkMQ+6Dus+ucPKbLvEW+qkKNX0PNxtrCqIrSdV4/DUdeywUGt
I7pxAwTBJ2StmPShUpG/VcMKYJ9T/td7e+54ZS8VhEA+0g0sPU9LkMmxBZLBssE8T4SmrCC1Anjv
zOkZVzGyVqka41g1eQ+vDrLeqpSAyOl96HtwEVHY4mLPgCjhOO1S9egUlCIoNqqYE94llr/Rf9m3
Xjaf3KwQTsVsYLdJE2z+7oG3ORsFvKJsVrmyRHtrAArF1pU++mQgq7lxMI+khQ+2OTLNlIMKFJcU
NXNH1pNFvJaW4DbVFJCxCm8DKB9San29MEja+tedAXaY7Y7gsh9QFe7uLKXPMcdTb6N4dxCHS3x5
wg2EBkMLRcy76HxiSMI+sXUnBxFkR3woLVZIrQNXcz74PSK8HnteIQli2qOOuC9NLUXIFHhG0I+p
0pz/alYU1UVXKWujgXMlDdZOdM2MDvmPj/VRcA9WOd5P/Wf5uDa7Q+td1qvlJaDfCUFOYBIK2RJO
v3y6WbTkIioNgErqpqqgpkjo+WR2tnU4VKfN8lcjQLQVt18JiI0vOA59kxnB0Vj2+TmDsnufpTWT
Z1c1RTCyxobCt1fsKe2w5pJtx9UI3QZLZq/5hlbxQAZebO3l+Asi5yp6QwltmjwmZmU7VCBP64IK
BgHv6cELPsFT0fEvPZtaydtJWsxa+1kfhI9O7K1FwMOoA6pSokWF4TjM0VjfZtnodaau+PlilI/y
l9Hs9xGPexSZx3gBpO/RplhFPKx72GgbLttnBF0besa7UmSuTjca4PFjXUHCdiV0AguZYujnhiS8
Obn/vUy/wtXy7cduULPfU+76R5+/REQpAQgh0GIPVb2iqszENK9UWSmNc7bLr83CCEHOsOIKaMwL
y/Zw3t1DQfAn+afk/SQSzZ02cesNUVje8n/tzugpRp0U+jBulL8QF7uSjyUb82medw0AOpL0uh2C
xxAKOBUDEtoDInoWeW72KxkH7g59qQB5YXxDJAiU5dfnVHCicuig5RvN1asMYMN600szGYpelgbc
+KtE6dlI/kBMdMrWE+EUSqSJ9NLvA9p0SIt3y0+y19hDyce+eKAfo7mg0dVB2lZP8Dbw/NfI6nn9
38/XAS+T2r3G1wtdgOYP8OfQVxMRDobFPyZ7Yukk1X0r9MCg4+8XMildH8VRz7aQvakpyUuzib5W
YpsxyvKwrCgbJh60f5Gb3Sbg1JofKX6GshAkR1aLEN1bzlNcHmFEbmrclAwUFg0/CCe8k3Kyxsa0
adyB61LHZBVthlTZ1JMIIyVrVDxGY0r6+3Cbnw0O8LdXcJtcnPOwNx3iUOtSTA2asgTVmSRl9/ld
8OcNmO0HNwStSgqU4UTZ825hiV5WedWQA975cE0xSzBwJsM4kDinOfAgVPBDfYICij9Fp8Byw24N
DMKUNDvsIpYbhQqfb7Zx6u22te9Wf2GGb3zBKegaItetBP/BY8pDQFYO5netyIbmRay0ZMZG3lk0
2UmLA7fM7Rzvz0h+YRXO2k7vOxPrqlfm6rLQGSkqmZazw+UuFTnsuc6MqLfFLXMcYUitmcu+YZYi
b2CbmabNIBpTmsiB6XuFJtPrDQ3Y/K51+ti1nd9KmBF7pCYhC6r8HHTTuhwS2xRCaFFjN5drd+Wa
/MhxLukMiAqP99Y4Ot0g/O0aW5qC2kIQQVN41nx/tvJLkeS45QNdmLkPmmIuovEX0ndKlp/AzK/+
ROZ1spyTHA77ioRN0kLxY+AqEJI19kKYQBx3KkxmycQbLygTw1OoO0dFgKVFQ4cw2wWJG3QmYpMQ
1w7mB2ZAogR7Z4SXZ35zZ6JIK6c3wGNHysZNUADYL1gM6k+h4VET3BdaVHWJtyvN5Rgp/wlJs7xU
qqdnzPepreRtcWR3IuvnUoyP0PfxjtJeRmSplRIhY4sdbNl4rq0FzisSBjSi9iFBiXKDZP66uZvw
XJtWrMIM7+7m151LiBkmFlJUY1q44fr/M/vRvbFXZ4bt7d2Kb2iODVyOmCEBa/JoeeeCjlcpE/Ex
3mTNkbukZiNOTfcYM9IwSod07ijTPI3P1Y+7E/P9/cXM5g48xeQN/2iN9fbyxV797kKcqCfAV6l3
ydvQydHT1MFOVzI4qMSHHRS/RjtnYKcLMFKyFVjvHVfnyk62BOighZIm+wG758WZHFbYS9VytGTf
bRxtQvY/2h4GY9695jhWlLLlCBDabkCirpljg8ethnYqnlRa3BJBjjgukWU7xQp6qzK9WIfPabbp
R0lilhoDUgz+4e8/k24loQ1FsA+rXR3mtqF3DJU/uRHtwjW5f0snHEtsbU9GzIwJ3+Crxx+1KY9V
uRA6Fwy3hERSYxxJGM2FnEpAuYZwwLox5aFNKESTQazwA2h68c7kLq8mv9ZlhVs12JDhnUfj2ROy
l7B05H/NeVgAtNfAYZORcaghZ5DBuJQKpITAhuTWdggW4ABJOMyC0Y/sD8rHYNO/SpADLJIECyPC
VGw1crsSmS3UUzPze928L906/Zoeh2hmUTbnsOl4GG73c5QF4rzuzdKnQPOlElRm8fdhSyD+zd21
wAvd44p0vIZbyexiGhcGDviuqz5TDEkw13adpH2qX86xzFYHOpcZKA1ay0nUkvjn4DJod1BFCGhY
K64M9hu+G+P3cDpxhAjNsatypcFA7uo9wXL8NCuYBqBR0LkbH61TjaVyvDMAtNEMM0IjvUyIOgTl
0gIDsmip78YxMV/B9adhheOc3OY5vti/v3SH2JtYBBde16Iw7m70YN3+dB5muw1kN9vDzcspzN9G
/uQN2X6IfKAIwXTF0u70y1LxY77hQ+WsRyRoxLfPM69E0gATjGek4cRgiVA687rXC+NwaXKVFIyb
QpztZKL5p2uPt3quQwu+6j4WboGfKPisqF4CCOMUckhVWGFJ5ZQbY/viqP7Cv4+3zSGnil6SaDnU
TWdPaE5gG0zM0tWgyu/2Vln1JGs3j0/o8egT9wKHs6ss98ZvbesG81JPRvtDVHcToKvqQ0FmjuiQ
3CXsokccg0bHAwK/O6xEn6m5YLJIyLDxYRMEx+27q8G+IZnptdage6zox/TBH4c70F5cIUH6I+cW
ZY2m/3s9DUpCk2IvxrxWnHQaqarTkc58hT1nUILTGEqJ5pE+umLJubWmO/8va6/ivFhcWhPC3mFL
p80PjeZPM6p1cf1EVuOp8KuMSYOFr/5E7oePi3O+ZO82SXTsYBY7qRjLDzLd8/rvRqHQSw+5+elk
vwFGz7c3U4WPc21A/3sUuAaW4nX255iB88M1XBmqfDaFGeOoz3C/BmTu6ihrdklnBLqwHcQXmdAP
p2HHwLKHpsqCevnkn8quZPtVzhueQrbwaYPp9gQYGJqW6fuffelAWX6ov86mIwZuEkoLtJ/iK7Ip
WdavTJ72MgKB33Qf2atngxXx68oPdPsQYy8AzmgC8pDJazI6SLKThkmd8eJHtRBIJx8bgVBhnCKT
9fftXNKCzf+vKIt9jmRmcrxPrP6SocLPcR9z4v5MQNBj0idzo15wODfqP+MEbHr4+NQvuIMNEawF
lvRPC/hRyBJMgpLA8+3PPU4yGEFdt/4wJ3ASeJ/UNYblv+uuxrpV9rKVQ9SRUCVqmcF9OJduy9Az
9lsyreiQn7VpvkG1pQuVxbtVhRdbEUP3b/5BExCsJdxaMVZaGyN5FnbNFnC1sFi/i1wiCYSB9GEg
yoKVTTPC1il1aexXY2qptXX+wFGxb9FoDxiJ9riE5tBNOjazd5JZXtcMqmrlvpDRzG06jiuh74RZ
bLTUHt+oezUlTvgvHJFEBLyGs2NklsnQ1LhZ/xlpuKXSE2tRxdNFZTmuX/Vp4Nfr5UkOBettaHnN
HjQqckMU9q3ngFqzd11aGKrRRKnM+0E/u1biKiVGWZ6ICDUd+dELPhfJE6teAxIndpNMl9pl8bZn
+Ivqu+hdPN0pszCdkUZcy0Q+6ZJT1KZuCK9a1QE0tclzYlC1J+zAuDxkVuIEzycXgA3PMQ4ZknoO
rouvo0NETn9dFNU1vp+WfDs/ArgWKaAz1QFJa9VSI5GW4ln8UJQITegnDZPtz2u97vfrux/+uzjz
TcaawQAm9URA3DcvPXPn/oNKrJu8iorSXw4+5R0gzqX2tmY2TPudbr98GVorbBs70rAm7N+V+/bc
i1D2G2WHxYU1J27oxdp/wsRVnqirQT+jDvnHj2hidGynGMJR1hhFctfwrlykw7j46PCfjjfQCGsY
V4CbdkuMHrH98ikvmLB+dGUHAwsS4zMVo6yKGAMQk5thhmN/RhBooGsAdSjlEooG/xrMoDJkEW+v
ruvPyXiuajAauq/+vW97fjf3zDzL8FXWz6h6+Ga4jzI7QFPLf0TSL4Ym/8FfIfxuqgFOKrXUn86b
D29fJtpfnYi0alY7V+yI6f599UkdpBk62rhCzpCuWeY07BMzGcxVb8vFdN+jcHOCNd+u5vP8wuMf
k5PoUIP+bsv5soNsL/2kj9VxJ1X0qX3fDD4KM4xbtCno0j1bnp9DyhRnr7V1eHNL1P4vCTYcdQPI
pUNxhTF2Q4uTZLIz4HXMGVxArNcYQ7eF/D04dUVnqrunooo7uZMgo/8MN/jZBvKVBFq6hrWcvcJk
7l7y8GJzPKimENPh6Qo+TV9fQSJhAUDjsNRNMFh9ycUDQceXWR1c/gLrcHuK283GchbbX99GNC9p
gL4SwYhtf25PhK9466NUOIX3bCdce5qyY+7gJN8JH78ywTiabcBFr+4MV8YLG6uLi9hAp4ipJhzy
oyovr8M84RTgFRSsLIP2hrSJoTdzuYYGNf5aekEAaZegQrkaCJlJSjaNaQc/+viUexPKsKc9pfS6
nmzcaGskPViRk9BnjhmOIaM3MfXL5AOO4ZPXMVQ4G4w8OIdtAjd574hT29rL9/AiJiXNsSWHJEQa
1FsxNwmrG69MDW3hLLWpOJonhC2CwT8tKHwyX5nF6LR9naMbe1zgYOUMgyqJnglboti85duSZDBm
ZT9j/I7ng2qH7GYh8A5UVU7jC6CtDycx+sDdDr6vXQbjpO5f4BhkpHJrUQPqz6lWUAIZRjFLNE8g
1SgO4MbI8mq2h9vXK3io54aROvVF3lRCQgGnnpbOicW9XlxGRt11IbZWEA7tu5LPNaYK67PRjcnk
kgdWJXpLcF/v4eq/nDVeTFc+Nwgk1hatWsHSPg0tydaEnd09mqSkG1FzMBZXJyNQx9ge6s7ZKJdr
PwWDuQmKX+/PTIFIHLVVLAgrxoQdq/w5NaNaG0Nge0cpi8bxqPG4ZQhPI9fhENMtKejCQL/xRk0P
DC27wdFVoc3G6IuuAX5VOeKpRweAHHT+HdytrmMUgvqX+Sux+FQvemc0LxF97N6rqxl69+d4CYrL
WFifdXCk+m/YKBiX/XDptqxqeZFpWeTRtZHp4FAtxWFcVbMxa36P6SYIxChi7C5VpBp506ANrYYr
BPpLdLkOcxm4ZCClKpJSJfH0Xu5PIyLI2c7MGoIt098reTHZUUceh/lu2XP1Qgr2DYVpz/w4DmPu
6kDkvazA6Cm4/FVWvMulHoSTTtP55feRpBzxylK7gnN5QUDAXoG5HBqJAcJtruklkLUHqOQG5Rgl
suGtzsvM3Rn5qGfelG0eI7iq2tO+O641PlJ5qBlcD6Zyek3MQYmxJKUDxvIaCsg/kSLHww43sUBc
HAKBDKT3MSzZDzO6BpcJnN/5T6kxaT9kEGR61679u7m1qb/S3fTEYTwArzQhe11pE8MEFpL8zIMF
ccqMpnlIxRiU8FBUcD6AKIEERszfAK/ONYBm6QhOmpeeeFL9WtHMVl+rRUfLUojvLjS2I7WdhfbO
PcOr+nyWatQHkxrPoE70Z2wnEa2loHkgGiEJRf8VFoRGzrppfFGiA+q32xi6WnjhtFXo8lJ3EM0n
gOCnUl1fqLP+VXgO3U8PsDG99TzZV3uZ2Xw9OogE+dQRRoHaRutVBUZ+sEXTYWXk2HgavWjMYS2z
W94prt9uURRDPUlTxLqJ/jaUrvMzzvQaowgvFojQ84oaosskef2Mnza1uKKgO6jVdaIe80F+/UES
MiRNU0bRnZ4prZ2AiatBfm8KWuGXAy7VXow/nIENWxpgVDoiSvLVDZ0hQsluIhyqLw8swUhriGGh
I1hRH0OCCQTl6Rz4azvV8ovqOiDiec+C4eO7he1NGSDPLplEIIj4ol06vO/RObRVp2NVdhw5oaWJ
GMfh7z5AMJWxl0kAioChKTQGpNVF35EoGlK1vMAgUGriMJUWDHWoYqZsUt6WignfQlHqy1C5JGqj
s3rj5BHUXgrWSajx+N0rMdpNp/zW/cvD18sJFoIAR2l0pEsIY46yEJPpHwTD3Bfd/IwKuGCIrxzI
XSeJ/xz9P202lsH+x/TlDSdDGmErM3zKRCwaQy/zeZxkxOR25zgF0bOyb2PZTZQ6XITAYtZEuCzC
SqeVm3VjnS3Paeu+CpR/dlk7DYD3I/LEXCW3A+4zXfZDA/HVAccv6d4olYBwgSIATV7hp/G/9iBy
pU0aZnq3slo5mD3hC/SEPFn7nBIXerGsrVHl+O3QRXLCmz07xrIpottZPVS4AGEaTQgRQEFjktBs
uVcs5o4jTFEhkYSh4qT+vkwwHq285bLL1mf/5JnjJbQAfc0B4U50CAxM4BW+osWnZPz2sG5COlXP
9M/82voMUUguFsg7VbfcbUFRP55yNe9TK6n3nbgwrH2qEjlAuqVJQuo2ZXJKiftknm+tYknTbk3C
daACtuPxRssUlG2fH7iQzbsP+xl1BLXRSxcPmKfiVs08DILvkIxr4Rt2BWKuuaVfzs+m/Zm08wBO
d40+0UmYt2gT9DoOEc2sblailYpHsB576zwvTyxUMdOMndGRGZ/IwQmzEK5xUwxjM3MsfPM/jInO
OxvGB5IGryPZZVKS7pWBWQ+CrHK9bNU0hx4MXJKm3GU+W2fuNrC/cgHY47090cWVzs4oi7QgkZYg
KoUb8jtelFDEdHb4u7F2KKk5k5ghCnn42dmiGZi9lqlIxtbRWx4aXtk/PFXCKp7DBNiFiExA8+5U
4woXWHC8quZSOzsVfwJ7ofVOunoSDSW0jHdjXMxiiiSNeKlXP7lhuTmXsHnUV1ilaki+CmvSehlN
bErRPgSe2PnwthQWnYwLNdbgzkvJH/2v8RlbW0b8WI2qZhoCo7mOZPFsIURSsDkW1KU75sPq9lUv
9weoHdwpyxzr6P8IIsw8m194eyG3A4B2Wa8XuRZidJJkAPnga44t+FwwaMHDGaaeNb1xDVEfEQYg
I+BGQbVbhC/mbzl4V6zjsOd+SK+mLg7361fCly42cfUZugxnn/fXWu2IRvYWQsr9PJjmMem/s6G3
qwu4OXM7Kh4yUtrySJ1VcVVCF7yOtqSaUtpVsFC2ObjWX2o+cy3GoLNkmFIl4UTF9BtlUxmpvAx8
bAe1MH2u/NreYTcvXY2kPWSFQ4skF+v4q3E/H51kgbIaHeeSv4kTQIKXTBHeUMvQ8ESqlNA+7h1Y
l5bx/LKiFlSFLJgg7GJeoXzOHgKz4kOk1NftMranHlhOgNNAmqtHI6TJKU6jsJchNRDwV1oPNcip
7Z8OsTkcsw+NBN2dQc4I7ntR8QzJGm8YXIbrE4XCycEmQoERVea1L+/Goo1qhMn5XN24Q/TDFtsD
mMUU79klj5cyHTtbrpHM9grFRBDddaAw4Z0960gE9iCyBR6TkDd4j6SlrE74vu5ZdMFxThHEdjGB
em2eeJkwNqVLkMmDD9favhtjcIMQrIO/h/JMLR6dS0AI7c9jL2ITJc+66OeqBKYdZLgFNgIbdpC6
uoOENln90CzvwNdLWqQga1WIaYqGhqF+fO1VA5VNVJkIZjahtMRciElHzwtMCAuxTfaHXigD+3or
t7NFcxsCubIn56P+FtJ6N4Yp0aaGwLVNyq6902weqYbzFyHYcEk2fvVvMm0p6PQRpaCIecxSbGX4
HO5DGNUT1q7qEGdx66HLakTtxCZYD3bQVWNWulET3VQZzZ6gp1JkxUBu/HuT/0kpnBQd4myx1q4J
/v4m8whSRszcxUNxbfb5+KdstCUWLsLSz4FsEhIo1Xv7ZMQsKvWY1BHxrwPrUocMLsChrC674KUz
R0VSRMH5a/2sa0ale7yCH3/jjWYAgRW3Y3btLCyyuoM/2P+Y3su/7/fcVimU7loH/EuJQTTXwty8
6nRv6FcH16nw52AKhd3fjMZmnGC1c+T1onZX8UDExtS/ZvIlVLZ/gzz2bir83f25c5JskjP9sKiR
ve/xBSmdYbnXFlNqU3Nr8GTqWSQ9hiYtUqDxQ9tVmErCeLutWZg/5Gtggb1+mJGS8mTJuN1jpttK
rFmIxisNx7HcCBt4PpVSJ3DoXHzcYpz+V6TdWQ+9VdZ7r5+GOVJDSXep3N4SPaVyE1TPUleNmzzf
6Zn310QxnD6a428dyD1yQBqc/BYlR5XYz6KxelepT9ohrLF26uUK7rmL/K+LBuyVfKpB0KhREFtU
qL+c+Ghpms1qGwjuqe65r9VxWeDfTVVuG54kb0SWM8MBRGRYECLMSwEIrqwgmYbJtUauQgt6R2x3
Mzx95l/l7xOxsi5Q+6a79WuOVFmC3x9kwL41okf9KjNZfbeNves/gJCbOvQsoPRezB1CxHnQE8ak
ilkr1WENTFV4w/YASvUhDIRfwg+k3j1df5XT7r6g9P3rdM7/73OfElKQeBZJTzziJCc/d2FpKjfN
/8dUJerBPHvENi9eVhCLQW2RN9wavzLZZWYaEHGqYs91W/iGCiHrlMJqelyfNfTC3/Nxu4iyHlL9
2WcIh6j4dsLPhYvLZdGw2N4kBUFIXnSHCZVwDXIPFR2tyEK9P/zPvY5j8on4uQIk3ssC6eD+jhhp
9l7MmxtEpwHMEVwU7tU4ZVGMxrj6oYrddjZcKIJiUjMb9rCpYbzWMthfwLpC9onJS5TVBSpAJ9/u
+azMpTLYpQxRVPM0zzV9wbdyQIchkwdN+G8wcnB7GZJYGBpgfalkV3ZZqtD1OmBnCJjIoUDSc1p8
7cX8uSaYb99ZpwdJsqA3oO9s8cckSUOKk17lzmvbr1A5eZijZVQNstIsg7HcBGn39rl8aWQ74Q8h
n3UOwaA8xi/8zD95Wrc7Snr7mldhzBx4ISn+XJgQNQbvT6MmFUokIFSDE7AQqQmLxxhcQky0fSrz
ZNGpd1kyQK3L1h3ISMVOZcP/cs8CH+A6Ei8QiRM4iH0b6ll24AFVJbaVDIURWTGik6K9lx+1pR7o
svnek0kD7FRp7Q14UVYBkiAbn76fcMzflEIQQslql09Xr0RJONU+6AGldsESVSdVFaQCaX7hyI1i
lJAP5xsoiuKSItyEwXATVb1wLSbSR9Dbibl/gzJJJj6izv7Ed4gw6SbluuNNuXzEUza5rlV90m8P
rJpUpPQDsrQYEUN6OKUMV/ed1T13xJz+5jC2YaQQovIm3xnxYmQVW9x9TUvKXumivo8umSQXMn8F
XEuvLXM8BcKjSIVFRqTvzEMrKDFLLKJEjA0hmxVHqJuMsYnhBcvYQZvDYVRy0JRZn6S2UqfLM0z0
uTZGggsZGAlgdX3trlyTJIzUDA+VkWHrlqiT0NcaBmrI6Xi6q90nIt+22LHbtAzCYvYX2UIc6dVN
hedDegI4q5EXByKy+ZY1U4U+aYG3tKusl0ob/F9VhCnnrh1TCj7aI0T5rT1qh4nB3zGVQkRYaDPg
D/a2SGhpOIKU74AwGdI+QhG0QffULG7lTjhRe4V9XijubPQ6ICQTntuAW/uwNc1Htv8vz1/8qDbb
SDDtQd4WlQIiJ5DySjZFfz4UlTzSPbwDJoQ081Yg0he+TAv2WBvMPCaP6TZFZfPTqaBsMMp1MJrV
ILxQUD8ACh0PWB+3DTh5u/j/WMSnHRT56N+cqZJet2Dh5yOaqsxOSjeh+OwgrBycYZ3jlQEuKiW6
1tVxpSbtAvVbzLl/CsgFahRwURr10UVCIZrFpZWWCAhpS3+NF5ICulL7namC/nXrVq4rsjAvJPir
bisRwndw7IJCcUUDe1RXVxMwfG8F+lj2csxMgzBRBnWK95GKas6FmSSMQVZC1+QqtK2T6MJsOjVy
NFfEsmG6B9XPG2i/z/khTeW34ufXiRNZZaZ4cEa+OU4PiAePgLwb+f9UwJzFR65mvetfBBKAVVr9
yPr74Njm7rGu7GingBV/rUZpNLWrpj9Lx/ZgPY156pUOxZr/Z/cljx9GWU24ajUFxOo1q5iGuy0Z
Py1NPwQIdQGjgAOHEvA9Iol2oWyMuv6S3X8Yd7et2A8qCOo7aakuy88Ac28CGVkPV5IG/VL8d9pU
19CE3GZKemNAzRcBq+nGTfD9upne8AfvbsiNzKJ/57TTKGib1TH8BvU2sE8gFvfsped3k3JYUx/V
Oh/+cNH5FaohIILD6wWfrRVSVsoyCB78qFU28OXC8HecJy1T28oDvUNSTQ4mZMAk6n5afuYV2pi0
uPDlbDn0dDIL7jRASm7d55AOhRoBTpnPKHrQprooLneMq7+2/zt+rsGv0jmm5qpP6aqEmoVWEzr4
z4+j+HyvgKRYJSgZkU1OIpZP8uXIhVkU1XhP9UUWoET9eq2nTb5YtxQaa49pbiPW21T588TOeF15
7xMv9fd1sJ9RzsgyjoW/as9K1pU1mfJqJ8LEmYQjoOIBJh33D0RaOI28WG2R/hz95OjNEGoo+RCE
6fsJq82h/E6FgrtjsEy/AQ5MBmbXo19MESZ47pTLazC0eXXh/pXIBT/kMu6ZmQkcar51+/enYcMW
knjrp84RvqQLzcLPITZD3s6HXTCnAs7dY2xvxZW1+MSX5XTUKuBBOUn27TvQFG1lESYo7mXmVyi/
ImKiCq4UCKzMBZyIyTFS/LeWQQzZunzl172Bfm8V8bI/aeMs/BxS06hq2/BWEiVkS9wuxw4+E+TV
leaQzUcfNCmWbqsH8nOEvSLAo4P8ID/o4zDPwTNjw/eW0lABqRo1DuD6cmo2U56bP+jgO8M+3g/R
zGa0Vm8dExzN7xmBopNQ8DBHAONM1w4igLqE+OuUQyOF9UWqXYpqL6FPuKzH+4MUFv7bGkhpdUcT
bVefzVjiLrN3GO87yiQ9tg9w9td6S/SvvRn+9QH2yjYQwyv58wsn1yInB34XjoQ2p0Coj7vg9rU6
azb71XkphKpB/RStYsf3Q9X2Sdb/LIguNGm94PcdDpD5XwmRq1jIIs0lQ/o3rEeJ6fspjkEiqCHW
dxBphvn+GtHmfTw7jWDLdEJuBrHVGlu7qm+KD60K2QvpX1bk4mVZhnIIWteqhU4/n3D/NKmIXhGm
mkXV9lfnCoUoXWSzmpDRaBq7bB1QS88Qwpw7Q3yYups5LVu+rWLZsyY6OHbzrVJRdTRqGuJAEhkR
tOMiQz7aHOC0cLZGo1DveEdjL+IBb8v3wVD6f7plCFCLydtX/Xu2Cjc6uxl77A+0B+yZ+aqR/snT
xnVvEZ83gEVPGiICNmjdnWgpLJpMwWkoRSengmF1c/ogsg5hXnJecNrnSZpVYUYSNVTr/txfqtgT
gccT0HWkZdTkM4hnDNuVXv6pfCdwGBlo/z2Bl/v+OMWQgfIhp6XBn4jkFOsPQvEG4OKnoeUmOCYn
gxHQWvtOAmwDgH7RRvTFHoYf8sXTBkTwmywrBmVNz40LpFP0fXUZa9SiiWAKavJcdEBTYFSUPvbx
5Jhbaxymz1MGF6vfu9x5iCe+gcPS55S3OHAByqv7+iOy0XHh6hy9EMA/PYB7hCT/96soeDn40mPZ
yD6ZFdYdXaUe7V6h/iqS/bcAq3nWgeD5TrqTfMLcreJXE0Waes2J3lIq5+ujAWWMpzM4/UR4f8E/
Co2uFmycNbIoD8sssrf5L0ja/Pg1wXc3k3voqJ0YLLK8fTRT37k+pggwiatOC7xvj0rIJTo+DV5R
RgNQLfZq/Ii3VpT9FCED+0x51NX9tejuAXSR4BMO7GALpj3NIHq/EBj3nbycIs8Up2tMiP9roweT
QYC2MXo7mnG4rqe3JpI8MnFb0786AYXqyC9yQ/rre7W+Ld3XS5SwhSPNpSP2Pyjj/sIio9QKC2Wf
FlyzlyhHPM5EA9BYky7eKrBUIlDsydT+IfsGVyiogSVFPWqx3nwzF2ulUPqx+QbIbxdvXiTg1JWN
CQlls8UJriTAqRdXLobsaLvNcFw+OEjLmV/rECAy5INptS/+jUolhV8uioTY/qO82417/gE1IRVo
81nrmJ11CSagREA5OpxiWj6MdExJorNoDJAq4QuuDFkGTXjq23bGZ4FqEKZaMxKvJ7HgX3JtZT9U
11RnI7fE8CuO5FZ3wZ11uro9yV4vyVsTshzweZ19uzlbQ4JkmXkZMT1DNQgAiqZtmRrqZzwWTBZu
pFqU9zFZM1+2efxfy2yze47EHSug3N9/ugn9mv5b4bGwz3limHRiiTjZTXoVInr2W1UKHMustddO
/PigMQEvCBTB+clF41bGJYuTblcaOuu4Ymquj0x3qvq97zpuwD17qFnr2VdKKg8TtvM80yfjO3JS
taaIcVAJAdgpHh3vOKrtKrkQSAgJT0B0LBFBUijhmNSdhm38sSxCHbXb3JOwxN6Q1DkvON7rjlGl
r/Q6/FD3uHfBY+ktenO63vmXH62S/wtZ4f77wICmXB7+MgprXUJ3LKkS9VjEQcOj+I9JAK8V7ECS
1IJRtOxcr3Q6oDH5j/Y+nURvv7npR3u4GAMkWu1S6kjRPUU0+Nk/8RAJLR1tDiRW5llfBwUraX1U
lwkfF2TkyFa1Dle9cAc9HMnzgSFDScHSi4jkFb3IpcK9Lk6D5eYKo+D5N1M+P/ENRDaTSLXrI/ie
yJ09sMHXj1LlSxRzov1/AI2fSroCj0XoqC/GIXGDtu5FO6uZSAxxibf8G2mFKPN/y2H/I3QPfDb/
opMh+q1L8Qpu13S/LPjeEm2//ij2qz8GU3ZpX5PEHI/0vhZi3uAEnm7mk8roCuOS9/iLtFp2I0Aq
Fw5cmj+UGf5Akr7fGjt4oQCAbD7MU/k2dEcOGUyLBP4hEm9u7iewW9AgHTcFnu0ujZoqLGIT+YSN
/SlbWNPkn2Lv8/d9+a1OYhJArXQz3gX0GgqvAYsGvc7gHwJ5yQHFCdjsOVD3qqoaCR1aX7fpUAT+
w+fpXnK5AUiRgogBqL1iTHNyjj65UzOLu91P8e4t2LdsoDHdK9UMRqQvj8uYKf68gllZxu6L8dBN
JXE54/3kWYhd0ZJ+ePHBUNSzh5qXzoOYjHwn4PnDX9gpcz5/HAnsp8j9dSrrZjzI4qOutmZ7+Mdf
DcvcCS+dBnf1u/idikzX9yQQFfZYDOxMB46aY1gZpD1inycQhym76X1q0q1jj+yiCDhUXAWp/4Tz
CA7jsFYRo06Q1Gvn5oJsBMJ8kg+xZJMO+SceGbpgyp3GaCPatuCOaEli0GI0jVPoZzWniY5gh6JU
UETvF5gB/YpJn3iHD0QrNZvAm+JKgh302ANndRRNdRKvfjg3rCzrzXUxLBorwsSLNUB4t9sHEboq
UbOzlo/z7/O3/Pku1DGbWOLVMRUEIlc4EnEuMWMnhYuhW63SW3szR+UYTOeVI541jyXQmeYVsslS
Vxd40Cyp8YYyNRvO7U5Mi/R98f9YKC9+7kuewVsCnFKGhHVtiNKhcPcdZyAE6X/ZHY1ksMfSepzl
UQv20Imqh6yWmlU8TmUSe02OYnt3HJKeR8WVsYW/3o+f6JwXo0uFnfEPDdHQWoe9X0Tez4BXmRp7
prsaQ7VlexlwLJOkzMTi9gObqC8HH6e5J5jmS+fuqbObYfsdZtea7U++b8j4/8TloTgBzIoQTTPu
ftMSFKaQfhRmtNBjpDb+SKaKr0UFjcKXVhrR9z2gRkuw1KQtS8QPzeJStlxCp/rlPluMsc/5+TCH
VdQv6u4ymbh8MF9n9K5W9tDOxX3FFVtzVjVziPXtd5rJdQApUjPsnnTFgHUimWxYuT/9yQL1bXt2
IPjBZSStMM7WeXJ/FuqWM9y4qdkw9ClBMzgJkP6dU4eXrwxXYBQvPGVmEny04rx2Pf+mSVMij1m0
z5g83xfqIsjFo5BtmY581/UD75Cw9yqxbQkF+NW3Z/MHrmUtOVcoTRqlPrdsf2el1C6mkSTj1D5v
n8DOySJKF4mwwQWtkjd8oTOA9kX4DV/tCHm5R96qCgq+7hFDE/UpVxmhr/lTOfZxDx8o0+pXc9nU
cUCyh1v8WOXAyVw8nuJbkely18gIT4cZHNXpBiYMXKFKzGqQo8DRpifS8un8fooYotkp4XMJC0o5
ZdN9RmkFcjPB8/QQ7bszGPWh6XPYrz58A4ZYeajX26Gr3boOjSKh4QdwYWJRsxoAJL87tbLH1RbZ
kDbqPbyCtvcLIlH8lURncaFO7+9vd8Mdt+xWQtLrRtJA4v7O5sDRsr5QwEgYUBCM++jEankln8at
heudZtGALGYRV8v0tCX26uMJLCeybttJMia/D2sXoNvZOSRneWawBr7S/K3ZxB7HoGy7AK3NnFIL
7cKK612LTe/omdRrBPYFeMgT991lx3F3R2Nccan7V6wi/AqejOzS8uhU17R/2Tz6K1LsvcIoUQZ0
FwrdFCxQQzRKS6+9NhdkclaJ6I1cIo2uTL/1SVfaXlf9TDQrlPECT1nQOStFp4OHeoEtErxoI5zK
Xs50EozIvJrBPRGCyIHalPhsOlihiFsPddUYxrmesZwchhzOtKrNdzx57V7ImYLiUaDqDUehbwkO
JCBcvR8Pzo9iuC6gqKnRXL7DNSgn2QPlXMhYHG8iVsGy1RPqMqW6di84w5LsBHdENBxpUXjEY9N1
CWXHnomnPzXMSr8Pa1yZJFILmoiM8SMqclU9RDx9NyUhfdyHCh0fdHmaKviVho1hnAyjgzFrm12B
7W35CxbjhiGXby/uq3256EyavFiA4AapweifK8NUHdo+VXeFGZfu+ecNOgi9c1glrUAp6frCuLI6
qT3PeWUA/iLILUVQbr7+D5ok8bOhLFGFzZsBTMG4VVePU0LRlfNUwKGKM0RZz0mJYMlIm1EnZA4C
uMzYI1/2DI6h+P6cOh2eSFabgm175uqrvS+B88PqxLP9CqLDg0ATqKnm0v+NzfvK+rhwjuuR+HGH
aJXg7xktzWhw8kydhdH3H8HWmuavgvaTFQBaOq1FYIOlmpYoj+ZpwiraCZyBm6RVgHiCiO/E6ZQ7
hfw8+zZB0AnjLRVAj6ClMcpj+aK7kO+IUm3Yo6BnlY/F8MP4wsVAcwtVRJcptpsxbtq9KdOdW327
5LvxwlMUfHgVRab/rVSMTOlQEPyjG3Yh+/GPKTebf47hbHhKhgp5PJ1ZtwAWm1yKlqgN/JtAtXXS
WZifon4ZS5gQi934Y9UbSgEwqjVejm2OnGWB57DRPFgN+SXRoeEIj3qPUzN3SvcTyHrcNUmm5Isi
QpRLkBNQZ7Kegk64AdeNgS3bxmj0+AnfJDJIQYPRcsyFF5amb2NOL5H0hUoihtH58Pc5Ha2z72TR
N7hLInqZ459JrFYiaaVq7OR6WsffkHdEoyoYzDiXuwSrxRP0YNEWYHLN6HNETrLY1qHaO8dsgx31
/eGphu6gaOOeok92+jAKFgsCMf8qqXRQY3DhgiOvFi6azs72u/1zeNLwNGWMm28IKT5gRekCSB6g
tM8edb8RFUhffY8lhhIr4uAORq020kKrPDPQkoh4o4+3m6DbDFsexUT7Lao+gTUOrh4iKI1thyhk
e5u5r4p2zumYtzzBlyo4hJ0Iihrbsm9iKauWtnAhuRkn/4X46Ar2G5Sjq2fDEvZ1c/FucVged9n8
AQ/MRefPGsHHVq8WLuPF7bIjUoUSaczXxSnb8j3wC9sBoW6WyXYCiN2LhuqZPiwbj/Dbb8jA/Xqc
espn+CmlmEpaUayGvHAyr6y9pkVk3Iu0jzZ8HnxtzjXNnpHg9/FMwxOfL2oyVdGqzRc54+0nD4Ol
uLz7R9Mub5drnRLl/NIm+JoHHDLWsYcXJcloROctA80mVonBwiN4zEyRQulT4gS/LVGTd//Ga9NH
0yuZN/9Lqdn540qmhQICSgfz5jsHMVZIPSFUsjSoYtWu345T9o0NMpGUg047qMGpdDgCKpKvOe1E
7d5URb5snlD1hCj9IQSkPcZpElF2UskNNUD67NRMnllw8/8RJ4BV9Y+plVFuXKmErP+XdPQOKwZt
bHLtRqQRAoVseNKsclTTRpNuPn0cT5NYPRaBDiIXz78ieMqSXlMJUbUqtI8nmAhobt+i1CKFK31I
xHHFqWxIqP+dPmq6mNV6lZAeiuk6oBKCTAXPZctLizVuTvgYQZV8mC8/W61kG+HDc/Ab//FqUso/
QAOP9HrhS/ia0Senx/4E8iRdb3t4/FGdkJPHQQ/YMLFLAR/ytkFxAKAi6G58wsN34Xa1vNG5UL1q
l/IhnhOsiJLqfKB04erBdBx/qxFjNAOYqRuT5TuiFErp8HuN2gSP1W8umSXgyBf4ElmR6DIuuurE
gBGDA6zPBML28imkxShpCk/Yy91lExm6GqwgVfMFW+RuH2fqiOTL9EmNKJuOEEdTOTrx/qm0XSDh
pVJ90ozmhpq4+JxaJ4lxwKV4u1bwIp1rLTLbSnfswZSGmASayd4TRfO1o+s4Y7S4bxhlRrl9sMlH
e7Z5h2/LREIIQvUuGeu4ILYJbTSc7Bh3GnGbYPmadNFeos+Ysx7nB9fr8w+HeEsDK0ch6nVd3QLQ
LY2MnLS3rGBwBLIPlvz2w9oZE6EEm0K/10YIDg+H2HHvBwJZb/FUAGK44PnEYAYk47hOCj2gMmgo
fsuMgFQeDc2Nt7eoCmg3vZ3eWPdIeDfOI25wi+LDrF2tlzoa+bbzTMIELMkFi39fwOXAJ4aupAA1
KC9oAlCMDlFVNbSxbjjKr2ocTQMyVct+U7KCPMBV1eVnN13HAKNTBNxLQ+tcmGmk1DVpu1dvfSdu
43aE0VXoiVRzFQ0EidAn0aTZsXpBr+riwJr/9lffDmfD56lAoEOUsP/2jHFYTTMQLjaaL4pwt0l/
RDI/gV3QPxd5YtKTow5fFwnY0MnRPak5GEOGc5+wXf0Z9CUSo+NkM6bijM+2aveZs5+BVe8c6mPI
OKTtXJXMMs+Y3Q5J4AbSxobLkf0N6Jr4tOAID2lprOCvlaY6by9FZOjrC9HydIfcfway7SRItV3P
bsJ/A+PuaGVqwRiqrMKWZXhrCXBasWeEVQA9X+fP5ddGhhN+Ol/XDAXSb83l3svezQqSGUvn+cYw
kvJYrIqbtIBjdrrGVFlZSvoSfw9MDMrR/m3RMA8Cp1OnLIss7uIdPtohFUjOc5A9sW5zjCMmCoEG
lh8WsxDyywtK4qCU4V6IHCKaYQa54UE3hibbCfUBYtqYMSGWcuUnUOKiqHLMerL2ALlXbYa8/A6S
1BBA+EgCHamSMRW5T5QzdjaLUzaQooR1aABgd2TB8MNgyuZPwCQOxWJYpzVcX77n6nbj3omppPgJ
ZCZPlzMm78Pp6qAgYV/08aAo0rlQzStXH3Kx0k/TX7+0vE6y0kcNHxAZHgTIu/NWJ51iw35OZEtV
SXegIWT6G1yRAT/rzIAhzWDhKfjnJaLc5melEkuU2AHPyXtZ6SdcQaZ7EflkphoEyu8kVBoBhYmg
uMRjEGZ/JIOlcvPX0xZaqyXB2u8JpUMtDwNqM6IUFLhjy8OvpKVWMTyX4cJ10xnEArRab7Zm90SE
MfdtfPM8K0mw9MGQ0BiSCWKVUwzoUaawWvTAviIRjjTNrzEM45uzd08RIjkxgk59I+Kna29rmN+5
czyH7tiRz7iaDEyOvxdTfT+HCzUrI1LIzbshmRNfH7TyWI0fs/EurMgJtSdaJtiuh4rB5iMPlv5T
AsWJJJ3NxVFpRwbK1Zoe1BxMWmUXwAXrqaIJxgtt94OFlonKCnOh9jrafO6uBndmeoP6BzwXSW7T
++lSWZ4hcs94xzBMCLWUGSWDSX73uCaXJr8XUtOs359uEd8xbj9dem+t6RyTTu8XtpRBL7bdsjyP
NCE9QFFPgNv4BlGQcchBX+psOHeYeP1kUG8cAPbSAfkbxI8O/cwj4wZ2pizbsyIwQ0xrMtgVgR6f
gbINdWrxtgvJ5SpYNIIPbKDo4/5Nwvvwjtan0M60L48VSW3ZQklwStJzyTICJS1X4JhfHyf/3ya1
mODNpqMDGSZsneINcnsYRcLDOcdd6bOiYzO+0mTbFqJ5IzyVQWxwKdW6GW9YUd+JJv8kMrpHk3VB
O8v6xJs6un7zdZz/udWjYYd9K4yGVr/4MwVLy65ydPC+YEndzk5fPMhJ9aQa83SGM0ylGtAvtok+
UMtycW7lFdFkiwITFPws4dGeo3vgUD0UekqU9K/2M5D0NzDbRjKUfanYBCxcgkZfx+YJPx/2IJNt
EJp0mwrqkjQKOUneta9jico79ZNdhd1jAazA2xIx72o3pC4xSK88nhYPtFJzSZH5nofmYbVha/J0
4ySc3sbLxvNtpC8sjTMsFT/rSA7vCrNumx2k2a3WJxOlzGZWdeQ3q6eW6QOmIgxRyJ81JAAqjPcX
2r0R77L8C9hfJqpjuwQXOfpLoLOw0I6v8xCWyHbUs59CtZ8hOJszO7/06P95vK9qqWUgeN18EbQI
SL1daNJjXfdJppANpTMZAxUs8jUuSwhMgpfcrkAzgVlDn1lImUVRorwhyIdIhdOCXagNFjmoNk7r
NhPhSa2/ZaylW1HaRzTNtb03e91TXOL3CQ/Xro1tu3KF//QhrVmhNM1Fz0sqc0Cy+HE6TwI11721
0ykkVB158Qmh0uIlDTAk2ED2nvnI0pePCGXbS/Ezbz249cFJKGnKbff+xVEGiUb5TqZpIAWyRcJ6
VeEET8Zq2ZLXjZZbOZXfQvEQbeLlKlERxMGyZjBLerbZtcyxnwOlk1IAs9W3hYx9WYvDEEcVZVos
vQw6UhjSZxDmWCWm/deJRMDBiFoZdG5xTkshvjuRJrk9XJjz1EYSqu4WhD6xjNh6Q+cgcjMQy5AX
KqK65dxxK29yVh1LMwPj3UQOGQVNyJMKvXz/NUSM9maTDBnH+HkKobTYrFDdPzS0FJPdAMRhlMx9
EIEdecdRSnl40PPKzkc+yIuzYPa/eoXMdYCvNWkC2EXSkHKtkGH0Q3Cn1QINoh0Jsqeyewg+uFLp
9UQuwfH4WzV9fjWksenFgfxifvm6Djzp3QsjuIQ6sUtflLtSmaK0PoXw76ponpUdGNNJc0bzFIBL
7uPblp5WHqwIgoZ0MZRR5ss927CYvbW6F6sxcf9U1l6nxo1B4OrY1Rp9ffwnVWkcdQFjw54AQo/n
DRQr7bM9bGAlXIGsSRWuE9GFrA/tLnhrfS8Jf7pfFL6/f/Cs566YqoMRSRUAYnhgKCiiyaBGLnsh
Ma/b5100e63wTilnXU6tTZcd1MlFrrmWMKTM1Pnm5eDD7gpUDmSqFGxa5ihmzVu+vCBCHG2qhSvG
/2kx9BqCv6PzNJ9HPgYL4QHk1/q5f1yfxqQ6v7cagvmZwaaqqVJpXOHWbg/FCijRQ8S2BZVLvzIp
x1jw33O1AhJzjgrtO1VltmctEeYtErh/5WW3gcayPuT5kU3tMtz9JlHTpkckINGF7jlqukBtD9FD
0hsVyoRaO3ARUsOpwoprIpFMF1WWxXBjYGCQ2IqgkoMG6fmNaV+lL8oEjKtQqxgK9LfVlNVB/oMC
moQvYACksPGY/wi7ONccz4xpnfmZB5AHcpBl6vCYEXpU9zxDXdOG74eB5987x9HRZiCgvgtGOIxK
Z+/deVVayUe+5cILmp9KSy0e/Jsa/fXcs2bZwVaQA31XhOT9VhNIKMEMl7Lek3dMYJWUlQ3M3ku/
RiLXr20ob823u3zHQrb/SwfvKuqN6XccqlJvorZRRH9/xIM8GFvJxBPbMKweV3M6/2YOY5GVf8MY
vw4c+tqqc7EO8FwfeF5kxbLGhkoII6nM+nN8tSYiJr0EJTNgYzg8rSSeFIGXcuvFSSGquTSRZgsK
JONQtFth/+HX1xNJN3yk3peZPgZJ+ACwMffdI3Jo7CHt5/KjrQqdHW7CxJfxFzF1zp33QDHT8Jbb
yLpl4wKeWRzFNWfwxaIGbz+UTcDdho5PSQq6C+37DSJaz24PsvrzkQkU5Mm8mZhD4gq1I0Roen6e
1QbLceIaUA1r1c0IEFIAIIf2s9YfVxiZjYIfH2loP2L7yi6Ul8tcpIdoDh+uNy/Iwk6/0OpsSTBr
ISAbDGe3Kje4p0c4rc6LYraAKJpdP0weVe8GhCHYMaOF78shG9mlVWNFL/YAkvhV009uS85BysTD
j5rnK6ZWWdGnBObTPTvr1x7rvakJpvuSgDv1uKUwUyj8BnwLw8DsWLf2jIb+UVjwW40qJEYIMVFF
TSO66BuXDiDEtRC4bbr/EWnyxlmAqFEMzfMWXjbxmIJYW0aRDvFDPFp8l/Nr9/PHi8PbGhB8OnMA
yRbAaLw1kbAjunmPovm7ISi+FZRfj3NCQLHgUNogaq/tfklhlAaiJqTjl6/tsrfKb1ub/ly9h3Gf
hCJN05K2y/HBEs1Sb9am7osfsv0za1M+sBj1pvPm4iRJ5F88oJfBIjDbYMRg355m2LgXRu4S+aPz
3fIexw4yYAVIw8E9kaQI7LC4G4zGy08vcjVy9HwTBP7p7jzLNy7Nf3ZclKh2Uz5yy4RI7009r9VD
X94J2gUy6IT/ulL6F8xmknw/I+e/Scf96TfzXlx4T56/AbX1rsZ8ptChfXAK4SfMOpv2HCZ2klf3
lhPg5NDuul7xumdWn46jNQjiKWF1Ed+PTV7030HmaYfb3vkW0Nv0BmqoZFpaOLCMxvUOQOEzINlq
XTts82A7oltPgQJzUsK6AxIKmjeGavJzv5BXmQB/0QsaxBiJSNgSejsXn9rpAKsV/hXiEBqMjuPi
WCDpZGHg+RBTG6Wz5DpmD0HR+fPKYsrqSb7Y0MFFaAQxAZ1eEdHkBpzhgF4YyC5KCVmYcxGRj1dD
u2fUT+krMxqGVtFO1oEMuwQHl4yPh9A7U14TgqQqOgw2Iu3aA8Bb9RUzlvgFgjaDNb4vTXHUhMTz
m4qqqgznLSqdhpH5WHeOrhttb9tRzfnznapu0a9xeqwa+aNx5+8YUMbcvETaNAUKuh3P6wvDCNpn
7LMo7TTR6IyEpY8X/r0nMCw3J6C6FfIJzsCzhX8CursBRCUfyu4Hfl1DQBjCupiW5fdJUClfKTDS
rawMXURXZZcvfejfCZKSaDdR9jrVSE4cdsZIMrNxK2BGKllleZLRDyqIlXioIA17t1C1pCLrELEk
yk0Xa87aIWa8S4x/9zPtxj4W3L6p1RP1FjimDz7bxuKo4+I+TSDvPr0KVEITd8e2EGPztBBq9OdJ
5bBVp+T3ppnwqqQdsQEvNcxGJRssWJ56G/Twf1PRpCpP93DiN2vbU+6GMg0AYimIR4in+cBLkVEU
BgTOCJNwh9u8F2AWmV+Xiz81EezPgyENLc98V+kh9aKw2IslSZP5IrThOdvG0pvpnYihZBQWUHPa
aDzDGglk8kQQVtmSrI5tTyxVFLkPcuSrJO7/IRy2aQbBJXG4vzM3uRqXfPDZD+I6t3QAbkjGl5Ny
1H0xoatXkZW10+cz+zj0vDH6QLpiRgPJzXLMbgy2Sgj5I4J8eAK8Y+IhskTO9xJ171DPrSN5MV2G
nIbJgYThrBrKRRrTYbY+IeRIEzClsLvwVjoqUW3VxR4BQawtt46fF28Zu6Z4b5dJ2OOGofTL3qHY
z17HAm/kuQ0lb5zsQ5OtDhxAnzICfcmDgQpPIepYlAvB+Ep5yXbiHXWYsqSzNGbKu/lxcUVl2Umd
+abyNjQpIbrJpX4Oj1LVe2ytOwBiJP0cpvqmN2y7Xp4kwDPreVpoQwuhPlb/TbQQXeXSOHJprsQe
yS8eI5OzI2mMID9UGvQh0NQ9Zk//rtiRUr1g5kXykCTO6VbmfhNpwwKtuiYGXYhQxpk5aZCyiFOn
8Hu78yq3lcX/EmJeLOoVtsowbJql722AccVgvBaRgkd9O0KCB9kLjc9C7uTkOVOVa7YzGchS7OTH
VgzNXLz1Lk4cL22BtaDG8Tu5K2TJ7WnSSIONtTR8bi1TzZkGghl2HOAFWb4ofU7mb7+GNOTB8jON
1ciFwRf5SXLVVmlhucloCvfxcn84KwtHAVxtuP9C4v9rZ4pZ+QdS2hY47wwrZCP/Sn0fCTbINhI+
7hceem+lyfn7pUwrg1nZpzJ94uIX5NOqvrSmn109KxMtgZdGk7yMcF6GvV76aW1cAykbQs3jNqyr
Vf0ebmB71f1+TviQgmF+ZkYFEo/dtXFaZT+4ho6tVkYmyGc2ZMI+MfpLXpVmF6h2/QSNNQKYB6kl
LODYaKZvF9gBchWK/I/8unISySJUigeInCpPKjAZGbMRiwjIXviJHjvwlLb+nTTP4iMzM1veFrPx
kVaieLzv8INoE34VKmtdnH03w+W0qVuQgXmnE2X1nNWmqywaIyMr/a+uZ1BBZglGHbmxRWG7AvBe
ydIMcnJseKfwLS+PX5aOoeS5px2jdGwuH+JHATrSpECkh3n8FBd9lg1PJMiOLiw383jC3pXPBy9k
g2bs5VQntRImQlIWfnZNAMXhKfdMKWbTO1FIjq7j9vvqVdRzRHIh6Nm1I9lr66qGt+NTfK20Mlgk
aRXOw4Isjawnu/SqsqjxoTIMNoAN95U2eM2LBQ+OQZag4pH8jgLHFpZs/AbxJugLqxhwjNK9+tLi
zvSOmxZSmM1jiUZDZLv6XZH1oFKu0097EbfPmpQiOu5TKdvQZquXWmjmTFMxJ/Nefnv0UhVq5VJu
CyeJjio7ywJ0+Nf1sY2gCHHInuEM/+8yO+xZDPijaIkkBKZqVfGCTy3k3KpraQGj6GULz9UIriAx
shV2L0ToDFEJPNzLYrnA0buV+Qk2SahbS+Jq5B9YNCMryT50zEFAyKf4E/e0/9AOPFoC3m+30CeS
7PPu03Te1anHIq6S78QzdpMWB5jkNrP/8val8aKepeK8mCRVS/8yPBhf9X2s7nNMndB2ae1ylU6G
oy5xv8QvC2o5Bj7RRCo1cUNndtbr+tWJCDikBbea39Yojw012hwKRJXuwTlim/gS6RJyC1qEzzL7
2R7JB2a7E23HWxtrXfNQcvrAeRQ5OAfPwTZUiLADunFgvXbcUvgpX99KwFlZi745ApYZwKm5ewPh
1q/xEzDSgIQVeg+cynSbcCGsK+ll7TN4WHnLt7GrnfA28DVnNjj66QOYWYsISAnNWxjGlfiE4aMt
v/acuXQWINV3vwjEF1yHR5Fhl48tUWYODxzxyF9m+89EFKazuDZFzYVvNOJGYmTZRBgUl9AxkzOF
csxq4Q0eez0BevvpM0zajfQUv6voIJ04JkUKCj8k2ff8FhFvRRD6NJ8AjlC192C31qXzKpVImjt/
ZrhD7zOTnalXHo0jeZX1PB7pwOPwgrs7Pe3Uz4LTMg5k8OfS3yxwgXSBxppj/KclPfYnxMi1pAgA
fIAes+hzVd792B8XXpD8PJN0hp/AM3xuyGiRvPtsGxhp2IVUM1uvhejzxf8+Ysq4ws0Y7ihuWtXo
Rdr/a8LDMzcqaBmSKIz+6zy87o4zazDA/Ejdi1Y70DsnO/wf2abVP9dDs0HACogznEjMx8x0tSf2
j0GiddSHCgok2LymF5hMj31KmeV0G8ciyPqkXu8e2G6CK2BJmfQjgfpKFuHZUQsTnyetxVWBIuv6
3QfRUU6aBOjyEN0iolGZJZXndtJhlra5WR2RoqQZCz93Hgiyl8aBY8Qa8wqFGD9Qx1urEYc/sUIT
dEsjWVBSZ1UmdtFgtLcKlnlLhyUUDmIMqtOAEJZ9T7Rsbh9v/SbU7QNu9ZgPm9+idFx3UWSGUtlQ
3iMq7D3T8Q1ZkZu5SKLyMyj8WgRsBstN1g61eyvGYyEsxWy12eYJWK+WCWRk+XjmpaAjNGY0z41X
8+HNnNnCL8rnO0p3cRmpFvvtCatYennUdRrAQtPh6r6jyusKcRWLuLzpQ7Okcvih8/vPNWLnDVuG
nixo9ZFIgKF+m4px/XU1A5TbnxZR2fkK5++QLpHPWmHS5Nq+x2Fvr4ZlSEwfnqATFHjQGFNbcAce
MasRUJ/5qgt/Hx/c+vfSlITiHWmIchmxTIKpAUu5X12hDJ7vnCLNKuieY6v7DT5mtyvruxzl50Xa
NIutHb5KVYb1ng5+tj/eJDYIofUyy+Wi5oJGhrSQ6Bu+VKt1UhAOKHrbkXo7vIW64JznU1gkfibz
P7Rl3zFz15Y/oJRAQZG/FI66U+w3j5BMuotsbjC+ejWqtMx/5OQ5AtQ4l/qqOfw+efAUmvV2dSA4
BnuPUu2b4okZF3sAge8zmFB8TWBnkdCd1+xdKRkhkwMjrKRb8ZJVY5PJ5BfHyYw9UoFO7IejyPSC
oj88t0R/LwcNlj2VrGFk6Pd7cLMd9cb5Xu56+ZC88MM1HpNlY0Iu21ud96c2ZkryYFP3cDcwCV87
OqhGVnNIFG54+E7vMaQKrATPdctXpNy4IoxCfZIbJqcWsd5it+bWuMgnaBPmRa7qRw4szfC5jYcA
DG2TwzChufOTKL+RZEqd1aU1rkYKBr/BkrTekZUr1qIuN16bgsTupNSnKffpM4JeuHoCfG8Kmg/p
hL+tLQyor4RhTu8vRy9UDNkON1oa8L0h9UYvUvdJ5W9BEDLfOeflNZzs4nmyCXDIARDMZsRMm5fi
Gn0TiiyqGMmRGU79xPtEblVFRnJjJTwTUkxc5uqH64xPkSbQuB4nDFWh3jCdJJ8tNlBFfIKc0jkb
UgAE1d3kYgbJZqjgFzy4fuoXXNnXl/oAcZ9xngTT9NTMdoHYYxwjhZbzUd7vtFdxw0nHyiWkbGan
tenqFwOxiCJSAUlKOMXF2I2i27ycXBRVvLhtBzrzTRBoGZavh1bkYNjhUZzM1mdnLmBcCtxEFenW
34FdsW0n2o5QDU2K/chmJrzyBiYYQ0NzLB5fLKqENz9z/qmNykMSLb1H22jERPBskvQEJfmoQbyb
OPAvuN4uDox+6mBZ4eIknOaRT6ID2mgfzUAniav4B2eI4+01zR+SGyvQEf8Gnq+ajse68jntIwWK
6CC9e/LQPhVQjan5vaf6IiXU7hC6MCwgcu1HF/EuWBkCriGx98Qc6Sj10EguWDL4rsYkfxznDFIG
6V0gAp6iBlgWMAdrNLgcfza3WgdU9j691bOtqOhd7c6fWCV2AQngx4Vm3kXjN12hylken/Ay9gCs
aCs2+4HHYszGUksACtEGqt10KwNgqdWk7mGnJ6yvpRtkc/ZKjtHNB320UYJbD5N4OLhjo7YcWKa6
YwTJSZnx77GNgflHB71I/YHNHHxxq+3ErxIIebuU+TJQT0cRVueUdou42mSFCJHecNjWKuBifv9t
Lx1hG5OiTjUKoaQn3vrO8H+qoNTAHbA1twchufmmjDyBvGQBnoQtK5OHzm2yyQaMX498QDpUV95y
/3EHJ85I3aGd8ZbBa75b5RRfr+KzcutNY0EDBJJsRiF7cCl9K0YwVSPX3fDyoj+gr5Z3w5xgFHtG
ZjzICwFAli6+V7O2cc8LKPEf4f+gee5kVT7MmahwL1Tx3K81LUvSeV+exWkOoNRl+aAG6XHzRtC4
Mv9felUgwaDERN+2I9Udqmo9Izc4ZGJxSajJNWoEc/8DOqSc4XJHg07AFCcDmD3HddqLk675SuTv
yWvqLHHmk6DxT6awxPP5uxkRfGoWO70U8yazxttnIQl7a/+90W57jJbmCxtvlVjFhZhdjHbEcWTV
gUnFPdYcskMP0elCR96pEpYNkx9HBA4jUbTTYafHoV0ckP+rKQkVz6xk1OB/dOdVN+8WUt85QMcv
rJJ6XXdJhaD8rYhgx76MaQAKwtrNMFPz4CZg5vXxkIqFxBh0iJXbUZene8+iBmEQZmoE0zuNZjIH
8Hq0mFPFzWqUGbLsCZJKY40HTbgctzCw7TjKuLrQbl6kxzBQ7FsqnCocnhBkavA39tTR5Rt1TkmS
Mtysr8gT8yW5rYY4uH0hoQ10vpw6cElOivcFpwOz31gFcQROmC31WMG1A+lC5dI/heotahCCpxI3
ZGf4GNMaTQMSsAsbfrKebN1IQj5YqaT05O1gutEbByVb/Q7AEStUvh342YjzdWmt80sH46BoY7CV
C08/orgLSOnJw5WsAyv/4h/PzPTCwm2meUk/hVk8qpPdJ/7kfaysWMPIPeMUy+55so70jjhn/RPF
zAdFFy+IxdSX8aF07TL43VFaqfiQrnymwhuagOAQ1JVYGwkxMaTT2p0h9OECvFdrV3sfWqCpR5D6
igzD/sKq7mduMX96gLVef7eViO+qzWgkApvwbFASzgJUj37bUX69IK8mIUIjphNmGZbZNAblUpK0
7G5Z9oyDR2FGhwh5EB5K+5kZDEGvn+kRuGlBqW3R3CD3cHkRsEUePi/uMPnoXQGJ8taAykArge7k
h12ku++4ULp2KZEeYbD9js+ZJR38EBq3rOGOaWnJzruiwH6FCassJgx2wfdHuUIHIqJrB8a09UQw
GDF3Uos04MFcR25YYR/ecG4mT7XL4qQc/ceYyKSa2emMDNOKle3VhsiE/v/l8leWSmcxlaSUNePa
xSC5q4sSx4PQBBmOG1C21C8jqN3lkLRRekkN1apWr8OoSBn00c85GzZ3niepfmyl8tdX0kkQoREe
QuNomcRd69CvS3GZ8Adm+EJp9kzst2uBZzNF4TRO5xCoBbJFqLS0ztZf14qISjTfpyZQJ0+Cuqgh
ltcQz7nRePdgVCGMBtaCDiz7ufH5aTB5DNvBsH7flXP9GEri9DIR7XsbLKqphrNVO7lDnrpJ1VJZ
G35kCo/+KAgppneHGcA8NT+v2nnbU7kSLnYi9eNItfLtkiEYuGmn+ECRg23JyPdPIUv0buywjvnj
Nf+0Bwjucfs9KdutR2SLee1gLOUALxTNeGH3AblpnzOivfS6gaVIWRuBgx1s50LY5bGWSEV+93my
lkZRZwkol7FjyqV4igJc4peVj7ApHQtLZXKZReEOspU5tvZeeKvgHs7Jn3RkQDVYlgvYDcaZsFLx
HsMG16kJdRzWfGnAe+B3HLQN2s4fkn2ubWgbusvmjZpeesOtncOfBgyOZ4Weai/9Q3PTaEEpOXCW
CLevnSW3PHP5qTm8fw5znC7hzhUcPjALy3MSetBkkF6V1pb+w+ojI3bmeDqPfUfKb/57yZWWqA2f
RpHMyvUWl33T08DucOFksbhgn3J7JnhjK4vh/lH5+I0j7EKU/3QFxk8+1YTqeFWu6sogQjhoqc5P
wReoppZ4J9XgCnetIWFPGDPMQ9qIWGKpc6ucuxGv96hI69aFE1M8eftTdoCdvSz7IQ+vbuXBP2ba
RudeJiDhZ9yrlJC6fTNFLNOGU95xfVKrGPuX139rYkNp4w4s780nmrkcPApuFcGf16CcDbsoBUH3
crLm5J1OPr76xZJpHFSXG6L08VGhEKNscT/nc3uEW9qU9eEv99+z7suMqmk2iBygHay2c1vxrkde
IyZc9CJIq9iq7xaxjReSzxRILkbuz1Cxq4x3tGoyYy0RtJRfH+UtITe1SroUG+tHK/kKQ1yNZvUD
JvzIuTWFkC5j6olqIW+Y4GdnFBlPWTSiBVelUz0TeICNUGiU+uHCFuPFgWfWifzUx9SOOpYWsGxJ
8DlAVYszQHMvUKHsZqbC7Goza2Qe1dvx2ZxZ/Fs5YXl4u8YvBsQkSNnmBfoIP4DnnUAXCaK/XFjU
pnDr9ZmJFv0YlcwOxfyhe4Uw0XeXzCE20LubQyzavJXAPRvJ6YCGdaMpptSh3bl7/SAEAqZLYkOM
5uDOXsCZ9Zu2LqggMlF2HRvhTDbZhcUoRLB+KZ31wL4gHunHjk3GLZkgKZ2Zx+te4DH+VwUnYl67
3EatnmOi6VxeXOiujik6WK+t0ko6v88g0557ouwG8GH95OM1bipU3NyQDEFRbs6p8RNXh5Xl+a85
5X4S9zqlW/ZnuDl3Al1H3XV9QnscZ+fEZqLFLaEMWr8tHI8ZGHrmCu+bnvXEeiEXz9slxmdXOMNd
28jOps/MUgiwglLRd0CHTDxC//QAdKirKMTuwgJYdv538E+kMPhw7UvqACRDa6ATOYYMz7ei5Mqx
m/gzfPQ9YsFNAUpWlnBzLmFstbmarfu3oadkRIYDR1Udz2FOoGWvsK/sbFb4MjnK0NAClwdHxAVN
tLbpgtYQ7FiTvUprwmuoc/oVaj2tl6I0p/E+jYChBry1IST179bx9YQURGqoGHdSTy0u1Bq602VY
8707JSyGYOk6LLEeONGqCuZrC4mqpKJm79KeIuOVwyBqwxwiO4D6bF6UcsqqmFTAoT+27c1yJ7FS
etB00IDeklbPo2egHSOk909vCBKMhFIu7q2jcmq4typ6TTq7L+8wY12NdYAjY1NU/C8CuZb0MFHg
eFZpcYPA77ttsmM17NHrthPZSzdCRNC+HJbdUpVu+8ITcd+Mxaj8s8aMfWN3f7pEyM06U1aunRsJ
c5qj+zNnVD51IX5QL1wNR3ppGFHl3LkD8eT8wVBPz1Q2YksaKKb0Hg3mUy0heA/p7mS/LqrjgeF/
svmhmKD76rGaIKA8YB4tuVXcS97KsILrWPZtJY7oF+RDDbZlZFt5ty6jwvoIqrnKSNpNRtWpzNVk
AgkJiR4Sk3gvL+ArKGxwzrIrw9WvxthCLYdySVTzXhygaTFdVGVLIZQRzQEnCLFzKpzsixYrb+hm
G69V1p21129T4kzXqFhD85i1DjzkSmRD3lrVM4T0pA5H+Tb7iU5OANzzlvAZw4uuQ2iJzn257a31
k1/bkMjqKS9ADLDBL4ywLBwyOnocx7SKcC9l8+mKITS9c4h+G3s1uGbDtQy4kdtH2oBp0hF9CNDZ
CVYB8Vif8Ydyok1rqoxFe4QuqwIQVDV+VnNFiF5om5rpjB8fyBJxqbp1BrDD/kbSnFNuH5WpZZcq
wqRIOv66VC2Rn6IbdP4WXtrY+NeisDrLgZ/itlo310aSVuqE7tYSsBUm+0aHuNmvLmRu2XGxRWzU
YXUvBx+c/q1KGL25IwCzvDBGu5DiNFsNokPUUQcm2BiRVWKeHiiNGAjZJoZ+pxhnoEQArn6U1NqK
v55oJsoyAEx9e5bIFtkbadHGXb6AV5T/QBXQy36n1qfEv8WU3C3S2SlnOVnhTM2pe623AOSS2VaD
dpeqX4fkDwQj+mfL6KaTOh4G51SF7nN8y4tSytZvpJd2tEQIu3dTf2xfc9W3TSdPbMWQ8KilZOsn
ZWdVbmRF+F4YV6ufVnIPBEj4wbhn5Cvo97gieWAfo1ANf5LBbpdjv6+NgB3BtbiOUqdlEDGnJ3Vn
etgX4RuGO/sXhSTASx6rFmfhpdQA4c98FrvtE9nh3mwMXxeIfgdeBu38Sr5ZGisyPSEHGFAecoe4
0c4jymArnIzMNruDH4HpZ20ST0D7h6spLz5LmYL/e2wxoTpq79OH2N5pMaCvZjSJohdX7FcFUfiz
rknZ33bf0KnVZ26AfIU0/SsK2eV0OOjBvAW/tvAzuFMrk11T8e2dnhfe0XPH7F476dVjRCT3x+LG
aFOFzK9gs+etPVE5R/XKtNUqz03ztZqV1fsKNCR81REt/FADbOKxmE5ytth/q8yD1yl+bqJkSzJK
DmYs1JEAzLGW+PgaNFNqrfJrh2N9lGbFj7iFoTPjdUg3X+rvt7piNxiFc1qFs+658jpG2phdknSz
0XuherKA1VHxpeZCMfCZHxIbMjKA3GKSEBuyfJtUxlhT+fYwygSPHZMapMKJvbw0QzcfpXfol/ep
H6bwNp2nIhfy7+qXAKjR1l2yggsfFeiB8zBz1XjG79U3FMmqMlzEd8WVZB9RpewmnwcpZjX2E4L6
GPGGRMObURDY+cABktvAUj1IcQk8RQCey6VkAP/k330A0Z4SOucd0SR+6im4+gWVhGR/BWXfyfeZ
EirL6p+2Hx8x85VOwarNjT9KizForSMy+zZm5ow7oPQ3FSMsrFA4ni95gQESSGPto0qhttwVBl4v
kdpvEkWWwhKbCiklZsYzfBb+LlgzvBAuMOGmYmCDnXDZKvC78/8Lkx80bxqiOwJTJfEXnN4enw4+
tD7KwCMPQ0+8ocuHeqvulU0eJecuPqmjiJM4hFR7K/nzHNcWNSGScwuoeIzTzKbhduKQKdUgNkuj
LjzeWrNT3fSirCr9Q4SACpGq8a0eq+jU+QjEsKU9yiirQcIG1XPBbDxQ0RpMXczY5OKBDb/SPu7C
D1qJiQeGtKKSgT9XnbtLAhn5ZDZTzEy7Fw+1tkAXZTo05eP0YzFeGLul8EaoHWjNHQWFCdXdyM79
Tq4H2ywsbq5i9cfQQ1fnnVxEZC/hM5gXUVqHOhZdN7SuywiCZwgijQ1bMpgGuB44puXolL5YZZW2
1RxiXmsoEmU31Fyz7B8pmb085YOt9m5NqLJigV1dRwq5AFwqOcU/ReHVUQ8qlOOAk5FpUGL342Jx
QpgzNDEb2X93QQeU1aujymuDl+IbYyUiQFnQrx2TuhdUTvRWC7hP+4tqluV4Lf+DcUYgUmP+8Jbj
l82VcO+ZQyL+w7FmeyJ3dQxrz7XwKJkpIHb1OZ2t5MCWMFKI97na3NQ6oSS3Ik2BkspBLMpYr8pm
GZURskoMsh220dcPaUy2Zc2Tur5e2Uf1GuJSiFIPr3R4bWYf098USYDkDc/NZN1WFLRdlU4E33eu
37NP/MA4Pq7Rwp86aYeMQF3F9WMxxQX9Z0BSOJSbwbfRn2H9HGBjLRC8olESM15t1xd/iSOm0XdG
4RTyk2NUhmyff8IPdTN/k0e5eNroUxcu/bpcp5Jzq6Ig5JpSfwJTBjmzE9glQe6xqSGp5rBkr722
lNAo7HVOLIQK8uciGtn245onc9JtGP2c0SKsVuJ7ABT0RcyU92T7zxsPl+wqWhQnFsz4vpp/JImb
0fEXfMr9qqaAf+Z2BplgBJdVmWaPCepazP9SHpbgMUzXauWu0L5wrd1ujH5wloJDJANR2P/PAuFa
jMJKB4+d/QrZc8OwA1T+VAFtB7tRdDhelQ5nIFrvsX1nQQMrkC1NCSC9iWA6q3OTuxPOkRr0Pupz
GyzMAUu9uQ/WnQnYd1Nev7uZcPG63NC8GbfgLuw0rs9mkDSKEPJQxrySrOURLLq5NbNHidaoIoAc
mAuCEaH0zRaBTfN1cTsPeH9POtMOkIqAXLPccheVrhrQ100CzYFjcr3iMh1zi2GBQYH08MrzTYWj
W4uaxyFdkWZfTIfcYIok8mbFcK9mrMO+4kIwP/30sdGcckXkwAsa8bQtRJx2WX8j/idZncEARaZL
ew2mfPcQjfkl59HhnIylcEksG5CFZj4xAcbGHSaAQTHGFkCnHzJ2v79N7vZURqRYtAP1xh6YJ1yi
zLRRytrBqT4kqqt4DEgI0iWgZFZYiywZTcBCTmwW+9z4eQ8lR8Tw7tUfpkfquGSaFx71wPxbLKrh
4Ic+WHiuWnMh2Dp61PZTeIeX7Hcc38m+J3r4tYv6cwgz3a+zIDeCdw9hIYInLRS3hgvnOPgO2hg4
IzF1OBXO1OevRDuTRkTZ2hAg1YBs/yhzRokegLlz5d9Pfsuhy5axGPabaAtanvFhpAa6AVgtFUe5
wu6yS3eulIplleyVO/VB4hLtEcJfWQmKlxQViqgJfJKMEFNM2uBR5PoQABpK+qtlP3087uln/D68
WVXI0C1Uo84il+xa1tcA62cl+ejEijndz5gtDrBN7pKqKO87edRunUfXZRD7l/SeAt9OMPjMdUpN
DoYYKls4wWblQVrxFt+vMwE18vxP8bXtY5QRZVxnMTQ5mfQ6lIgi5R9Jwr569n1p0aEccxdiIGHR
j66XtHSNCspdav5IU37RVc1UCZ2GQ+3rHw0LOGJegBkuY8L+2Y+wXWptbxdYfEeHCLIcvC/UzxyE
HetnEhFCw/HoZPtnS6e6y0AgECL+Ew8ZYTwZvQD5NI3rPgYKBwj7hcApVl+bJQ/ze7c4C74i1c0K
o1TfaMOoeX+DV727VFlgdTmQ01CDUY/fhDB8WtH36yspoREy3bqB5yzLG7lw6TkapSzmH8pow+Ky
kk67cSgig2oKCAlzy4t1oxEFsrk5uWx1zZRW2PAAjqKyuAeP5jEO4Bx9YcltnOaXxERlLbpTh0PX
zEClDvkCMqM3NohPgZEUDVDtYWx60IzaqLtUqSvDhHAYlF2CcvdIgmnujSiLigoUSW8/7gVczN0u
ENKW8O2SUG9M3nxLJWk0AhqSZBo8puGXCraPe+x+1YHR0pNay42nu28jCbajhez3T1mzpGdvOXXZ
Cby8bPy7/oFjS1qUpsaA+1VWsCoy1QNkevA5zn92mtOYfwXoO6pT8ALNKVM+J+DJ3L1WV9GR1O4h
I5Q+Ty2bNSrKd+thNdpr7wNNZhHlsp+LpVkKuM/ESo9lce4jDpSXHU4snuNGJXaWXdIlTeHVFGNb
6vc7up8UYJkUByuc71Rrtz88tw9dbJOui3W7K0IJ3R185HPzkW8/6TV6qDB1H7GvkKEnkz+oEZoN
+qKgh60kG2aJqI7AahjO4YRZUIZeIZT7rqUqIVIUoT21wzBfj2rdyWlLB65U5Y9LvQuA5QRKBfVZ
HK+kjvNRnIWutll03z+73L6NS/eT7VxsHupDIJifxA1MJo71ICGNkYTKDpxARZmCAmq2ze+hxp7r
1z0hN49MCBJYlusU918k/d40HMx+8Gl32o1coCVpTHu+Br0IKYsH+VDERdwqui6JVCJRYXYMmnXT
3YIhhIFFUsq+XljWOtsRfghKX1mIdj0tHocz4MoOEyRWRnyTnKhB0fAfF40lfaQdTFZc5RUf7xpQ
zU6U+0WGU5VZorYtUKkl8FtpKlpfjDrUeh71UUEl5Cw08/hayA/dN7hGDbHrJCK2ZhGxtAzprhwV
O9MX0S+OLtUA24y2/nJ5awlJexlooQa8jYAjZrMZrcaI07+CwJC+E1y3cOy623xIZ2qCZyGKu3s4
gs2bdW3OweG178q6Rpkl+w1hmr2lNxud0EM9cTQwGOWD2KI4D3CIxsGARtwaEF/r2yKmVQECDdsT
3BS4frO4ulKSd4LQNE2xu3bBnL9UVV+HYbLv5hUTI/f/YG1k0oSwNd72FzIQRT1ZcBLY2Z25diK4
1HlP1WxaccxktsnkKhSNSwpxn81lNJzbUt9AqdcHEYHdV2DchegcXHsj03iM+nLTAIwjqJe7fpZJ
rRQhb/jzjRuAgpaw2jHGngDMe1k2cECDjAnonWk7ZQAq8qEMW5pc9fHoKjPwjsMaA/6xzdAlJodg
eCNfsKZM9z7oEABxuhJzWvLh22OyefqPeJmyzK0RUUj+BzhjMpFQP8dYrPiLSBfXmWKs9L8E3MDm
Y2c7f7pt0Nb9HkXgRIppMenMiloZhPnNlNIHPmxpgtH1oxXIoix7+sJqpKx3FyUHwBhsUvNxPgVn
BC2tZXT+qwq5r+0O3S7O0OidB3bKWKLkLChdMclNmf/I+IRo0RkxkYBcaLzSlPXRB77rM94uXQr4
JKd1iqdC0aEDsjJGxI34TP0aJyMowSSQPR/AFP5R+7qz8GzKV+Vh0bPvnzqLl5pq2jujnFDGgZO6
bVFPEt7f9b8KnliOs1VGNZR75uYpXLw6X271ZWB4VoAiSdulJanScv9zJq1NjqJj2Uyu5hj6kY9R
4AWjKpwspxqxwMh0SvZy2D+z3NdgmUtjZcvxYuxExK0WMBT2iwL8Trqwt3NGhiubwbwUuZC8UNlA
JLet58eHSO/rTKWVTjTMdPqAtnNiX2swPj/szH4YT4O2S0/QEb7PtTsSa3S18KWZg6jdrv2zQP+z
qbOdLOt5AkyULRG5e6RrMlL6jNHznY43wFYBoymc+UX9D/qOS7GMMM/cPijexqNLwFSs0ExIGCpQ
jFEfHgksALTSWgpebVNwWbGfTLZfa2KMY4KgqSP0w2oJK83jZDcADrYEtBkV7WC3O6WoZUlTmJck
GBuUCwAU+3Nfv/bpxSfTXNsB6uATfpDxFjdbVZ5cvXM1iMUMtBQlda/TioCx2A2y5KNyh+J/jyGI
lG2f/Gon8ev8oHg3jSMqmFFOA7tzFIeJHbxiY4u6vAF89NWAW4RavoXKKjp+DDjy4hVEwDU174rF
0U/ZuWElYvqeAxMIDDn0sYnDsGStwsRWSM5rudflS0MlyxuV0KrQnlh+shk0OIkCx/eCK2Y1PiPo
Hzcftd0YrHChJRhO3vOgaJNsXP3jydb5/ioefsHn2uXM1BnTeiB1F5ru2Kpk5shnT9+8UPybLvPf
+Mx4gUAZG2vePAVLMLApC+PPCpOVzstEXoVdqqEgVv7lyopPvigsXnvwhLfBgludPfwLxYIhwAaC
CdAsQDhz1cNRgJN39/vFsgz1cDSk8ofvhgt+64UP3yCdJguKYwjE4t4tfOCdTWB0h/3pYnvQVek4
/8fJk3lCiwtpTO/yhk24VCZfYUhUKww6imss17dkJ3sTuId6ywmOor8Ow/1p4gxu8aHcyKoHkGju
mJ3iKFX+z/MjYnrNLJnlxVDvGet92kDhi56PL9vKJYvlgm6FUcTF13ZUvaEtO0faHgBUc+rzzlp6
qrIiJaO8xVehwF1jWMXqDNcY7OKO4WG/uUk2e2cU5P1FfHLs4Ac5Ghj4WS2iayS8OvkkjBlhth75
GK4b8TtttsxDo4eYa6vbNA6SwzxNQP3amoaC4FcJM1KHL9ef0l45P5afLkYhALKxrNZxqlZwFT1y
DqoEGiI+KczQgq5eMyJW5fTBUICdXVFv1WceblHAtAdw/qUz3vOGo4jch0r5gEdbRERbP4FDsHMR
VkCUqtpIhs/ieULY8OVrevCz5uZbQ3j0gOvXhCOR+zJo2PX12uX5lUrhUexzw5KpTj7uEplXaX4J
iPgSslmZB93mSxu/OlHx8lz/mRg4JOtGHEH+jJnc0igafxuErY2z9yxtzddj52kaSH7EZWUELlh6
crJ+y4HQo7XX0qvykr7+G04vNzuZ5BTIVvYzIWUgF5OYM0P52U/nh86aJyuaQspKVq3aPC8tycLY
zTU2ckOk1coF7ADYmVphi1IHVY0erAjH37Xju7q3BeAvSZ0n8SBv1CILB8KXhLHa/r08iutMw4u8
/aR0X2mtOVONnRWP/m5lp8C4c25JMw2wfTnubiwH/jXExGPurANrcIpoHEJ0SgwmIebmtR+haJxJ
iDPVuEcNb+aakHePMFfpoafc/bX8BhuOZfTmOQK9qtGi4e+2GqmeIIhCYHQgvRLHfmAimPKrD/xa
bbRP7V/sH/0vRk5pyXa2TQI06V0KEgRtG9mPl7737Zu3FbDPyHM0HWqwBJKGDDDsVF/qzPOXNmh/
LmT9njZ/mZ+TTTpsHGCQxYhEsfxKvDwx5x7Yto/sXzPiLGBP8dSZEaC1Menvk7SsY/b6Fs0/j8JE
NVCDIi1kkwXurWOmOTIlXY8ZI2gyKcunx16f7yOvfGORbdULe90wKGnwx0NL5NSKC4xYgCAVgoIT
r001zsjgPvDOCfbIbCjLff0los+HjKP6tI0KLUOWk3O96+pel2l/IFLzYk2Qbap5Zl4/iptI1eA7
SI2nLl7mthPraIqSafH87HaHigiBR++P4pNPvDkYa1yhOdORBf8latXQ5soHeL8uY00ggaaCTLRy
9VT0AacG33QcJOwcepzdc/yDwgn4ZLlBdt86klzlNRCcElMCtkMdcHVqv2oewMpBAuCSiJcvGEDU
BlrXoIPlKFnTf+hWjNU8qltyJI4lZjhDxpUmzP0uWeK8LJiVPejUjI6XqeGu747CHd2oel/6WhkZ
A41xyNhaY/eFsNBKeX1Xwj2MPjPvNeCn2m2SX++cKFGUt8vJ1ck3xjVs0sEbPAhWo4/79scPOfll
UYztxHFVzsxV6/YrpvsmAOiID663ltwaYoFlRXKkiHfshsPHRUIgio2TM5/B0i4cypZun5feaQas
aWrNXDRbxQZTun9DguJLR9kVktHvXxiwDc67ULIZbXFIQM5tSM28JvuVQ7ENguwLay69PPd2ELY/
pJsmDo+gseGk7Cfg+72z/eMcdkAaujF370zsMNtLTLsFW6IxuQiFzFWHGcwevwHcAAzpUbkKB+oL
V2xP9dNxvpdCaGd7Cdh2IN0zHu7/mTGFeuBgtC8ZZVz3e95C98kZVQjV7GcTVV/XRMCEhdfRfbl1
TpljpvtkutJTx4iiDh2+A0MvUwDXxBPsBh7KZJvopelMN3f6C216T8nH7fC0RReShBYRW9Gic60R
t8CsQ/RbA56CBRynu/pjsFgxynzHpjxw/ZwfASwa6kCRW2OJGPys82zyZEfCHf4MufOUGfLp6aps
cfnLeOveftaWtmaPnR1Ifwcj09BnnwSkQ05d0jG/Rt3fDhXM4sitNgioPOPPfUuujPVz4dQdtnGw
4yw4wy1xnrC4DFEoA88XQsyvTP9PICDCX3q8kptWD3ql0QILO/cM2CFzuih9mCccuQUzLu2iS6mV
Gio62vK2aETMqXhz4GWr/etpE02ZtKPyJBoo/CyZah/sztCttBnWpGRbQjmFcweZTBSDAufXXLHi
IlOS/4JUXvqt5vOdmtzp/2MlQmMg27fS4seVv2Ra3yNBubY1JOPEKNBheT+1H6067B2A8eiy/8QD
E22Il3WjOH8XRY4OYbE1Irr+6JBaIXlPmzay9+NsdXQ0tGjQs/lU41tauS8DNJ36E4VStGbxMJ2Q
JqYmUWHOYzQo0WIenMMcHpDJV8cIFl2jAEHogDzoAlCfhgSCIbbTRpdm9nlYECeNmBH7NonYmZgM
GqDcYcju/Zd6nFEXa0n5Rt7W5Ie5YKQM7+WqUZ7x/ajS8AxJD5bule6szzSXrd8q60trn6HSYxTv
Kjb/+qV/tjOh0MiPPQfkJOL9TRY2bgbmG7V1rLsRaSBkbGjR0ytFe46yFRU86wwT7NKBcS9fnXu4
BM9KJHyNcM/b1uesjy4XYdscdcc9P5adS6VhFgc+nesZYgKAZPDKEUEC20v+wvHcXrqVqf95dxc9
p3Ekfi38GA6F8LyXvQF9zWx97xJy0+0f9TdPDrDzjy4220ttg6JLOIVN/EuRe1JxMrna/3/2dZfT
1OMe9Gt+au5YOfjc2OZzBpihWMNGtlKhd/eD3UX2CyryhbjcA4yAAgp+UJLt3vaFfo/1YlqUYrCd
IxA+GOxmnsdUoexufYEPrxJubLjN0sFv0P4NQSWp2G+8kQgC8aVlP9hLzQpCBTRlcA5p6Z8U58cX
jr0i4UxU1TYmZTBaGHJO6iUrCsmKo2PuAJyVfjTtGUqojpPG7JA71+nYmUyaqTWMZWzJENnanR5x
TiA8ShXCS6UX+YgWIfF3bXpYnvtusrt/SjDzUZoHCHW/BfkVYTyxP0pCIx3r3TatHXcCr8R2njJ4
Xd4ptZTRUr7jLS7NiIEVjxN7nmeqpknLuoR6poIk56ct50/nTbNv+ZjTzde/O7vtKk61pP9Nir3L
asugLLV02Z0hFx0wvmTMmR7tMqqufS/5+Q6v4/9Ify1xJXYiaITl0cEj5VVpBKNKV/ohoJI8gstk
oCZkD8/W0MhICOaLFle3qCt7RbGhLGiztb5sMNTv7UUV0e1a/xcaMstvY9ie09Ay1u/NWIXq5myt
vFiceIIehcktETTx830VX4aUfaAjJtlZ4rSwROod6mUTO1RV/oi1QklbMBnlPhnWNIXtfwjuKaeN
7lR09DUbX4rVCnUIYr07fWUhMasaDEokC+44GteY4dAUa62MDogpnXCBh1lmX0W3+CxPB+tp3KL3
EnFRGQ/1/hpqa82c+XsZkEbgBQSgJvGsUp8Cb9C1gekvPVJin2wucrcsX6HTspQG+Ta/ORi7C5aV
l95jfzxDEAhgdMnm35hig+PCRTdXwxhU23NIA0NE9A5DqTB5rWJgzNBxhTDq3ontJGZ1wrWfz6be
q10me9MBmsUf6U1q/NoK5M8sZ3NcigcH7yoclc7JWCWQmB7QlkYZo5TwroN8ku4e38cQB2Ul6gGW
X5aMoKZR/VTBaZWx7DtNTjoLS6+4uOXJzRddZikUPQAPFazsbapBwcEXIEnEsxBLsQcoQF7RaU9B
Ge6Xxis7EAoFUyxnfTCLzzbT7/T/G0+kxHnPxImodG25/4AwmHVcZgZKChrbTjXc+FD9xQWCGsVZ
3H6dQ0+7SKMZ6ZHlRGJkqHWJ5hCoz8lGxpPbAGl5mQCNTB2i24bMecpsDDrR7mvd/0CNUD7z6Zmt
AdsTVhktu49jWO8eHJ+Xg0JDK+1knKgOoTBb+1QPirxfBn3ZkDK2X7zV2ifk6m5v5UdpSPCwUw1t
2yKTVaiBR4P/kDVpFP+vYfDopvh5nLWM1IwC2HN35vuJftlTOTML21WUb+7+VHRE+6PwCjnSOr3r
XdL3bjdcHxKjAb6PvBfACS5TsDt1dD9ojIJHgnnzBYNtajzyW+SPJmb9xYxwGp8ZcU5qyi0IkjEF
F6dncbnrZJWFnGBHXKQD3Fizwl42iBA141+m9X9vFJhlfW9gQd9HS4uSPUVDg4LNesJ0fM8AsVk4
ObFJISTOroSlqub8/HZ/4/3RwkFOTogL3lreHwzwf9YPL6zYjB3Hb7HMWIid8USWK5E6J+dmTHQk
PIgDqO+0pbg2zCPxbMFpHOSJPUzDIJmnWR+1ZrCY5gd24Qo0zQWKtJtWBK+xCHmkcdC3VIcUjMlI
/zLD0Lj4udj7qvT1kWoaSnjxFdlRktbZc+eiuPhSL28RTtczEpkk6/wJtxxhCRGdrpzaTOGBwEc9
4ulQAJb9P3FWpeza+zxc/ctSvoU7Miy7KdiQMZ1RoDJAIDsvZjWop7d6Hc8kpliC0W6teOYNGAPj
jz+tjjiJB6zoyybAr9pClifajH7buQUIWEzbUplbl9k6W7wm+/F/IP0v88ZY8j6YttCYsiQSixFV
7hV1Yin2WbV5uD+lxWM2lsPqBOb8te/gjSyqp/7zEp3/GfXS9O/azfZ7ZUCY9tmwNmGQhGRoicCz
/WVXoR9tbMzhJVko3IBZ4hwlmz7YkUaUKTGzo9St4iLxbl2/udny84ODpTpCd3DxMIN1ikyVOMix
msyRNmJyOcwGR/lPAFF87bqQpi5Gge3/hH0+pr+wsV9h9W6HNeHucQ3WNMouQUCTztkOA9gVomJx
gMRv+svzrtWeiFU3/7CgPbH588m4gBH6SEZ5FlvMQcDU76byKSNYZkcna7AHdfAY6LJNSHVR482C
gVPYeFGrpaf9YGFgjpg99rclH/FLhKlNtZa2hD1zg4sFQmvN4z6Zf/69bnhkPeuMHrHu21sup4Ky
90pi1YmDyCc03u8tY2t7wUW1/R9AnXMZ4DknXYUF28AwNEw1nIAuBhw8KTokSwMUAuxK0lKb/Bzw
ECfJx0PMeV1Itu+MPGsLqiqA/Lhfo4sxSEO9wnhGW/Gcmv5jGt8QwVpwapjvEHiVr2Qb5VRlDPqr
CvZWj7q3pTdwqIgzxzsmCercSITjImmg6qEXC0k9cAilO3EfN4n4auxku40Je9Z94CUcH32bau2E
KqgCwLcOOafZk9m4S1/thAZWThui1d5BcaTEcFSnXcj+qqT6YOTvXH95VNTrGV/QlnUlztYv0A4l
F8mFj9bj3/hFBtiZydSoDdDhtdX5iErHw1ELzhqu4UXjB5DgVjxIX29J2AC8zadNydBvo9oQIRsw
YrojVSO3VeZc44Cg+uUakQfXHQX1rP9T/nDtCasD/soIPkmCHgUCwiD3O+n7iEKn+re1ST1In+Kh
7MSHmPJUCmnSruFv4O69b+Koy9PyjpHrjF0RXFUQjYQH5Vo3e+LgoiINiM+PaC3DAFKxD9ROXBSe
7zyP3C1YjRU6hlG58Mq0fmcMi+7VGHvUPGxb8c3o0Vf4ZmHPT5VJ4DgSmvhuYi2XtyDR3Pi2Hv9y
j2s82Sr53JL3eApwqCJYcXylkOSPvzD3MyXHqm4MXNkA2/2CyrJ492MUblATD6m3PNZOPWyj1kSn
0EHFQRhIkrA74Y2tpKgXlwS0DeCwNqItiQZjZbpbaInzKxDVcK7xW/wLrnb+tZBDWPC6Jvc7lNIV
0y539R4TPxGa7rcMdmjKKs7gFou8gkA/qv+gnzKFxEdgm1NhUgZ9M3S+RADCyT1hnboMPXJ9JkXN
XZ9PRiBICnMpJ9F/FshFLQeBmquemAeNkwPN9yvNdUzF4HEhCIg8VLjN5HxJ/32CBy0aAPJR/07A
aypU9goKQJP0JyZliT5IfdCxK3c2oQnMVvrSz1P5cAP/j8n8DtXAckyyaE9zyr9gaDfTAGN00nf5
HY2o5cqMXuzBi+uzXyLwvqL8WXqKfqL9u9KQTutLojziaJAQigAan3TIlGO898ZYJXJDA8JTTYZQ
jfbYOLL5zIhypORPE/+dVPfJcxEytxyunEAj4n/bHuPlAmGWQdGjLZyFK9z6p68LXJs55vMov9ri
2cX+8ftzNPtWgFoGFhzWCZGnKaNUIjzTidKbs9NCT8CSM4IVombLR+KocbPyTzFDRe8V/axpXsXl
xf6gLLwg0sHTBgHUUP4HL79kx2T5xgwgau+yqp043SIXqfr4W1PA/ZIc+1ZNFVEseeJXurOPiX9d
mIdf2oHWIaQ1qFzmQaaVs/3yp3lhFriewql+SZqnwiqq/j2zN6Jzqv8zEUfoxhf7ypMlJAkI7Wr7
INhUtuVhEn4rRp0R4usizREY8ORnmrEtUV2wGBpsoEJ/8/UpJtdDidwBEd/xRs9wDU9ULn2M5zpD
qSmdsmrECyMV/lE2T6Xn7ViGppuxmh9nz/5VnjWVVmBVN5x/3hij8YPV0ppQaiNjaUGnIKhkv83y
PgqX1oOlStMwA/llQYcALrqPCIhmjq23D7SrIEcL7BUWsij3DbUXXU2KQjqyj/M3NMhD6NOAk30y
U/bJLn8qkWUTe1csom/vgWiTmqTc82jbfA4RiwdJs8I5mMw5X/UTgeox64KiI9gKuqlsjRlftLld
X9GWj7L/cQ8v/hVvAYdSOUmo2KpOxMcIoqyYwN1f9pPtBpO7dgr71kQT2z0Cc7VhgfWmeFbLkQmi
pKnmvjsdka0YnZnkD6RX2/rgNSzziub4GwOJ+g2/KTVIhIHHdztGS4SaXrJ9bIsuCpFqzgSMESVI
HcRPH67Xw40v4sX+hmMOLH4ZOHvaIxAjxneuodi7x2EBMQ3xlSWrDYpRMHcGu+jpVh4dfpq/Rzk3
H4U26JV9Q/9f+1pzU2bDQ0IyYuqEpy85Xns7APGiqF4mDug9ctv3lHtIEW2v0IJG3x9LEZ+k10dz
9BOokrChiYxBy8rEPFxL9BI6zNcUbs0l6dN9hyAg2ckRFdh5gIno6j073Yh2RiyJfutSROeAFFiw
2q/HdStiwoZd8afGRIAfmJccHnPnVG5Sr2b/7Bv/0inr6iwRChMZWPm1mmCZVAWQqp7+OmBhNW/t
dXvEWRSiP+QNK7CIag6EVxPGfIXhfkO9jRDOdw+FJLGsMK16ZX5sEMRZnC4lYw6kpDUMBbPDuWTr
OG+sYCBL2tmuiJvl+j4+Whr2Wx2Cu/m3OfLI2rlUoNGYMdI7ZOxCUYODHqHmN1HbQEY4xJThPjdg
cFfdy8ypvJG2866SqQWPFSBWJoB0wOm3UOiCR6Ndi4hlRUAtyvlG58S025TaVKOTpR6Ww04teeFG
IGuuwwebA9+6ZqNgakCnywqcEHTW9eFH5RQb+FrB9Fy7WC3xahCyg7HwmDdTidk3VEbhXOGhRq1s
pjhQ5zytyLcdsqTspY3W9t6ST1fsQbxoBGOqZqTEw+LVs4PFtsVmZ79MgM5BRw1DArZt6faU1o9k
yIEL5HZKCLHss9/r4BYuJXI2d1lxPD9kImT9dUJxhbT9cuCpuMYiyWUm/vcRYPF0tNGnvzk6NIjv
NWLutXvPJORU8FFeHz8GfS7fqvVKM2ha6YcotdsJJWZ9CFtOjBp0Z6ge8VdAq54d53OWDmI9NVJY
2Ci0gj5E/O9ay7cN0gpz66cf/KqBLUeunYUWkeeSQieUQkz5izw0zKQfyfRTrPlnMAIYoVlROIc4
e0mfhniBHo6C+sUlHF+ZyHzx777ngeeKCLferTXuXH9qr4/2/oGkpYxVCJdrEttQK7acMtJVZ6D4
EWiuB3jfTZJcoQBMMXYaURf49oygJX/COIBOXlI3sCbnDD1qJeUV0SD3OAbYJq0B9PclGRAPvglZ
sZKmCwp6z9OOrKkOra7rE6Yf5He/HmCtEQ0pkD8RaCennCMPZ6uvCZ20ISq8UBfAPbhI+uxMOHBG
xO3Ny4j1J7bu/yBu2uK+JkGmaC7/liz7OYvFcyaPUW2h+f0IQpo4o36v2LW1OmDF3VGaPvHjWPAe
BSCvb3q7jdE9nWH8VyLh5WZQR+5ndpzQWIPkCKoYvflRiV4o3ra1I/VegWy203GM6TD1XgWj1BK8
WlBOpUYr2aIBWjAqOR37BX5XXRg0hspbRIiC9FIBYvAm4tmiItEa/gWnc5utL/O/oeBdUFix1wKc
CtzAvkMKtVlbX8H0vs9paCJb7Q6DE3J24CBPQwza2+fCIchTOuQByaYPEpsuuruRBr6Avm8l8MW4
peaFYI8J65YTZwjjMzXtm9vEA/awntGROiR4+HFZor4xiYuWSdr533QDEVfwHGLIR+QWwn7pbPDI
IPvxdZgv/BBirTgvdAJaxe7vmKGy/wqV697XBb13ywFfDd++b/J5Y4n/Odjietp0OjjhTuV7A86H
m5rO1/b2AQ7dOJ4KYJ9Oo4LsWfcqdSnkzO19OebU12GFk5L3PyhphVm13eBhlQReuxhCA4tFea+6
PzE7xOvv8j1BFDz6sE6HX0Qjht+CWMt2LRJx4Ne085xy+bC36xGyU+gqFeJI93CxlnzKPb4c51dU
B9brl1yCdho1QxdJBpVy+p4w7bCtZ9fu+EGrBQD3FW1CVBKiHvovlS6wbdm1iSvz4GFgU+EdZImI
aq9MPDpOmG7TVd3h1Xi+2KxQaRpiute/FEt0Yn+TBF7gVCVXDWZAVCp4eZWKg+1mFF5HMSBpbSuM
GST5jZOK8bHMUhXvgE4ycA4bfhvci3WIBfDbyDzVFcgEevk/sNnok6bdlL5xKVDAg80c+zO3EbBG
UKFrFo80938wQg3sE5YXdQN0Rcg1A0fKefVeTp8bDhgUoG9wZdxk+ffqVpCf/xlKsjM7NImMEh44
4iQwn+BJNTtgQwVisRS/QD6CFeyHqTiuwO7S0rwpPnwvLRiXmFdz0xj0Ob/hoUGew/8LZQk4CmKg
y5ZTTqEASiaksYsiVRiqH4QxA8u1EUtXfH+sbqRH1IwCb728UE0m2PpclvoZk7T2YN+jaqW0echB
jc/wjNbbxzZr9fXNyt+yLnnG2x8OHdlztYjlHSc5K+CGT+iVY7F7uyvnXp3WZeN1NYhxcbX36Vzt
/Zo/bimRUpElhCdSIZMxZSfavJAIOusdwdtax8kZj+LYAfkC18+d9todnUVH5RA2Cpe0HHhCtUCF
yRMVF++lHep+fbxwALUt0ExaEiv26RJVxmo9ts64F8O/nxsompEcckos93QB6b2UQLwVafztslUd
A1UJUp+tQBbbh3znz3SBOKMLP1n8+GaDyDFldg/+8x1vpjEpBTTPEDVqyiYsnYUon30v4Ar5h+eL
jxGHHH1oQUD8/H7U9nXPaY9QvzP7N2NiVnTY9YsMQA+6in1WU1FxY0eAFFDR2vCxgZb6UNRJOyaH
VX37rnavTJj7pkRa+Pjq0qA4Ym6+gdpGUtJsWsmp5nHLikK7cOGAFzgB6dcv74/8zrlmo9aTBzuF
UxMzVWJ84UeUoBjhpd64ruk3dLBvrU9w/EJpcJr6V8uRwDItcBFcDUJeKU6/kzuifJYPS5TIY+Eb
U3/h1tkcHy7za+jRUwkt3XWbpvOH0dJ4tHc743jejQwoTXYVSZYSNqi5FQLOccDENra1K/YO9NKI
DCuaSWPP1evexYwsEwlMWPLmYgBKDOR90UBLzC3Pn3nXpz3RHEzkVb1xDvfmWrYlogPQHJMgWm+m
Tdhp1gwOVE5lzH2JmShBCcPVccvJ/XYK//er6jg7Qr/1UcraBgUVUFfXbmAxoAWlbcwPL7fSGusn
ui+4fBCQiA1jCg+QLmHKxfFGB+5csgGNvw23fG0JIlgFcTjJHNCUT/YTel3fC0l86ATMLVFVONHG
Sf9X6rAZZdgP7CiKCc33xvZ4LvCDsjS7F1JnbJ1BDss8hwNb4F111H71QArP0mbRTK8xLsETuesP
OQWy6PyFtXngpFF1g7Y07ejY/f24LT4Ya5U2MhadfQOFTwG2KqpwCQLVuAL1VJzjlHGlinB9KJXQ
Jbv9LoeDZElQ0GnQ9pwBwVEihm4um3hZU2+w8izXMQh48klzFm7JS4pZEaGxIm8Y0YEYGJmLc7VK
o5vGYTrI+OXtsFQexLKlNTttc6WhUyQFvK2zyoFpoED6Sx8INvImav7QjfsSuK/0If7XULo7JqKS
6WIzAHvO8W+96Fp9v597fqk0tKJ5jByjWsbddJa5L1XHrANL5dvCGiU3E3cpP9DsVHhVN9EEavQk
YPn30qpYjHwAvgqeKi3F1sLdoOe5a/gV6S4bEZegYi2WP+O8ycU3Gp6RkjNeUU8ahdSMJDqme7er
eSvKWLmfGh35X1OQ7TXJ8hTNmO8TZqZ4/00COFSGV7oIAVzJMhkSeiS/I0B+/q84xTdUrDUwcp6y
cLDSwScZH5sb1mPeU1/eeCYO5lLG6K46GUqZkzTSIK6S141fa1LZB5XJTK5lyxg8qV9kCIn/BEC3
ntxhiHWn78fIsw0C1S0JiryxS2VPKTSfisVftpoaPzrixL4NUN3Jm6xACfZr5BYAiZDIjEavb4TC
JaU8f/6wuHw1Fr4X/xrQZ08BNdTR2I8RjFYmgIn0wwGYHwbhbwZWbleE6imeU1PUX7kFcN2jU/zh
z37dapkC8LUtNqNZaBDoo0NFc4yJgtMjcrrxDZZXTNpr7TzVLXXSVv/gM/bJHAqiuGPAbImhzFxv
B7Dn8+Qp5nFW1clj9I1njLGjQR350oDhXLo9j9NaKQJA20tYqyFYLIj4VpkObzp7yQfvtHPIMD7S
5liLZ+3hPjhM2S6XQatM2F4p0Db4WblMVd4XhB6u6/9DlQfcXBPMczPxjvrzEaM0ZrWm/vRsCqdx
w2rExTmGHJhN85poxFqE44TbN4CG8RYuvivpziamTBr55/PYe0r7yPAMRQed79zdPxUSxnV6JHzW
mR6Rqxh2VGfTRwMhf2F11S1EFxDVndo7HoeKhomZQW6/DQaSJFzjRbCM44yLovYitG4/IQ5XcU+8
RSbA4mM+OIMudR9VBy+/R5WidDRBe5o2naLBJhPtS/7DhzyoiwkPOIJhD1eOuGSBNe918Cke5Ktv
5r66AvaMqp+Lcv6z7iwu++WwgB7AGl2HNbT0CB2ikqtMRzPjLHLNGU7SfRuzmF/Yk35A8xFvwath
RCfsfBEQHR/6wpcYWoYtBHZG330tehKX4pE8atOUp+mM65ahNM6tbhKO3uznzjUXKRNLOL6pSuGb
pW7dTTuyqOXf4cTpd3GJcV8pTho9hemu7aP4if62lF4NT+6esYBbAKUQ7SRWVLFzkMGgtwY32fZw
Sro5KIkWZ57/pCn9iLtbcW8ULo8au/u/tZ/GEZG3gpwHOTRl5AuRETJV5SMSwag/szpAqKTWRStz
xCrzsL1lEpGL+VePxYQFESqdMMms8BAINneIGzDsnvbbUuXdJaTh75x9KJvHW7q3euWwibI84Uir
qUnxO9BbYf9VLJxFIBBNGlbuTumQqlXNmaOFnoWbSoHt8EnGKEw/oNWAzhgU1mxqWxTqDRyLnUMs
ma/s8kV2fxsNEjVvZHm+Bl/nmqk/IApNos9eq1bG/vSKX2GD2ggqWATnqbS7f9zQ66fnQvNRHiPR
K0CKYs071LznBsIlamhJVw11bQFfdjLyA1318GnShfLDElQGx/LW+TdtwanFIkHn2vjFClhZR1qQ
FVaMjl6r49cBYvlC0gQpOwyA3GvD42snZhCc8CiqG4zkioLaLremNjiMAYJ8X9ApBf7GGnHeLe8/
Q/65tkQYOubn4t9fdwZlskGi+65INLOAkxwipTbFiiA1G2PVxYK9yHtPqqfwWXCZvhmmGxPp746H
Z2UvNPQJEEEtl/9ouZqEBZ63YscAUJ2bsJ6dJ06CaWc6Su2/uWJ+bggZ7/qmAnEOQCN6+ra5CGV0
JJ+8yoNA0n3/AzmafweW5e8bQCl7A62SlvPKP3xEUvI5qXLATU5psE2+Rjh66V0g7y0ruue3iXdk
e4YT7xyBQAKY9J+IhtuVZWo0LVrMAyx8alQMtKMaytTJI8Cws5+NWcAsEBmxeJ5hcy2dD97xzXrG
ozwPwWmwGoUYKKGOPldBlP/PT1blgN/qihYB9TmODPbAGbOmJv/NHZVzH+tFdN7GyWyoF6qwSXpt
jbY+flooblC2qVZtgpmNCxDo+StGzwVLE4fPIga96LLd0g/hHaPV7AQu43yHpEkuYc5NGqe+Gry0
8AnEiH42MakjNEM5waB0P9p2kPLRJpyuCHjnvjiAtXZBlLlm9+JSCr2ZCQaOdgmadxDBWtEaThsS
i7V9qijJm1V0YJmdKPIW+2tfb0F5Jd98zQrQ0Ik4DTUScG3Pjr1ml6NF+JFLMLxjfJFxN8Ufcd2o
fVDv43YUAjOGDbZ45GjrXE2qXl1Tzh0VLD9QKCVi3V0CNgl0xvLphvTRE3byctGIh6LmCMpP6/If
ya0Buj+ywN9NnNPMpwkrnsabAiOOZ7OsyGTjgd0x7LXupSPlgE16qmRpaVvVXdFSUPF5dj5Dbs4E
rUuW85RxVU65XdHuCeU77s5h/bFoNwVodtQykBdEYfKcSCp66aWqW6bdovdPR9eeqisGfLqHbNFo
eIf93MhZt7Gsj5o47/2U9jL+s1UazBVTWNYFCPemx0UhMC6J8ZVBmw28eLDfHLaNbtpkVanp6pEI
F8IKEiGxB803aCvlRCVwupurx9jC8GzhPB/pT5OycLRRr/G2KzbH+dL5lC8GpfOQBwtXtUu8zjAP
tRj3XyfrPkOwnlh4EgkrvrB9Ax6WeEqcDgAVFwmKW+Z1ocpG8ZjNvdG45yYYM9cVW8ii5RkASMMA
JzwIsaecMzFZ1f7Oxek3DlgMl2Fx5oJh/J7ciUv4e6VAGkW35LrMCPtRvkOEA+4L8rr1zn8wK5NV
U/wd5UEiZhDxqDOA+xwPlpUhCOdIZMKHDgUKdv/MGk8+lrBU92ofcLDO3qAd57rrbk5uWc3v6ItH
nB2e7ljj0ciwC1KZQEJgHJ7NrNeiM2gF2GWtRSILX7BoKweAUfEGs1jNFhkIZq+UGDlVyGOcNFFW
eLZ8AvRH1JlYaeTihIL0y1Ncyzbis8hqtt1g8UoE8fpLnr6ZS/pvHm526YF67oWN5uil9yHa71rx
UCtiuUMs5PlNqsv4HcsBZhy3xPkDZrJTaZVTkRu750ajetJX/b6UZQEPjYr+rxkWJZOVfpPMMDTw
FSl0/7N8QV5sgmQyMg7cg7nGk9rPR1PgKSaDFRHK9nPx6e7i9TmldypG8UixuUAzxOCcq9UhBEyu
aKZh+svnGTTkTMuXWpSa2CRazQHre/L6sf14aQZSlJqG3p8CA4hizJ8y4lDvJcVZsdmQJzV713Kj
v3a4tyqBcajdV+wCch61oX13dGkTlSVXVqiIk5V64WAHR+uxx/88VRUL++qquRhPAX55SpnXIAd2
+BwZ2hEPsvZXtTrhxX7w9Yx9OJ6AWMvc2eKFoS/vxdxs4hlU3vpeEmdr1RVfrJcd6rYzM8fPFXOU
2KtBS7h10wChxC8rppGMGcodhtFC+t34y9uX5HYPNWqgSVSEkyKLqSDU/HiCseASkl7D95EXyn5b
DbSz1Av7tPfZsSMSO+GFlcMdSCKjZrTwfmTs1aNfkxDw4Ry41otPF3WNKHBPtHQX7jqioBd03kDF
QAxp/F4rOxyvlzNKLOJDpihP9jBIxymV5inR3o7PzrLPs7n8hGp7xe2CBv6ZAmil9O412AcMU5c7
WlzN2wV9o8zaNabWWNX/rxnGTRX+zrsNe7llrKN1l+bEK3VxPkAHWcuMRrmT/gMOmfaMvoPefRUD
PYD1xHPe8llDD4COH4Q1YYee894KR05uYO3eiyjIKeN1jFVfssdbSiarQHGLWfZeH/zk4NQHXdzp
YI+uH3fON0tVMc5d7EcZPvrq0Lndd1zz6HGLxlE81i5agmGXZWclHPNCaFi8cI7vlfqDyVXWRBzj
e4aVGX0n48xz98xCuozPpJATAoFNIOf+6dpa1HqcfMwdDLeKzJjcW01EVgg4mgyVqlARzlidXqEO
31Buc9EGVRSYfIEglmobCyRUvKRNmzhncoVZpsJ4L3v20Wf0ONVqX6ghHjtJAXCVal9tqMcYm2T3
FbFvIPr33swnE3rbQp9unPmKu0zQ5FjgCmz87Jt18iwKTUvdXV+A4WyGuh18WnVUgm2u6NQHmx9j
QnbWczeaOMEAX3jCFip3TtubDx7BA8sWvrHJWWupElrepf34/2W259f/PAdWqeYmiT77zYNYPPqC
Znybp1QyJGiglHI0k6doBde2vGNr4RokI2PvgP5ve4UVL7lxyFPvLX5UUOjTSg2/UsN8Gf8PyARt
Rvm9Fa+B6oB8LSk6+EpNrhEaI+tefAcS7xa4gzSnDo70ovVSN7r1hFEr6QDbfokDuzmBMPTeY+eB
a5xaF7of04rKH/Y3qgGUkxht4EAV/EF9+2i/5Od6nzo9T208EyzxmMPzRv2jZbIKPQyzgiERMw12
/TRtNcifXgz5znIyljhK4H8HQcMAqF+Bh/ufkyQxyd95iX+8E42uOpctRqtIHB05keu+BgcK6XKH
LX3YpQtnNTiG2k9GeZc11DZtvQUfxkx0+mUJe9wigldVwtoxYh3EvhZmI+TDDFF0K7ggHX1qrAOC
aJTqgntTlLjOYgfcaKp9Xii1Er1kSOcIQzk3PFF5E32fuZx9nazNFyP9exWPm7vGs7yNIn0xybrX
p981gxYD/HdUwEKhGGiciLuIDmXcMUftFWYkV/8OIqEsNsb2JfzmgkTcj0HeFM8ubDy2Wz4bO49k
yUwj4ErMelpvjy3hH8hWPAuY2nWkVVeBPJf6Pia4ocEW+iayj0ipMeKVDhtILFud5fe5Ky9Bb2Yx
vdVejLWCD/TYkXGIjZsrxzSYyB/tPmda/lBlGrN4fwBDrHqQtQH8SQcb9AZqDyXVEmMR6iqsVmQJ
FdSiibCRuvLLpP/0mj1+hLTD8t5wW1wgwvs005WTVJzeQJ64MukfLTBshhe/IQjVSlTLRtwJlDlZ
SGUczLZ4ppGER61kGjUaXpZ/4swft4wZ+9gLliSD72XnCrLsAHXcGh8FRWmacrEPENyFs9S5XK3s
Kyt8tupX1LFOCFeZSa9eGh7XVbVO4eOC7k+F+4ZM53WPIDkLt3w3Azz1p4u1zunPFlRfPlL1jZ04
dLCP9QTd9vCdYr5byM4EboQvKiVkYTcwXP5xHIzUcb/wkBJ6w+OJXGvo58m4wL9jTmqMyy9ke9k+
8gzAZ3jmFOyd7B3KkLFdSF3JgaYWy1WfL8ot8UCQOLagXGamdWxgx7I9SnRlpSiJ/jlcoBwVzyeY
/z+OGMlQ/PSOfCOPhXYugSPqelsSox/mb6xS9URo9RaZTZWGJGYX0iTHhW6raJz2XR0WgdOchubd
tj/V0LPVDMhVjNPGDVuJGpvb/+z5K3ChzsES89AZju7EbL8MrnYkwSdMrVoj0nxHmtDFHl+FVRJJ
mb9NKIwrKrEBIjOmIgoVqWMGO8oR5QjmmXPoecpP7IUe7heZtVcW2JJOzypZ3gC6XHKvla/PKC49
VPRBFKxnroZclnlfln1AKjC9rURiD186opqWlZQWQnoUA59SMG0LdeLibB7VG3VBoRgnKueSUuSs
aNUc7HyYWPaFoRztUnme8h5+FVL22uUB/ifk/vl+BbEKZ3XwTbCuYKymm88hNy2DuY/PsJc+nY10
cTQmCURnA/LDSGUp+Hqs4/fDd8U7NA3P3Xo5ldCjz0pRRe4sX9XrzN4g2XBUgoHNnKDZa6USiY7r
xPmxFfS7zKoPe80ta9nfxAIT7qNP8cq5vnDXz0ul2kH3y/y14OB38wFMGYuAsxp3+TRxZgao3YHb
L0Vmp3/MRTYPrlnzF4AS3fFcfP4Dc9+Ez6/3DSMq6FfGfxdY8GMSDUwzfLwiagUs/IOQHiGCi0bN
280LW4R0ldJ//2KYWFZkXERpcpX486a8bK+/H2Few7F+In/rnmL4aFWaY1TbOt6PlUbd8TiOH2Oz
h8TlCjJWhDVpEsLU3nU6kz6eZC9zgHMoZ83G6rBoO48AYHA1Ef9ff9Uw83H8JHhY2NKjt4V8DpW1
3sptnu8ZFwcyUhHYMQf7Sp7n9I9PllJf9V8N4+Qu3LVEdmE7xcToIVazYRg1oLjuFICRpmfAoCh4
e2rfl/2yLQSSGWi7nKAtXbZ1Z3XdXNn3nSjKU9SgmngfGeIed4PM4kfCKbjpGTbnMEEwJ6cuxDWI
cE6mjZyYv4q+NAHN3mOuiREevslIKgaFlTS7orwqwYtI6ES5rmEmX5hyGofceFvH841bvg7QnTux
lk9Ixlpg1/h9+UQwCFgKOAi6Pdcytg+DjS81/1Y3hDsDNVoRHMPe7bD52dcnVxn5B1LrRknEzSqJ
/PJHPUSzAFy6t4ipirW0qiuVbT0W3bhTSX5eM4csLJIpuRdW9XadA3FWDQna3FGV23QPMpwAHTDq
hZAY73Tg1KdaY07tDnEbb7s8BxvbDUxp+3S4kkMbF1xpXwKrcpIYPElVgUO0M75VttxIZv+J4Zmh
OQ9JGKgP7hx9SIS6GddZiKha6uZo3zKlnsXdBNGvzG7eOBjETOPc4UP9uojDbxqRrXqMZegbriIr
ghgYTzZAxyMdX0obU57HwEnxJLJIcMJgOT65i9gnCQvm66Cb2/oGfLOAszl5YAIFzuchcwFXlfGV
JLHfLi2+k9IsJhbm5QSR2sNmhOS2BPREqIIRycNL9bx1szqDSW0gVvOv8khupTB+s3QwBBiI9sG9
BnfT3qrTchgxeZDtPr7kra/VUngqwJaH09RuEyNexgOgR7vfy95sUX2a4phEPMfMgYeM1cnFNIRo
Ow58RTQ72y0r4RAbokQhTBPOVHcy+D7qgkg+BB8BpVHEVMfwqxEZ9LFFBYHO6h2/SDXorUfIHtgq
u0IXz8wySzKHzChBFWQHIrrBcFC9YUsfdEBCU0YFjzZ9tkcHYf3hedGVAlJ5WlqBmGdgAjIxrfBO
s6KG5FvSSAciPcgwV6V07BDgTo11pLTkqXDk3+MokKYC9HCcmF3C8HBcmgT22p4GXxEZhqoECyDL
CeuG9P3kCKCywnrfaNyB07OgWi27jP57oxCqvOKFDJD5FB/B9MOZlZNuU/Mfs3+EfMRvh9vNWOCe
7e4LANUOZloOwayh6oOeXjjn5mdPlQKLq178dFKd/zV1eEuP5xvJNKLhvQud2cUg5ZOz/Rv91WJS
79/6syXvxhmj7Zvybjf2vaihnOUs9x/eJHgujSQ3vLWkHqg/qE5dy7eGYLc+S94/JtC4D7Nns1Z9
lxoE9P5L9BtLPnSRvxGN80Q5WOna3iDSRXDq8p8lFpDSRjkPNeEBPkrUZOd8fL/ev4OqhrNU+izf
cxIJSFh+BDCeTP+zvW2TWbgP3XZ46yHo8eZOQZYMeJ/pIOBm0YqJwdQBDVAVepabpmzJlz6vffjM
QEEwAvj607whr5vTUtijewmgRWpV8BYscDMVDdInqqAlnfmos/Ff6SmU7J8xjrxZckaIGULzHSE8
4oxhS1KI4c19hF5ehqyvfZDopbZdF2AuMDD0+I1UbbJK3CSnA+1WXHdg+iPu2X9fZUGpsWZ6dbpv
ZxvfBptjXGs6MEfVVixHd6ZLWw7PaHowNrNvYJN74Z0vPxGT1QFC9XOs4ELfMs3F8aPoQE4cqPXe
QQ8SCyWrC0RmyUFiY/jUkgZ7SWIqxMsE9sWRCeD6E43h9lQRJK8sHheYxqfFywiT/3cWl+241qVx
d2h0HpO20oe8SNi5aLBomN2RExYKHQLNvtoqXZSC3gtOK4ks7O+joeJnzWK18usS/wt5ZYziX+c4
EbrjNLa7Wo2lldNw0x6GQ09+THZ3KZvJAzQiHax3fFqA8/B+0bbC4AoPkIrctMT8x8/ubDbn8x6J
YynCPfEg2Qu7MgNX6X6Oms4yTN3eBudEkRcb/ZVZ1AeA0AvaSlzX3lxr/Alu/m/S3re6MpZPhsbf
ApujeR6l/BRnz5zG3qiFi6pBbe7T9IxHWPt6vCWP26QpsC7/B+6rXjuZnKNGSp9W9z31D+CDGRYy
O1xHB1Nt8pyhQrWUsERomQ2j2ZcJ9dGh8rsIbd6sIOvUvMYYqijuztmn0JfZ9dgxlB9/pnh2M3PE
1jTtlt9RHUAIQhnIwaq25cTxUrRGDjorX72hoRN+QYQtZGqYkgi1eYWRGThnWNN0NAGpNgi2iUk6
0isml4CADA1jWCeBnOxZbL4SVSDsX7/OPq6XOyAwdPaqYH1QdhtzMeDuhm1o9LOmWRB7R/acKA78
xcUoDLgqvX8bf6MAo9zaEKRscnE7fdQanQpPZ5uXBSp5aEsIwVLBFXxLoCHdKpfwwl9IZ2djKXkP
2bjz7vkUrBnrB4G5RtL9n6Tuw92pwc3b96eVM1H9o3Zc8ui8+9oKU5SQA2Dmg6tNqk/KUfF9DRgy
kTyd1Jp2bz5OUBKxnXYQaR9ejndLU3xL0oYjczIyK3jlyltHSb0AreZDX8ybchXJXXPeQSQd8uP0
dM/tQfY+GpsZM49GS3CjGuNWW5S8EThHICR87S0mVWyumznOtXyUdm28Ht+yqciieKE0HfwnyqU2
lftm1kx5AsmzRdSh5HFuB4qW0KImvSVeL6m/K9zLp6opOS8STWwrvfbjltoYj97Lt7/iBHYp5kY1
ACXh5Mud//uz1yTzvspWHirT4KiMpnJysuvof6pzOVdomwwWMy9AW7RkFQQinT/F868P6zUWjokF
oYcpgNyRnQ7g95safZlbxofVEOhopk1qt2mU+F8QsQWygZvAQuA+t7O7lhFATuPM74fcMnOmm0vC
1Hoe+U+rXoZDxSPF/uobDN26sQyopFaCyYh4bvZULZZq97W84ss1YDnTkVuM9d/Ir8JIlsdnv2A+
Uwmott3RwSu0zY79HzqtOSOMj2v0LAICA+d8TNdbO10qAbn2P1B73oBeEivMssPOC0A09LRxOJTK
RBxdvVo4TBSSr6H/lGhVCnpSDzgDoGjvqQ1q/BpQYX/DC7Gmv7G3LTsmvtY7+yqbNyb7Z4/C7Uwp
KcImWUyEfHn6gmLP9NrJdLdkY0l8UZ/8SfThHGH3NsE2mmuXUxoCm623lC924cKtuDdFxYHRq/sB
K6XgxuK0fqJPA+fkYmQTvXc40tfqg+wn6bmbo3Se3uEdCO2SG72SU39uye8hJDZ0pb9XDvnY39Ps
EQiGMVcrYhxXevEOu49Mk/uG0co5HnuXPlDp6nEnQ/Gw5GnUx4jjB+EEsHBud5ybUNFiMMgQ3QBw
pv4hJaUqiQJMEvbR9XsxD2qpMSDvU7XZk5fIe9LvqNrkFTInH+YMLY6SohoRyS0r3nxcdkmHZ0ZL
7sVEm1nskt4uoYccDz8yDIpIgWoP/WyQsnnjN45YaVTN6tt7HcGealS947XWKaSWDY+VStS7Jq7K
a8H/Nf/pcj7T8xr/UQRe/4VWCpldV8aqEjrY4GBK8k/JudQ0e90q3IRome6V2AklO2+/ynh5hRDJ
Gv1sYmRfdyuCUl/7H5sT5tEMTQ+Htq3I1BJg+rA2CKT3/p22KVD5zZNxq16U1yxQINRMUVaoC8r5
ja1fpazTbQKVya4Esi2WAJNkC4eQSbyMgZ51twTpPs8kN2SmONwi65muhYAYoSfliAg+gt229vr6
qvLvvJ6mYNLonrgyk8KOQjhWShgvx9G5wR4AiclYKPMGCJW8OO2FXsd5iPiTTHtWhAUZjhWJXTZi
JAHYKeg+66crDhMqMPbUGPS2elCWnOIEHeonmYRhTLajDxM3xIWPmXmQKC83b2ORycrzVg6i9/q4
MHvGfMjQfKXMjrMGKdzz4ycUKIbhdJx5JicFU/L9DgKe0QQgHZ818r7Cmrqp3Z5o2ry2/Q8ST/Kk
vlaTqfMka4huHB3FbWogtv39/G+icKzT6dQcm1sNEXAIiRYWIYHM34RToHP7TFhdOJguznf228is
cZaG1g2/UzwhqWlbraRyDibRV6acF9FjwmujX7O/e7bt2bWqSqjQIZyR1veQGyhlNJq+AVVA7ZDx
QXAo8r7RCcQ2xuKhTHLm2quDLT4e0pdcG6Z14xIeE9bOIL18x7a2eAip0z2uhMKrJ16zG/zpMMJD
qknvzPYlgoNY+Wu6PqZrkK+sodTLvd0jbq/7jrurzNQnWb1O7GSH8IEpF7ojFkW5jI4BekE6l8y/
/0PQutCbXBWeI0ImRopDWG4oxp+AG9C9GyNAzSOZUi/QytMrnkh6PYG23qjuJDzhBzEvNCdvhCsM
KFz+RP0hQMbItVjDOwYNLXj3BS1LbCRMPV1u8TNf2YkE2ZB7M1UZF0WpXpUetGgb+EhrTYfw19oX
BuYoxzSoq5EvFNfUNoSorThsZO1gG6C6cOHSfEl0JOWlAa6vSW5RZ83ZpztTt1FL/dtQLjUnk+Z5
gmyGzj7feiUv5edoY8mH/vaKUcBdmzpNukwwhImmxuxU2d0jMDSv9d6lrOJs9UT7pdR8wcYxZZ9I
oYBKWeNyTlS+EYB+/qhnAFUYeMDuxl3wZquWwra3dfmW9YHsl/X5qjA5j/DKEp7pA4jGRkpdOIRm
or7XHy+++jyI/GvOWXaQ8g8O0tyZFzHHlu6R2Wy3Dh9shofFnNnw+2Jvl097KJgZcv3nxGnkFz3a
k4+oYfoIRGzWJFBgHEt24V6ZmOw1acqzdFTsuc0OfcFloz/agUesZ0ITVyORKzgRUSZ9+lFOCyUN
RuDzI+tY8SiiT7HXOOieiK6hLTWqRvdofElrmtpGSsO8xTzQLYXZyo+wGq7BMLZbToRlBrp07Kml
qKgKaDOzI1tnI66UWk4+58EuCJsY1C+L0njMyVWGaqE3QJlIGz18O+/zSN3oMRQCgnlm2GAF8rRu
CBMPnCswdAPExQhhYtJb9EPH/DMbsYidqtlH52upHfNUZqmWSD9svAh74S4FU3hMwTE+gDKzyN3L
oGdSIo82NRRKQ84LVRGH5NinYD7+JWKDxsb/JBY5v9ybXqOzC0mH1Uk+6dvNgjSdFVwbrS6uZqeK
27s7kZupDRrK93qTyh5w1B63UG44OVPVygK6VSl5St0x+vO1XvrAx+U7ldvVU98oB3+ZnvTvLK7A
9HjsB2aXps6TanOUbjIRpuHhY4cndOwd0UEHeN8rWZfFPVp9OroNkOqhnBhgk/HyFfoZVBAtHmPn
l8KbsXjCuvao4i8hjjhgjhuThhnZM267PoJIioZw9mxK7VxyEl6gnb2ebWS1QUrP8jeh9zCum9MT
03j3moeQTtCF1ZhLRB25jyNO5YMV93O7ZQPb+2gu3YtYERYLj4Z4rfx4qnezyaco3HmgluRlUD0v
rVFi9tANdtujXc/vAwyktIX6wQ/085AKtQaRo+IvzBTAi08RedzxOoQN1CvEg+u0KE1nLuzbFqAL
sPvlF7MIAemGRvF6ffW4ql3eaLe/tmfIaT7jetkd/HB+EJjxsTVWXGF2dh0sPobawy8XcHIc+7R2
GGYAH7s6cygVMdcqPpigEVIrmA2Wm1z5ILt9KVvENxxkG9sT+1hw4kER/HwcZbFZpkQKxvtVpgcG
f/K0lRnm7FfEtK6tV+a/IOdctvoPQe+JuZMUpg7+cTVhXk/UQmiq5KGun6ijztBCetuXega8V27n
bnKO1pivDknUZ3hSQtsARQFH1sIV3/Pr48zeUNS9hGqN+p1CqTTYLujiMgp3gt5E6IjLK/QNP51N
5rjc+dEPwGKSjSHpJHuq+At1+IR0i8y2pv9rGX8lcisZ17JB8ZDJVytzhNw5eB5Pprla8+lUDH2/
apOh9VawftrHvwj9IV3FLVJXEkHPSrAj3Hqm2QigDOeAx+GqsHco7q201xWAH5APFvfm8VDHR3lM
0w/KR0lH42LYcP2GyPWmzhCEqsuNVoGFipomQg8VZgwSJhESeT+aWzRwiOS2yX29HODlKbneQBrQ
fB0RZFmYvhsln5r0dUyCO6kUx9B5YbHowo/3lZehRsJsiujoWW3O9e5Uf5r6mZ7QSCCF1JNZqjGn
4V8f2N9N4RdnL/Arg+ntOORviqcFUTM84F95QH8/XYHkxVC1v/tR11Q4a06fLOvdR6nd/a8Ww92Q
eCwfzbTAs0HiXr5pEu0MIDD/FVUmKpXEFTfivHTQeeSENWB/Nkd96bCFGGD5TGG8b20nWnjmvuzj
MII01gxntoxjshIKoMp+oYvr3r52lD2di1jaHiI4Q+sedp+V1gQZ64VOtgzOyBbUAIPPRIqb+z2i
HX7ooJJATBV666guuvX1SbekdDUd6hbi3IJrLJXlkvZ2hE9bpkEJVBd7ouT2bp3zgl+n9AbAjOe/
ujXrv5EQwQ0skbNWdvJX569HCtuzaZBKPaLgzgGsq6Acq33rGAih35fNu0pxPjqoOd2IryWjGkz9
asmOO1Y+nurW4rDZ+JLeRXrp+t5mnQt7l6eOjw5TPJkXMw6FsRQOXXc5ZK53BTmfZTdbZsI86QrF
oZMGTEnecGFjw9mPzHqID5kSTaVYfdgasBKwZ5cHTRTCBWI7/Ke/n+vTiePuhQrfBRP8FJD9dl9v
b9E1dQXlRLC3RVTFxB2E9KG6wApJhGwD9DduOgaaDiAIwYXxPqcUG9Jm++1R867dSkXxRthkRNZG
PKoRMH1Kwv2Ym/pqeCpn4gilXR3CjHxF0sW42HZ7xmUMSLcnWmJtCRe/jtBy8WJxQzcIrLzV9BxA
/XKp4eSky9BVXFEJ/X9Dken/mx69lEDnij1HNtxIG228v1Ig9NnuA946/3aNfSF/ooqRhCrW4lL4
+NYDD5AWE/OgNuHIoEFSriiPQBHyfeFacv8Uj/QkN6LjuX3FPfeAqOGtjcIeDqBn/c4wxmMqqmax
fNmjLPovNQYqsMFQOqfsivlDjg/ta9ZG0C5/0w8a7ggaEVG/+3Vq0bA28iXIAMsKVTMTQbpZG7Rg
ETEf1v3MH7LmRU7STywpGDTPaeyik0IZdttoqN/xfjURI01QZcuwsLOZa/Fy/Zu9eXjW9d6y2rg4
+xwmht4XVTNRqBn2ov77tCp4k+0yRUvnIk/9bl/m1moBx8iyRdU4vCbh0bttn8neOAgOlVBQjgXx
+RmCcdOOpXQgrmGtahB2qKEcIqEe9XbwLEeLLuwCO84uAJ2/FlS1GFwKU+m8qa3qYw25GoOe+1m6
ddQdOIKU7Z4ca9z4AC4BERUyVfs4KeRkhaAui0uxaBsSiXEF35sl1TAVWLY/4VzXZiDFNQS7MolM
HYvsqbfUKhOW0jc7YujQr6X8nYmqwjqFGRdbVPz4on1k/hbI6ngPFPSWrkwKCxs2oZZMEdh9G3SJ
KZgUVBYKx716hDehH7Ty4BFScngD/w24upyg/CLfNoVWa4/azIHUG8jav2ymGKu6OhUDOUK71Kdk
fawBgRTYEZriqMilXwBEyn/qcMcLhhIlCYoozIORUSzm6pccAOYwsA/loIzZQckeiMqsHWG9JCow
Ckf/Cmk95tQzcF8kpL+DCa6221Ig2pBqbJt2kSyQNRHMTQU9Ybgqa2xF9D4z1+pXY4f6WKKyUcjS
rYlFU8zqWPcvUM6/BYAB6mNEMokPn4Bo8PxdyoZk8dOES2K4+n+20edjhFNbDhzuddjfCawZheKe
GzAmjPB3whEfIZgDDmy6cCBi0EN8cPblxsUpAFbL4RSb7N8DfSHRNEk/Hxtma+7sfm8ZUZEn4ayc
UQM0m3QZ8UpzbID9YI4qwMyO2IKdjKghXKQNl9+AvLy7WLXXiILx8s4T+7IWZakP/8sp6RLENfKK
IBIklGJL5Stx7eMPejY5HRxOGKabsFPGhu1HAYLL6f/BMZdx3owmoyD8WLfQsUr5bMx9pm/9hDAY
vOSuiFoHsrOEwJyXArFIeK/gBEqMy2OvwnP28TwzZsgKJhTqQIEvj7HE5fgWfpI1fSJgQ23DOmC/
bEUkrlsok9I0zpxQuXNinzle6cYsYGBD2wh4kcMD1geqUBLBbCPUIU3xsyY0sgedNGTbNh8p1BeI
XXr2W6GWBjycjdH6OnRYd4Nzq8133qVLOK2a4OU1L8pSZWABZTPI8Mhl/h9wa8L1hG3JfsnG8XKE
Y85KIyckzImY3CSiGV54XFph7HYRV5LpHkkr454q6m/gZs74kax9FQv2RuYAG57D4rl1hnVvQ14M
/NVj2wqT9aPyL1mMHmxiqIj2YreCV8OBOxfk2HwtJPmB/At/5zlAyCGdsro/mY/MhdU3rNnAhCQa
rXxl7o5sJIUpgjj8lkFWqhaQY6mwj4iysVgLsfoSE7Mg0p0/L9Q5agTLgt3SL5Sb6btp2CVpNThX
f0WcwDCPPahv/nIny5nC26u0ZqJkyeoFDK+MJP1VEagrvec+RCpK4mll3oZlx6+nYIG/3uILryvp
Af2QjEd4qqAPJIC7o8J3VkocdbqyEkME2Auq/JuGpo7Jt0CCZPGyoPRzVwvStMbxI86o2flCJug2
Ou9GBiCE981D3VQ+c2ar6xAfQZo0DMT4LOqF53sIwfXGw0LSXNBCvBqRVf0jKi4E0rwZj7HOPTD6
aAUDcZ6RgLCADD2/0HNDlMx/7ueR2BvVhXQjtYWQulCz2xmedgfO4kABAgC2HCTRAvwGLAf1w9PB
Sayy2FBx+XDG+TvcaQ+ytytZRnQzssysQZsfO3yWeAMj5vBWvnfyb67z32uAOTe1c0EJcyZTXMHB
PKeFNJaCuMmLuR/3EItSk7d9sMEdn8i73SmUWq8l4vg+rp5jkz8PSbneGdK4wt7xNOVCkvD/xk2z
Guk9jO1U1v4KvdbWfjT+xxHjMBdJ80rSeSGmcKFHm2Hs+dXrbuX85x4xwiThuNw69whWMdTv8D2Q
YR1RxqerI0Kqk3XWBGsbhevnIIOuPYMyszTbPUYY8cY7ZoSnztqqt14Bv772ikCAtCnaYdXu+ga/
91mC6mRHmTMb4mA4Oy0BsC36yvXaDQnXLwTjgawUHOk0FKOFoaXnBlz0uNKok0NfyN24AxEBHnDQ
YpRkUD498CedHoff8BJgx5/KotgZB2U0BBaG9mTBoS3Rzx/l/cDXi+jcc+LgJUAr5g3VzZkgs/oc
+UOUTCtt09Fe5DXXERKKS8WtKAIbaNWo+aaiTytWg69NGtEp+O72/aC6K9h8NqmtXEotZ4Br6EW4
dEYmlrE6VelDW5QJ/Giy0BJF4l3A2EfMQElUaxetrRoohe2Gn+MpjrtlR59JrHXyg5HcEjyqwWZ3
RCB0j3ZWsU5OPFI2CrRRMOntrXLImHvRnTX34K6AnSQa8wmn2TXIIzK770WkY4IOn3jcKL8h+WAK
By/yhZSrqmPT0xpOotnhnflyRWhAMWGE2cGsRbsMfUVulHdZ3ZFtN5ryy9NamG3tCbdLjM9f76KY
mE/Eg8xmSiEtUMjwrmqbNbRXaUockkv/e7PiIjm6qHGDdF0mR71SYmzWu3d0/xwRhhwVZUSyQCSS
4ULH+KXpRRRkAAZ/JTwF64sIgoTqsAyWNilmpKWJijAJUQ5B9F0lCmExGR532x9sdsLl9ahCilml
5BPlPo0LCvTt66YcP6tgeF0wkDx8LxVqbrxYmHP405JMckpKYUtPqtxtREeEOPa/C1wiiNSR22BP
3Z7r7b1gN65euykiCROxbxANFqKUI41tarus7YP051RUGXH+QOCwzXbqATEPRdFEc8k8io8npkYb
NETcSsZuwFGvmCCXemd3DDoMQaqgKaKxiUz07NFlUFmyywqy4qrygvQB7PapymJubiwUKAy0JKGn
ZkOJ7iLm6zXfDHFtuWouNUZjTImKrFbHM+4zVGx9MkGowfq+ISLuB7HGLZ5aUyo1PVASmAiyJO0Q
UIPwkjdHHB7lmd/qPwANlc+hKnxsrOZbBTIpA3PYC03jIpIy1zwNYrlvuUSnArsosFocX0XEfv87
BB9ud+M1EcB0/8V9LfaYQLUqWqcs6Vs1/Kb+uTSBKd1wLGjW0Gb/LmDK/rSF3h8yCN1IuGapkOi3
ENwK7enpkJ+IcWUU5qqUbInlmjoW0ukXiDC0QWjI+ux0NjsKGkZQd+P3svKmzdXx8sEC1RsI6prw
L2sYqPqLyX8Uagy0Bfu5mJODmxdwsxmnKuKGeXfFELEDDV0Cj33A8+R6DaQzmalvzvjO60wFuFTY
bYxxkC4CIig90QKKYoFnSqVw3ZmWS05CVKKOurvcEaqBKt5f5JSxKtur2UcdspgnJgmmeMVJ9K2R
otGERvls+rqSOJMcsW9p14a+oCa3c3a7gVayOYalQWnBIFcwHs0bXLSnP4JSnqowf1jp/uAV1gzH
U0bzzgrZlRLvujgfe7iFICFpFYsfa2r/IQsmmYjcXqEbltLvLRsQJ2LOWFRtGx2Vk0UMTiIjfLNP
N97Iy0EayYgpUiy1hQdTf0Jm9QGwDuS+WElQIAe0SsijEJL31NsUqZBtaxSvtVL9jjikIyhanyX4
i38MRuAcieRp9YeyDgoQz9Qo7+Kmfbp2z58lezl+iMEobQVDFv5V0yjjsKJpuHvKtvqneAJTQiyU
n7ZY8Zcd07KrrbJG3OXJp3v6tH879+FYt9aD6nEFikQzICFNFG9dQ559c7JAtU03w714cpY6F/k3
yJ4B2fo/Ut3erfFuh/JJtStoJoqGup1lIvrUuX3F/2Zp+jQWQ1NhjIBG5vHKhNYpN89psI+HG0zU
afB9CGkrU2nxT/0UM5YQG4Fjf1Bh+aMHUTpFIwMzWcEa0RMMP/aXVGmAvHk3MwTZnLUoDSlZ6+yi
5ZzW1HxgzWSlYtt1uiMxlpAWmv6Z7WD3nhBoWo/tc+kikULhpYqTYcuve8u/6nm+p6RZYDT3NoXW
TRe3Gh+mO9aDIrNSiBEqRFkv4fnDHUmv0QmHP5Upw7qpFEioBiQzMq9tnh5l/uOLU5uPQ5nc+pK+
e8NtaV5OKS6Y6AZp+NlfhoTkdcyxG6wZMaoz7mHHE+ksdgqEJSvevdswAxODZBrnOAn9ej3ozHP0
86HjyhCwkWT9f94cmwkUo3CFOE1mzhNpg6cW+O252Uk2r+B41nDr8RHlJT5olxsUUZV7L/bL6PW9
epAiHQ0gIbTKuYyCh4tXRJVL3yzWF8zlstEEdOJczvj8BS9p24IyU1N0FiPcKdQ14epHwR4ZvCHp
C4sSP79jP7RM1Fv3JVxb7uwdhPS0MbJT1cTKNtHyRkwwcZEaeaa/25HQnwiOhvQgFmqIODIBiinL
6XiOUF+FL6quo5F09TPxvADBCNBN2QauCloITeBTRFhjoNq5L7eMZC3WL5M5mygQbYx6JOxp3UlT
dYUDw/qpvrJdWHg6qFshDExA0wxr2urMQSCDNuo03lP0puvf0ngcI2gWI//57Vm5FYKHJvDe9KbO
wNrzyiYs9Rzp7MExyabJCJA7ZMsUw1H0YeFOgeqKERJ/rvEglzcuUs57sN6MqA43Db4axSQUFnfs
GYTiVUk300mWwnI3IybAvEcEROg5zWeLeUzchjZ54gjvG/vMg9MVU+wz32A6idRuu7gWVQA5JLjj
jd3QYr0cMKvllhBq27KE39QJJW/tXHRornGZKF+mcO2QKWUttDZuLuLwif5fy6gF5ABv4x6+qaVp
1re8OyW+kN1/sXIwt28KS0hSef2WDanCKrYpnmmKDDYCl0SikKSC+MU81k0mQ+RvLDtEOZAyFOq2
RaZPUsWJts5t1TGBI3yHsEauA1cIatw2wa2vnmhNyq8cu0Ux4XCkIFIopIWFVKNg7Q95GRRWs1Jh
satkiglDdk9kVSwodndjwsEFTeOBk03Hk9TWUGjq/40MOOOojFcZSkFaGcBnUTg/AnTMVxZd6Y1T
+kqrMuPU7JOixAvskOvBCexqqpVlE966r1nP+DqkE2Oi9JY4pZLjBrtfo8/S5FwduebIdt0VAdJn
6I0/BAvCblKaTehJQy3F5URIWgwBzszqlMWwtuIBM0yuP1V6yh9n8fYxqKVANxLyx5r3MVnEW5RN
s9rrgUx/JbRipSIc/V8VaFxFCuaDSyAIZ3g62jFSFg80gQMFk1eY4npg6V3MowRNXMulTkZifv7Z
S0PeBdv7W4HPGO2hNg+NrvsTPAZ3CluP1cMBHjnPwVO1uguoz529kek5kO3m7nIKk0qnnk/1msvc
62oupwOtXHTAAXG321xiFsza7Uc05MhEiH4IPoPdAETp068OBokXbdOO53L5+sGOnFF57MCNB5gq
Ofm4YB+6tdE4VE43rnFYiObAkHp8d98kQnhqSaarO9NdujiUX6Yf7cSKQk/XSirgqaaUanhOZuSq
gHW/cPTpia7TT4I0f24X9whF4a6nVor1pJ3UOXwwcujJd8JJTNia37OMOHdNEpyL2TH5IGICiIME
ZgVl9d+pqtIORFPq3N/loeQP0LZPuCAO0bvQetktllWdxERFm68Gy6yUmyFetHpfqUeOsRG6uMh7
9Qa0HPvjgxbgOauTViq+frNTBmY3BGpgjq2q8uMpeqb5YtNs9ufNi9nkoymmgMpjuC1X4gHsKoY9
AtVDRJ62k+Vcw807D2YhruxO/pZuFznUsEFf+hpjp1JN4iGqibxqiL2IcDU3kt+e/1X+HCcLYjZp
fjpEPlHmbves5psWzzxd9dZMCvT+gx8Go77HRwiyn1ymbn+NQi8mAFB+HP84zP7fKP7OtpF6ZQF6
ZOTpbP9o4nhau15DMGNfczswjqQCPMKniL5+N1D+OzYfmszRI0VA4K7CIypf7H6oMJGDnM+1G0gJ
+P664otJcPNRw6ngc7/1j+0LS1Sqfwkk54SOOOFejrkdMVqL3s38Ko7SOsmh4SJ4YMSY83RcYywa
eonvx/2gRS/B3DpYzGU7q496GrBX97Bi7NYfv8B+aAvxjlP4vy9TRyC+GYZRtKSmha2kAFubZ6eH
r7EbHo4UYwm93pCQuRh1mI1fKhjKP87btVdWXP0JNoz67z7vEkd2ZAXeCzNeR54dU+Ur3xrvgpja
8hQ0C8zw0LKznCANyc36nlOPqId9aQH87XymENKQsd3nmQ1qKfZlInr8pMDH0wO0WRgrYdUTilIX
LaIb80Xwp9pRtaWNhuEo71f8NNA7F3yyduZf0GtsN9jYXhPvcT2890x3A63xFq1k8hgWdlO2MIMW
o1rE+90Q6ZZhPTMi8PqwV1pG/mqCYiZBgLSd7f5QpCEw6Ls3NoSPlmtnMVpsAlXVC6wVOLI0WE3W
m7ZmQCAexqUn9LbYyl57Izfd8Rlrpwcm+2xP4YWUr25L42MfISq8WlpqPXgnWMcBtAbTXarPEXOv
xwonaxTVJ6YnYN7PZATFpgaMWrYg4GkrgxHENjk5Cis7V/R2MSifuA3zUjh7iPKL7lvrK/tXBFPg
TCHrXAMLUzg7Y70iqx0EkI+dxP4Mcq11ZyaOWE5XiNGAQ+KbVvdype8aT3lwOtwcDGSVTRbtaEdg
Q9RXjn/aNL8mzcqnQzEVCzqZw+fd/tZHoi4RH3sL6vcio24/KVxjJNUKuT9Xs+IP3Ngbg26PIf15
X12C0inyaI0kGwDRKFy8pC4nF+ddql6o16TOnT8XpAfuiRlBoKQbd08aMnXC5SWLe8eLjwzhta8C
pMA6dZj9Z/ghIgtvPha8MKuxQSpYZelCFYnm/1ncFldSFs6HVEOXq7BbN/8yVDnDlk2/cvOMuD4W
msNFutf5y52rPSEOZozhzCajX6RHleMq253ESnfLVB03q17CZQy64ugmLPSC4zTET3l9Jfue4ewU
2QM7/+cXL1MY7rDNqRhn4nVD+sz/RFoVssopXouGhsTjXEFTRNW3+pC8Jh6CW9NFT2jCoudCTeKn
HjKIIIrSomiFQYijUxUHy9/F9ESe8aDJ/RYkHxZ+CJiD1aiwUaHrDg0tu7EWepGNjaUaXLBPI11J
IF3DvtK+73hi81ZNHXiuWRqs1WZr1PyBYZdeuAaqOYRNma/56yD6v4JucFXVc9V5R0YUZg0qftnG
oFcs1xj6AYglbg1HxHvVQ55i5S+Jpm18GsRzTD18zxZJDBF5j7tAWnUW7CGPCO0uQ49hLic99OYq
C4xFDB7AL4ehysmH032E2tVS7+sIF0gJCZvsuDlDo4CwUdrC0lgg3mVwJwCnWGvSlr+OyKs3DKNc
cYU+VC5fZPhh59u51kW+FsBbOogf3xrgveJA63DwONhYjAPOzZtYlvTA4KXcjczW9Y58sb+l/rWb
XY2jVBsAE/bDckxXGB0j1WFEVAf46tX82//48IIydnW/YE1tBCcotWNIlUEgDKDnS05nVTMYWI6k
e4XRj7/s6DkAVRDk1mUPvOFdZFSdjMCuIuSy88ql091Pem5F/DafeosrfboaqDysBYXRYNCbOiUR
RuDew8VwKaokL+XS7GbPa9gKFrCaHk5cMLzjJbmCgTosWJIdblYRPpWcFo1D8uHJJ+QZfdpAG3rj
SujJjbA+PpLTXczWs1ptKiYxaS7+kmZcILstjH5wjnJzRkNDnHYxFnC1M/ZtIdj9IWjiT3rptdv0
IPN88WxMQ6Z832o9tDf2ymz4a3BD8nu6Baq4yoyzqLQOlVU+fJ+X7iqHz82gj3+lPGhM9J5Gc+JY
2wNQtSmgrpeiRbcN/bErvU1NXXNuUhqSLGFfsQBbAhSgxftyOKt5iyoVEoghfL6LnaMGICFz/DAX
S70gOebWuOjhDiSg3cWoODKWeRVI9mSo+q07TmdciPvE0udpGKSSzgPYDsldM0z6RMAh0OU4JC+c
qOFbNBiSXTAzM2kGoU/C3ez1ywVCQjGpkJhkVMRYkcm8siF+GztFmUghG3bWLfVe6y5x2aMzITXO
JGmWza9fxlZzvAHTPHP8rJEYrmAYEJJv8KVmzEBxYOjfLp+G0CMHkR5hNjzmyyBMesLkPLm0AedW
O2DeESioqAS3FqEYcRLCm1ySMSzkGxaGoJY0VKv9/UvfMIrg4DkKZn9vkcvtQXxn+hZ9+hL0dvfX
IPxNS8yEKgLihxhfSdAIXD6ykUf2mOskwFNa0r2upX9iGgYs/A/l25wfjCKacDXbK9b8JSWrtoWH
3w5S9BdYZIwmkinAl87ViVK6bsOhPPP/WkIHw81V103jdk9iBz04jOV6WgDqxkfCqpqTP23yee2R
dgIeXnGiIcmqBZx/VvYXeXc672gjhcne6cmAKqmAQRzegiSEx8qe7RVF0+yesam8vLGM32+cp0yP
4MHEp6LTkWCRAlCiYmEcyUavF1bNSZl9LQ6YttYOlVHL0zK4glQ/xaSND8H9d35n2v2wMZhFfsqm
SN8KHkgmI6YmfBOh4GyC8BtukI7jUAxuj9i0+a1BSxxzpsDoJcOlqGGtQ5wP5fXZvudaMtq0NRjg
0FqtmpAYJwdIGDS7DBkWuaWNAS9PHGX2GTK8GzAV6IIENZPEXcW+i4nMSYAOBzgi7aYj0GqPybTB
hSqI74ESePonVFvUV1lJ7TG7WhlSGAttM21PWD7h80X3wYqO0+zqhN/t4Uqz0OZvDoTNVL+yRrR0
+Kr59e5izuihQo4QqiiPEBssn8RaNHVSspXHjEjz8LrIRFk/APqNM+oowyZSG6dsLUVQeuTgfG80
pKvHvQxT/Xprr6xwHgf1s6NrUpq++eGpazQNe3+X9vbdQtVsI9PLulBk0yTj6GKz7r1KLPjNT/9I
17UFok7Nwxi7pz2TUlkwFdYl7ViPCflh+17qzj4mdMSCqfMSlaXFQiPlSCrLA+2zi4Tk/hRDEsAf
8FVv98EGRxBBeNKKSmLW157dzhIDr/9GXrKw3lIc1uC6Dte8x5+yAFUuG7yzoPy+pr/TERZlO4bm
E2RV3ndQsQ0pnCwVM7EK15w4hxKCUFyR+/4UzBAY+UNA/gUHSMy5RG16nTj16bdL0Dy6khcJiLGx
kcLjD19WGsetE3EvmVmgf1wPnObfgt2UJn8IjZB3wtltGso9X5x1YDkwgbJLp19sdM5/IL9Gnd4s
faIml/Gf7sdp9YxiX/Od8JPpjpYtAuDJ1mW0HnH1j8/fym3qTAwrGIuECGH/ASCrWZiRDyHgh1uD
Up1MAE3oahBhkJ1XlGGkiL3WZIim192527OzXnyjzwS9Gdb45QFju6oZP6CpmeULatSiYlZcK55v
iz6t//j2jYZKBBBm0Y+xsEKtPVUoV0muLHLpjkb7XoPl1nU0Sw1YAXXMYHLShmAUxhJekMI5MOGh
azAMzvEKdLvoS3+dFDXXgftBZ3+Ym5spOLETLkcebne/eQkS1ny6/zyFYv2NMg6wF/hvHxhMb3cD
5bTD0Xm2GPOuSFvjzsuI4wkWVlzWxlsH5k6cRNOMs/5MjSIK5LkgagM6YSlOU7seVXFMzokiCxC/
HA/M4HNkuVPCNMmD4BGIqRo6yN4NAgEYDkkIzHeE/X7HcuuZCh7JoJaP9Ix/6Il1wKoBXB0WOBx0
0WXi3mRc8uPZvK7AMdio+Z91/r+R2zKyJIdcH7/Z3qclEmtIxXIWUkONSrjgIAYwziAeGH5yPJhb
34t1VlMLUwB9XhWBbkRuRkkd+4+DkwnMlYKf/HPGSFjw52iFZsAsh3biyuqh0qRhNuSuPkz+Atjn
R0mjxG6eMfjV+ghA32c+ZMOv28kPY+Kz7+Okohwdvzg8n08m7hqTCyIRbG1FgzZLZ7NKSE+qEVXE
v3FG1j5axMVysYGHsCozaJOgHCE/u5XF4/JRljodyE8ppZaYxT8kmxGG8b53Tx8hDxJxPDte7DpO
yEtniPPvc4enULAIO9A/KRoSnF9hozkOQ74ZurhpUkqdn7vRbdOCivdSV8n+9yiwEY2KtGGzgfnm
Wc+0ZGwRxapIJiODATQs2oOH74koyZIibrrp64IX+zaDufojBib5nCB9V9PWAkXawmSuZM/QGTBm
c1Bvnq1A45Ch5FVP5sx+oDNIxoVFtTLlO2Fzs6pm/iuqymsbfnVFva1MoxeWBM+rkWlwkM6denV+
iXeTYWN2ZFURO8T76heF7xFMIjrgmqUSY8vqOrh/0COlChDKwmiJ82OmDxzm3ZRLQ8ZsymyRCCqN
jvQa8hxZXETNIwc+qcxClINksh7qUsfMuS07Kf9TzvkLfpgeaFww2icVK48fwPLeck9Wfu+MxNR1
z7Wx94go7LhDw8YOD3MIAoAQkbnTZhBoJOdLC5aO5ey38TURN6oEO01+rG1Lus2hlxmFVwtFA1oE
Wsh9nnm/nWuqVJYSB1ZyjlW3nMLuclWCsymo+2asg6mIPqrPPpY0fkoHx4S0o+bvBXX/IQSVPrs0
DnTGqkFuEpgbduY9P3B1I8oNgCE6LGSG2T0szVdthAD9Tg2PNdqaJeRr7YUgOftMHo3yZH+L+BFj
cBSvREbIKA2Ft4yS8Yw1RuMgv4bjVO0JSieoihEGSe9/z4Zb8LfUxrsKUYBUS7wl+t9MvUP5RoxD
IxOnG5hla9U8DacQWegc1uTqMsUMkY9C6g+7R4rrOMuEv4nIyBzSJIs3Y513bBcdwVfUEIMCr+0i
Mb6CGs3r5BPMaqQh7EhzqPgEHzRP+BMwyae01x7HrLfvh/KJePPxEyH2BGdd19hlbyFQ5wpr5rx5
NeOR8b+ntzSgIMI7198EJsxw98BuuD4hreRS8ST0WxWAXryKWDzI0ppp6bEcOqhZ8Oo/iDHkB0np
CpWaXG3//ul9JyCVwIQY5fxWzvu0Tm5tFP1mKiAowH57i0XDJke58AXNz5g4tFtd+/z0gy+eTFA3
wuYLfWoCp9+LTKAYY/AntVkhn/XeygDVhHcdf0RwdE/sQ8HNnn4N5z/8KwaCBX+ulFBI+oIUVPfS
U52Nq3f2P1VewiIdGPLGgRO8gKklo5XfTcJrLKj0rtDyFkI4LRTIQKb02nfvQ++QQ95GjK6HPs8+
d5P3KE00oZLqnGcYaZ0ff8DvAPR2vYS+OTbZI2LleAHTd5aASXJEQJ9p4TDYhuWG3qPx8XRUVMX+
+apFx7E9yodH4XeuPD7g15bwpyY1r3hBQG9G0gC+uJIMAD3SsWBC2GZ6hdckL+YGLfDQKa/PkeAi
/KM1CHgJMkeDTttkk/UHBRy8cpicfFY8Hjt/htqN9JoTkd00+rgg9mzUeSW6y50BtxwQwOfswqLn
kBimHMhozetVi3Voob3ilrCrk7lLJ/mX35YGj4+kUWCmSMSDL1eTMr8rQHM4Ea6k17eNGWNhhobR
mMJnEmW3A/34T88SFiARuSiTTdPNbrEHxdvAnfl9u2+U3ZpplmGc6NwH38ulGJ03GXwxJKFSOmfe
2vLUIdjB2eWlGie1vF4swmJVLN6rK58msJ+vlVRlXGHLN1F/Xnz5QzyqT6z6xCaHHN1enhcV38LI
pLlN3461kSNJHhcaM/77Q6D1/ZzXKPMx/AwgKUcBezaXzMK8PG4qOA34ka6zIcDxE7L6gs3Q/9F6
36jMgSkd5+ZuKWC+KSvz8A6/i2WdxE9Ub6XBmiirpoNZO0Z3vpVKpf9jQfARnaqDtwblaBImRmKD
JNVvr/uZhzaF9PJJDF6yufoaZlHR7eo+cD+gC7YeCsZQ13h9VApw2g+BHgWeRaolNEwWynWbtXar
xXehNFarRD+Jp+1YU8Y7uBuOSi/SzC2foVBjKfxRbJNL8LWyhqZnhPijwSHiAG9vpqWOszQj1UJ8
exvl1kOWSJPAag0dyAXZK18efcgvcWmWHUEQ2/kdWJsh9S4zWQqvD0dn6sa7IaTNrCLD/MpTM12y
pg52MOyyyaggcA7mpqULqakqm26Ue5nvat2z5rGhYtyeRdTydoR9bfPFoE3Bqn7HkIL/GaP4vPFz
60VQi2fdZA5GkPYTUD9/ahGzr93kvABxEGQDeNn4HC4QFxkT4V8yFBxeDGni+tdjaoE1AOgN6h7L
rlUZQ6X5yQ41KgmOjac9dGfnz2WoZa6Ah6iSQonzlUQW3aMY+PNs3bwviif1asbYuZaikjgVrACw
rubqVBrBP60UCnIBQyMvxDxpJDht0/bKH+4dbSXKZP1OcgZg9975jfdV599s1GJSZiJfTTk6LOU5
6zLxp4SRyMoTWWLAFkV3DTMjgVJkoCvSn14YgPLAp1ao4d0ROemgdSu/ZpVkKdLtSDPGRBdEX4lp
EYKvNJ7P5pvKoGFQvHpODF4ZumQHGih9Tj1nVh4QmDzVR9xdAqBiHGUTMiLTIkXQBysci8Q/fSdg
dJINPB/qkxd4io58mrMPJKmD7RojGtgSVvwCnhXsrDy2NX3ECBjkLmEftK8NPNJ6UBWNXH7KSfRu
gm0iZ3TUdkh+2Szkhe3LTKVY6cej/Qy3d8Omt74jOOnjY5xjAu1pt9BRV3tMK1tJLf961Zot0vgN
SMj1JQfBSD2RBB7uFWu6liSsTYSinqXy3++iIcMvrXMxyrVAfMSgsWWBj4Jvj6IGSvXMZHz+w+ZD
9aruLhieMXJ3b0pMrE+TY6UsNyhHfcq/TZtvES3M/Iw2PWz5peQubZT6cdSAzEqg1Ew455ebsH/Z
wweTDWcDZiv+H5WfcS32SPj0i2HdMuuNAwPEJ2QAX+jAXDlq+qJHZHh3m+u54yXXYyVV8ymmRwH3
zFnp3B7SmwQSS3sNS1ietkzTXNuLzl92GHFFYeuj2F7IsiigZfBklSzsIOS3L6idWX/Klhc0t/13
riGWWpwU9cmdciMxcdXK7rdiYo8OtpbO2FOLlB6AfueFPpIjBefpHH8N57eE+GgfLIENiRENiWwC
eUonTmE3JxLcZpfsbzL5nfju9r/uMWx7jBb4UbFIrJYruOIbv6rBuUNTsA3C25jEwT587XLWcuWN
dSE4z3yFw2m0gihhXGghWJUBcKphoA6x/15veUU8l+dETy+0o8qV6Yby2t3K0vW7ohruqTNAJqym
GoiSPwVTbxKRf2L6X8X8xHIebus7w2BO6vlT3uB0yeAtS5s7VJC2K7Jzm7Sw+8qf0CwI+eSXKj0A
XLjsf3P1fkSMG+wPHF/9OBk+2lNqiFPnRHX8ShZjA66ohg2wIi2Dm3c5H/RMuG7hC8HrpDvW4kUD
wS5kHCNIKfFpInl8mnijIJLurh0dT2na4o/6nuL2PGgoxxBb+75rEIqUgfNMFdYTeVRCNuyMe1PP
zafF11FHwqofJEYxRaDnaPgi1YO7b4CWAVcCh85G3HF2IfwZdVrluALsp4JBVD8KTyDsphhskSx0
WMTNFVHsxw3QOc/HN6GHJAsvqL7IDp34mqD26gyrZKvzp1k+Ox4kEUHtxfp5DBHF44+sdvJVtMzC
ERXdH0Fbq5tnUKeuH6n4tU/JYmhWlAgN/7JZ7LyScdGFIcQtT/CcyKVCCcjEo1o8Xy8j/mjn8cKk
xo0RKtRecpoxR3xfZ3gh/8NIr0n31lWV5E0S3R/bwueyJK+1uK/ek1or/Ja4e8L8qvLw86wlS8/Z
3cTknDn7L1DQcjnfsstdu5Hq2qi0V42KYm5vBNnLM6kuY49WxM507EpBCy+TrkYxkX0kG3UsWI0D
ysWQp7iNG/1q9uGpIopEtCNKIP3emrZrlgiP+NDpkiPevjEcyAIP9K0rp6w5idrcixivR10q6kMy
Tiy7XYp1JAK5EdCkZz5lsMVXrJHV7wMfqki4jhG2Hjaeum7TjFezDwyZDI4M0K4FPb9WSMdaqvLK
lh2VrfsYA1Dona8yuD0s/p4zgz6OqW6xFgPx6DpORUpKwOrNmZ8MVWFre1qyem0phyBpxC+V1WtE
ly0BLBFNoh8mZwAw+gla2J5PXzlaoWN0il7sYTE66e+M+axWESh7sjsi4UlPZb4ggKNLuI/eNwLM
um0dWzpEiZVhB9x/4afdIb2YeXQvolmU2deGWuetZm3XkO+IU9l3l4VX/ab3NVYBGkWggoDw6CDu
VXZYAWXDg2nW53nsvBElC88qOSnFsJGY015mLfs2z2WVvZR/e/6Gd+d4w2fzpzbKqOJTDkuARBl/
zi15nOYCVJGGYomC2JyNuXLucHjVHMSMa7milmJqucI3oLdGo973KAMz8/j3Q2P2xd4stOCayQWX
Jpz7sfRK7P+0f4FbiCHOxkouQpinYllszqf9fxqHhq6SUaJh8cQZrdWOCG9mfvWnjQOd5XEddqqU
LxmWG+B9ffTiGlrO8it4ADzm/L3HzH/0h3OWu+iZvN9fCUnVnm8lpxmy7tgn2z8zHtwKr8+EhxWj
peOSa86Nmaj3fjjExplRzDS37PPQQ6OMtnN9MxcRAmsftIoBCSbZXWip6UQNZeDNmoGQRTS5j4xs
QiLMy4mvr6MLeAXhaUxixRt5I/U9m7j2H8ShM1QHfOATk0/7H5hYw92VKqTkiHsEnGrmIW3JnTPb
rTmL2xuMHdfp17mPRWm4tn2TtlHp6WCoRj5PRmeqvzowSEOyBNvT49WiNhalY3+MQglAXPcwW9lU
7twC70LnJEa3uc9fVlXiDvMx65tU/ORWhyT+sD3AEb4+j5q16C25bGnfqbtVrceMAu8Wt8JORWHs
qKpE6e+380vJ9740fnDwF5+fw2GCdHViAtswB7QiovrhHx4ZzDObWPLQP1mawkqhygccNGFKjPxC
5S3XqxPUiJfqjKKDkQWcosaxohOP6HqvXjnX78ReuiwfYHHbmCiqsB+XnFE9nweP2xICdaZ4KTA4
BdoglUcOOEARNon3QNvrZ+NRU6PZ/R8eg7ATeWnpzGpOu89p12SjH1ZusX6sSEQ2kJqBh4x7JkLq
W6Q3G1bvtpvj7zpiCyGB7GVaoyCPb4jAFQsIU+Bk1c43+lcRC4BR8p7zs7utxOWqCm/kIT/lpdPV
aygMgHEtkeg2faZaL4oiHGViZ1+l7Tjn+dOOBSUzyhzlsNKpDrUnZT9jmtEG0mFaX2K7hZ3smI0I
dYh/8/bXfLbOMi7PY7tn7BphxRV3eCG/r07UvCuBejDqPQn2muHjC3jnfgSg15YVHoneV8z5hkyE
s1ZylLFpboxFDFDeCor4k52wgwZjpl06UwI2pjWNBGnGAQhrZiOqsWRW4ObLlYtZPemc4DDYgNLy
aeZ6v6V8YIOtIvBV9X57ZJM8EdcDfqFFyoWIpx2Xsesvk5NvbDvWlR5csTeMxd/yEyzWlKJUJ1ok
41olFIm/5oPvuGFpECLmA/PHErTiZ1vMxqpxwTLDWv5m3ePntImBOxerEFwelb+cuAGEyDEacMf2
21KNe0JCs7Al9RCqjNLU6pkWT+gr9bOcfex4sbhufLp8zIidJ2/C969HmBKG5w+6mdEIBU9wXmXX
GsxHJldh1MSR7jNLrHkc52rAVCQScbrnA++4lg0Bp8TYMowJRSkBqnqnO9ezwIpOepURHK4Zz2XP
+LMs394MIkcNXTv7ecR1U+NcwJR/YnuchYR3NF5E3UlP7LK8YxiU4VV1AjdoVdQLQDeGfg5Ymf03
cceWPaMLV9HNTgp7AL+FmN9u2o2ymWyNPZMU+zp9n+6E9HrF9pLRPw/fARrFrFUCHLKCXXrp3eDc
0klvsoCM6OBR7baR2WHf0Yg9SYB5CHx/jZqS1w8DoMQ/MFb7jm875mKIk/P0KgE5XHngkLsvanRo
BauE9vQ0gwZCLGlTcbcdHip2bbpbczD/fPZU8EFeLL00Si90fQCeimcmN7hCJZoIJEYXFzE2mXj1
ZTlJCZum+HDe3cpwCp4dwHJtVLY0WJ4IrsnnSLAax1oIOy8XRCU5lZqkAh2f6NlywfO/fl7EH2hG
3Ifiw4tC+nUPOTtALe2TqusyuiOVx4DmmZ3N+kw92Poi/wkDanSWtetHXS/5fCpmqBdAHjHFrpxw
voHZbFnYBPe6XzZvBSlL7WVcZX1Md/HYYYmI9RWmYQX9jRHnbBpxQK7a0H1fAOQsqElpWQEOogAd
bhPNRTGwHG3xcqTr3JeqlGjJCdqIBl1+VDybQ02GbUbsJcnlOltHtmxAd+TQYprNOFQtG7oObTmw
OPWCEq4T7jR7wTDEdVsXktpL8o0J20E8E3qjWXuMP5JvsOyXOuwwYnFWFBk3jLycx4a3gD0f/Las
g0KEhc/lnp/nAm4PdWt1jr9MTGqzB13TkCCr0JFpj4G/ksVo0zC54xM4MmxG2ETHfV9OJYOX6hx3
R6bCqYSAHJPUYJXymb9pGbu+rkeociDwCJM69OvLWThHZYHg8ZganPXb9wvrA31RBwdm/vzW6/s+
SdoB0+dnXr6zAreg9J73bJtZJ619qaD9MIluXIGz7sb29JpOKOGNHljZdaThQsqwYQmkS8z8eHxu
GSaxK8yVnIXcT78B/B/+kVoQjUkSM6yt8zGMvXnBjp534m9n/n7j7fPdq6qvbaO/wlnj0QRZU5NS
rChgThgeuDt9jeqVOeJp0GjJvkq00w9PP4ZIydBq2e84bAU/SeUz9Lymx1iXoHB2GVau5eP2BEb1
lxRrRP1NVbB4Hwrojj8dr28U2umnHps5UOFUxIjrVYpOZEBrNMmuJOf+xl3FnoQX+FBW5AmPe32n
WBRjCahdYNXIzdozyQcyG2SXfxC6/DOgyIv8BXMD2GTDf/7lyWmg9414M8iwUgAEVcUWoLKSAOhC
PY/Yj6MIOlgmrWSIxdHQrBQPvrOHgINy+8CtK1hHakkUpLGTqLecS7fGuH6f6O3HscmHGom+L3mI
vHCkQGrDEMaFvMECSlRdnrsvbp0ITBssAFztiMFkbtILQ964m+U0KhOogHM3IZV982DJE5SjLfbY
FdOmK997gvkWWw0at1Ja8M9I0wnwLEptKFWryiy7Zb+CXMzDO0w55ieZGjCvChLzmA/pdM6JDAap
1PoLEY8PWTpaTOdfRcvFM5HgPKMRKvkcF/42iDiKPPq9YyqN55IxfWFV0Ope8R8Hl63rxywPQuwQ
+h5XpWJFleGMUivvVM9Qm4PkU6rtGW0A4JxwTqGDSythwFhnDTbo7mslfOfp2f9FPdP8QgATbjPm
jpfUVN9eWV53/Oa3hqOTlIeCGrEpSSv11t48rTvPIwkM66gcdjvhlRx9BapoENp/eJoc1fxQfBXU
5bOwRtp3O/0H0634R7JQeo+eOLTm0kRLNk3WKfkNd0IkkzjjuctBDtobVfGxkFnzhQ7Y4F9fQcAi
LqIwlin6wKKzWc2Mx+f4MDLyeZuXSu1ZZ0mbyAWgxQpAFeVkJXwYBKIV+oQijldFfOLscOKX3mSF
h6ndaYF8sqNJKVDfJIFmdedGo0MD8+fETOJviQBsBST7dA7rpPr/OK1/8LOlq5UviF7nsHwOdZoT
3CByBShGzCfXKJVXrqEcql1ShpTa99mR6Z//knH7yA0eHFJN3R6FemYp87p+yxIMPICh09cXo1/R
UVjItAd6Ejyav6YAzlEIA0M3VV2oOPZwpJ6iK8ha2nLpgmipCkHbKCKL5FA5wvaUdj+1ZMyL/+xX
GCgVFXlwA5mhVHycuqIuTZMNbgK9beBA9JvRQHrxPp0W1WEE5NzhNsLwkho5fkJfB9TuO49BJuRN
dtnD72nGwmjIU9RVir6ZM0Ysh4YFDH+tmL+G/I5IJe9TA7Uev64dTbhRpLGXq/J7NMn7wKH5VSHj
MencObRWRGEF88LIi64bDrXG1um8myn+l0FLAcJrImSRLG6ExG2ToaYWpk6ruvoOB5GQ5bvbjNs2
r8i2pTtCP4qBJFtLiitv5XnO19LhFF+cFtqwryhbfsl962E/KIu+jmNTV13QpKVMy2rkv3zQLIY9
EEAYoYC+IWw5qzfqAAYCubVs4QpLflEzlz5CoxhzyPFciVXOLhIbjnOr+ApEh4rMYISGsaktlfC+
wXFNg2EOGJoLHeG/zpu3Bxy+Ckx7BRzBa7HAxTnrIJA3fsSHBCQ0iqtAGiwPtnGINmveIOJjJ1M5
FFEtZbUioHYVBfk5rCDeRlBEb55sHhqFmmadp5dWIYHSbrivARz85y4S1HmhJiExkRXxsMYABAkL
0JF+1TrGRCpYXjZxFenAG6TeeKyt0VhYeT2FnT5q1udn+0zUPv+BIs9Stc3Xrze/b5TPdAZLatRz
gj6vqxyaZmi7Vw5tnLXsVAO7/LueE0WO8Mu/9k3KWfik/+NpWC+Zm1+4VtgqP5dyDwQdu3qsMns/
VWtf0rk1C7egrYVImgmPvQ9yGC9JQrxmb+9V3vTERw0aUa2QT+X/fEa3qUujnaYevrML3CJryd7n
0yj6eicD62S6lMSqmlOGjEqkcQSSfaXYiwvedeJx2TmZ2x+5urmCPbsZlVlBgrmdnvNixnHVU3Bs
eJ2+OnQHUMEebgcw2HyByKoK+sv8Or29MIWOrfCcGa5avA6n2FY/grxs8MfjdixaXFK2wIU1pO4m
QGFQ4oiLj5lQCNi5mdKs0yr/Qpxo2S9ZmEH8BHn3mbxgKQhvaE+OccXHZNb/wHMAbrWiJxdlgD9s
CD9qwymUDDJSTyQoyCeVZNuJ80GZ4KxA0hBD7UWGnvE71tlJbQHglFdlzOTioA/4fYCFS3iRS9IH
dyjWUvVRBJwUUse2yAzzs2IAvgSQznyCZKr6W7TwGXvg27L00U2yGH7wKGgzRWSJ/q6FTazXIB1X
APcD7dpvTFjVxJqJSVxFR3P0UGYWykS46rxXeqw0LVJgjxqv1fK1CvZ3buVL9NRBITnsp+nCMqEG
ivGy6iuYJk6qxrku3yNsIaDplAHOW4Cjanw4TqP2xPO3pQjZWbPQm+XbgaQuHeyUCTVvRvTCkYW2
zckdUpN+sh/NutQcZAJy9NGuFncoyIKXKYsT3HUJ/SFzbbNP9xDbf+UqN+K5lIm/EoZqRD6naurS
YNIWAffCmSoryLYcB7XlzLAzRHM7GyDLvD9UHjZeFKpiOGumHm2NC1+TXi9f4wZCbCjKy7R+aE08
jsxUxkSKtXwaYz1TIdNwOvj4f/iVbkRg6fU8PTHuI4iszG3NUkHU1JrXUdleJcJlbiAnFLG7Q9L8
k7Y8y1K0QIiEcg4X9v2BRpicjVot2ZniqWyQtNdzjJdnVCTr/4Q9tekXeERTtfaexWHxgpYrQONA
jHnmgDj4R2AU+t9gwWYYWP6EQaPxTP1wD+NEcaOmu9ww7J1FyzOZ4kbyONq226tpS7mbXnKUoDcD
OW+AO0ZqeEPrCUULsO4+5ebO8uavUFcDh6MMD0oqgsiJSo5b9Gy9OFBpygXNW6kExZo0Kd0BF0lo
3HvOGgWXzH4OAoDeSJEZ6Ehro8dlIwjC9Z/hXjDEOYOp2RkzVkdHr9Ju8jIQeUFXqhzYNnRgVLjW
YjAK1WNaE6DyP0pDg8jXr1Cgja4Rsl/eun/MoYzfqw4JhIh1rGcQqrnlrhIPCEul6XUKPQ3H3DrO
9XC0rwFWlufu8XTuIlysj0fsE5jYvUxlEsYkmJ3TmB+VEYCV01HweCArH7Wye12exEIcRk83Xdff
OciBk6Hf64BnsNaU3lSP7u6/2Hkb9DKDDpicCDyYs69zP1UUJ2/v8sFXRw0YH2hbZzraJEvlxVvT
55npq0OkAK9cRn1jM2CT+2AeGyIFCOhAEbqs/6ZsFMDDnHeq47xvOQ2RF/o+q5sUAOjjVXXVpgf3
nV1Tn5/IEK+nPn41f9IuHyfIIQOm8RfFr8m9g5QU9IqfPv5qpWs2RFggfEWle83jUn3i0h2ky3A6
SxBwHrClUTs8vIMPdlAhCnYtoIGf/xMzvFG3mTVCXOCJ+r14suhtxbzLbx9NQHA7mX9ntFSnYB1E
NnGVsgJ4DLYzvZQC0TGs0/1lX+g51NM/SQgPqQDFqiLh02ykRjVtNplfPrLZns3PCkOcXxwHT6rI
ue4TeNAHnsb9LVTrVoaa+/ChtZQewYK2uQarkNL3/qeX8iNmHv+SOI8RYbs9Zj0MRpYLUMbRNdd2
/N8gHRyM6/nNYHfh3tqJAV66514B0pcNe1KPBAYQ0OlWy2GK3mZh+GLzZSkJJo6NTxi7VTZmATq1
hHwBgeS9BQheX6vnpCMs82V6BVbQP5Ukb4fpMMX9BYff9jli2aak74xrFoeVuDGQQGh6HLZ8TYyI
BXLiBtRCech5cyaXFaDvf99THioQ7xHYIxz1JZg5jUQWbAAXlSueHvnqLaHZCq5PW+Y9ZDbfDJmM
AqgfFxRGfVRiahu6MqgJ9iQd4imiH9iPKul3WAwVjEyNpBgj+1UJqAOFaptHChbcpNa4/HuxRmTM
/lBrPan5abN6S5RAXWGIFHp62ifcCv70alt000GeUX1tTzjYsLG7q09tJTD2rdpIuEENp4/zwwW4
IUa23xf2fDg1pgNfXjbxjftBwAJbMYhOVeoFdWZVgbTi+/oxjTWmc2K3zTC8waWN+FUB+X8zcOjN
wCeHpeLNhJ74rIChlTdoqbnBqZ6ujxxujnIpoUBR5FfJyBO9KYFb2wklgW5iPrXY1MdFm6jUWL8B
dpc7bJlkfOFGsI5YiSkDZx2azUWVvsi4uFAgibAQhIq/8irAxpAl0CG+2I0sWAPw/ixdzHzW8q+u
/DzaXtzKXPX4Hi6nUywl8XnxqK3LTw1R7KxaPQKHjcJVxbSq/NwS65O5tiVAqUVKq+ERHeLnBDds
DCKReb7K+nQbX41Jr+qrOB2+O27KD5tm6yIk4IW6Vin/fjF+ZtC5MO/5HZ20/Rwn5y6PpafgKK6N
VJ2si/FoS8ooKq0SxRC/AJCaOOk5SMQNV7NlSLjcyOeEBd/hiUkDOPImF3bsdCAkERJ37yVPRbo3
E59cWosXQUKirDoklJvteBU1by0E8uDqknipmO2wjhYkh1eQj9wBkfKZ9eOv01TqkgveYOFSYO3J
vOV7cI7zLmKQ++ffXclJ00xaCSLAPN2+uadG5eQYZCWzDX1XW7TQzlbETtHcx+T2/A2Y3r/qGIHr
s4aLHZxz2meMVW47Hl4kXfPm8Boh9dkNb8YObVMYQJsfDvcyo07i7vHaIGe9ylRglkAEHHtfUaEQ
TJCIptAZToMtYHyUnm4T+I4SH0Nk64s3NaNkD2sM/wIsoSvlNz/HMNNq7vAd+8GoVbmtkEeV0G3u
M7eP62auLagCDmBaM1LvUp9gay7rUpnuhG+2xu/nVq0eAPGtVvdMzilZJ7n9QM2eFtjsT23ot6yp
Iu7vum32xl93RusjQOmB18Vl2i3p33MOu49Wi8wSHRclSSqaTIiIZE+qEsfOo2TAH7XRvtnjH9nj
auUmG5DKBvsU6sSCKCrykRgit2E2uMVEgzuC7DV1WRCSIR9BqC6nXx5hwrWIYD5Iy99O14FqnzZg
+F0Y829VYIUtSnbZmPmHpFlJHfEiJC1DwH1gzT2O+6BcjRDuwBvDQVW+lrpKhW0V0bZZwNy08zbb
UDcjlAbXHTVtzyBtjOdDkP/tBagW5t1/gg6vnL+OxYPAaC/UnzsQA4xd+gogg1jU/9hbMovdWLz7
DSA5qRzAvAxZQXVJ/RRRttlPnekOVJNxvf5KlIJzr4iQlgn6M/6ZEjXEwpGyU2xLq5huXcZg+AHa
1sUdnB7Kt0zY4WUs4omzlATF4WreoBi96pnt1EhsJd2jV2lNB1rMtVxaBPWOtzl5EdklF259EM5d
aw3UHDzDM+HEWs3rYAZ75of6m2oofo3L0apBp++gisF/ulury59EFoVkRxFlz+fUptxgeXqNJB/1
vjkevnVsT8ju/yl39pW8qCVQWNR5LOIYCrQr8oGrZXaeJRT1sJTdabW3BugibBsQO0tyZagNP7to
oN6Rm4Pkqsq/VJm4dcAtu7dnLcN/roZKfDK0sz/Ho+bUcUFdgynrWTa5/cN/I2kmt6Hs48BUf++D
K8mkqLkwJitztVuql6ijBQpoC/xmRufFZbW91RB+I32feAGHMmbsvq0p19PkQjco6zUKiR6M3bq1
iRig+oIwclG5TNgzN1uLqPCN2iTjFIUsxMlbRwC+iHQyzOqquOqClAtzAEVsSRJNFFvYuQGW7WrX
Bf0D7W0sBmedB2uBYATzcj2buOEv+laWpHDIsjI4UmqfU+5ejKnkKdc9o0+zE4MycyBsyDH0GgM5
pIJPs4ihG/FyPaTERvp8HkwjQ1owIK3NWcx+ZpgiMjaiXeS+fzBAZcL9/ab7XMp9yaXPJIVXtdJF
4vNbztLO2d7XbVbVewBLSgL4Ew/j+pxJM4dDSunzi1thHwyH6+PRnSZmxPeNT6msFFC6E3jul4D4
Jnyxue/APRfhUjw9zNWw1pTHIpfWiyXnzh4YCwKelPQgNYw519k74NsuuuV7z9ub/dy3/WBsda3t
aLpIzVR8vvVXzH3riLBTciChdbhE8z592XOjhYvD9TZJo4EINIpR/n/Uy891hVugQlxn/xCSPiHt
rl4u5ShESHyzm/NSFmbWr9/JBi2BHFMhM1f3vwNB5S84S89bLAv4t4X30gST7U8RLf+E9u79Z4Yk
UHy+YvZ+6Qwf21hzR8O4RDNBlk8IRX2Jo/c0c5BOYw2JugV/qMDK/mR9XU94rEyIkeQBBWvW0h/W
vlgReKQAxRVBqcepL2Km0QsXQEVf0KXnXwvL5ihWeWEVo3PmmCdQF7nCpk6RCBD72IbNhn5W4D+3
gt8eFhOIFKLv+8u9eqFFgEoG4lBgi/QlILeN+lQHNtfGr+p1sP48f4PJa5i06y76fZQDiP61PSeP
59QSzSU+H0V+pLwgZq4tbkmCuIz3fcf+uW0Ly4eKabHalnXVg4kx7cSz0KSSdYe9wjNZZ/+6POFI
7WD9fMY+QP+F/jtZFKqjdlP/O+7K8mZGwI8Eq+gF5WsMYMEZarlwbOxwb1bDR4CGwR9qxeNDwB9y
ul4ck7V+Ev1gZ03Aeb92EQ0zpJ8QLoFLAq49hMNL5c7uc2hJy0j1nIeKsSWk7djNmaU2Kt2yJhzR
lVfq5mlffTaYWfLnYYVr4hxMFJdsfRKIbmTTW9RffPOwgvz+r3dV/E1miG1qNVFibsRRwTPSkWzK
zzfxIcvh+dK5NE8VUpVLgcivI+7uA+L7egMLhslzw1/jmp0m2U5QSrZw0u+1IM/E5NqVxN5qBu0h
emwgrl61YS/294SBM5i0kkBeU8dtEnWgObE2xVJRTNSoc8vuKm47XIAhzx0xrY+SdzZmB/phVVw5
2l62mjuH59cgjakkiSXfs7BG1V6z7235CHJJybMA4zFUR78yld14nhxB8jy/ElDnZAbQDLfkILvo
GIIvhvqqPqpsLbS5TpcVF54ZhOuDoHtwjBGNULvU2FaIDJ0hhLTY2Wbzraek1qVvpO4MP5yVSAp+
trmegRT4fP0ObUgfqE3ByhllmHmGlgkdR6YjGATuSUEEkfTrVBfhGvUsU/22XKSF7U3Ze5X4NRhL
DnP1keYs85BmRKPVKN7+i2youmaW4cqo0cNmTOCoS9LYi6Q1+P4re6uRKS/hk7UyhSueNYIJFKS/
1gA1qLhsD/rWJP3gZMF5dfweu0WQ9GayH8xATW7lV+9sYHKKLkFVntb/98orGelMqgytUGLTwgnb
uhaY8AIhnMSh+Pm8Z/TJC3wPj15oizSw8A7eZejn5rkrt9jcD2KNw6WM3zkZ8KS/pcAMaUppbFe2
FWkQeukTcs3Az7lUk1YHKzxxQqNgbQAKd90VAqeXKg5pqhyoO8bl88kQaHX3i91lMZswE36mmH86
T5Wv5WD823UTe19qfn0XK03NxpUPOj5EXsT77O/h5Vn4uxoeenrRtLpZcp3fTKEhqr19HMtBBB6F
SQKOrWzMlykSvA3EQ+uo++t4eMoy2tHimPkMYRfo6B9kdLB29RzknPtWilpmwyUklb74zzCSGC9D
3Hddm8wMjS6VdlAJgH6F3CFCyqKQLXokgYW452g16npcx5zJsFVrLOCkfK/iAcyfyimR8niN1285
G65jsonotp5rK0AlownpV7coDus/240vQn4GLQ3+SteBEreLLY1EQDh/FK+lqZNrLzPjHeqpglk7
BDIDTDJpCUc/7gG8+Jri2MY/bbZGT5SIOdG216Vs+/SXN3iAvWsP1InxmpOH2jpFyNolOW9/Fjn5
uHpV8bxdPbQHFUg+JcS5Kk4be+iR4rWmlEo57inFzeoide2DBWi/z64aUNBdM3mwmTxbsWKyzRmi
1tHz6XAggNe4JociLFCvzYoCALE/ceWeE9oxjyWcFTvXcWhxptFD2/5GuEPmovfwnTIYJtAV/6Rd
/x/jSUIS9Hg4TbGyXfE1UPt2oHzgmyFodSE3NzzWER3VIuPSU9iLgr2U2IXTkw1+OO47n5oV41UX
Tb+7PvRTPMWTXVnFXptF3/kSIiRCEu/9TEjE8ju5yn7e9cF4a+ZRXGcUMh1eB5cROlDQIo8pfUxn
jJlNmwpFGL2NCUqapTjRo1tOIr75OvCeDMJN3qUqeNFbJIlnIZBO3PrD/ESrMWBZjjvI0YknsB/t
9eYpewzsgqUJM/3gCV5jh2VLeOYS6mapND/myVMQ1WB4KAWeBtxBOseIuN3glFGTlY1TeHLNR9YT
b8gM+bigNTJwJfT6VZoy29Bgp4Ds0YWmH2d8lBywTmicsjTxSJjcF2L10CFza3Uim1l99NlDl0fH
r2mjMp4y73fszNDTYUvmWgJFGE4okK3rWwQrCqKJT5NWzC2owc0VGYPHfV6Et13by1auM9wr0O8b
LnF/IJMIEJD7chc9ycCAJ+ryQmFaOG6byD4vKCVNY04xtMeyuFXr49hf6IT0uSvxz4pjiJRUwO5T
W3QcN7UwBXtR2PAhMC0hUKDIt2EXGZNJ90eADcR//9MmulSphLxDnW9ofese+GSt0Xqqo8NSknRu
hepEmoo40OSFyW19pth60Jq/QFTJ05U1dEUJV3KJ5QOaWAT3aSuXTnEbNk9ALN3aFtdh7CoaGSLu
P3oCwbG0xjxwpRatfHUuoNbruEEfIheNSgVlNWXWa3cAxRO2slyyx9pb/C97idrOI0YGiNwAR+zd
QtPv2VltJl7hTHJkHW/H7b94AV0RLlQ3pWlSvOOiJ0iMgO2hroTARhu97DEfg2Saf5TQ8DvzRUbB
eF7uwVrHXpAxAHvNUVtoot4qjmJDIauS6HzxoYm2E9dznuzgjwbxZhx3vTDRbFFTplXCKYsCg6O5
rq0EREmRfnJqMHVMchcv9AwPXJ8GBWbQAruJY0qRSJbOClui6ar0meL7KnZw10rI5qBVJ31SVLXf
ZnPgtONVljKHis4sELrrMhZJOr8AR5wOpilwZ/0NT05TS3vFFz8eghM8tJEXfqbDoR6+vGnHTaGr
5HDx2JJnpMaaWKCdvP1ZFSVjONEY/XtZA2kjfN4rcHu+4g2QVXW1MjxhCoV+1I0bKVb4hoDytdH4
Mh3nWn3X78dIUaF7FDGgSAs+ZqO1juIUUpMv+67E9d6rLSeFFr3gKz+2ypeS6MX6Nq7GkSvk1Ym7
pueDRJb4vclg0Xdcx567vca2eol5ueHTtPAnZakSoE4rFTTNpskqV24maCKUoipHCEntsNAebFQ8
QpL99YDiUqUnkarEcjkxzqcdxUExh6AP3Alq+Hs3JxPrzEibjNklCquxDWXH7k0W1ehKJzHXNwFc
pYokp+DgvNj09xkAwpbuOAFb+Kad9k+umMvp/qSlQhMRs642GZ1T1+hefVrf1WkQOXUMZo6s51zN
umg2I7HyufDnLJliyICmNecpRjRIU8RJG+C9XSzOlCyXnlOALlFRvddR2mOOgwZ9cnU4oydDqlYs
aIYv8oQu1wGLqZhZdtUXjT535BLjz2mY0R3vvVIldR/C8j05ltT9KRemkOlEEwBwQvmEVF84/6cb
XzaHaQw6B/9oQOf+K9P6V06+1Ow+/cOU4KAih/QXxuWzTVrn/4scmJupZmBAAvQWTosM0CY8elW1
MIVKlTgd6Fzy5rQdxOOQP1UqHQS6Rmo8Ybb+h6bzHlfm9L8/9pPG2zj0eCVaYkVr174j8Cwra0Cp
+TO2heTZepZXfYTUdGKNkK5egOL796/me7prFqbszk075cTpJEk+OG79oUpe4+eHUPQgsiqHU9vV
a98YyXVWXLGnOVuvGQR67yYIr445yoNsHq8x12ufk1LhiqXZkiVe2LzZYNf1taaRJ5P4Ihrjsy2j
ldCxA4vqB/QQGW8ERjdYALXGH0olufF2F/VYQB1xu2MxAadGIg7KEe0IP6XXQxZahS5FTjauSdRt
5wCxr8Xysk8STqOeGcoa1sLJBoS28ZcohgH3BqEHgm0ffeHr+9he8TeC+hTKRLWbqdFli7ADMQ1W
uhy/Zr+eeE74EpKeOofc+Is9Jz701k3MM0jOINmk0wTHppK9G60uBp4n43Iz8d8wz+kdsw5eaCTe
OpTpCEQSbchHvU8cSGE0E3xOi8P6judwBpY1XTaZheo98gCetlQ9v4eILDchgz+PCY1uw8mFD5j2
dvoAOzQ+Bmxv3PlMr2o6NcW0WLZ1bIit/Ptjpj8XPzpqD2fiU3r9X0TLeBKwUBfb8/oa0IBTQOQe
Ktlqb+u+ww2u3niOxO+Jf97oyOqM+Xi8TGO43DTIzR7OzghCTzuF3hZpuCfvl526Gl/DKiqVpBk+
TiSutQqPYYKIxz5eXkjclBuH3vHGZOtec63hjtXEJmS2MLUwfzIWeMmGOWmXTfq/pt88xmej2sLy
AfcBEHsUftZ/tlgBFLAnT/SUBbld/mqCaD/odgx19tarTGGNW+22vTQsIFMVLtbE42K4Bu9XIoc2
h8ipyebtOOqnWXEvbacEI6XraU/a8hiQ6EQcprDmGyub6GkeylP1aRner7EsH403eGnuncqPQViX
hMORKlt0WkRuw1DLiEdnFSi56+62TPnywv4a3mlY3uzwCszBgszt+n8/wtrmBkQdz9v+8KRt039j
3eH9jNlTqDTyGSiCA5DMMwHGPJ7trDKicaINf1iZs3Qp6uzKwmCdAU28+5Dhie/DOMEuEuFmrh2b
1faD/rxSyeNU8T7VhgmOGQsjszNzmstepmRSw4HqfnNZc5q4QB73299GSMg5TVIJonNvVoRdCmKx
ec3ygfsAnI4VpunjoZDPD401WIiaQNmpC4CzA8IHv/3jsG8BUy5ZH8Q2EC1h08u9zAspX8mK44Op
7WNHZqheZ7Nqj/htXLEUyVYTTMz2VgFen15MMpoDDGyvp8uTawk0DEYFLz0YGYpa1uu++o+0p0RV
EfaxSu30Cl2otIltV4n57wZ0D9QwaWaUCePWJjnq3YX98qL2gop26X63LNbw/qVnviQlezil32tr
pYGhiKl5ZQpl3JWQnhZK/ARzqt/1LcgrdDz3nGYBaaUij/tqFSN07cjZ9ul+qYd45RKhqHTTQUft
qaJYqLcHCBDS2b3eN420Q/iQHy2+AydW06XJyoUlAzvLlCPhRKooVYUK0nBTvepwsxceXnqo1dvY
96ChhVt0/fdvSlAONclSmu8gQh/y/ZGCjxlt2/utDfQuvPJ+ggb9fInxYJXYHVZlg0hklxzpOrWc
+b9p7MgRADPRxkzGe6gcOlq5OKHIwywt16qqL8l5zBtlWdmZsUcg/mzbBrhodZL5DO0zStVbBHf1
goDF4hDH/OfJhWO1tbl4zkxld5/FK8Hng3LfJdsMLuDJZ2twfdu3hmU11veCe66pdngEO48xZV0l
uAqrMei2ICDEqay2NqQk3A0pej+Vby6pyx28orKBxvSJ3zTYKegjWsqkdUFlQ2yk0z7Y/5kDF/wL
p44nbPmKsn4SjD8SLV5RjjERMoq6JlEvoT0CGWAogrjOWwrcPFBN0gKVg+O259EBHzwJuRdZei2d
nhZvOR95YAJDYrQaKcNx8bIyKfV8IfmG0fykyJxEO4rj9W/B/cNMxmrJQLTdCNtm2JAfm/p6GRCF
RYlnls1/RRcIM8OAwW5Pc6heq6CIIJ8TlyfDPso38WnXH2fi22yY7ySPwmX4tjZHOQ2je6Z01ZZT
NPIqTrBrVy0tXlb03VF3REVUStboaTlalF+uKI5jJAvQ9ZaU8PriJs6yYJRWGBidDDHdlx9zCbgP
cMAfNhQdXkdNrWWKvxOwQKocVp8SfQn3BlOveU1Un1vhfEf+Hw2hB7MO6lVS3f+KyqJ99MXpTgef
LSJrfw3czqsy4c8dsoDOJN+CTZkJVkS9HOIZUsxdX+cn8Svfb/xF/D+3C7pFmCKRtMvfDrvmMv92
GnW86CBiwk5SOTSjJDO0f7tx1ORlw9ImDEPTKEoL4ERs3MXz7igUyS6ej41MIiycbhCo10dI0yAD
0Ys59X9jSwx6lPBb6KzNwNX+yrSf2e8tF+ublgA3zPiRH0VTD1Z8fBUaBK7Cfs8pGPTFNbmxBKAu
f/G+1udPVK1py7Df+gdf+1woDIyb67koABKL1U7gQsEqw/gfz9gH3YKeA5PO1ESG6NGgEBOuJToA
Ac0uxSG92tSF35d0V0yOQUySfdpmgLFh0VVo8/6C4f0zDBKuGvs8IPaxH5q3vD4/2BvkyTnzPyUX
zo0Ub3AUeLasEnhdkZcqmDB6nV4iDYDEeCgkQI3e2uAiw/pUK9b/hBINZKRXzyd9C1BeQQxtAGNw
e4Da9e+EWMchQFcVK08c+hrpNCB8w176G4zrc6E6oXWfHIvlyjaLF/t4GQqqDkaPn403J93gSosV
iFk9wFoKyH14j0qXJi1LYV5p6ngqk2P/qLU1dNLqUemO3Vn+EVRLch8WGT+Y2n9BBmvLMmG9ILVB
Hkt2zkaEOQuJSNoJCH4T7cLbwV+DhTE8/4i7erT/vQtrqLjJp7q24HJHykjphfKKAFp2Yhypd95q
sG4TVaDRTQxsBTerSq44GLe0JGmEEkx12VYGAIR/pFAmiszDHFMt2J5NN/mA//8w8zsY5EY3tTdr
yq6NOk5R4PvebtLqJTE4A+NX1kAYFxd7YUFd3fwmMQRlajCYE3XJ8nLrRlNYFXq3XeMdr0/EalvG
dzVeKpByK+rKd1Zhx6e11nquPsaGU8j0wzynZCG523/fX5uPCTLJLTWM3Q4FJ+btFhoDohq4aPJb
Ii0I7dBZ8Fy72y2Sao54DtORY7jFX74Zn1REQdYB8grIQajEmnHeATleqGjU8OyP2aHswuMWV1C3
soMdohrxwF3ZbjM1GJsEYade0YCawMtb5zUhImaSNkwZsi5g+qYZU4MlYvtoWFqmiJS6y1N23Lvc
mJDRU4VvPhKxFy7GanoWKVFUpmKsA5gb/2QRXpZVBuWcbQGRJLKbRXNQ6ExgkwhmmL5eH7taFOmd
6qAuWsP/XowQYvT8JnwuIJhoTOHsnmhRJUmyMg2SjFm1FXJxeMCG7iuLFsiWgSmcFZ+++hnlI4Cq
0AFlRqh3iJTxewnmTa0Qhh5tHIzwdwUx02yEqoO/n/ARxrqnAhwokD9GDsEFfaBnNUTUnxtp1Zz3
6XsyTP4BhaliKMfmK+VbIPySCSn6uBSAhy2GvDKqIF4cN7m5U6x2/nsRxX2g16IKr4y4dHlMoEeF
fU7OAOhApjuzYaexJDvMzdQu4qamelvX133Vg3/QuwAUzebp9ySXFNBYY5m5o3SQUAyzwkgjUJXL
mul1JyF56vLKUu5t25vYFWIFOjW/hyVta0AV1fIle7a7w3n5WqsMjmjkYglKYJPFJ/6sMn8wZ/WZ
EFjxwLjEpCERMy46hfFX4rx1yPU2C948u7z+wgGRcxC1JWneHqAfimnzXxIx4f30bTURr7bK5EJA
loBrrYDouWrPSOYu7iYv9kBNUw8dAdEyYy3btxVShSuLTzdWE0QYMm8A1X+C6+M1AZn6TTZY2dzW
WRcGrYmOgnv+z973hIa4pmEBdn41nDq2xYCuioripIxbhyeCoSOo0eJbPryVQJdArdYjAEZcBrgV
kcI+X3ISM03hkJXmvdAF1xD+V+RaYP1mo/6CdznYALpNpRssoyi4KsHOFUcRNXcC9KVEd44qh8OP
JdBfpekrxqoSm4NNDvXpkRhTsv3skk0aEKWa2DDVzH0Fc4nOrznLNVMn0IXVd6Q+A0tAApb0bU8l
k3tdAko0Syrc7pE07wD4JquMGT+HCjf6JKrgY5DlxS/ZF5QQu67JphhRWs4HYiOFedBQgLWMX2S+
g3M7a9Apq9SivkyI81SbS0nfojcNdE1f5Y1nCwBhdFn0xl7JurYX8SRsxeHoqHI+FjEG4xGGOoN5
SnB5bP7Kss7e3kGgHv8MCv56wQJm+3jyxmL0Lg31mh6dCQ4ERm7BLELIRSI4bDW8LkpG/dMDhyzM
SLgb3i1qH/49r6QvRlckfO4xFz5kD4a4rs8paDyqjHRwIfcPjhaG6zGz1g3WysxhEYrXm158umWC
Zkz5UL4Rk7HRp7U8LBoMD//caxe0E/W8qSpXv5RRJcZ5/goM0OS8a4Eq6HSGjTzSvHeCSXtp55hc
5gsbxPiqv+ImUAl5oQ1E099X8P5SN4UUP+eL/Wytvz59Lq2n4/opCcz2zPDwtWHD65dfs/U74/cN
CXvHL9MMkB2IXnMkWE1kAFHsPQqDYQweeizTph6xX3PFbSft+Dzb6YeAKnzv3k9BGxEsdeTqWNej
HXE/y9XSnY4uYFlngvbh3kM/7jJk6Zo6k/EhDhA1uCmG+231eDC/5Lrk8EX23EgWpRGOYrj6Pi4/
h36K5I9xnHn2ZRRYB4Oa9Da4KJlOeeIWxN5tFhHMQzrVjys0MBCdo16dRH5Xq80ZMdwmChJYQwY0
7bHMSGCnXKb8uBfwFd+VwEN1bGNiD7Ymw7ovaoGAc1ZmLOSbAdeKzRHFnw0OhWGw9B0klrTNh6V1
IFYj72XMEefqoR3ghuRa6ynnZMvmZNZVyrzvVUNKawexY9bAsGUb5+StuIc7p28WRU3LOwwKiQ+K
Vc7AE38ONoqKw4it/X0Thi+K2IrzEtdsGUlOYV+82mrEwk8gAQc3ZosjiUNpJ+ULNfzzYishCpjj
1JGR4+vA7uxWf26k1Fo9NMMLIdPmYEyXt4OSGX+iAEIYCysh0K6kcTPnQOGaBe7cBmWaUQAsTMDh
lJsN58SZfT2jQygCM1MkqDpEqZ3PqCGFGRXw15DbLeG82g/oKhiSR9tWtkfCvmiw7z4ZLb1prJkR
CrwmzME6o4KgxjNJPu88s/t2G10Pc+jz+lhTzyw/rUWE1rIjQPY8E2IeGTsmKu1Z3QPmmhNjvWCp
X8MliGVA+nHeVgXdWud4ELuRO//8qM9E3Ll8Dgj/EJpgna1VFN0fyT76QpEM6HKzklNm4VZ+03TS
7ClwkOhMoylae6nfCUq9qVI+zlSYCWSlednHfX0Fd9/OOY/khPbT/aeJ2yxdxIfDj5416Nj1UzWw
lysCrI2BmnscLcchu3VSsIDZg0jtFHMHu18sse1IOCceKe5DXJA3z/Wq5DT2qtakFs9INFrPgUA9
GSekkTMherP+tnKjMTwKrpo8nJwxoUSi/eoZGCg9o/lqsMtmxg/w0wg3+S68+ZbKwYYXSCVf17ib
ZL4sWHDniMVaqAoj5sa1ooDxD21RaiuVVAAnY+grKxIgl3UOb8h7rUwb7sDd7tbQU7nSVhZxo9/N
E2ryJelhfLGdxahBWgGUa+6YxxXTa88aIvR9ze6ikArvwumlMrShOoia5sGSMACkuVzB5uYV6Unp
WWL9NnuFhrMOk8wqMXyI+jdg6kotlFSV/lIYQTxrGu1CDhfpf0fqKkTmqmt7+m9S0FWNS3qnni5u
IHFaO7mA8hphxil+USaNf3UbirryyBJPmqai1WJGnjuT55e9ZONH5ZEAU5x1aL6XPRdI+hHL7VLK
So8BWLKaFxU/agSvjj5srp/82/OK5LKIFuSYni9xCX/RmUT4gHHhZ0JuK0W2usKV5U1pYB/FazCh
/p22ko7NibJotY4LrHuvgUlOg+JYzx/s+H9E5CPlmtatv8yKJrMiebFzdI4h1sSkNErbk7/mfGU8
8UYbkGexRQJ+UMo9BOaFGlY4iX+pu79DeTw/tczsbJsr2ftZx6hF0sw0Y5iX3Sk07e6HbTbwNyBG
2aT6+kWIgddNw7W4RTuDY51IWn0LukZMr2+kOkIETDYr6/PieMfqHsl045+nCcF9D8/jUa2kRcke
sZq1F6+5Wpw7uk7PkUxJIra+CR7k3Rg8zuF9/7sfajxlKB22v/sHP+bxY/LTC/youebud6WxOoLW
7eCL+R3jJLPDW9CxM/OfO2GQU3AcKzpQUmEjEVMP/wL0uaDkFzuBuZTcE0vHUIJEsuXdLpjl3nFB
WdKG5zBVwhMesagGctqy9rScfcpmukd1r69nIROV5QBznlQgDqtewv+NnUsNVewJpJlhps2UWmPV
F132NSsNUopiPk9Hep4jUnKsYI71UM/PH7CVau5X6XFao4qUsoepMW26hHKxQY+4UY/6pKzxebZY
SlcOdX7A6aACwUdMN9AM48W8nqPowmCiGBFANQqP/Tmka5ClaqVcUbMNR2uJUNbWCEOFebHXl1oU
Alql+FgR4Xc7KKjwXR2t9rq4mQkFkTgj49NSQmgjGjrNC7zkAhe3KkTRa5eDdwkvD38nSvMjtZBl
4gbfjY5+99T/Ww/4fDNX00wFb7MaDFA8ANzprty7jZbBuVEno63gB1jRNg7Q9CAWj75yhK5L0Rzf
lBYSr4edGh9ypcMH4lwYu0cffMvQRy2jPUrSVCmA81UMQILzjweo5qiVceZ/2wr18JTqSVZR23jK
ijiMspyAYd0fm6evskTKaT2YIbif1a5rbkOn+iGi83pzTq66S/ptWi38Bqwv1gLBahi91R/2ysXM
Gx+D3zZ5U/eGd4+WgsmlBBsrLAbHxzML8cBmC5kB+bWsJkO87UK5qsMv9T7rxmUooAz1tp8QNxIh
goSk6RpjvKJJZmqqylMqhQqoX+0EBIPJq2BLnR2VXX5+0nG8z49ijzhTHt3cq1Qi9pBbcdMUOvxg
sOptbiMQS9SkjhHO/HaxDYJj0WywBYYvjGFZ+sxrzTjPekqzwXemEqamV2N5iWaGP1LMufU0TD4D
o2YNXZ3c/DMI0e3hbI9cFbxTkMNKbu/LgJNGlMSynfEPo1Q3nfEZc/DZlJ2fehDCXR4RChv4Usl7
/pf2nO2QPSv2GhJd5Pm8lNXdMUc46/NJuNtyvuQ44dmssdg8NR1AXe+irlS/fFwTxiNMcQmvpsSe
xzQZsGhVZzh3MLeFxWJohOp78b3oeHd2Uyhjz0s9gp4eUNtJB6owMoV/UULoWlAhqMFz1+G71pM0
lG5W/a2s78hllAy/bie/AoMSFMjpxJpOF2LEHScOdRifKr10iMopiZbaavCGSF1EPXxZGLRGBDXo
nsb/jk/uaNBy6KaBKgU+oeV8uSL2pRxKM5Va5kB/e9mwfepuCq06ArX4PE/kP3EXaMTA2bhDD52Z
lNFKFMp7gMgKn5B6KL8TkQNXK14K7e2XlPsXcjgs1+8+ufwJWijH3SzCsZPGZRkZ5iV3MUDVCRBm
iNkQpPo0YCQMWDdtHfIzYAktfJMLNHLxxSSZXkx0/7LKJCbJieUTOPfrHguocFakUMDIAKmR5OWy
a5YrtT16mBBSSZfSZ5ZonKg+JdSSHWttdbTLhyD5prER7BQsaOROfOQxi+Xghrh2Vjwzu+OmJk53
Fd5zwZv9+1WI4BrxJsFXSEyq0ggRwrNThwBq8Z8gTzcJQe3nxTz4A43ProS9NdDLvHljgikAjJNL
DiE/BtLSpBrR4NKwFZsVC9xOMeLJJxJ2niM4kUm/sKVIRejXv+NwZo2YXcdvvrMBS772xDY1zVVu
ibBQlKnkW4N1bRynfSjUjAh8RmdZVnhw3yjcf0HYexlTbMdNQ+o4lju+0LW9CNrdZ85D4tkAJxkA
CYR3szRgkGwtPBwg1kkUkdQKitjFrQBbcUSben7J5BVQUGiSBTjdXCeTeyYaMaUxxeH6tyecMUTZ
CZyDDUqJMCDn04I9t/KIl2w9shX+nqSNeg3SMX0Wo5BqGYpirNFqeQZzzxm0+0MIH5d53wEmPVg/
OKG5EsdG4n3zQwlj68qFmzclMVsG9nWVQ8JoJGSix8DxY5T8c/Eg+gT6t+NYCUHhWXx7jF5A9p0l
s1P+IYWHfmaxb/19juxmliecoeVkblPbIBYLOSdwveXVX34aa7ZXlJQ2nVAcsrScSkJbW1fCCnV6
G6C/SYMqJ32om3JHbIRMjtCaOALkuPIgQMrWKOkY9ECD/lCoflRUhhWiTPOdoP1/cmXJb0rQ8hrK
h6Ou1USANdmk62M/QL+7pnwOa9XW5ee5//thttmHqCixhw/kw6vsVp6CEJvO10UYmBOjRxmnEZPv
snd2f0e2zxScZuS1zYxAsOIfWhp6Z3dTftSHnRjMtEjbBkPOWWw0vRsKhARR3tQP6EkBmuliPCdC
0nw1w1s2/dO7ZVFjYwIMnNxt4pxfNd9DeP6dGC/JWnRRVLBkoO/y/JTzYTnFbHV48EuwBUoUoxm7
KS6Yds41UOpe/+E1CwCT/yFhHgg4Ky0WmRVy2byLV9SFYCDlYZk4H4yIFp1IMX2HDnGZ62lS0Th9
8BbPzsNSt2+oVNf3I6CyIBlj3WrN9SmcF10UkOro+7PSNpXwKcbiivXMkSDf99YsmnvVLcluCK8q
f5zEXcZUEicnKji7ZlVXeW2NOTzx7eCM8Nf1PBwCA6lY/5M1J6QMDykJpZthEtskOSZBO+l5HYn/
2OCAXRfGSjb//G+eRmsvl1D+0hpS3aoyVxqaqQtBDAYJji7miIpfovhJa3oTibWlm8BnB/E0WUli
oHiJqGgdBaHUE1V2ul+Z/3Joh66ydf8MoL6f1ZiT/17f3Ygn1Y611RGgvXMQZeHmz4cQubN0Y0tz
cbQzTF47bsiMErlQwP8+obQgzAAgsmIZny6apgexwSiKciDNJ3bg+3+r2WH0urAtr0ICqleWYRPS
5eb8ydwhwa7jnzB1FrZrle0067q4WKQ1X6bm6LRz+Vy+KsJiZXjzVNiIHae5Nbz78cbLo2o4ESlj
tQHxa+ifptSL3w9gDyjaWcF7ugoQNashVmoJOI8LSL5ZARwaJYVztu52w9l6Ajx6AThmS3d4uRo2
87Qma+KNaEqrxhNwyGQtopUyrTHs08v7st7FVwzpj03dafHD17OuaMDcvV29B5bU0oTwpM9mgkY2
fYsPy80uk0N8GaDmPuECZbg+giVPFJvBzjgT0quN4jVjp0htqAlpUKlvHCksuTkkakYj7aiaZ/xf
lBOysRgmvP5Vpv8GxSiymcXfuuM8zf+uoO4nwWaM8oy1/SPoheL1/tlGyjqxaS3W+XEI+up8Rmnn
kiCvaOr95/OHFeIU+BtMNdk+8wVTzSev8jVQNKVuK1mxnglxrlmcwbJQB/vJDQrFqs5IOqsgeGUs
RxTO8TzyrFuh/xR/VJpgdSizDeW4e0AxcYQnZxvSDmx53d9WJHvUk0CmfgVk3uW33VraUMdbCnnO
gaIIFOdsnMDio0OcnH7MOBkfxvvZAtIUOpKD7ePEl8YV6jVGnd3lL3c2d/El812gKaQqaVwIaXil
lNGeQljhVAu+jp0MzdC3+ofO9E2vBmMwgn3mqWnwX9zXeqWIsnyHUbNg8T/b7IlDRxjhvVpFZlau
UgJ94KjB/GFLbGMGUQQaNNdesA75QHZTA3vJabXh/OmvRLojYWsobXhmI+63H9QTVCrAQCFVAuTV
IznHsz0FVqM7wBWHRABw6Xgyq7t4aq5OzWZ36r9n67dylmJmi7xCNq7HTSvyQTEG7zd69gBSsFEr
9S3FD20KM3hGzWXDXzDB1/v5VbA/lYEhgE3OooHjYVab4y7Zjc/0bxtgAmL+jUJzgboibx2+D8XJ
V0l8LxGxi2it4xgX5bwnh1CjuCOVimVNDfFy9GUQ+ZG7HE0/p1Kq8hNkS240Zr8JvgbYdnxyb4t3
Ym23/dIdbXMReeBUa14BQ1XQgS/sn0AD+kJb72x+6EwHozzupsxcHuTFAbIUaO9Oon0PskLmobpD
jJugzbRxKptEFTB6GvXpIL9MCos9ZqJhQTkht+PXndAXEdhZNoc7m8SZMFWCuU1DFSfcrHcfmZ+D
Vejbu1mLB7J15hDZryvCkBHS7mxbau5E6F6ZjoUQGN4LsiDzbc1rP6fW5i44Cjd8lokCQOxI0ug+
0UW3qyg5EwBX11qlcJd3G4T5iGVbg8Of7kxWgY0LNzeFeojLlGNusR3SGS6Zrwd0kSnz5hNgoJuY
tKgGOu7bClW2M+OzDiBKRbjOkxOuI369bEykc4sxqcICtFtKoirHNhghH/xOP1N4/bWQ4c6vhSt5
FQldSdFHhbeaAJxTFYwOfduwmznSwWj/kLwSv8pM0iBZk8wVMr6EN4LftWlYPpN2udrlJUgZ+1Ht
5ksqo+hzUvTUZZ2pFvV/BrEXZiaOhm3CQJyxAN5a8Ijq56zIh0L6rV1TDFNFVj+UfYZW+jZ550lY
DgB5PN3bzm8G4rUqSsR1zOtgrdzJWoreeD0EkP/PiSv3cSsY/Mr3asIZuGSW4a3Ad/mmEAUqsUI+
+tq6KHpnkunnuW9CDuwxIgUY1gnNW2ATJBYdCMin0pBLU9SU8Q66fCTSJ3iUsstHzQmzCi3gOpG4
sG7PuBQZYO5hkiHPkcACUnFaE/Wm5S2w1b9x+YqCBRVkVebsi8GxdZvqXiXsOAzWpcFr736bM0Ll
CuyVgX/6os0Okpdw6nPEPFsqbOdwZjhocsfKZN/R/JpGYWq29bFgVY8flqT0pyJNnutBBKK2RVm8
92LDE949Dne06Gor6JZrJ+8gk+WlL3ziDBJ6tjqYNo2RV56KJ3nQ9XPsYLUNE20Lygcuu8E32GYd
Pmg2g9/3S4kfDYerXMBZT3KA/0jhfwZNnrOhKqGt4LI5iTznXFQ2v+01xpikAo3M1vU85vevriuO
Rxo5wRJWiiJqhKJxtA/Z6QfRH22SHnZmbWocA6XB0WY/Tl/S/sNbg2I87t2+ntnR2tTnKlGkTY4X
mNud87plF88DF4qr+BSB9RS1OVfA/IEFusIgucsUzIsr1dYjga14zFZRUmIpoa9/NBN4dUysqn0S
rpUG5yh15ph1a9uyCWnwiYHvSiwZKxt3btiu3ahhFp9RLQpnBmakqZFHdlp1oWeyT28lpfK9WJvw
ldPytAfMbQxFJ7kp7Rpghmw9aRQj60oGoYBOYZXujEiyvgJFIzpoII2mLEW77XL2yL4F/41v/GNO
GmoR3Clfs1tngYCdWChWic47DJW8M6Wad8giC2q52ZAInMk4K8VO9ShaF1asoDTnAjmvRNpWibKS
gn4Wnq2ehKZ+i3ok01PPXt778xDd/iXBwdGGVgb7CruRPFwqubVIPdbPqhjwRzVeEer1Izi5NoMK
fPVTSlKBtCSvLebxBMgSdjOX888M3fCC2ZtCrKbhnZJ4SS1WCGmg7AMNYMRP8iZT7LMMJT3b311+
xVGSaO1gu7CIrmnKa9yWWBJWduJZ+yQY17vdxZZ62Dh3zLxtMZPkj2mDzaAOK/9vabULD8piGc/b
gCPSAxUhiYpvcksdn0j85QHD/3neoZ8DYTy3QUbB5tNK4pgn3YNqgbgAt2q+Z+jLzfu79sHeZ9Mx
RS/5/yElcZbxceS/bv0tgNc3h388kDHHeyYa03uDnyTUizepv8fKfddI3iWiI1owl198MU+JXMnb
oVpzTwyXX7NSbGPxrur++jCrDgu9HD4skcwsLccJC6OzjGP0BvQjZn6qu+EgH/ree+fk92k+s2tD
4DPJmroZKIioYqa24MdR+JbYZtrvZI1j8D7bYNNg5/1fsplhQYnHHwCTvhPDX/Q+QJ8DPo6GPeI6
2Y2eoqjmT8VecbxFLvy2A3FexprhgIBW2UAjYu2VLZHURgDStZvMA52T2NiZnZGmboNggChuD/M1
b+dXjgQtFjQKglN9GVJ6ONd2RuCXN18I1YAQmBgfImlwX40RCVZlfJeTsLdeJnFmMl5OaLL6xcg8
AneUI/sNlpyVXoPSoEU1WcwBAzQcoEqSY4u2ziDh+C6S09LQBgW4XBewLV14XTosyxPk0KpHfhD4
0Srl2X4mrInmp3q1Bqb37vRtVPaP5xIzsP/xtV/7YyeQIDKeU/quYuZ484P5VcWv74tfjnh7I49f
lehQUdnyuFvD+xbdswVe2CmTc9kLhJOBCesK7JjK+KXA+wGCXAdaUAycWr7l64DEYD7PqS64SDMF
+7JcKjxPoJR1Dq1tpwCO77/y7dly+vlNwU4CvXa4a9UD4BH7K4XHH6ABhvaejtpss+2utc4p++Va
ps3uW76BZMCuWUEF056nxSXbWxlATQj5tTqvnHXqYFYGtksrTJY021NIaq4c+e8did7WN092/d1x
gC4LjQiINS4BAK6oFiEoazBSgqF57AnHRw6H5yQ3kXCdnBIaz7nHAGylUvG5UHxDIDU44ID/kyuf
GmOprV1kiie/GuIHYyQPKdzrpf6Ov6WxENPuLELsUSP/BwSLvBhjz6SaImsVxcSokWsWdlEIJk2e
t2BBQmhasCVu6ukf2HJveMQc3N1OLirkdf+xU1NUiHBfzzlMwAEJcPcqHxSLFnxYOsaLM+bV66Vu
m3TLhi5W3tg76mVsi1n/PwLdS6j3Vs7bcoj9CP2W/XSoVqQC80R6jPDgvEFzMu9ssu5r39kgK2mR
iil9f8ypUq8mq8m6SBZdi/WFaZ8+UJAl+LSRBzLIqr2HR7su0R7VDydYbZPVYvjliRMoWCc7ToFs
JERFa++7dqxlFyeq5XYpdha8ZFFlGv2JeED7Yvg03D5wXxK9uwiJoqEpuTdOgP4Uwl/NeXxmN7uw
iRoFBKTIRqvuxcJ/8Uf87PzYJkh4Ft2AcjXUvAyppEpAXpyE6YCEsjagI8KujPDiMAcPpusYMiDD
a0Ca/JIKW1x36MO7x1tCcNpXm8kZ6z1JDEhe0Qf665voR/KHfqNhaKVM3rCt2VRx9/hytd5TTTYT
2nRoYXlyeNAj5Uy2gmrD1cRQugtbujwFS69HiqTrVF/n97qAA+Z6uzkjPmWYc7CHeiGlUWmrlBXN
aMD7a+3cLDgQRBohz9baYjsuufz+okEzOVNao5fcC5I+9KIONgEX4KI+hQqcqXFyrPCsW40QSPQT
sxAxCPKutMiYN7OT1akllEoULtiV3XmHmyb4KlAdV9kCIuJqIINia1o8HkiLVOY+nz+2CtX/2rhm
aJv0ei6UYnUBx/t/vGgPaR4B7zeucOsUoBz0odZWUubRvVVjTdolWxrWoh+rRvCubg7ZhST1WzDq
Gz1p5Sk97JpszZzDqw3c4vdyAZev6HT4kVIGF8K9F4iJ0urRDFvqqYZHDhQ2M/mOgWWK783subJI
3pFDr1wQxAx4RZhJiSIGi8p5LAEETo4HKw7pSVRFxCIyq9mQJ/FFtu4ZVtzwjKJIBDr/ZF4AswQh
VxSyhEguGsE4A26WgvVImXZ3ZXokOGTzL3G7yyDcYmEAi8GwI6QW4FFwNoLNB+OPiPXef31uovCc
Cd1IgbOs9DvJxN+Ha4m7v95D9tnRHTpN4SiX2i3iHMpClIuErnbmHuth3TjN9H8FdP1Uz3AulYhL
BVrJozQH27V2E+i3B38dsxKF6Mamp1CLSYV7R3eoXQRCphqYSTYbUFb00YocUx+d4qvzLXytDK08
gLTjsRXTD4awImqjYs3+HzZuH/WYymCoAL4Q8gngAcNV+RqP2LMyM+WmVHQSJmKvg1eO81M4AgvY
SumNeqzKkCk3TZSj9+94Aw8GDkaewmauaQKBIi+xIlQKojbcnB+8+igv2mJA1v6v49Zme9I1E6p9
2bR7FTImxIA8ADMMufi4k1u56IjjBir+uXBf4iefYq+HM7hkPNAU/oK0iqq2VCgoPGD/NiWb5L4+
uDGvw0l6HPLRU8KR8LngaRkN+8+qQt056ZSCFR7OasgB2Y1QW2vbdgfiN+hloz5mEQXaAqcZa3mT
hW46LJpLgggizi0FIrttXCaj5y27AWZxhmfeSMuw+vjWaPjhpxQxPOhHY9P86VrsgFPm1BDRIv0o
w3/MTqYd4/K8CxnvGrtNq7wNF3xv74w5Iyf5kP2TuoW6B0U4WnSzA9KXywEzP4YTgIRDErDZmODY
+1Ce68xkUtwR5qfsvwbJFVRDZwvXGZpJ+cAWSm0fJacmtUBhV9ld+gRSR4RFH3u5jGYyaJt4UyUW
YdGFfNZLgUVEnatg2s64aja2FofJzRJ1p96kt7nxYBEBUP7nCUBfxsnjNch/NLZPF55sKy3BPWvL
AWFbVlHWeimWTBZb2iFhopTJPKerY9p/n+euwjvchbdnHUMAUMfo5iSgJlnv6PDlONdBT3VM1Ceo
1yYg3eWCpX13Zn7IE58E94Guzk5hJLTw0w839qQJyhJDUu4sIpPU718INtaz2NiaqnYphfRcvEgP
UukMZT0b8NIeJtRFePOipy6XCqLfyxPe2HloPBngT0mDluxrHivRI6sDRDdQWSx8m5SMZklQZ8E/
fw086FBKp050dK++ME+0EAtRWC8tVu3XxN65QqRDBW94k3ZItlIgqO2Kigix/c7ibhL6pXmf+oQF
hg1gdflp6bdv7Y2mQrnVJPAzzrD7XdRwa79i8I89fQuV4idJtbjYDov9W6eaj9moqfw3Gvy9bvPK
esdPZz5+5UxrrbxEkTrqfe0hruBT6pP6WzBbRe/EJJyy6ZkCMpzw2vU/uAaWJ7UEaX/Uz/M5tgnI
Jvd8QpZD7ORYRnTjYub555TZyfm9hU8gv56N2HHoFO/SFsMapEYPSP/qtPJ1i2hnEbnOzB5GZ8mq
OMp4b3TE+AXOqSVJ5zHhU5+n/yYd5GXV8wKeDPwulGQjR//UcRsUUvl6w/sAfRDPuP8+0fEmH0cY
8W8ktmGSGIRhu6Hi/Dk+GgQa3dSIUaZcCesl9Q04AFe+zjI0/ZhKeGkCHrTqX6pS6WRMEgdiiFmy
6YvvJ0fU6NIYTAZDXoB9u/6MpB+1ZFwEAS4uHvaNDP01yonYdg8cqQC11O5Lqa8/GKu6gw3h39FO
sgwLqtKqvWV10lZdUuI3DxcnfkFIZk5H8gPvnvD2Y5uuUat2jiaW3KNZ/7ghciLpnFKpJig36cOc
DIZvoDl3r5z3px2qqFHBgqoXX771uGH3TveLF8ESLmdERGt1fulDJXXZcIbupyzX4uBQlXtbPj6e
fp5bOllhVR9qIENV46U1aDf+wkdu0DsL8E8hEH/GV41boLpciA/pBDFz8TZAZmAtcWEsLXM+q2W4
O4ZmOWHZmppOIHbAqfuOIxUjvD9TcJpqzjOu/tUTAXvdOWwQ3Jlq+u5E4kxLjlNfCJbL0LXLJ3JX
lDHJgLitXF/Xfsc+YzhNLaxjoYYZygLKJpNqI/ds7SldbsUg+XM7X3jvGR99fzBlwNnLp2cs2I7X
AipdeO0RjI3b9nO5wrY/z7hCXycpaEmpR7fGXAelw0NX3SfZIhxFCmZYeTAAMHWGf92aPY26YQOb
SLRl+B+YKs4z6IMpAV16thXsGcPsgJLcnrgO/DzX8LZ4DV6ToQX+j7A4Wu1fvGFeQdL6DLqL2RKW
r2J9xlfxo2harvj5wlNvRBKESm/k0gT5vNc1OkYGg764Hng5DDrQEp9ov1KLiEO5FP3+Dc+JocVY
Pj0HL4MF/vAvWi+esZv9tAiVmrM5uej2Msgm2oN+93HMCuOz1y7DF3fbJICqbMP0pKfnE+t90WQX
RueF6pkq2Tgemg91n/kxczROXXq/He4DzaBNzzPoUgdFsd7rLH1HaWL+dG9gi44ZiP0Abn7EQv8m
eG6v7a7yhD0+p4ACFEFBqGf60RGV+/DcBT8rsT8WfZF/B9MfGph+yfU9cG/zNfOh/cN+nA8W2R2a
ckaDcbEL64jEIIWers3H2HiMmDhqq8iXaJwjdCQuIX/iwE7iLU7us3t+XOh++bqHGrOEgNZeITED
ZA3eDaftixPqsGCJ37ygHn420dJgeMrESw1oXqnq5cK5dq4TpLArcK7Y8QhFuAGHHvRNILoKwHs2
4RM+7+otEvPR1VfO+NzJzMeGFwTI7rmThCBPWM3M75FmU1XpxQgnhgJqueKxV+lhk8NO1qooSarF
Jy3KHvQFInEmRISYgiumpYoW7evePHhPN6+mIYp/4cXp0vqEeogSXRIts6Hwa5N8Z1jjVM8OIZbI
s0XR9u05riF2JozQnzDtWz0e6FR/vF7vvt1ANviZ9dF79LIY13PZEdwWRtvW+f75jD9qLJCWGMxt
jc/L71268CW9mA48gdhxnZflH95CP+yZ/nq4HgqeyAGbPa2HU9yKMjIMRpDqcKvR0bsUG+poGXrx
FVtlqTKgXPxbj+IeygFmD/pGgyfJeJBrbK7w0hLVIYn86DpmBz3DpNhVDcjP8iYUN/XvwPn3+G6f
NM9IVdy8hxZB5UygjmsAe1tJ3HTzCKXFibm1JVKNdkMbcvZHLcGJ7n85CYKCRoMHbhQouMeYiNk0
IIeOCMzvcH9yMikeiKOpLyHpNsfO8N9HDEamBvz0L83xfzzEXfoebej9ptbErtE7Gh9GSigwiB3c
6AcnKHE5m32I+gmHEigDhuYUflB8wNg+DujZ06rXpUqvueoofW/ucaAY6/nn3DjK+cxIFpxATF+w
HRR9/8T5EOgSD+kUvkk09cUWKBLX4Lush6IfLjO3LZTiSxPILaHW3Gd6uWVGkwe3tcEcI57uXCJI
FXeAf9+p3ydtnTYS359S0W2brEREmaU5RlN+EGFxZF/10pW7L5Jlzx/5fjmePqNXVnC40CS8gg/j
Lr/xkOtz6njMEHmRU2/2u6IGGjTmwT67VyXAAmZRTjpTAd7Vl4j/piLXunlaIq4jXc2FAvzYTp/m
3B7qZRcOuM29xciRhGgWKHrh7gTQLQWm6OS/pIvXuU1Yfp3c1BLT/TvmTIx52b8lysNazxeJ1vDK
tN83tWge70k1gcOZmwAisa346488zIOqgb4jtfxuDtBPvER65ZqnOHnEANnJfj3uB1JPV8eyZ1Mb
UnjQFH0H8vV9qACfxJX8OB+KGYxlkLJKbE2UF5yw30a12/9tdeoUerJ+sMpi8U0TiA37OPGYvWKx
qDTnT7RiQZQecsbzYNJsIppjjm0Glp5sjonhhg9EsBau+nMGHRUHStWh+B01f7jNeaggj2A4LgV5
PzOlNNU1iwVW4U5JtXsAEyj7SLC8ZTjxRAvFQA2ADZWiw9zepHtuz2FzvrKJXPKDZoijrnLxeRwV
BRWcwk0JiaEr2YiccscEIMzyrX4vKnU2wb4hZeVjddaiuXWHhKsotfvgyizJNOB2Ufq1teJy6UpE
8gSobEsmBMAk6SjMUdlJWGcUz0UMZflKnXvDh7KxZXgYEkkml1Q9XHEiqH1Ha3pc/c0sAe5yClES
5Gr75MSZeBadRbJ535BNyyAx1jfcIgDY+W1VpII8KYZlvPgQKa/pfN1Dt6zegr3VV7kWXJEkZEmS
Mg/J+U7EsK5TWOyAa2QPaTyOnCfLwEhWrMcWvj+Jl/BDQyC3B78V9PiDkgO1+84Khkio8MJ0RPJH
QBI+Q1IaxaDLfOBiCnSSZhMItHKBgqwIxCUZhYyTUaVL0XppJ2snm49HS960lmbdir5q16fIzHu8
RSI9bcA4HSpHYa+cQz8bYXjU0zBATRGe9sYv5UTl+Gp/i+h7yLk35brVPRv7sHHnitUQ/APLyc+j
kCg5tJPhZBSOwyRjanM1SZJlCLgOP6ZwTBFERlQsl+Rmj4r7feBLbEfUuKTi0FfeRZ0RCoFXaFPa
OG79Bx0AvP8XtlOBCTBWl7eZJekRB0uX3yMGVVy089ucNWo4kOTIEC+WbdSvi8+WIjzJK6AxPN1U
CJtJc3tVmYTpnVspaJUPZ81k4JL97KeqGHZWqcCQ/2L194GIo4qO5TqlIWMwBV7dsU1MtT6SFiHp
RUCRKvgItdU16YnSxpBxe/iTn3QysUpWpFQiLO0nZDLh0mOx22g2075QXsqM1avLGQOjQ9uHJGEJ
4HO4zjLJnYxfQ6ZEPbC1pR0GcxH8RIdPT7jJHkuHJFf5qTmeYHCXBYTClxHKg4X5LSNCp0joajDL
W9GDNNX1op9yCXDeBq6u8J+/B5nWG2EtwoxLwa1aT2T9HJKt80buZb20LdUb/Y1LkzfFsVLHOHP2
HkfiCpaQiBfAuIbcfcg/tSjopEuTk3SgkfSeIUqriS3dKo6jf6n7tGsaETH9XG/l7k8ujnE/CI6l
Y++zTzy+LCZVyl9mkUZ00WGdka8bRnuMisi8XKIMyQO1cbNSsiwZaWS7YuFrEet5nnxsQ4wHWhaY
Sp6IEpyW8xhI2iH09QPLh9WG4LIj8x3MgBd0Wgg9E/iE0v5gP8wmKh0ecQWy6iJ+lLB3/NXhFguN
BaAxH17Z0TTxpheM7Fqt5eon+7s222unkpCbcV+tpHs8NkBVz847utONzbObUoAOS/UdlTZ2BsRa
RRnEUaIeX4ddYqoQ+T23AzlKV86P99DOHKInCtNVNBHTlSALmq5fsYxKj+CUk/PFZ6SXFr1pP2OU
Yqb+Mw6QNoxePueKyswggMRuppb01BdOrrz4i1pYKE1SCf/qvfCL1mzKdYqNN96fEZgRvtZMNzYX
olsUqVmh73iICAuETzt11DLrxxG7J7bKpIVjp0FxPJsgkps4bj8bW67sgTtRfg1yz5z2SxpbZwYq
b5kZ/l8nWAX9xZxKj/Ebxj6qwepuE0/ijIlBwpDHAINGadzc3qKHhaPCv45IlLNMcDGWSAQqkaiG
D6bKysqDN8wxMOaUUysBca9AKhzyY2O0+fdQ1zlfI4V8qvV7DNkNC/PtyjhlsZVkaARWmCGQWW30
qQCb2JLxeOCyNRSbne1j39t60kYPdAvKSFbFjJH7yGkCOaejs1PV907TZN0ccW+/9ySfXfmpTyYD
ph0z30wAnnUJljbEKft15+kTOxyltESrOau0XDjooYsJ6AkaFUJe2VbpFdHFjuQsWy4tnd5Kb3ok
5vYMnhKaL5AsZmYXZhRbZih7qYF4np9UC2lXv1nvno/xP2CWr0X3JRP684ROABrNq8IEYg8ocoa+
adcvbcFMIbE2g9/lrEd8sbioBGpXeivWATurZebdzG0f76V/XtcF/4mqIUMD/ytvO9KY7jNeP4D9
Oau2EG65s2LraQ44ZOOE9rcRr7BeNf5HN25zLhrRbIH+Y+J+UiTZCqUjwdjncO4tNyXgqwT5t0T6
XXBVzXHTLpXYtyGsdZb3tjMCVVLxpVm8d4YF7ITyuznxvOrxH1cJxfcrE1eGzZ9LuCtBCfWqCHRR
mpHB53eXgkHZRvmCk+Sn7oy2EaFaw7HtmZF1Fse3Id0jt+bDT/0KPSakDO6GYHf4fHUeJc1to+8/
nYSJcBWvA8QOiM0NTgDSEemF4kvGnOx578ONXiuHi+ewn+xdGctPKHKiNZ5/c1iXOskIyP6UNWKO
LAqrEdfmYsQKxAxfgjS0YY3n/1tfs2YnJ1/n+XKRBoD8xTK5ct/w3kGAJlNc0PYNDPlyR8UlpfCe
XDAaMbuUOAumkGyA3WsE58m1HdP8F9AZFABQ82LJmHzeb1wbHlCXPB+Ra7EWEBdUlDehCFdIh9RG
gyf01sVLQL0KShKOVDxrUurGLF0E+blWJfdNlIHWuvOrLow9iNzxn6dSDqXIY4ma4FjPIOWYBtlv
9/dYKG/1gBigl8uqdgPAegBhc4BCGaDNECgAekWeHGWJWIGFQoJMBbIJFTlNcXsZ4NXYt0FHKoey
ptQMFpiiZKoYBDwU07G9ZRfGNmHR80u/snP+hHwTe/5n6Bl/4Uv4Ge/KhmENH2LNd6dfzFwZaZ/l
Yoy6M4wEPYOkiDiRvmOHmpIRjFMLMPHx23rFCjGcM4AmKOEac8EcK0wMgAVrlNsTtaw0uPd0kPAR
LtDzs1akztgX6kfEMzNplB6OKDh6syXbpfiD2QxHgifyVTQaHoREwGmVSDadVfvYQ6OsR0YxfAQj
1F1F2TVyD9+ZZdgkuKZSYD+NuqWvMlSy+7//iaH/UuOk4924gg6KWpggBTZpNTI/+tVApHFL09Ii
QSwaC8pQSu7OY2rC8193sZeZr39jGgZ7b6ZNtOx2GJ9io/ogpB+xHvearpBRiUk1gZafiHMLpM5R
acnDn4ElMklKQhPfoetiGGHbZlJ9a2PakY6/aMlSpf37aXWA8G2REfPcgmqJjZ8gYw4GgKO9k2fH
+UI7sW7n7Xgx5/KF4lBBOIeU7prCRDYJBgR3cjFmFknKsPtduUfdcHcVj6oR+d1jYVmPeFljjVHp
Gdpu77761YCmJusnV7/j8oGJ1RBKM1QJKz7e1ADqheYKbtkH4FutfduxBi+ehEa4u2sg+2P9h/Jo
F0w+UvN7OoCg8QAtxBmmNY/YPmcKVgCFwLdQ886lP4NQXVo/0ep14cqsrvvP1Erv8af0No6sXTGR
uGFca9XEa1eTNqltqoKB3TL8qxGHfvyeEo2mYCc2eEFbZYZvnNTOdSZo6W5GVX521a3vtnv8VBxK
tf3r5tANQgYPnxppO1265xhnFVWFHiMtW47Rnybem2LWQX5l0acYAD+DZC88ZIW4D54rmu50EGPB
6mIEPBMY0GyQtAjOb0c+CSe9ZTKW00w+TJsPuCASpU0HyBWC/m12cvzTT/MUixq+FhB/YMWrJ4wM
R0FUW3nG4qLlGKI0Qs6JB/37hHKXvCg8KKFNLKHT0YhcrZP/5jPfPQ1Z97AvzlJAU7VhvNnawkUN
MVo8CYERO/vYPWRs6KlRCrRtyHEfc7m45gV/CGBM+/UKJcVPNu3P0VhLkdIQda/jGMCu636RgvXx
JtuxRlH8W0KXy0Z22QfvnNUl1b7VYFc3CJIII7mktEBNWG3U80fUrwultaBdnCmNPrdWDhFjM5tu
chXMvkXd9jANdEyuQfokbaoWCVCOF0bfO0tOVo0iISgf2wMcfJmBU5M9+w9M2NGQ0zLEmmseiJ/c
7gp+5408LO9+0AFde5k8AJR9HbcBe8c7kcLOMf8/3Lj4RboBy/8jiAJKRUuIeYtGvwVu7x3qWcL2
7mtt40tfU5QX7/59DaveNrm1o7kiAIQPX7XulHG0GFiYvjn7HP6ANkR7bd0BdTXTHGuRTfPpYLqW
+vXCEyTg63rp3KQSpEarLqtasIz/J4SlZHCmKHaAZzmitSez2fqktGUuWbEH8Oj0YwHRkYp5+OSb
wefn4ENve/vmXOwMkO5F0DoszPIQ/XxnnGPxMKn2yH5sM6zTXfniDrECIiUCniuIsGfoVL1FqN5W
5AWjsjyfg559jFVdQq88TKBnANHu1MeT7BX8Xz2Bh0MdBCkoEL3dRy0iZJrPtr3HXFfCqTs+RXn4
fBS7YumoG2es0FRILI6xBilJTdKHBKTcsEIRr2rvG1cTyu4voPgR3qW9ovjJvMMHH19dwWOttrXq
Imr70W9qJLmBWDaoq+Jg+EELpFrdhI7xb+EZZT5/dZOYOLkP999II8npn5cBGZ+Ixd/wgMhM7sHI
+t6GMR1hFMjV8wle3j/rfvO5tQokpWz10gRtNNTtgLp/7UJ2eKUpwtYxLylF5d6dZ/OFkjujzMya
OlDhUG1/yGApdU2nfCHnf5U4KhF0ydIQh4cKmwWJgxqs7vW2gPuZonygxPgQsLW351duPca441pg
996z/RiPFVT8cHd0NeE6WC4WYkTjfL/cudbQPzl81SNMTlN6F+eDPe6++FfvcnLk87DmUrvBz6lG
Sc8SDXemsq9wdcvGIZdjy+sJ7KfBeXMBTV7umVCJu/0L9yzPwb0WQx5UaLDcQuq1Vrueu1aL701B
/vaOfVjxnfq/IOSJWdmPahl1GahgIhxAyKTky2RiNXajAVjtETPYnzNoeSLzM4zqVN4z8dPpqHzg
e1ll01x7DTE44jp0Vg8k4A2PwWPrEK2n3LQozman//WXCAvcN1wFup4orGm/FJrqxuAodvB8zRaf
7YlVR0O3h0eYHn78SISOne4CJ7FjDOCK57rgYuARg17G43M/MtZy/qSLyDmaDc5ozsBFtb+t+Xeh
93h3ymrNhNuLVxMy7uSvBowKHd/pdKGoKYQKRhxdV7BeB9BFZdYGsUzF+IHox0fJ3LtJVVxsE4Sq
D8bsRP0OlIcEeZN0I8J2dc5BTzmZKkDvWFlsCW3ACLx3xaOKWfgheUA8hGXLfkkJc1b7WS8cxeiz
75tKl/e/RZ25AXe331EWjSRDt9yOzHjIJ64r/FfUSDR66I7rs7CtRCULghpwB6AVinDErdH0mMzI
RUCh8ueOqoYeFaiSb7T5rDxURyqyPzk1nXATw4F+RMwQC5RUw6EIFqbUQYrSnba1iCH4u9b+wsLZ
oWbCZ4ODsguXN7J5qg5mPEPzOVBlP9MyAiwmdpwdXYipUTgjOODsbv6rpRVj5KXe0mjgI1Vd+efd
/xtPlP4YyXNqjNMAXo5Qch0qAaqZRE1QdQ/nRm+bjjupXjK5YBx/BQwL7ySHSYzbqNBXn865GbQH
uVQBMNFnh4PRAgQwzC+HerdsT1xTCAgWJuRENtM8vJVTwwbV9e0stbpKxG6aQ0eeLXCi8v1y+2Hf
RbbymkEFkA8HElAwpC1r2/y1+yvtq+WsMfJaeslJGldQ9xHZnP7vgXwcJ7JzI6Shtqq1UA8k6lU6
vDtsHNA8pwmRVIFnIYSgPeaGUcCCtUhEJ4P+Xa6jxrX7TaBuzUzdbHvl3vqoI017Po9Q7HhB1l1I
3RBsJf+xBewfTu047qPM5tWJdOZlUxp1r5YKKxWFu2w9uDpm04ChsvzH+myxkNFVWc4+GDkXBrDw
sR6Q/pc4rYFdiEuBuQ743WoIgCnhmPhjRfm6c7aiS4mSFNiToNAkPYUUu+QSvw8ZOQySC/V2Hfpa
Xqhxv+qisGVMSU8uIypmjdUSP//wC/PY4LepEnmgeNN97FQj/cwJzPY28ysUwkyYn345b7PyxjCM
jOQB6q8R7nbO6tqX83RyP5T8OxoQTjy+kij85AO3fFezMbsOLN8KoVtFddLV9efPJaOZVbIJcwzH
5K/6uBAhZhxdhzwejluiasYf+nfALRg14uPTP+uoards7DRX3yM8/6D7YV6pftv3Ffob/6gx/RrM
Y93F7eytRKAQR5wLnxOTL6BasPqTO9mUkwR7/gwws68cLZyzRIn/wMyGYtbMrhBHTPRr8nAZgJf5
YE4gFEOHzeD0TX6DSNZxmBH73dh4TxVr88PPUINxj1po/x0ol70cKmvfm9NvKBKZgyyo5jgFEeKP
oij4a4n+1ifly2q37tVNCHMA95Z+6Uo2jHwdyzUzL8QRqWpKFK0tHqTPgYMFoQD97TVRfSAlAKYS
H4WThK4luxtVvVSnPGSbEIq0tVIP1gBsQ+SRVL9HYxkLmQMnORDZFW7BTGHEnmOwKwqExG0GAZA/
pcq9wDXGCTdW0YVfm9xKfSOAp3EYcA2kB8Y15/rjXdzf/a8T2gCZ6mB8a7a2Zdsa2P146S+V8ybP
dB9g+NGWZjHSDUwV174gPF7Bulk1cIOBO7AdorhZiQ0Ok2nRfZ5giTSjJ97s29TubAkGSEPevSFO
fQ1gwT0eQcUNirqV6yuR1RUH5x6ZgOgAZZ54sVisUglWRnrwKmnaOUGd7JPMWjeE4880CN9Ud1JE
Hz2MBdaOD7+OaVvCjFMf0p5bI+5UQKINsso9sf6m0lq7iSY75/Jfdn7p2G8DgqceITxmFcPJgQQH
PfRwSrmh7yGRr6kVLGqQIgSHvc/fwm8fmUJt+VWiTwInrHr3rrmbGmdpE3I5DCHdlht77MOI0/hA
UZuEHY+2CYxPqWv+XjjTqn6zFJ/qy/x1oRyeIcbYTS4Mx62U2zkH1wBr1F8dkw151F0q4VZBm8cd
H4cCeeFbDnjVdIsOVTzamD8datABvXOBmUTvL7ecKaz3uNMH/0sByCu8x41JJ4YUaRDiSkAMiMKE
y8jWBLcbeGzJvmbRLdLwpmH8D5yHGbUZ93feyLkOaZW7AfQveb7NK4Mo+F9nbrokMDyhQBqd/7mk
AX6vmxwNSZWHDnZFx2Z7hwHMCBWG1iL5Y0b/xi52XYj+hrGT374NjtJndq3y+0JEiN/TNCgnMoW0
LtrHUJCvA5n6KtySi8ASoiyuzINVJxyx5wMpVSicCsYJ/WzuWVb6LFudTP5IHcZjwO4A+eSOpEaB
QDA8mo50wtKXwtck9AVwy5yEx6tDu8umB7sR1WWlfrBN7FCPeMTgmCzybDrY8nyby4QwOQPepYlV
mATspX508lhDBjD/OhOMb7HZDENschOuA406L8zIydKZ2QZichtA5rWd+cnAmRNWuzPqbIub/Ei8
k0YROI9wutZKjKy85OXbgyuOITn6xOGW6lRPQHTrLNk1CpN5IV13fL6ppauRDg7ZO9IuOng6Vlce
ce8kmNB2MQlKxS4iGOO+7f64I+pPdhrQCT4pfpavr7aU6IOEC8r04hONGLmyOfFd7LBUCVfbNsju
vWwf06St5pluSQRR4517Xi+KWOKB30054F4nT95ZMcJQaOgYeOp03iNK/WKtZoS22xksmaxPTL9m
XGYX86GVOiV0HCmUzcVPCfL7O47RNX/HT1GZdZ+35A6vPUZb+AQl0u5R4stTQe1YVz6P9y1qN8yP
AjxhZ5wSI+Z5MkSavGg6OfbwO+IQuS3IqAr5rfkMn5FaK7VzdtidVEVamdQ1oXhjGSQzHXtP+io6
Pu8T6sKL/FFub+GrLot0w6P760dyZnPvHBbRABpuVVd1YjoxezB7m5SFrWyTmw5V+rXFPCg56d+Q
HM/SPyKUZgRblG3AJgObNQLFpIeZoA9BYiyLz12PcG09S+Tqno1Q9VvnKqeRfXmTN7cyqVnQXBjT
EqF5RT6mmy4gd40DhnutGZPwkC74dhhoH1J8AcCmQljm+EFIhlKD/b7pRwIEEpJkSymUigwbX+Xk
nZixit+hv/fwGOuUkPw9y141F/AYKyCkg2mLJvFmgP05h9o4z6FrKsN36B8PnM9a7M+xCV0B6Gyr
6uFQ0pWohX0WbWqoDQwh1ufVvA9VSVS+gjzOBcvMJuyJlszDT9LJCgzkNQVI5oIq/F+Db+YM54xm
s6CEs9dUTM9z4UTVkK3zWi6d+vqZYKT/co+VNrkDg+Hsgubdscsc4miWBawZM/U7CcRywtdkngFH
tS73Kam2H3kfYjhkPSN8L3IrBsQBmWmVBxClx0Ce9kQ+eB06ZbA5hTwVW4fNWgHww7NxAl/mdY4s
H4F1OLZRBfkibW+krSCCNI4/gjlbp1AqBOrHTfVlg7ABhs5gJWdbnxZr1kOc5gynyJZ03t5bo2qv
aSVKZXFVC/9SRSln+4bWUODe9D4hULLeW4aPdXIgN+krVIbZxexaEh93R5d7xUHP33K/X6hOhZEX
h+37Q2A7+YKyP08/FBwHIRQ5QfbqBZwou3CfLxzK99PDhoSq0CNdmBR13sZeWy92ZdQWlvSBsRnP
9tTOBvbN2bLDx8yL4xwOi+e+ixgh4jrWF6Ql4oCxfIfsFKwoVhQBfH0fzzlbP7fYW6b6L7OOdOuz
hxZfLNUunCK87KKg5rw4kH+bIA+jVCHT5H7mh3m3rEKwyuKW1nayXMeq7JrAP+WqdrV4UYKzvmNP
H8Hh4oPpG6RpkeNe8WOFiQwTtVTbErJVTbhMt1lwpDDNs2PsV+fghsL7Cq9aoXjlvVeJ3oLKIW4W
E62cWTJVmxprfeg39+xtYT34CFwXh1oDRpyWt+EtdO8haSZsJj9XQiLMHOscY7EnEceqYLfAYqOL
eU3EpnSmmCKYCiE6SZ0UM+zXQaSEWpKM/6EqGAM01DBUMWdHIZSGVa4xoFkIzPOvTax6H2WduM0V
VCuhH3B1gWyJabGQTlRp4gItrmqa8SO26ABGnDqsCkIcrrrM27Vpcfx6DkLq8/QEEHF065aeAsaW
T6WGKI9EJDcTjTmlLVl4I0bFft6vs7ZMUr4gL1tGGx/hkiBX0r1imwDPTyNfjhCVyyscfjVi5YyN
QZ6V4pzucIjrpqugh6UGZtHo/EYhdQoZGS5DJ4PlpQJR4yKdxyy6m8uLeKbrQN9Ooey1p6RT0l5H
n1/XhD+AjCHn/bJhbtPm39AZzYLVdlD1WmAgm9+Ua/TZW+vjwJjbXZIbqtuyyeABeCEyrVdl6dkT
qai6boAzFTvgmNqY8tkojsitSg694LVbe2bPaeWOF50uZctKGb4noFjJ8Kt8RuIVAFKyeXmVHGKf
ym7PpzSv1CC4HGscX8MXyyon+hLYsvUz8NodfFReMlisguUu/7KVv86eHTw8a/m4EWwBsxKVa5JO
HuRMeJNtTbcV7Ke9rZ0FZFWtsxWTfHoP5FNcjY2cZ0LWZzc1+8REhnBMjdOOZyPBnMr2Zm77t0wg
WaOZHMKpSXcqND7A3zz6i6cLf+pYZwIKKS6XVYOMSdPdHomYctWdF7h66x1X+rj7CR4CbH87SzwU
IdbbP6/HdglPHrzY5e3m2h5zhKsLpi3tKodlzfSu1jYSfpbHAMEaayOhxq43D7i7XVBaXD+UqTuH
CsfdbDEkoxbj9iXT7Ji0x/ok4Q6Hxs/25bISZ0BWTJCxvVQxiUdNMW4xdqkKCMkYcLW/tvA3M5xM
/p0Sqkjt7zj75ZKve/FTuFLLVhpH9JYJaEfdj/oiEUoHYCdEkQXP4lBgISmqLcVL1noSbL3kFf+w
TeBNxSP3O/DeJcKQUQE9EntYAhDH/noA1iakBN9QzRXtCcXmzkhN0TcqbfnvOPZpQFOLGT8me6xv
P3O2fg4RQO31sqBnbF0caJbpKfg35hVJv0/vIbNv3qJwPrG1vnIl3YxE9EV9sj/qY04zfYpdb4Ps
qnP4a/tSv1tZoiFFnL3DKuAu7v8Q8MQYYGX5L5OxiwnJ4ykFHTvg7erUPRNpgi3kbNEoFFTRZkLd
jktPRfM+ElY+aM6uIPRDRKdG8APTmm+vh8Y9zYiqgXVHVwnNhSguLRdd1YFeYyAig+UCwKpo7EIz
tB8jJ1JfesQbTRQs0UPabcrw1hvRRQlNnK5wNuMEeYikHcnmgNqQNa/f81iYTBX4ZVbA64fkyB8d
MJEqrpcSxA/ENFNnrXbXH3Dh1gYLGhNStUdIo5H5HpSUWSsFwFIeSUoyajUJ0bExYR6A96kUF1UK
9n8ngPqI5l1Em5F8XzeqOTTFKzbHHprURnsBG3b+DISS8PC7URekI9eI3As9U/5t0GEcO68eDaRD
F0xUBOpkVaSmvC3WmVFBmVZpwhN2PhZuuBd8ole21pCssRfBZmmm/OjwNyIcNfrxYXEwXycTQuUH
4Mgz0s7kVD+bWdELrF6PgpnwoiaAv9FjaxSPwMPaNDP37IZ7MgqrD+8kTc6xluJqD43BbAV6pVaS
gQzCghXbOO6NtUuIDkZ25QMzEHnayjaFK8Ot5uVyM8Xs3G4JGCftU1GGPq1VLRx3fQSPkPqsJMFC
NA0g5r61OtI5B0uEiBPRWWjB2uXBtZdEvdzpgtjylmB2GA7gAXAqD6HrEJWZLHO7J7ogF4r/BDIW
jkz2kP1oHs3MqOvBCS30BWlB9+bA/8/f6rxNpQeufq79XkcSWgKIkfYxYmo/LeP4Yp3fYQbUXO6a
6BRIVSwL2yZ9sFlCed61KameLemszCCGDdt8mwVjVkcf/7BcvkDJjJoedFFN+OCPp4xQahypBYTy
6CSho+4gcxdYM5hEfZWZH3vwJn5r4GU0BimVUj5sM0bTkxFzX9cvUff//jbfuzDtRDMnvMjh4Hi+
acDTKREgaegdrSRm36VYXAKHJ6TDX204l13AkcPbzUxPjwPYUthWD1jyIaqM+Qa9UU8EOAZKs+HR
H7f4ERXJpgncS6vHaKAhvbFwnblnPffwkhUDzFcMc6Qxd/epPg4MUV5Y4QccO+LK35Jxy257RMz1
xWk31r0mP062u6YcEfUrA1GwkUEVoEZbaTJ6QTxf+GwO3GsaQWXP7m42VepLAjOZCkW2AqiDpRaD
0Y+R5hI28BlYnyl7LYpSuMrU4aAfvyfFhxKNfFs1/VdnejdPnOs+RT4c5XWxSyCvEXesc5D0fpc9
KTYWav6FhcBj1T5WSuYaqNGXxQ9uTCr1Hu+noqKcw1EBU6lwiY1/H/P8Jp/LmUGkVde+yay6NI0Z
M36Re5bNk8DkX3eCLIhOyvc/VfX0gORA+WCY4zJSFfbOMXOAW9P3RR85gwIz2LBOzwAQrjrXcsYS
8uJdxHJQYiDUf7TsinxTuwawD8txJohx/vLxTphBPsqkYbtNAYU+3Ry89zSMK1/r4LKpWisVV6qj
SwGyXUfxao2YyVUlGsfUpEahCARZvaSguo+bAf1RspMTs8J6E8QpUb3IQp15Ypu7+rzhwO2wc7mo
GRflJcA51qaSV3w7v4zIjpwGzwgwhBQlx5DgcD7eNYehTfigSkU+MQDkATobS+DH1U/6fwVDdSVG
lrEQx6DQjzmQdFN5ZLoeGLa75D8FhJbBordTShLmHFGjwkSZdTUCYj/U97bQ23F+Bdu5oA6kkcwr
z9oEV9BdRFU9gwJm00fukK6WGNa0Ur6Fnxzf0K0p0hHn22bLiiisEq7ZJm8NEJBq4ciBqkzhRdwJ
uk7RGH8l+2Wezz+9iddmGttilwVMH8HdWiqhKkK4BIgfwQiV816rgjvXato3DElrY8/8kQGhERJ9
Op9Lcbgp7d6Dq0F82in2GfTyl6VmcHGj2hN54OCM+tznunSh+EShrZNg1uOjxan3tAS41KFkVM3D
AC7JS8cUtXh/ZF3m55i7OAyuCauF2eDrY8uIYOmBGadxm0xGW/I4ntCRkdSvlrvue7Eg9NAKs1lE
5qpPjCLuzshyPiXgg4u2SaDGrNmBWp/qhwsS8R946G8LxthoE0Up262wXf/qp0Nb1e2DJOUBRnkQ
pUsiMBFjJx5/EDkgQyeuno0IBF+oNRe1UyVZhOGezP4ctQVzQue3X1F1ah6Bh52OIIHUE8VJlbfl
mfeGNQWDwDjFDuHix4lB+fOCWIWOyhuw+Iohkc2yy6iQa8xXjv4buFg169Yf4coqFbhVksImEkAp
nZ/qP5sqSxye7XieVXthkw6IsOtxbqm55b4mjSkwBqb47VoULnFSW7f/J8oQYCCBbZqd6zvnO6Jg
RKcdQ/6CwjlgXNeQ6t/vGQfdBBfpE2mSen95C10aiqvLkh8733kz+mZom1eyQ1HX3flN7UWvAMnV
6pgxJ789BUHHABI8AwAg3w20AzPwKzDeFGzbyVCMLgqNe9cvlq3EzCJJJ1Ju7NG2oyj7rAPu5LJ7
OXuhr7SpJMY9rqm1xKzNjLtCOKgg5IWr2bmyiK7PCkCivYIwAb0ubeJUdMGQ3Z4nSXLDrJpwz2LA
rGYuA2sG3ONXSgoqLDjzfjm5SGGeRIxNBBMmxLKioT1N9ctpfEx6iaF6IEKxRFJdQo4sKpVt477z
zRTx6n8lUKK+o9QcD6Gl43wvNib/mpkvBXY4ilpZTKAF0KXMat2zaBg90+hVbbHCK9rDc+69dti5
ADDdUumKJsbbQWQeTtdub7yyNvLpKIgSwMIltw2e6N9xnkUDV3YuvIQIipBfVuLr7pi/uyUqJ00q
xW97kifjschX992sY/+l0ukSAQWrtJST0PUvH6DOZQyu8OuMmA1GnWSNPLxXrVI2HRRWRh5J/U7R
ZgbSr8DZZ5hwPO+5S85/cuRcu/+7gxraq3ZnHEowLG5Ihe2Rlc1LwKNOQkuG934jiSnawxECE2ii
7HRMRDrCvbSCEVPQgQB97HLToL+t5P6Vwy046NHSQbxzackKamCE7sXfCxzzMKXvj6BnkSUMFTSq
J/1nInmnnFIeCkpWFngpTLoDWRBySyBkIQ2JCGLRwA8JCn8Td7g98TN4SUZC2lKUa9Q1HV/7dB6H
yyeyUB3oIVkaxni3sh1xv9TfmPkIuBaUAmKJFOYHsAE1WnCFqcHe4lU+2TesdNKFAg6ApEYkeTn8
7BcrgyfLIXV3asOxn7AadULAsGUe5Q6aEGVa49dj5PBDjwBc7vum/YOTUjKHAhLah5pIVdlqWSsL
31na19+BLo9kN5NfW/RDDixSIqx+WmG37pQpJuoN9Q8lx8vXMM4nMQU23LKv7iqCFTdcFBT7CL1h
ksjYRXGmg8H5pS1kAoqeijZpGrCLhSny6/ixahbM6astUrJSNYRt2fCAK/Wrp/B+XOn+eEFHPC8N
Zyg1qfEok04q325LGGuZFaFg52shQuJ1xxP4zliU+JfnLkNxnUia7sAERyAmjarqR2/CUfHeaN8n
tmXy3esBfMjNpPOajsLmBq9o451JGYEojRRuxiaUGV9X1LxzPeJ4THr6pwjTP8GVZtGKT8M/dPsN
Rvo30H1X4q+wE0PkBtWsOzbWdHFkLTxvoYJMPxtuBU1Is2s79yY9RfdN8epT7arPDdltTAuMczVv
S6d7arMy1NoZ31YHZrFMwUUcidtXhwwzQgD62xeSa4Bj51e4NPUTwonGKqRgr2sZNUQ5G4TUBS1i
a+JCqCUSOxWU6yjHYSFOmuE62ScbMBgW/tD8701pVXyEAAxyLwC4PYUhsEdO5hr+TXjGTincc8nu
r1023WK4BoraP3+RiEtg1cPT2VGWRDZ9TiI3z3C5WmDssRjk9oNqVPN+TcYVQpF95fMI5O38zmFW
98NT4Bq4nV9Mf1MWxy2gFrg46VEwdv2ojlDgUuSNBW1K+TI5tcLfr0ZYUH1BRUqy8wUxha9RAwds
KyzDhl2SxTl+UIpCi0XRpRCMjfMQ2RGwxSJ8wvq+K4W6scRRg3Mi/blWF8IfKTCfn/YaQfNC4ua0
20Ba3HOu6qrYLVj70l8rRWseGsmjR1v99aGPwHiXdznWc4qizBEf2MBPL2YeLrljULnyR2xxtlNv
BQEJ23e1Omcjmjtlozkic1HkVZYH1O5H7AhdyCHrdsE3FcQu2TeSPEOo+rhwICQ44eUOZ10YPtsE
KGgxu9fSbAUh3XyhioAsdTjry7ZCFta8+UgaiVjWqzNXBLBBDzfbwaQzlaPtw0G2fxeoRYyDxK4K
A23JkWadd9iZPQQ8Ti4QFlWLQo6wTK3WUZDtsnxVCUrrvFVyAbFv2i6/TxzYNwqogX5XWEttMJXc
e1y2Gzt14a9qCyCps83aBnZMiHWhNF1ep/hg1HSXr4biCsum5JJyWK7TYHQ0fFKRhkXTGkcahDtI
VSSSHmDNfbYPJ2VTaaqJ4BDJalsUsbZBUj/R0hJn7AwEz79h/eUEXEzVtbLh9uZLM6mW0y/9CmYc
xFFbZjomh0+zRYReCm7x1IIMTJqNskVmPmzFucvblNAeE+elTDm+qsEAYpxI/jKRqb2Xa3Nwfi+Y
FxJwwA4YJBQsiY+4D15ksDGxGxopzQ/UTiq8VqVzeFlcG3rDJaiALnzpC72UHvXh9q9rCXZ/ypIm
wR4wy5FoS2ED/j7BlnQ0WAhfp61t5qYoo4i/z8HQbMm5B6ZVnmFcFJdcy6zW0+MZVx7lOu/F2I0i
Y9DVGpeob0/Zr1lW/xirFD3s4rEIcRQQIbgwBmYsNWWsPYmGXLISnY7fJeetfprfHmW90rgZSENK
CruYdH9mA0G0zUhbmuyj8AO9Qd53DzLa36N7/zLabPmgK5tD/QHAydf5eX2exUkDqXc5dL655etN
AkGHxxly+EB9713gRx9oAxkY5WRaGbyekaSA/bonBD8r26mEnX7xFbMDdSCWC6c71zqcteP5RIMW
uqIHnkqWNQvIa8fO3x6SDwftzSz2wE4/eK+esFe7XtVZGRbIgpogf2oLX/Kxx1KFyYYdH199U1dF
hYOsh08iEa0YoD53G6+hdBaHwrywlHWaulkV+F3Hp3P1lrkfZPPWwxm/Y1Wt9GWP7D4wq0MRxF7x
YAQxpNZ6H9znulaUycl/7HvcDIl2jcRMfgONMHjUNVga0L2jOS1eu/wNHu6GrbCXIvaOwaJxJDEJ
Vv1OodVqDLrUaSCtx4hjAInjroPn/DZ9drg39V0G6X57xrqTh1dTzopyXzcIWezyFjgEwz6fPDwK
alPLVEHpmUHp6G7ysxb2Lap19djIIHYf2ihMolXyz/u+52c03+e96b4nYKXVfci405CLDX0nAfrn
fbgbpXB6w9gRHA/YycXCMBr2v9tOdxc3m+KYqyDGLCnl7//V4BkK4kJKFD5XO/FtapFNwYQ3qvZm
wRqSocL5HFI6sSP/QCiJ9TWOBFEyyTZxYQAiqO47xMoZW0KKsJqIrURyXVnRLX6fudAV66CZJ79w
egH5C/nbRNGyWl5JXeA4dIdmHXEBmT938+wy0RzI+4RDuLFbkBOuRtKrNYmb6acaxLeA8BKgm965
LOrBYKl+Tn6qP2nDoqInR0roEzoVdRzBT5KL8+5DmW4go+LlgahckOo8KuLMZkOfVnuF2/2AToMT
1bzlLylLscjNM9/vDTqpxE9Osi4x+HxF91Lf5w/SBJn/wkbYyQb5IR1ia7KeuwQji7B4IaIZH/wJ
2wZr3f/9M7O9F7zQ4wWX3Z+h2Yr0O1ixp6BJP+8hllSlsHq/O+szFWBtzErjH9lC+sOlKyQM6Y1f
4NtstRorzd/6wiiaCYLqbgVrbWi4nbvraLwSHVYCvE8j2Zvhknerk7//YlHDyTnetLcG/SttfF08
cui5uxe+40fDyKW07XqhzNEA6ihbcUJ2ZMQ4+bI19wEiRkf/OJV5aTtEpp55Sd2yje4Y2/HmGqJg
tnCrnkFBdgdRRJpTzSQCCBdg6UQQoDfcyeUvVnqOgUTqRAVlujlLqVi23bS6uqYhO76yTH6bWO4n
71xM3NrqtyxO5Fg6J7GT0ZUtoykK3xsxqZ6GdMZPbeim+uMTOxLp50UNKsmjGWlZN6zyHZm/cyh0
jS39UYh7wPgI5qNc5sPd5MDnqQA+bo2QjJJDvA2C/XjvdBTjcKYbrMBKNQbYduQCohm40EKRdrgt
uAi29WXvNdZhmNNvahbIZRBz47DMb6gO0fNnIAxwdA/Rb8D1MGoEjLbKtb5VAqWLmRwm5/SH2uGd
xT5BDiQRIXIQtkS4oRM2jCrw44EuupZWcI4rRlLzvUVIk61ihFuFMQ2yNYuH+QP+lSWECH2GDoXD
SGafzi8L6jhRZQphxr3nNufujgDWVn6vK/yLhnYi1wneaUOWLICsKHkChlpXpSrUysO+NNGi22/a
6l1GGUDOXp0+fD/qaFzkoDvYBa2xk7gvK9F1TfbF2YoPX838HwwCgWNeLmlvQZuT2NCzOX3uVlhI
hBSdgQNPRdegsACTiK5al+euyMEyJwne9EtV7ut9y/fq1k3pCaQ3ViJL53TENbihuUEJ1xB3U3hQ
uEFAcoQpLoYRE9ggQzBFE0qg0AzAlJsNlG82cG0kvDbEPT4ZG74LeRFDWSOOcjmT3XPasn6CsWtx
FKhdwLFB3LHlj1WZtQCg6Djz7/vWm+k04X25D2EgpEBvPDoNbRdoabug3bKYWGc+JrWGye/T270l
+wcHCy882+dJYyTqk8HUOAgOHvNkSmaqkWNw67xOTvR6+fiMPasJUQ2SQO9DRQnaziGRyNH1L/9i
rHP25yxl/PfAjQgQK8dqqC+gw/TxK/GdN0Q1ITjU59P+4y+TDAWBuBDkOJ5rJ4MXThtPzwvvrpo7
M4mourXBHe64ZhF/LRKKbI3DgmL+GeE8AJ9RnVPkEb3Y9NajIKHvEDIms6HjScg6pNfi1x9GEfWI
0wXZbZeKLU/eO/va5EqZ2+XkqMZCNHWQI9iS1D+kwrteOFMzrznoCiTd+lUsH1Xzh9RWaOaO2vUs
K6QSTZ7jLzlSpwiv45scsyAZZ9Y0C5Y22hY/1niAyCDi0WTC+1W2/+L6SkrgOyKIMvF7LgxbyIvk
PEhifO54VrV2lIF42hzavli+0BrFsCRJ764c7bKf78H9y+ShN5+nXvhX4TTYgCd4pgNo3vEbVrrL
pK58MuQUienC/7xgW1SBRP5kduUd13dkXDyobWRv17waTAk12I4jwChwlA28/vpdV6y80mh8fku7
ePu4Wc8Jeo4cUkxXCv2oYH3+H6poSj0GtSyjrh3S2d6yIYnByT+erDKw0KKmuak7JFy1FmTk69rO
UbaSDZTuxUJFgpvuo0diHh2Q86iK+NI/vRKtdNMiFQkqmfkUOHAWABRH4Iy09xBiQbbP59gZiJ4A
JOtopB0oqweC+CnBAqzLLG4lJ/uINjLT7b37uqWulPcCnrN6GdqJjEYyzrtl3DQe4/TBm6kmtH0I
NPiW5bLY6NUjBnKqONrHiKo66pQyePYg+0Xtxz5yG1ECle9TT/fcSIaDyw6uzOtAMHzhBc44pSzX
OsLZGK0XvHE8iO1xrKxDDuaJwDpVP5EMAU8lH5TW6ovLCHUoKLKee0jP9K30IpaHu0IzE0vu1hsH
6GzQzxYMEAlFvE2ajXYVdT90Us6mPSVAk91T/E+4WX9zExHRao7wAktkDr54O7bIjJDux/ZS9ZWz
SGC3DeDYLMAUSuRGRiSXsekLh5ZPk0qSNQbVCkkbdV3wTPdddZpzjJDm9nBGwiJdEwuhI0JlpfIg
ZBOP+wexuO45mWPt6v+aOoR3QP8xMKsp0sgGlk2aPBlzIff3FWHemnx3F5391IOwDfmBnqk86cjY
Px1zA3q3CXtkjONWW9Vpe9Oxrb1l89vzHY9vcXMXofSBE3qH/XrQvuBIRyhTWQoyCRI/rUAEwTmI
fgmNWla4iM64aHGIjMyPpIq8YVgXYZ7Y7U1gqxpV27SXhYDviXQf7/eZJXxOcVPTghUlau/GndhE
GRO96U/ybE2aROBSagx93z2MVZG/8wdIIK3vznZrJvslPES8xm5j7ksXyI05dp8GpjBzb++erZGt
yMry3KRXuMyB9blP5D+XtmJzOK3BA7kAmhxH+RXXqABNfzI/xsvgA3TdIoPOHd/OwmX7jXxMps9f
DL6r1rIKylkXHAPzLiW5FdwZzMntqlmk5cvraBDnCMM8bnl4koKIfADpsQXJSoEhaudt/xyDio3L
GIcx5rd9PsYasArDQnw6dH9OiRULa2/HcDpf2qyY6AUevQNkhyy6lmRMr2MDrR77i2zT7lYj+7rQ
fe+1sPL8c604ms7ZaLM4g9bg5AzGxrcZTrj+ijG7gtgil9C8ghr2OvYPcWETL9DSN3zooI1egAwB
BEWOY3TOcSxM0+oef1NNnZEa6FNa9qOLwkgiWX+Z2xbQs3VIp/cjPOjl7fON2gmJpR0MzAuj6xC5
ZN5HqlUnWgN0MSYDXEUGt6a/+MZdV7KzkzWfESMzBJgVrXVRbv99fp7JQoicJSFK+8PVfTeiANPj
In0yXF5kIyKny5dCeOh0FixvWmUpHJOCVG9nxWDmBVscT10Bet95blnLI9nnwKxsyeGQJAeJNfzK
MoCLwvLjHskGedLLR2Zf0AW5GYWg4LXf2k55hbj4ncMveDclUv3TXgrJUJ741q/DPHiuPqebJ4oX
qXtoUFmy4+IN1nNqtcHh4cFE6HMdqaiSxh54Wt2fSH3A7BZSsHqm2aRLAx6vEaZQ8IKpK71V1qxd
It4c6F6tnM/beEpWW5PJJoUKr/NWXywdb+ORgBhH8k3o9EfcickIcJsrr7IV7qr2sR7CVqeigiCW
4ZAlcKMxnFym9L3ylALvACD/c4g/8jQIw2MBGw81Uu9e4m6kCK3Qktb/LFKNP7jSt3Kpkrp09ext
/1QRnxHFhhQLqZU1ehio4jESwlsRS463U4ieLBvWmdRyEsU4bSKD7UPKmeiRTSBEAzcLRCIm9DFr
6eF0gHLG+jOWDW7+b2WzwLSMbNZpweXNE+uiQLF4G0TqYKY4uVgGI4qHaWHTT368Pt8ugHtQqqvh
MN3zSWlFK7/DL1gvgiOS3vdBugVwAGJW1aPPhPhe4ol/fG9NyiJIzSursXv9N/DBxPAVTDXffFJu
OH/y4/+ulLT5SHmrIAzCQbUldYpFJdDv5ey1LXdAQ8Iks42yFGZG99Gnzhnj8tIArZEQu/8ZfRrm
RTG6PsL2gCSAPAChKYrRGFRPJ6k4dW2lZbGxm3j802VO5ic9AsSDTizdwHyEilIupgCDmqA7rk5a
4M9ceuVJl15jml5oS+yHXwmaLc/9FTE4l/gea2EF9EvBjsrka9H2roHDoKtevijxp9KIHGHgiIpO
wUzUllW4h/BLjv3QdMGAI+SYDq6TfswDjpzIgzORBQFLdcLAlCw3KJEK68LdVQADUhmOyeXvMLYi
K46HIU18OWzViyPr75673SdpAVaCYhsYYuRe9u9K8TIhSavB/fJwy3sPKBgH+hRSvl97uytbo3p+
G3GJXFWtOKTUp7/+QbIKcgUcYVauGRj5+GhxsISP5zn/3vRdr4MrVrq70YebH1JUmbbJLL6Tm7rB
nz0EQN5SsuIJSaUn5M0hXGl6DLmJzNcFZRzW/zLXx7GWbsx6DPWpi2bpcPodMACYN8t8e4voxJzN
c59M6dler4M9mDcO0tBemJ/Hs/Vgq6+6WyGaXKE0cIX9XGAzNi8+q+B4A2kky6U3xnx83r6FaIKI
XwJeT4IATT6IxKsaaNN+4LcjXOTZM3rSxRQ/JFWDLB4Ur9k7wbXq3VIqIiI1D7FeCRIB5S8xtPa1
c4bAslyjbQjzPuPyZuM+j0Xg77SNZqScv3khNzcvFyTf8OpYIf5Wk2RjrWdHvayM4NZ2GBBGHN3g
rRgXeMH5Gn6KrzGhVnE4n/an2cNMn5mm15/JSF1J78oHE5YYJrJsiUSSp6wXpPum/gDPvRApRxtf
MPOSKnqZkrE2X89PLSTbnJCMIa5dgtL8SiQ/DSngAMrVHOMNnzFXXAtjyJvn7iDeyDz/Bf6lINKF
RA888hVlcOXmYXLaEQBqiHm3gLUsebO2e6GiPyI6yFi7gG9EIIoryiUDxVAKcLcJ/jFd9nRiWuGF
bM/0q/U9mU6T0c4+wXWBjRVz8EDR3UYy0euTLP8+rDV5m9GO/1u0hLV8q2y1Z639dtLSY3ArNL1g
llkRi3uUkhJxNaaDzlAccxUqSW0q8BSpExV2Fiuua84HBHwRO85zlymdPdcx7yRrCOLAjmJkPSgk
jtIDSEWrVqIFkN6A5RMFSqDaGysZypcuNmfNXDDJpPMSSKl+sU1vM9RpFyWTzUDLR5Hb7t6F9qLL
CcO0SHTOyVpa05iqEP+mPPQV7ryt6pPkI2MT2TLLfU1R5IqNMAajJs5yvyuTxi57UWynOnyyeFBY
/cRLwn3QKrxLD0B54Cxj+S4Ma1KbQ4OsJ/YBJrpsKUs97D79GCBv1zz2p+Ume5NaGX5mwBlgEwci
ol3WsZD76Kq51RElJUFuysx06QPfJ+rbecDynYjApbe4BUUs/KDgtv0MgVKY2ScNlnQMc3XsWlzX
vPkc2Z9lIo4EAv8NRi2jUpeB3LJaA/epaZjDrYEyMLXvHf8+Gy9BZCoAlo2pHYvV9DqTL86G/bsh
zCdY75x+V25pQ6UnMBZelnIANcABR5ancvdsJ5Km8YxDUYy5fNBIMNX7brWCLu+fWcDG7rbe6e1i
MoTxx3YpsOfMBxqBk4bsYTIzzV4o4xVeYWumeXTJFESNi2o8n889xLFp5Tj3kj46tzMC1Zpe3aKy
Qkxve/RlOmZxWqRg1uozdpc6sSJRo4mwJcalChTfikNvoLY21QBgBHKlYhFpIzar9wrEcnPJ4aW9
1bjW0HFiMUNGSEbURmZZjId/byunDNPAtWruQoGkvpRdu1BZfDZPmGP10wRyGsrj2NNM5pPEefAk
mVFQwYiSE/DiRjgNiLIBt0QAaBBLUXxfQ290cGNe/gfyefhlMvd4nK2Yp2N3rRpTwuqwFyntBVHC
NIijRhK1e9rS8XdaXKu37C3oJU7wchrAM95KqGVdNkZjar6NlCxIswqWIAhiH0sQCBsoM1DivlF2
u5DagjH9O3u5Clmnk9eEha0iePQDzIJdWaCNDhE39d7LI5Ea4VhEjg3jlNx8N1I8jqBdIOe+oVHg
ywuzwNJNDk7tAAyEFvBqQypjXBaA7pfV1YfhCR9PwG93YYn0onVVEMt2+UTT452ZnwdZHaGDzGMF
xEtbHrwr4WEWl1/INQ0mYsuTUB1VWhOb8z5JEzxaoQ4PSxd04Xm3opCrAUtQg+zlybKzD5Ie/Uas
Dm6WQKKc379/AQNCTk57fpCwm5wuak1f4NXsnU0LlmTXGGpo/evN3rmOKr715yPZ8gPMpia2Z9tm
sHfNGJUiTD6GAKGAKBYLYDURrdT1OsJ3xTTy0URMS3T0Ch2YAGkduc9PLZtVV4YxZRR+K/8jc66g
qxqbnUszOqppRnpoL6jxdT8ff7+amnHDLiRm3Zh0/km6q4yUghXWkfrnhwJIIu85rth51V4tAp/D
7M1Y83X6suuhGvpoTB73x9Gsllh0jWYXqQ2mTBeOaI2ezJJd5JEiyP/850sQSxag3CHAKqb1NtxR
NZnNc+hhcyp0DChhPn4gFuHsaek1XuVY0o2JqI0PDTJr5Rn+H4baMmIyyiBTfKB+mNeTeYVcsPrM
tGXBPOP/yiJRQhBMdIG7Q7ujIu3SmN9wiEP7MBCGFWFqdsHywuZNbpGuxrV8S6r3zIaKs26WzRTf
f9MMVzFcQFVb176KgBDvDXIeVUYxC1vnVZ980UN9eAGQB87b7nDQQnXgR+/cyd/L32h29QjKiy8w
zy8vmpa/CYgFf3emKCqpL0jZmfc4LQk6YFdUNP1acLt1peWs4mex6XCkEnsivvU5Q9D9yuKLRBDp
N6IxN53pE+tH7Q0KgWr25WmzoaZ/8xU8HqXMPBgmfLQLX99I0yYZ6BIHC9eU1x0gyXN07V+6t96h
geclrJGzboJogmhxvU3IkBOj18dyGAAhP9ZrvTZYNYJyh8lc+MjN0J+HFIKi2NoZdD7yUoERR2Ty
2C6dXs0fVnAJvEmyoEKStZXWley/GFcf00uvc5us7Nlg+/etwx7fiq/yo4Eos40mE8Y6F84gBaBI
Y5l2yNCa1U25sxxAdwCB/G2vkUA25HnS8Sh/PWoG7VhMLFWhWUGH4OaLfvc5JSJpN0bqVlq75/D4
HIBWj/yhNGihifhCTYf73hs6RK2aZGDp3dSvSRINM8Wl3FhFh+ljJN5pHHVfiWr63bI7uE7kGyKE
6nEazty1bwLK0SE6LrC63INsYsQzK7q2uRjlQkO0GL8pnA/PyU5wsuENLd7OgqpDqcshJBWI999b
yAcFpGjWCBO19OHNlUWoWcdo0g+uLnpy2GE7M79BKV2RsZqjxD5ChLqGF5usGwS6n0dvB5u/z9A2
pLYPY/yFkNnSkyCy5hgzNG1Hz/ylmFegZiRoirBuvxIDVI9YCT8rp/TfXymbYZJJQIo6nesv1Scn
QhbomLtdSX0b7KaboQ156bwvxmOivGInk+1/1TIlubv4VO1/15KgqKQ6nwxnJbpH5xp2rcUqTeuM
K7QFq1xA+oZJ4nqfQA/mbsZd6kkmGEvdHlshreeqsGMIWEu0xKVB/08ywT+EVUYHsxxbYmucA0dh
PHSfCkhjGl3ySsNOhTw3CjHBEorCLtSwCKx6C+q+uawESHMAQfhU14IenQxC0+0jeL19ocOxfYe4
yLydjykE0b7IIKGacz8/1SfsatyWCoAC7WsDvlF9rBkTMWRdjcscTFA5KTM1zDhK/RJ84PnxvJ7I
xbqntJvhS6XzvKSpFEmcEpkrA7KHgn8zKs2BJs4TENxh/Ia0+6MPGwWN5yL1H6uV4J8oYDL0AZ6a
Vk9MNo6JlZgF//dhDXPe040O/Vi1dhO41+ptSiUN6ijxObZvOHFkm5OpRlKwBCu+oNReDyqQOMPB
bSYhZSA77ZLi4NTisJ5+1qkVAAdBalUI9aslniAKIs4NWoS9Aqc+gjnUj6EF7divu+JNyk0ujh1g
dZK8yfa4VEOZmNyQxoDHihO3bz40DK2IKkqMcB948bYjWb9ePJuZVbC39rGka8oe18xpFtIXE42C
HpgnUwaVSkCn6ysBBbl+TtyEMGQl8lK20ufISPlaF2iajrvePTZ5DViJNxbUFzX8uRk6EKSOBzXd
ck3z2PLamgToSC1h0nMbWvWF4t+LR5hAU223iAAYoLjIeFaProieXso5Mt4zQm35ONziTUnCH5Ps
qB1l7I2q2+1J9Gqm/w5RbMQuX4hu/0AUcJ58rVT7kv8Hl5qjw0cc4BZZ3X2pciolUan7EJYWdY09
w4ie4xaKx6FaH6x5XhIjGLSTTV4Q2jqJtc19Rm4V+p952udu8kjqX3TVjB4b5RJYFeJ/xPUBGCju
AwztVx87EFDcv+AnbCwv0L+OD9dL6sQ8X/M+oodOGI5VJoE50WVGZp1cdclCVG+byDKrvIXm7RdV
rVnASJv+hWq1l6lsdNghnjvOdBmD0Ol/Ua0NpTAkI2kJGoS3xUHLNAw/0wiaQpm5D6aaRmhTYF4d
/ro18U5BnBV7AOmcbVADSO1TQ0dttgtgULG4OCvLEgu/qC6stlnktY43KA65PGaqSTlp7oYI17zJ
xUkYdpIEQ6CurYA4ArIgAV6298xVMlW8gw3TYixmevuVMuHF0P6lA7fssXFzEUfzNj2vpNGNH0k2
tjnqcSlVrzneMzAMipXofVelRRflanHNjlB6tBKUcOTUpu1N3ws+0vDXBNYJwcZBPw51SD3GA4rI
LROQNrTGqqmMwgOrQx7qYoAqwGkaNt/dhL7xRKFbqM8SoGuuOBNilgl/82WhYFgbXcQ/mjsCuHi2
6dCZtyqiLu7c8zDJuEXaNX0LHs1BS1xCARDJAwTR8evYdq8tbKPTyYF3Vaqd5kSyxC/3sZfGBc7P
zNNf3cQ874H8QT3nl0xQhSd0DS1rDMle95HsczrxawBBbZeUjd0No74Vx+QOKvvYu/IHP97bSifZ
jR0zq5Zrj96v1TauePXlvPFaXEleJxX5a3uWqI4O7g36htvlexidph8zfLIxCcsu/idTI4qyDf7A
bxwkv3n4s4wW1uNJOkT4q9a/Z41CGYjHcbeS0hyL2EM9tsJPHjdsp1DdaJMKIsewNV34Myoq+I0W
dMlFpdCW251MdcKUghCzzj9U5H3JkG6foRwlbsqM+WcNPoW26H+JyuoYYYmFaC6rf4J57ei6rRRG
4NQUSgJxkig5MTa/lpsS8ykiXZCFxqYEfjitXm7zCHS3uO06DI3CuEAxeadpl9bb6/zTFSBQvhTW
U12FkrXXRuPuPoEcEFxMwFRwj2wtgfDvydQynckGFwuRcL5CMrEbPkOg1KNTV+dtxmCYXeZ+lqBi
u1e2C3+HWDGtgOQoxCCVT3HdZ2icjnb4YuYhG1U1wtLQfeAHQdA7KsMWKZkd4/6WBLc/HTz39Gfp
cPaFFwIUJXE9ow+WijSHZ/ACDeCfPJHu0EqjQoIvm7E7qkTyICQLbzb2wyp+L31V50fp7KeS4SXy
vFsILwPvpniNCLlJDdA92v+KozOAG7vswAbHqVhjI71Z2q1tDLOwC8RNsYbKVM2yfMB7lidf/uqr
enUPO7tNgn9PA2PzPIGgPaKeAmyUsqQshx/CE8mpz5nILLjUI/2Wib+DrT2PZ2Qyj2gYsGUmSQNm
zVdYXrIHuyPx7jxPp0NdsbLGIydAJSrAWqet1d1eKQrRAkRwder/Op7tcDsaCZqcHm1U0AQqoYpT
Eyev0wDzTjvQqawGDjV9ehKNgq3uGIKF4jSUZ6/zgsR9KSRo7kEZLdK6YupBIlJ8p5aZzUhV1YWx
7oL2UkCLdGvkLJWrex7KXnbvZ994+81yWeTDsnxTSoFsG8/f65+zGp+OlVLowmyOjZuAfyxhgAwa
smR2UfCYTZcARiVAQc/1MTl0qi3/YYKYX2DhwvdR8mE1pNGphxTfFn8Ghkm50EEjytRt/Vyk1Obj
zrVZsir2aPYOiaQFcqnd6oK8Ejr5JJYldDz1OSzpzHaQxt/pG8vqNcWqi5qduK3QvwWtO4MzskqU
GJrLYBqOTVPKl3K0j80cAPeLcXjZht+RgyeCYcfOI2GlMSEyps8F42vrynkTVdlGLA7490CVElWk
ZCXa+8Tx+l7ou6a25lTPxP8HUa16vf8qtSuu+bRhaArwR2zy6ad1YiMNC3sswbMYx81dkJdzaHhi
NVrkh5SyQ8Is5VuFf10d4jHfYjv+d2DFLUDtNOXWMopBNNrfEUPe4JAVkgc3fVhAVehpITjJBmit
cfNzNIBU2TjplHetnMTmZouXRkKKz7x9i2T9GdVcsSjV52uonNASW8PJonyQaqhJKdPDbuWDUOT2
idf5kCzpiZfqn67JprTvM20Ahc/jPyQJp6BijeNGIOfkRdXfK+FdkphYgwQksSpMDdGNzAeWt1q7
wd90bVrZtiVSlVFuVxtc9wgVgqMvM4hQ5/Tt0hTqsU4v/ezgh9A7G9lzzibnuEXeWUKvcU7dVafs
Jl26W8pD6r3ZzAqzJESU29lMMJ90f6p/K3proAZWVMql+sX8gWiKXZ3WkjsaqFV10/kBAsaGAfyt
fteI5BIwK/L2YI8WguXHwYV5K46wwXS30Q34+fPv0MJ28+wBOkpzv/pEnF+4g2Ao7J88OgHpuXYt
uPsoeYg9gFTQw6waMph78VlHwdi+I2ainy7vQepjuLmDfrYL4l7GhiaotkTVeMkrQylq5rvTXVhO
P0iSNc9JxeF+RTkljYJp3GOkmkJi7DBltnip4Yda9DBObsxOJN/Sg+GLK093ovGrY6SE17K79OjD
u+m5dIgY/3yWL15KRSHHS1kdK7ttxRGcD4EURT9fyVIxukWNCqzi+CfglPCIZ2oRIfR/YcVxwB3i
6zWFhOgtZECN+gbIpbJlDVi3QyLGzDnZOGPjQPH8KcGzmAUd6ZR7Kb3rY/OFaT3ZPZSWkvwGaNCU
4qPl1V+i7F9yeP+dD85GaQUA5HhGxPMCSUAbCOYPIF2tmK+LKYddA9C8rnguDffBFMYtUo/jnS+I
fvgE1MdMtTPhAFBFAh6J6woH5O2buviW3vAfeEQHjkrPQSrBLJaD1R2vZz5G1RAnrJsftn2jD80Y
ilFF1pTvYB6sZXNI7vQ+Rd93G9SzWKY5w6QJJ/UPOzhqq4itraydChPGJ9h10q52hsOvxqA7Ko5K
D12bfCw+JVzOVZLRI3wg9t1wUWGDXHtbstfn1RyfTlE21IkTwPwGDNg3bC3w6X5eFZLiMNVe+tyy
0jMVS2zDn7IO8yM7dLz1tnaLr6KpI8MsBxwOBt19j3dCFlrV6RmXV6Ij1MEClN/uZGnrpLMDw/5r
5pawFQiuuAzVeeSq1gYC9hwqER//CMARtLxsxX61WEMeyti2ROv/qcCcazOsariNI0aF52NIhjFZ
wxc7HuD+0xxwMBq4XFy2EIPNXYkZBo4M9GLu9zk2qS7rEWM4YZUVAecaA7z8sDJ4etxsCVbHBGXo
HzwwTyTs+GnmTIHr/zRzZhUkatKPAQksXqgCRvhqmgiPG8+7sjY0OAR4NsMHvS2gvbYycpjr/oYB
eVvbl74pZ5i0kCKMAmD1SbO5FqBqXL5AJ6LgfVC0z7e2B+U+RN7Undw/FRHGLFTRo9VG+b5TUOJT
lbojqLOenNjJxyYBU8zWSYrgvRJFAT4XQWZcfe8t39Umaz5LIWLn8oej8opKvV2+0fBBr421hzGv
/cTSV3FjSuA92W9D3VYdChm4GnqtyYE7RtmmUF73UxKfgmKxLahEDT7XQv5+7+oJiJluMYG0SCxx
D6RI4Fal76Z8jdY5mzZjTzlCxVYJKgb39AQvsEd+y/5Tz6LBjRSKe9m6Fj8dy1E25CzOYZLLe13V
O/36+5dOggCOXZhQuh1Yw1TIDIfbPpiAzm9il2aD6/aYY7VeOOWkrv0fNOMAUw/NZKr7t0H1b3ww
f8uoESu21UNBGdZoJvQcHtONrZY3YM7+v7GAPBVmUBf/8ldfEzWLdD9rmI+/8pu89PwHSBnBG7G4
Bk88ANvWwMCg5V+hiJaeNKEDBHkXiGulAOE2z+ZcJBPL4sBuyh7a60zGoc1DrtTpS7WkCrp03Q3L
+g+hUsd1PiOzI/sLiPy3Tm85gyuBl1kK8aB0xIRXbkIDuaAGuSOLTXehC9VOPQzqAlE79Q9tqQcs
VX79pwWqFfAzZoH0JKygWwoJGlC/QbLWtGnnVNd5LJjqvRzLlf51AG1JUXHsWBrj56klvXR/DElY
nBJ/wGOyhThBpOtFwERcUnLyHG9P0PfIrcPiIxZK3DzizTySLpmtNcL9kwflYmRxbtzx9NEWL4S/
1aiIoNFb5cHtNaAGE0QcA/Q1m89FdY92zkjM44cfElWWisnevuEfce3ZzxmxQX53jm/qNgY+AlVe
uWU9PuMf80rGTl6RnkhYDc35p8thXp25+oMj76LSy7iMUpEbToltCidZNl47T9squnxwug85ZjuV
FH53b1g/Crkn4i2n5IC+tPiff84+ufHn84sCvIrebYQ0dsU5atnpF1zI2HEPXvGMERiqYcvzWGAc
473ZfwJkxz1LrsHsfmGoZ572AT5l4hX7jdysnPpdWY/cQ9Tw5GKJGm3sHLX/2CjY3Th2nbmxOme6
UEkn1vXQrE/5fUUmm3fdmrZoVlAy8csBqS2Cf6YT63aGAVrNg/Sgpqe84jYBePcYQUGg7ty9TD9U
MIDcdYoi8Gp2BjPVl2qCZeDj6+QbP/+NE5xbpwlCdJcMqLW8Wi3REYH0gpjR1+D3pUJeOTemub/T
lV+2oCYkaXRq4rIo6KAssqLMq5jn767psfu+8OrTp+JjTMnfN3WMn1RsnSu1cDZ/LRCcwmLRQl/b
YnEphu5bjnXOxlznYltuxrKa3qGgdjHFBjVOt2I7sHAHYy+6fqDSYzHGoA5vBj37P1Xj6m70752A
LNFLaTKPve52oD/rs5mHOlHFXSN5OKVKOvYXgm16j6obftNtt6SL++tw057Ust/tmuFe5gZAc+bm
RDIRihzV2FtFEFZ5CqabWqA9TJH142ldBPDTPE8AjOJ06fKiEkbCj5REhgu6JVeI/qgfQsUoOJLy
uwViZ5i6ogXu1nmsGXOWaY5OUjIXIUMjyVRVs5tE0BYRH3+HMN/OpScyJsfELtXVognSCCK1bqn/
EqnwYg6WrKeE0XubIS17m6PojHCvnQlFz6bcWAeF3G7uQs62ywPMTJVk1/5EFKh3/Ph6AU2r2A+D
BOeI+jxz/R7AsOSiSIBejCNmMy/vvbY7SznrYbBLtEvQCE3huLbgGY+mbAKQVFBMWTps80jlttM2
raLCARwT0HNpG/brEsNlge91I9rG07oXbpwXqN36tj96sOIAagspTcrIGcP80JW5IeCRiBU2SH9Q
w/5dc857e2nmH2bVznQO5QTVXSR0X5pqcFI8syQvg9VAgcdlpmQvjjLnikH6n5H+1NHKoZGNcASE
cDUeyckqyL2yPSU8Vmt+BVS+IYEAV8cNBCrqu28KyvFmUQHdOEVQYK8RYb4LG5AU38J0fhZVMp9e
qcMv8SaSokhOHlaCdannDMTsNpvZ899Q28m42NKzD5qf3jhZqFhB9b76ftLq/G8osP14lxAn9nFn
1eE2B2iwr9+IDGpzE41wYS5qgB/sRSi71ut6U0wbqqZq0/jj6gp+DMz7xftpwm+fYs1JRFqLCQB+
c71OJMBYzit86rrheXE74A6Zsh4Xztw+MaBm8KNZ2D8oyydjtlqG94r7yVOVnurF7/dMgb9xSHu9
xR9Z6DCfmabnqmyL7OXgKnMvzwu4N9K8o4qQOI+NjH86FvybelzEColl3/MMN5i4UORHvvh5uUhf
GxIzg+7NkZHIh8Xl8R/q8SsamtLiCWpBf4IXXsE+gXPOzu4VclnQDKxEav5PsKCB6Gjm3fShVt5D
WlbAdOKWsYvg+pkqdFeXHCEfpsAC8LkLfrUIj3fWQGEUEK2/N5CeChjz3lfsN5+J3fWsu1mGglDm
im+yzy1gmc3hcSpvnF40BOFrFu2gNKQCzXFjkm+XC47ZIl22TyFOfBC4T2BLfGGsBzhvvjiLvtbd
Gsp+dEFZZz/zsjtkvA0B3Cx4BVFzS8me/vUIWkq/Ed0chXr3tIT1A7BYgyJr7up65XiS036zriQo
VI77uJOTiEwdXpLncoiOoV7+PXZeXRxAT7keIk1A9F5I48qmNES9ysI3Av/zj0MgXU/GMq8NAIiO
1dyHVJ9YmG/Vs8kr54A/27JGpU5VYoXsSqFHH8J0XY/YEgVa+buVQQWSA+0hIsx7/ql4De5vBe55
daFtY6vx4Xna8WAzZkVpw+STUBUyPV9iwxltm/jLoN/0uNZHLzboLHnwUqt/EhdRw25BPj+kn0AF
DB5RrIfbDKyxYJPGrkQN+qNSwVfLhgrBMw94/p5RsJwpzVag3orXnxFiPgBbxsTqELW3IhN/0+0i
fd6FKktJ79tm4FTViXIQfhBDjiE57dYsHUYRbTGv0bX89ebJ+5camLAuH6b1KypkjUnhKLVieyLJ
cPwsuuXW+8yWJmFKKU/wHKHKB3Op0NUGvhGZf56XS5inATbz4aqffUIkgKNI9KRskH57vAR1lC07
eE/KKyqT2PyvRftaPa8/jRlng+Yqkn0ZQoDC+3CSlF2fZkRSBuE1W0PA9AZOWNIpBUdKDS5xQsCc
iGL2e2I/H6gVIZoOTlkx8/uy1laPIvBOyZ9ko+qv0PI4cwqJSceRbM3+cgtpsrWKm2n1xyJmKDwI
UVU9rxVDYtIAFkk9PWJ0gkFN/ZDlHV163lSExkQinwdnt7Fx8u8MWjceSKX9d2o95tQ4Crkxlrss
PqhNkBQv2+RppmbSEda32Niachk/uFhrzOypk3hp2rypdpMkqtklYsr8ElR/9bj2g1DtiaefzLli
LJ5Rx6wA3FAEdsoE6ipXiwRsBCR5iWw9Zqvvso9XTGofaYyoTbxQRoxKoXAf5wkC8cAq7R9zNdTY
J3U9xPka2MP149shkPyBZkIYd7m22JmXpM/wSYZyBOCeN9aJYi6EHdt5fAWwp4fkuiUFJ1OUlkks
QM+eh0edXjEieUs5f22e9i26wVpnW5Q8c3loQcwbh6Ta5vIdY/VO/2prdIINWcvJS6HMyVnJb5qO
gLmNpLMxWrJIvkSBAsxdWzG036Qu95imjqNnDbO7DUr7qDuso/OvFlKAaK8EeP9NuxETXN/lkKOx
Bfd5zz7eXxPlCWoOjCQ0+kRRri/7swcZO3LBWWHu+j3dEbc5guDKo8vQ5lwRCrcVY4iHS20SbODl
pO3/USFLqtX/B0NH9DrqLwxwk44L9SdBEhrFJkxnT9DztYHtj4wLWIuMmWmLwM4nIiUP2i4Yj7v6
o3HRws2fdnZcTP43Azt3x5LEXv6mdDqz9jBjcIq1W81uXT6pHsHd1IIJsHbOdDvOAcOfVvgbli44
TTZRlUpTe++KaCH27kNFQ8DxH8D/yzwGNFeDQX/GdVgxSfwSOB2ejeIWJ24Jzai+VZGqXjKJrxsV
RDbu4KLF4oNPrZBPdYQVYoi6vWUnhPGWtuFUL9hs9AeBybU+GoEmrQMbZJgoa9AO//zin+mepk7v
xHs2KsF4vBRk7Jx8pYZjVDrG2TBpUh7hj5+aDaAPRA4t3Bioz4ZLl/cFV9CAcYK/Iyx4i9bOm8Lo
rh9ZqaEhXSxIA5um3AR6ibFOCJCTXZjNep2dZyOhLKQI9BDr9AhaCeaSdbtYJ7cY1ojX/QMcILAq
miX63SLXz2zPS8uEbjS+z1ixLXy6c5Z1TCIMII3YwuP9vCVGWyVZ+QfsiIbMSlsVBCYqnLsevXSe
EzkHERguibGOXtI5lQrnVEeY2OQy25S04IYQUgGj2ipM9ECwspo8LD8PcbwuWksLSc5Wf2un1gF+
KIbSni1hcZcznGw/L0fvrXz15vRCY3mtGWIoGxH7MCI0Bt6lCUKf2rZAxdpJKUe10raVklA7B7MY
+Gwt7Qjd0K1uZqIi6asN+r/H60Sq9xbwvGZqIE2i5TbFhq2+xTbo2ItiHs/MscheIKPC+5H49QGH
4w02tPZd5bhNjYGkQCEhFrL9cRG4LPFwPrIX3wq/JDnSvPwEwi7vldKqNiUXT8qmD7ITSMdh8TsK
mTTftXJjvCIiEs/C5uq/HqwXTfcbM4qnFPbix9H+iQE+OBFeNqkSHcnyl7tfX9JnQWltpdIDG3GT
lUCxw5+d1zEqArXdqnQQynHSjU9Xqzdtf4qXuxmlp3yUioMw0tkMIyuSxNggmRieaTX7P38doStP
zGCdCcGYgJ4dNlZabH/lFlRzlAXvNCrmKRXdKjYs9iI4iF0/7tmDLoVFqplwj2BmZqxgwiTMDfwU
5DyAt6mBMp4RJ4M59uyN8CjKUdjozdRtK7tAprKbmakg2+D97oDOtPbnUDSurZP8h7iLq6UVHeKK
JBqiRcN2HpG5+7JtqmVjTqbI6AAmzwyWKFKgf+fVjNfBQp3bh4loExMdmALie5a8buu+/+dCM2DY
1ZjsjE+9pFwM5SHdbmA/ZLSNFgiNZZEBGdy/Y2eR1DJ5jlDsnoHiBU2HHcM6WS/G5o2RJWWzQp+g
lFcvbqtPd5FLMNH112W2aj0FMAX6J8M1cvXmjYHOTOoU0wG1IbPQbQ1F95I3IIV8YqL77qVn/jMQ
54kkB6w9qQY+yPtOyORHjDMrWePQNE13QDRjsSY86Ex8yP0U7lq/XU+Y8Dl6kV5QgRGnwqEk1B1T
3EinYmUM6yW6AmOzBSgr3p9gCb9x/eH7VuqzfxUzpIBsnxsDbWO1kiwFQLCy5l5aPAghYoNAnrtp
DiQS2qLox0Z9u9EEnQZyrjm81/f6UZoi/DRgDpjmSn3oLvQFxnYpgYLHZBcWsG8HUpSkMdbUwTpN
h4pfPVux/Tuthv5Z4ji523+K9q/FYz/qxKG3uTKzG7/1KbiozTUos9c1g/WWAm8XOglmrJ6+S6eI
D953/q7NV8YNtLaiMoyZ6jF7eIVPHGHb5K+Nqi5hYTT+meHweahNHjs7LWbCpOI9eVyPDTf031DR
CEo80Aopze3hx8d9StABJDY+ZypG14YjrPb8t7yR5tsSWZYTTw988IiNg3xWG+JvgVL8fdH4Ogw0
kk5BaBSBJBZ6NTrm2+ctjKEMqT1VdpxECUW6DF7Uz2XQav3baCuP6RzGBrHmVtwhp01mGFshoIr1
bL6eYWP9rparuYi35nflfMioW1FKW5D20059/e2lkSlPf5JFlZMMePvb62VaCb6LgMCPGl7ZkR6R
6HQ/+gzA3sA0hd39KnxaXVI6x3w6RtTz8QNGn3cVkHTFalONx01p8AhqPiEB0iSPMusvtFsoG4HH
zP08YfyURrNJtgcjzoOUuYvZY9yWRlVWF2qQIJ/CwiJp3o2xvVQOuYJZOIFzigUWlM+OUeINLKTY
Ui66gzjd6tJiLSFims1l8VzYQfpHqEwUTFSBPLKtM6Jxipe+zukQcuUk5WASlNGwEZ3U9L/cfO1A
1WqlRfB9QpTKsvtTj/s5UJub2laaRmjgeNrO6J15Crfvz0IcekYVsvgj2CZa29+ISc5x48qXZqop
khadF0V7VXWdY1P7y1R36kjNXxbEpJ+bphr6TmmhWlfgSkDmr7P9zRTR7JGAi2YTeFE/JMFw6L46
OK9MTyWZHlIePTUhQCZ4nhXZTXjmggQgZmauYr6NJdn44n0OqQsZqN6QqHffQA/kJCyMlQvsDI4F
/pm3foCr39BsnZkB0FcoFgReHZieVGnqv8TNNLwvr+CxUMjKsI8we2Kx3piIRBZixMTLivWFB1UJ
2bu9ICPbEaZ/bMFOe+DYp1uoBDJcLw8Pa5HBw68rOHz3w9PevmepYs8Lpwo+h6/2ctsLsFhmhrNY
h6tNI53wSPBrlXtGHr2yMRdFWNOKnneAAFjd+o2t2WgI0SryOiShWUYycUGp+VJ2F8WlatHYZI0b
kkCWrDZEK/5UIqZAqXMohlYtJ3viRTR8WKfpHwwiQLIhfclK7GnNWIPLgM3OjspZSgR8TGf/6zr+
A7wus2/rIUiWlV92EQrW5npCY4u5w0/2iTUFj0sAlsTAA7Y4ROwSipWMRAgJpwRxnYl8b474jYbd
3yMibcml6NK9GmbyMBh4ywU/BTiHDxDq0RSfyuOWxrhzOdPYJeOtqRDer+PflkNwHAb84k1MIXBf
YJwGXHAFY0xBcRx7ojGPoJ7+ZuQaPAt5oosUPFtfeqc1TyMJNDRU4YFZhA8Naat7wr3FALBZUQns
tVTlbZUvWf7u8E4keLa9mrU4totSa6KtbruV0O62a75PNXeZhbNaY38TDmulU/kbYKlnnCzPrmO9
V76XlNT1T77VfHu2zrp3bqT9bdFObFSMK6Totq9GblcLkBBEGQ8GYpbRXYIHAPBM6zq1HVk8dQlg
3BIHi+U6ZkAW6NmBaHLVP0K5+YHU4wiPjOTqxFkWWqVcDiE/cldUeeELL+olhn0Mbb5gQLHq8KMC
XGqkMM8Pbr7I8pWkcnR5oO+VLbMmllmBHPgniAAy3KlyJiowMbBRSriTpkrcaAe0pjEmi07yjWhe
yZ4f6slNierTxlZI/rUudK6RVXTxWZf/FYjo0NpShJZx5JtZrUE9TzakgZkiW8a9viqOgNb/lCJU
sxKwPMXOCa6RddpP8ArPhSRYDIqWIEkLnVtz3Ownmj2EQz+vxL7akLnLGNY8MJoJDQZtDudHn0A1
G4ozqGU1jPfGa+X3Lel/Oh+0Qhrfvs5Qo9EKBQaOyNqtdo9OtP1rw/F/55RuykpbVcunN59vrMy7
bKkbPEiHgcKbeGl8r4v6Zlj/WB+vZXZEqU7S1EFd+B0qgvKtBzTwM7IHpniJx4x9ks80z+1gIoKm
QhmnuUAk0pyBq2QKgNVdUCq4wnyyTSuv9Pk4JLwC3huKmxjkkhZVXi8IlnhI5EZ+ywAxZ4kYNP6n
1v3/yK3j9N4Ha3KsF7abBgCKiE3LBJuKv2i1SmfXSKCa4tmpL/eLe7GJ6ARjfGs2QEBWwAsDBJ6w
4/EcVhbdt0+674Eo3PZDwQpttJbIFoiZbi4Xsd+XxDkLDbEjNiSq8of1fbc7On6vt7cZ+nczUZ6q
MMeYUI5GFzVdK/MCjdY0gKeLvt8aZnasqxLmSxXJzYXDQjBQX+EzujH66e0ygKtvytqSbXy5MBl6
qtQCAzXuizLI7gHBRT2wIeEymfU+KTCneeSpXfCtqScRxQo86RBgFwSxzAUL/Oi5MlMWQL+99Fhz
yqkKZL9S2Z2L6Gw/jxCaqKaNd64K5t7j2lvRedPp/2CilTcKzaovnnbnwNtpZefCX8/fZlMEROf7
rgpdK+o8v4orzmDOmQbgqYw29r6+rFD6HkNrEBaU64V9keAIQrAtuUpiHMQbKahM3Ke2rs5ldDW6
7rZzPglwmkQ3o4XRjCFsWW53kTm/dZBbKi0z0XXhgPQpegl+h/iYienICkZocwk8SmrcqPuGrjPE
Pz0Vh4HtML654dW+WoCJ1cRO59J0nbwlzFBZ5LQ1ia0hizXKMxdj+HFJuuHCTnpHDsdZoJehgyWV
n5+dz92y83Ah/m5pFutMobcOnuM7bt3/INVVz2x7PWSJYD46orz/Y52v0f2XYAkpgwg9gfoj7Pjj
AffVPzbddgtXAvsgg2pANSEiGerSpSTfRGbuYiOnC5qtQGyDKCA6cdNZyhTCTODbLHY4C3ZmRi/9
NThI+doJGrkfLEhYfkOnzHKoEo1lwXIaYKHPDIEyVOKEucYdQAG0aEuxa5x/hbzw22gDOZhGddWA
WF9MQsZ3qdIxdT8cAa57oGJMTApKLUAiX5LlFgfTfRblY6oqtHNEILrUfLoGgSkPAmbdDCklldpA
Trs6GttpVN0wt9Gg/KrGZbWamJkDYY2Q8RP0pmpe7q7nWCykS7rQ64kDJ5o89L7PsFNGFbYNgp8S
0NZTYqT3sn/oDbaIQRUZlAwk7OXMSbQS4NMJU6tRWeZyYtGm6wZ78s4SjlV4rs6F4oXKkut2TydE
60YYvUc8bzC9SXy0AUlnMimCd0abbxFifVUGg83CRxE8w9Hvbt081v1lOCMO2ArfkBnAxJsnHoVT
IfrKwi9nDAF1hTWWGxA95a9E0SBg+Q7hewFPbWBXkaAnt/B7hou4LZtKdZfwqn5Nsrgh13MzmfAT
+Bau4xmBjMsG5jw3UHb5LMnfg6nMMVMv/S9Hy9+OjkZLil/sc/vZCISGATLB2a1zDWDIMjFBpV8A
SXKviEMxnmUEEeqm7VBEytLlQX+jbafG7LY4VYNdJ4AmasCFGOrPDn+dbsmnbjDHCBHBSljHoiJY
Zd8Z3GZRN5BX0bJwnqdIjwkcCXO0ttpSVvXyJxbvV8g4l6nEOTICacStwMs46q9kmG6AFdrpvJgh
ekrWnleegyPZK3GQXfYWRmCc/rf581gyuxPgXuUk4Nh95gTJcdGR30hrWXGEfL4Sbp0nWyTnYIXc
HltZYx8BXOzeCHoy90v0b33lk0q+Vnr8J91I0t+o1pKLcGkCk2fKOM4AQD0sMKKJjvfsi9rABKDS
7dP2lhnqLBDznrfq8q7Pnh+UBjfa7w6AeNQMJFklZ1psPthkNX6o+DcmmqnLzJfTpj0JwQeyfL2B
C1J/8YOdJLF3+Kp8L3zLa3zS6XpXE67GcOBnRxmsOzBr2n46OiC2mXM8VyI5qeatVMlrOu7rIJAv
NmyVXjkfh1b5deW8FjGOCXhkwCMy/8UzmYoBnfO/n9oO59qU7JElBpW7t/o1rKF5eJdCbqTAlJSp
HCwmd8j8MqmgChhdzXuNtqr28tmrOc6OpS7EaR2zqkPSNDpqIsEwu71NIO8UjMmBG3PZsk/H5mg/
WCEWqDP2Mpft9jmRtSL1cRnLgqkAbaF9YOv+ansLk0U8XzMvz5w4beuTqzHYf0hbTX5//xSsNdDz
J3aL4AeSgrIxqQpoU/1bxidRVp9q+mgQUBv7HXIHI0NiJJyhDMGRKbS6NnVsCKbIFMFff4qt3/Fa
bLHQxR6r4WUlRHUpSnvDcDK4pzR4M2ZxeQyOosupCAGQp3FGt5avCYPW17WPPZCXPCWZiHG+j3XC
GcJWGXkVJ6KT+ng7iz2GYXfebRCIdqK843ZLWuxYwm43Njw2L2rHQzJlZ2Wic4uHUIHmWtPkmFAm
OUTDQh8AU3THz5D7mEn38gUhgDVspC05ExVP7l42CKhIrc5MvFv8U8vtzKe0YPXDmkov7I/bDXWa
QHJcq2H8mn8P1roVsn8RSIvvXNFrX82pDGt/X+z/J+5ueC5gGJpjWKM9G1wUZgpFeAh6DeQ47ihf
O39Sm5z2VwQ8E/bIM1cHQROhUYZ6kQ0j8JHc5H55ngtE8TBSAlF5krfiZy2y5WwVGusUDE8nwOYc
geiAtnexUvCRfbSGBH7kf1pTbGKhR9vG1j0jKYk7QTBk01EwehNw0keLgxPeJKUe/t7RNWrqeK6h
ek+AqMZ51g2JsejuqCCTyovzJj+UEINUabfo6+OYshMJJ9J+/TQ6Sf9+IsgZRRaPT93LQjpY6zXu
74eyzT6RkHS3stI/g+VOMzP1ASu+OQom31d88IYqNFT3fJIJhbvYsScmaIE0+YJOc0E/TSxM1uRP
5iHWp7Ow+PFx3JErjFTOKTe+je36FJ2dKE1prl76a+M0w95nAnqOaDFlJZl6FXmZeT5II9WAbY3S
n7bzuuN9tCZN2+xl/8GNfnv6SQFgIW9Nw924MymIXcBEvHwShQoR2jMWERuTDznkUuLvMgYr+aEd
yyyQqk5UFWvMhekPeS3YXc9zw4j14IdiJtLQ2Jl+LfRTuBEGaWj6Ql05zs3qG/IdSepRjbwqZoQu
h2vVfIa+YrR2U9rVVuftBxAKQN6xhssAid9qcukH0Q727CHtVnCIVa8kedEGkwa0/eL2cWw3Uh3F
fq2uncUrYrYuDbu277xQOp56eH/OaMoehhCx/ZOBIawPNvZ3GmJ1YeWTDLFt+6gCWgjNfTwRAn3O
c+4L45MQzehsIOkfn9oDQGAECtlS/pROPjzvdR1M+3niRSqveat6+pFx6bNSGZJVufrf2Cc+7tDY
hGOQYUeI7Zaq5WI6Fn34jCM3FM1gtf/FLcLakpdzEuUp+XgVtiI+6b4lCJjErp/xXraD8bhTEsN0
kBxspxJuxZXbaQzx2Oonjjbla89+V+YUzxipayy2iA6GYh3VvDr7p5rBXdeHZwY2+7Ah7dlCd5Tx
qwQL0ioNVBFc9Tm9zB3UV2IL8Vdt05dt151Hb7iGBxnjUwSM3NGkD1adu4UXKrfof3qkxmqabMtg
D8ofeHU/021A0TW5YBsJhjoJ55lu0SeEvU0XWh/FTiTAOJONf+fEr8AF4UzGRbnJYZ2x7G4fiuib
bUMhLu4h7UTEDWsRDyuENqeojyoncF/7C8k1REymNNfw5ha1ipzUTjep9jwCtMPqWziTdAipUW+q
E2qgDvgYyGobmVs9LStyHg73GBpoG1i7Q1VFx+CxePVzOV7m2pwhEdbZTH8YJRhhGLILwepWnIVx
xVzYcbd+TGj7o49HLCRgBPkyDt+5rWqxpjoVv8oY/RRHHJZt2WMGSy8+kEJYfYNcLEtEsKXnRQ5O
9mgl+uMz21aiVNx9Fpa5OpiGIjAKwvHVHL1RyoOLHEn90xNHDb1LzOcz+/zYqZ+cRbDfXhBvblnZ
r9U/ye35z1ArtPr6HIgW3cW1m1/bb6kArqaUHt8tAm7+zLtorOdjtj649Rv4iuK3YYkYlmZ4agqg
MWR68nAadB6NX0EkczaGJGk+KV/EiXzK3cegTffzxIWCju+haVVc56oLJ4bKCyt1++QsvkIzM41d
aLbh0z3+caA46tCH63GsvaKApWLYxqgT0AAHKzcaR3x9iz3igOpscW+lIHqDDF21/ewJnEQFP0xW
ErmK+7ESlDNt7eFD1zWpmmrbyWoMWbc7/PIn2uuzJR1MNNA8O+OIpdgcgq3hlHGbsGII+Tiq/xPa
UZWC/C2+tQ0JEh2sQM20bWgMNmd+Hucx8MJaFcuRDjmLC5ZE2s4+w5aCkUdguOrjVs9klahSc/bz
OdYp5tehaJy/x5sicebuISZnbljdtKr0cx3RvXkxkaSY2GzbYlpBnn7OPRL9/x7Ev7tFnucGGeoQ
a7UJDTLa6u9dp8aLgo8TqkaWjIVBOCWbA9LR6J/CMjrmzHrKVnKWLvsUhvrDPY2vRfHx52pGzZSF
HQX8ATg60esQ2XlWAGj5LqrjDL8Oau/ZiIrwgn6BflPBL3fZFTuAym+XYVxw0qXryFHTbH20/zvp
zKD+Lg3ZqN7NTI2HYTplwn0vuoOFN292xbWT4X4nYD3BVpyY3ocZymUtejSWz1SSxaqrkufo9OkL
z4pUnPGiGs4DoW/dCVBTYrdr8ZWUpeL9TmuLQ1wvWNPlELrJbO6cWEWwMCeq4eaCEmfeAsCDbof1
prU1VheKvdPbkZYcE3HBLj/ZnkW3EUzn+YE2h2nhr2xIpxXl5+mGzcqjY1AEPgLdY6f/FxZ4/s3d
K91A4YtS79kvAT5aT2Thnd93ZhxQMXb4i9rHl1g4SQFRS7hXgoKVFn8kL3JqJ7Mv0wm+C0UMSUXp
id9HvbTaQpmIYDet8icXNMhDWC+6vh6mjEkMfIfsHGb4GdpPPjNjBccq4OctWpPmaCxlYORH8h7q
P55a4BlMwFLsrm4ukMGQJkn/qiwGE0TpQdsJEU971mtIBZYA9hM0zFATUmTWBSOb0HzvYnF7i8GS
XY6QCjlI/Aj6ESf1yVm8tRiXucpgUVwVsSVZbZ3clQdGkLbApH1WSjSiIqvtMfrA/Z2YOhFTx7kx
TOhY/oO1Pxvkh7QxhRFrFrzN8JUVGzto9j1wBH8/UsZQ50ewfivAXAtCBD9WCULhODjwLr5dLDX3
yNPAdKXUolnsT8819NX6fHv/8wOI+JJATSgDLpg2wfUmGTmbnzX+o7+SDdcgTeGbQJciBeWqaWap
+nowpM/Pbv2QWH9x8wiKugAtRbRb3GJYGwyWPhR4QS1dtjOJPG0XddBBl6XnuJYgrHypHmKVxhK4
HbOYaBstFPMthcaPqiZoIaV93ad8JbE/4cF8cLrh1B0K9vU+M6gQT55NNGUlih8XxE53Ji5cVFx3
+YysviqP3eteotMUsXvRxLnpO7N/+PFfKpwKONzkqTlj1DVnrlKQE50UgiOGg9lxx/gKSUcB0i9V
1wzbs/IAVw3W7zn1bw/HlxQ/+t513y9ql9sqigsc5zApR66Qq74E8+NiytMTThoDsloPoqqhf30U
Zx4H4yHLPtRNEknBmF5tUzwuUgJQwwflfwJJDdQAeLoj//dNHGBgrxEX4u3UOJy/hYLIlTeAMnnl
EDXIOFCnBOKp/LSOzGC5ks4RRVHMroETEOQXhk07tTYBrjTDST+ZZXWe05iU7unWPDTQGxhRbQEb
LEu6fL7EDFna2GWeHDW+bLDTyuEs2uONTVS4zA0wsblQALbPGUM4dwrbW9hJFqsAzIsOo65sNiBp
NTGw7VTnBdW6W3xkdc46strBeptCCOfbThYGU9+VfzkhjJb7ed5x6ykusU4vEOprHc29rYBuuULt
/ekcbDtJz+WC1Kg0aNucnLKKqf54hN6iaaGXPjAR4IFCO3G5Fo/6T7pDrUiRBTnrFJwDLfxsRyy4
FtpVTp1nXrhDLj9bZ/W87dzeU+vr9qFlXz8o+hsn5r4OeFwiP1myRq992GbX/mox0yzxzAHrFupg
753MpNdZrDsgGagFNzep3Hhr009X0PaELqpyFazx2stKYrYbLjyd04at5tVzRI3ZWZPGYvHI1zDt
X3RWd2o69XiJSYEnFdAUOtRoGYft5F5zfUwa6Bc03PThjFgrJofJxDdOH5OAVETCvRBIE/ZnuKrl
RMVU/aJFnb1j3yFsAcX7K3OO7t7TYNV8cOotz8sOkkrWAsaRRiczmcnoXrO+Gc3a3AQoYlWaxQcm
90We1GKhqvy9MuPdb3/HS9ADvbY7HjJWM+tjq2XtNQFgf6rHik99733R5GvlxvWAe1VU3qqyacHa
/VXxXu4cM3+dK/YeOvA0OTpHiSPbc/RGnmuehkCkdN3nDvaEhTnxA2lAitSZxyi/nqmt7NOPhESg
c2rWfKnw8hDcA6JztE8kimF+Kg9W+5X5++Y2jMKf8+IGwVLjrFIDW/7p5tZuO/sLdLeD11yvP3UW
dY5P9UwGzw9Pa19lrTC2O1btm5/VgbSRWy2U/oKPRIx3OhRBCOp+q4o8Vq9XACwMzJsOZFv6aIqB
DAKLqYO/ixPvNoQocVx+kca87POFu3ZLKmwisTpr/nkhPnAAQMoJGqHRfYdY1jWBPSKr3oqL1MLc
34ZbDyC2Q6Y9HY8mh23kX8lS7YLucl5FAJXhzeBeIO8tRLe+o/l38H5T+/uvoHtJZKHw7StVTee0
XyWvJ2Rlw99kiQKFZ4opwAvgwTao16Z0i3XdWvJmYlVKNnesuKylaLPmOrQn/0EPMhUfBvm0gUZc
B04NSBcXF3yKveEzYTEC/JqhoDEgOhkmNiwHm/+gSVuPJYIsz4uR2Py5Oq1zw018SlSGKdM2OP7s
Ul8JE+D80bieYzi5BXG9opiuMCktPbGI8dPC0RmX/PG9RN40HIvjKj8h7nKg+iavCYUK+NpnAn+N
4v694p3tw98Iv718Ty87U+hbFRR5mlr8eTxq8kQeoavFWXBKzpAELb/WKSn+EiXgNrYckIurPCRm
I77owru4sR0PiMtMsKXcG6DoQZn1gu+NuiB8QmanhRPz96txFfiBLPvOEbCQxXSDU0QmFzEvDQfA
kLjqhJyn6VPHXR8JeUN9r+yQuP55vcRdtjNpDe0QbD3MwVOK33d5d77H6jUqZ1mKf2O3tzwYjKnq
EdR2g85jN/dIzYkDhLVI7fKqDXq/LVtNQPaNji6GPPMW5d/E88wqGInofYTsi867rA5qUT69VQt7
DIqmO6CagHJWXtOgELVGhuFzNK1Y+oviED5r6UEsXZyIx0uTyZKxXdEGwjRR5pkfImfh1txegBXt
ZtNmQOzfUt+Mcik0wUH4kgci9IUC+IuIZ+VvZiwXckwRE7qtm7PBJnZzOLwupRyNJ2ZtSpLyeibx
/8YP33q8OvF9fm7RX3EGY3qThEYgN4tfVO3JODy8WVFKnWWLMxiPoYtfH9vQS/fADJisOOH+HbAW
PupxmHEoFERDIaBXNfY8ScoO6fCXsyN6lCuM3kPMjjM+TNPQmnzAIANNgyAZmiAr5+OWXkZlUSbj
tEf6cPNWViiH2vWZkDnOYrV8Kz7HIkDiKuZ4X/IqNTGdJQgtLTvfaL9nQ9KznwZW+bg5dI2iw1W9
EQ5bG3Z/cV2iLmgN0HXV7h9SOOGi3P8xeWPLDs1au4gZ1L7vQrq1Puw972XneHG1TCqVPkzEdTO8
qkEaH8HEtAlxOrj1y80zBKyOpV0Nc1qcxHhTzmieOLuBptRa2EdCqV6U3qK28FtdoDXlvgndQr4a
YRc6ow/m8L2yO325TCwpYFfs3I5OtCvVDcrvTg9j2EXR7wfDgG3TNcRsATPHcfP6oUPgI3TLwV9B
Z0ATXPknMn6la1rLnXdr51HRQI0PROwz+rxHFHP5KXMyYTl5Gk23/il91faM3tEM4T+VHNOt9EJb
1AWZWPaJCR+di5apOaKU3jmiI5WzkmKQXTu5UmXvblSjqRIUWYbYYZ1gs2D4/YmIeXlXkkETiNBU
UhShM9bOrEVVkfygIR+lNsTt4BGYrSZNqDBbphyu0RCt7Pf3DRwkSl3Ht+GCImv1vGGv2SKgHrrq
/B/hFR7HtxwrWS0xSIqD0k35IvowJ1SLZvQ2EgU3ovj2VV/0aaH27E/iTmhALp9v8koSZiFx8xdP
9DKb6RZfmYq3ESD/0VOSyCYW1co2Qkr7piaWZIeGdjGxov0f5B00HHw9CoIlkhoW6MC/+2sVYUze
rusVFvKUUvLYFpLVT8/Jg59qqxq3LioS6TnY1JHwiF+rPqR/MbCHMuh4bfCD0mFrriP3VsotlUsD
aENJP5dpsk6TYivFRT+vNI2n7o7C2pXz8u13PGB/ZcKvdwVBwAz0Z0rTHlEEj+S1iZwfPka5tF7k
u5FXcLCnXsOGR+wyoA9RAhzwCcJbGhqZknliYOMaxcILdsWLwg65cZngQC+/BNHESh3KMy9dtgpp
oMu86nAowf1+kXciZs4uoh3zywubJylRuC/b7zSwOn6Q+D1dNwRqCt6Oe6G1cvcVlMjxTeEtCpr2
b6EsjKlB5cIc5yLBvsS4ryNXfYjp71hINUtSp/taGNG10tgjWJu/+5xcZoabVL+YLYoLphr7DEbF
8nLSseRrvLTSoZWlduhUOWDweQG0xisUV/iSpFljZ6hm09woZKWIkyXJWFlxz58Md1ZYlH4PqL0a
J5oppoc+Bwrgn4vhcEhSN2sbwcVy4m7fa8lJ46VeAVK5CfOdAEGF3pv/Aw9rDRIzbZwHKrCt/YtU
z45Y9UkNzZvDJ6EEC2FBd69x9KzTTIW6Egye2a6grt2Zx/sUvEpMlDz1SABum8ZWZp9MW+JNLYlc
O4Udwdrqc7svxE+MaEg3/srgdvoRDHfcTYD00M823ugN2cGp7pHSZGl/WMksaR7qy+c3oQWqEPOm
BA4j3x2I92RHZrHXoyo13qiHmm5KryoVoiR10nj8cp2quKfWnqmweKbLqX8hUpLe7YQ45MQjKcOI
wJyP5SKIJXvnj6ZheFY+Z7Ira9E5gBL2MqyQ6zZx+HLv/BjsR6SM5+JHX0B59pQuSO6zQVSjnJe9
jMpDwEDOCbhSI9YvzOUrhaJDAnYE68cpoAy+T2oa0hNXRGMvotOa3yDRZnZcuucdC8u/zzSVnBwR
/I+GrW44gNgWCogC4NuRgkhM7jpq9vQQcL9qiBog5YlO+LAsg22xp2w9CsiKESfkVh8CsMM6yxfk
nmypeEEGVNBgKFgBKhydCMj5xC9RcnJKdpwvcU69ELv1owNCrhVRUtf517G31X++t8hKMHHxbrc7
wczC8gVmcHDgk2hwGXB5HVbAiPOQD2eDoQxLiHlpoa5k+X96I/7/TBjv5cgwpg+PPLeiV+HslusF
SZo8pVkOxWz3EE/RG6Ab1UcEXAyJoa8ommh8bxAGnufhOa0K7CM2XENsJx8eCN3lVYfNOD0S9kiN
DgvFxpx/vnAkiqCoLxvZwMux8bdIzNL1y3/7dLi8SaKM47bH3tdxwrCXzXUisbpX/lOwnsQHey2p
4eJFDgaRuA6Qjes2NyzujzT81Rs35tMC5fYq73PHTfzAP2FE1E6dIh5npwE8PpmcmtMmWu1vmzAe
+zgDudSfDuQ3cKHskErBFxZYAUPKJPMxE7Fn/5y9YAh339cenlhERmkT+ReVELuYx+wa1HADdVMi
pRTAb5xwGTJzGV7/dIDVdwapnIi4FGTxh2YXcXZgM/lyP73CItVz5oovksfC8EcCxJgYX/Rtb5op
SPlLIIIqnaCI/bxVZtOgsxFVO+PS/lgXn2k3+293tQ28Kfd97sz9whsnnsHGURgqu4mSkl4ZCcjT
nvQPIX/CJ2a+Mrk7BcO9R3KY3Iq76PeHLRvRQ5nL0HN1GoTgkpjTwI+GjjFaIUZklyVI9dCZJHlu
drlVmXld2soRXReIOLXcTFBoXki319Bny95zSxGqx1jlsFLvy3ZJDwBMyIbuztNo0NsxZ8izeRH3
C5zmSS0JAjmCHCik3thSmLZgzGO2AiHhBi+YxEN4UzqHJNsks/R/XJXdG0vTIsfEGb/jfRlavNgb
3BDnRzH4ROOSWK/0i7dGAnd2Jfavu+XPj3ZdwEbb4DCBlfcklU0sbwP1tH9Vgn2Q9soP0pqnqiYr
BXozo48zQMTJTrwAKRTfDVgEd9PfQOBBSLNzzWeLlwXtz/OQmiq4g2VJKDgvZhxKR95vjQ/wnZ2H
6qSusiBvs3vhK8dBnFfOslJPP6FputkMJ+7yum0IIMfRltMH1+hNi7rMSOeh4UCqHQvnsxz+WV9r
S5ev7j/9pt/SlX/Zw+SChB4Uv797UNqk1hQIMac7CagYD+9qCI4elojND9VZm2kKkHP4dwtLtwbm
2hSkAgcTPbCwz4K0Ieyb5HjODjYnXPBO94YYPE2TmNXS0S+jAaj0Dk+a+gqCfWCzJxTOYIat++Pq
M0wzoBZxEZkBDDA9nCYC2D3iR6ZCHPb/jrD/bkb9EJ4XcGTQgEkNafHKoQIfU6arVkUpq2DPhldQ
YHPoexIyyNNT2nI55Xb+IxOgL///Qiaswbw8/3k4SMFsOii+duZtzUi/jiTo6iHX3rCFUwWI2UGQ
d3/lV5Za3rNmhmsrXhVgtY6lWtiUSISd/nvMz9OHAN8RQKrseUO7DhcoUf+DjhY9F/TlM1xdAHj4
PfM7GdQYWVh3cuZvzDEVTUNYqbM9m5ZELBqhkHSaSJesIfeRjulRTTBwnfnoS8vm67nIK045o/DT
kwhrPeWBgvUo58S3RzrPJt9/4XkeK3vKy5Xzjow6R4S1K/qY9VfOHUFPGsqXOcoHlds7gQ+VGO/k
f/2JG2b7ZITe3ziTt2TSgrMGd14KlTo+tmvbgBrQ3hlN8aZ09H13ee6KO2mwQBbE+B25gDMt9U+4
3RNkGOHZL+3lTcGI+rduzDkRzXzjtbufSrOGxBkxA7cZ4a49x8R/OVGnacCuVgjV38l4xRkC9GaC
OR7MZLLDvfRx3dJjoYb2IKsKfj0W3zYXs/B1FCOFcIID028aiIj+FvDLcEYhlh0L1qWXVrEO7Bg2
taYYvluzwgbUxb0GbpZJTB7pUUUU2pSW7rQu+MDyVF68kpj1XMXFxT7IajvupZ1hmSXJGsBcpw0A
7suHDrkY6YyR1peBJw0a3Q9abaRwFX9aBnC4zaZcVPS0ziApCwkdEdaNuaGacoxeg8ixRXrLf5Oa
eeLJHJaev2cYbD1AT9q7s94yxOh0YpX8KPlHJp5TgjA7i9xgdP3AuHTAd2qhh+TYAUeDhM/Pv+dJ
XwsCNBRYeP4xg/5xtrQaQdmRW38IFuhfCTle7HoTtnaNoUhC2fQMhETpj3XnCxyFZnyFIt3JnCcX
udtDip3Yqa5ZvSDp8HseVP9+HEDAIvKymsk56FR/rVBUgbrCWMsVNhE7VYVbiXDVTyubUUhuUo1/
bHxoNgpvw8BUd6v7evdzf2xSgEV1fEbunrF8tAAxTGRMry8AWl+z+MhKVKlGOsPs/4zHM6DlR+TB
PzCGsDp1z9oOoNIPOO74etDUikFPVc6ce1Ja93WGfEEEg0uDH0M942lXFausxvcFBOFfDH9NGhv/
jniwHK4a+96s1Mae+yKG9nBNnSetqfiIEd/NxOG8md6IrRjbV5OwUF4+NcTykkC6KRItTTaXnfOG
loC8NrSRBr6p7NNgRvpziHO1vRqMmZvaFOxvCq8sbDkwNA8ZxhavIqRMhEb1OXQYAR9PnjuBNIQK
MOOqduvdj/iRxCh6LuH5Rzihfs+Kr3KLO1soi3p7CF0P9KS3gtxGHZI7uasHZh7g2hJgOey2AKSr
Efu0UTbS0DOMW3VRiNQcoJNJxAqloK/SIKn5NRgEnVGUJhYDXFk/ziFmQT/raRLwZNhVsCNeoJ8l
jRtgwYkJO20RVfd+ZlG0ABEyP5AdVuhKt/oOWIiTHWqLEWiO9zvHUF5uISrqQ1wa5JWISV+Ug+g6
Cp1+BXzOJo/Aqi2E6uWybmNqxtcg2QNfd+md/AK78Czg264vUyhRX6vg57ofwjGG+jZ+POfQFBz7
IO1Q+UwFNfHUQnQqdan5yeUgTKZM9w4yz93oblLdTp11btApd+6Ekd8rRBr9qzIrU7ErwXWdpBIR
3rrQ0nKG9p3l5MJ1Sl2/tmfMHhCntUc68Ix/Lh4Bhl6h8DCv3uostHAbc9YovamAuJ4CzLg2rAjv
qp8wG+9SzyOtCF3SuD0dOVxjmLusANG91O/UwHeo5FuwQzJFT3BtaRlY3vZE5h443/YhL6VmeF/E
TGtbJbn6L7p1lv0P/6v45Ken6rDaf0G8P5eXn2z9vHvCBmGlCIhNrnPVp/PAAnDjxl5akrvX4fc/
2H4u7Jnd+eBaOSNHWSoTWTg5hBFKg5EUxsGoVZ8/ezj8WFZYFMf2TnbQKhTXXVg5ao6uFDqILk/Y
7URKvc4k8QraurXhAf1Gf/7AyYSgWVjPrckSkB1ndgnWenz0yy9qsxpPNP2zzLNnf48/zrF04Jnl
YSpjV9Swm7k8qxmcBCkitouzJP1LOQ0L/8YtVbB2relvzItetJZU0QOz/BXkDKMrCDeIGUI6yC5J
j5LNOqmljUqqu1izYEgiF4rInx2yq+KZUlacjY47mE9IaawgmM9dQvj5iiN/Gr+c9yJsgd2fSG0N
RqqrUC8iWOPchpYifD5EWpDGNeHwYhC3tQU6deOSDSy47DupNKosnNt6M+ZFP/tN5pZmVIWqsa1e
AEEcUMesPxqAJU+85ObgnDrYpH+icONmU55tbCNYSWveUQaHkkdNf8A1wnVipVLgiV7a3jrEgcK4
+pehWUYnzHoNs8b0eWZbF24QDamFdv6P2TRmmbT6/sZn//yKOF4KASnuYPHIJxxmbfvS66OHveR6
DwGAG+aCAUWtffsVO8Zuv++EmbT9mmfliXfNpTNovgsq+rUiyWIbwoV85Rhx0JX/c0ewlp+J9Vt+
XZH2YemH/HnDm4OU6GEhyLgiWj+cvSA5q/BtKmKn4KD+9h/yPrOqqgrje6/y0rCYXeGOaJStsnW5
df5qCdosQFZa4cUqFUcx5SN2uotzc7XqaKKbEcOzOEk1bw/kZUHY3vKxjeu6ITmUfYq0rpKtM/Dn
J7ky4Aw6yBEAJaZw4uTaHmL8VYfNc00Q321yRKR1IkyC4yizMaO2NMJ3KhSsEhu/carOKbPM4vW+
YaF4jVi+4lN4BXk2hJJ0SmagmYO8xRxvYPu56uJGFYm7pDOEKmzXTLP8fMIDE/besnqCFrop09mS
hkaKlUBuLz7xoA26xAnphNpMc8MdCEQOyVPonpAc0dtZmHT5kLkSY7pKIQOSa9nd7W0/wQo3Nw78
cUkWL8P5d4yBTwjmSE3AHO5eTvPs9uGMrTYIbD/QLIPqIQH32UuMWBTRGOyghhijW8N5vkeE45la
szbDlSV3qYJXfJRZNg9Czd1cRd1API7kL24jGb25Q4ormOPvHZMY2zfafYgt8E0iSDn8mMDOBcks
cPUowL5X5hD4GsKMPzo5ojTtBi5A/ks1c8FZwZ5bxcLh8gKi1+kJd8ahKun9S/lfhtdYX2s1Vp34
s586iDNgubhrKbuLpHAI+GQqhW57Cg/3F5IS1yLA91JFfN2Zg3xqYTf+jtVfzadfFGnrOGQKMD6s
wuqxLJNqKV6C6un6GCpIlxfw7jbXOAOnQp1KmvGt41lLzg8ux85jDKNO38lrAnW6SOqu3i7AMlPa
FDgck0W4GhMzuLydcFufV9Y07SJn6Hc96IBQTPeZwGAXjTdTwIXcmCg9dqqBcL9ZzN3OPi5gmqn2
M2j9nHCrmUwo7LS/b1tJs/pslpPnexNrNOE4z6rq/hSkcqjp/GsAv0wBqgYZzx2ZKqFpI2jz0D/h
0hXINifxH9CG81GVtz4hHpP4IvvgHeTzKO9vzvVhCiUkszbhMm9l1YNEoQ+ZTvAqYyArXFAqsJEl
kYJjfsbTbyqFVjruYhPuGlUtRGmbuk1NJ6eU5Kaxas8zPnRd5o9lHIGxQuX33IfIfQMpfrf5Bx6P
wmSotCnLV1q/OwY9PDrbnh9i3S5yGl9lCOwT1AWF4pBRSDcWXCqQMj3uHK85qnTD7/wJbKXRU9pz
BJmvh5I4K/kITk8QnuM1ZfPDIVOjl2Ll66qmyLyq3OwYjmQjMMO24YBHgx3JXD+EXUkn97UmXr+E
Ye5pcnRZHj3HDe2jnAVid7SYYZCxfWwpMaXPZgrh2vPpkvvg1K4maVxtrOieNBu9aFRlyXSEq+Nq
JVFdb9BkM77idIufDh9UnX6wUADnUc9wd69WlFjOjUgDMv7KZqBl0rtt0K3NBXNtkFN0H4rsu7t3
0DDIQlgeQjSqRZZYyDKMj2ohNsh37bBuFv1qaLZpvt2bIrztr6eNSbCFJNlKaExsrUlvTx2Vrgn3
6CgUjZXi2nTxEhRIf4grrUjMl8zkQN/o8ckM/fVmHtyZVsHDvzu89AokBBgPBy4aVodmF5D+I92Q
2XCdC8q0MlkdPZFEjn8JjfGjWCFw+S7ZQADv6bipLlKaIv6cVBK5aRahmcsp5hjBMkLQg9PkuwHL
8xv5t98ZTyZF3SB/1PoEfVKkil1jfU1cp15w4rYiq7Wr8bvqzsU1f0TtqYmrBe4VTw0aya2gjJSU
EtQe2CuBkocO6VjbTj7B0d2wfYcwmYu5TDbUH1gK1k462z/VQCe6nvseTjWJKhX/As5W8M5mapN5
FbZV7VBYsQAcMZJjmJmUGyrKV1HIGNhjyDEnWDe3VXuTObzeuxq8ec918qABLd5ZdixnOlv11DNA
I0tBdlu9VrPS5aQx/JSWM8bHdXf+p4V74oMjYUWkvJMZA0HtKRJ0I4+yeLhj89BQ42fKL+mhIAYF
N6QB/Koy1Ic6uO8JzyWqxgrjzbIFVWBmXgYdid9uR7VHMuIWCnrttPoUbCEhs2mYg4mo1JM3rZzn
X3jXK9/WX/QRJ+nlPSlfZ3fYQ99ANtFkXHE5dUoPM6rXHCrRPEQqv9YD2iHELhLflKKlKhv0y4nC
B30UtPMBm9QL5HgXHWvsxSIu8Rge+xeTa6rWKHmoQyWV7RWEHVqNAk+xICHLiSL1vZyZEtr4Dez4
Rz6IcmQtwA/eO0vHwuTLACnMb0SsKKvWev408/4gLgdpFi2dfZjt2WUkYvolCAgeUntiiEWbsh4W
DC1ht93/bj1FYo3PodhyV6bKmQHBVT3DxDfqAeBO9L2mXHlQ1f51NznZ/avzDVLJbVtaGRnhYz8+
EzGitCPg5ifrpCG+vEfMBcu25IKDC2KRbqLNCk5SaAxK1lAGKllg3QMSZ4LFUXA7URLt+ujBPvsa
E3scCh24hUAJoX0cNZlsh7s874nQrWGLijOIL2AXsIlqCVj7fH1V30iltuta3d6f7b+UzQwbdBFw
FNxFsCbi3BIxEXYmSAPWDiqa4VuZP5GwPhXExSH23FEC3DXl8pAXns/bmj8vl+rLqt6zHm7tKfP6
8iHM5J9WA223TCYumL8MWSDEDN0IaLBBL5GqAlYg7bXtHe9sNt98UffU4rx1QJg234eLgxYQk5tL
hgvFd7kOSC2XxHXYbuoTz9Ba3mXxn88CDVynW+9+0zCCCpmCpX//FlI2FEtdGKUb18ifEDMelZG5
5d5V0epLmtzgiBRi3vRarWVqX/q3vtNKMdSN/FgH9X++GwY2jQhJXM/tw2yLSOdC7ZLlUXmP1BsC
BFoD+tqJ4SK7f3l9719gb0qABjFxlAL7o2l7WdV3w5hxEzF+9Y0Si1jb1rIsk6DJhZEqZiDYhO2R
RdLmmL1pDdkkgMBFfUcsydqecPDXPIijwOUyYbNtaz228a1KdShrFJShOMb9uaoqqFrFkFuDl0Et
HnOj3xNMwNggMb0M6uT5Zqsm4OMwRhY4DeWulRZkD5uy6pmgQgaTE2mcaWPmwmwijhQdGtx1q/1S
UbuFIAZ1brNWN6REpCbdMSDMB3UfbEjkuuDx7PhHSwDX49hTjXkqKRacENa5nO6eeerS4Tx6JGcc
d2UU8FJQwuwGad49lC7m+0m5uV9dEEOJqw4fTP8acZiwc+aLBP3jAZet9aRcLXtlNnSoREJyZe2J
EjZ5wmuvaSLhIQhZkBunorQal0FOqk+4HKmDl9e+LAN8oUx6AmCouPG6kA8r3P9HjDXQEupuVgIr
HP2hRcrgpF7F1Q/Swf9clUWHVPiOMrQkuNxKkAom2Fx4MjGFulqxja+VQEJpuTP2VydoL7RUI5Tn
UaasWQ+vsFVqWrqEHEnTyKuGIK/02JVa4xQBDDiSBHfod9ANvStjYqtKZIpTWHH+wNKWZAicbENg
XtE3e4wypsVCdIqdbsuVFYZUgn4Gy5tljue4ACeRMBulvEEXcKtmPdfXoq6T/c+cnsCWlKNEK1nT
asB/tC+tUXeB07Ht6nNT2303ZCQiFOJ6O5L5qrvPSHpbnt1RbT/d+R+kxCD5JseFEBl3d5atXCV5
wnWvaeN2xQaOB5ND25VOVSF+Fp5vFFT3MA5Lj0gIJia+/muCHpFKx5+L8hAMWSlc42+KSbsa7pQm
MxemGWLl56+PyS7RPQUOQf+dcqUka/YGusN202rXD//j+ZQpFoAtEASqebm374vrrEKLE3M5jIpY
iN22oXvLQPf1kmFiK3BhsXdRBWrbbi/qUNeCIAAtlXBNhl+StphwGZGf/mpGSUWG0+FlFfVwpguf
xEXl72ubRZ+XbEfMBQPqTC1ITK2kjfkfyGkPdFGXczpitNagl6b8rGwVB8ZgnrlDJUd/HEfJi/7I
QX3DajJWbmibQxudAe8ARVNf4rFegeKaBM8TD5xL9czAMYZElSu+RjdMZ6h5OqfchLWLC4Q4bm1N
ednLuHZADIs4n+KLhBeHUj5/E3v+FbEBdPBk8+1dFsZYLYaRHjAt7Op3X26nsD5KFHzX7FZR2FBX
+JADsyaesKHyd1z6nHn5YqaQ7knHQMUc6DL5KSbCcplQCLuRGHPDab/Bldi8sIhC2wzv6qQmk9L8
L4YBPnlBlwFInxsBxm2ZTo9ypYeVnjiBuewTJTtQ3Cr07+S0zJmTnjYdFssD2G9J+mmeh/rHI58b
sdW8aQX3nfAblgf7uXMQHF9HrSHnurAhJWFDvXkSm8PVQNdvOTG3uLgewT6pavDYajTyJOS9+PE1
oDV/w3RtcXwpzN3+YZY+LINfcT1AwNPiYHFoCtNmoPflfwO7z/ai3QHvxqSLe/HAjxZmdgd50EPZ
l0cC8A6eM+CACMPZH4ol3zjmUmqYPvcX4iI5jhiSWddZ4lGkQ53NFzqO+qnMld6eOikwNg49/ZyK
xuquGi4WmQ6USTCYCBQNHaJtrEwBm9MqJeZBA35xyvsMHqivarjIe/GpY/PwUTjnuvFErlRS46Fp
2Ixp1cIc5PLVdEKUiIgVn0Sol/qWm0+oPCIrtnMcTgccPO17GikDOkNiXr2dDtYPaknwqUZO3OR7
QGrYdZ9YJJnxxnPgM/n5YW14gkCg/+RGUswItxxCjksEFCuZNgroSDVAOEm33G1T4G2NiZLlJto+
nR1ziSJwlO2QtibuCDAY+ChQj5fcEGAaCwrI+eGV9sU3BwcHOnxEqa8uAQ9d6BVFchSRxU2fsNKk
z6z9fL09TtXsuVANNFmlqZqs+zEhaytKORLenHE/yTnqk7zipeSAOTIvwTSZ3vg13jURgqayWL+/
fXsiT/MXvM/VOT0Har9ztq4qRyrcHkRclMq15W18RHloUbxVQn6h6LDbaKIpFw2KYEj/my91tieK
PZh5MdAEwtV448sosUXr2G2YinsDFcW6nweFYVXjFiAEsFwUusoXhhxoXciomSDo2Yytz/x8SUZn
I/rw8qhBt8Sn6Jl5U9bBSDDeeKsAcbnmslhqFB0d+OS282nmqGl/mgApxQH2cnHKekARgOmLAW6a
5bQywQzDEESFE7+7+yAJzKXqe0ZT6EwyNLby5/bxCTh/OYQMW2CGr8QiMJ+dztrFAbQJq0p/LaXK
a+7mPfF6RsGulze5fmc8OS+1o5+RPbuoHL5uEKwQJBH6ZNrJMfQ3eXZys07s4BFbfG9w9+r5Aq9R
digP7xY6sye6mnU1txiRw7aI7ALjYoDknnuFmcjZxlg4u58MxVh6+5onxH0pdGo2QXnpDKZVpA/L
GvoRuuWB72lc9ygvgoy4VlSMliXUxsuT/fuEwSB8kB8s9ICjLyisD95Y6CDb3xzNPgDhOcUqq/0c
EayAySOSEsYP6OfGrcYbf4u8iccy0aBd7FNJIQZC374eFimNt07PtfZFP0G6y3cb7GP55Kr2lrz1
Sj32jTdDxPNcS+2EidJ68ClMidyqraQox4hRuf7322bsrp6LpvQ8mC0ZArC+gne0WBW0CYxKeDXy
1rtjz/XxQndLnG6YsZdMu0pZauCMZjqGQWRBs3sPeEoMLUQst1eyUrwshffxpnGydrx3KSYYdu52
qAZaqHnzmFAOZkTreLyunry6xwN0Vm9HYoDvj59xkuafM7sMb9o68UsFKnsE8TV6GKB4ulIsAgBa
IWRmwZwsuQAq3rz0WhFwQOEkBQd3E/fOKuUke8HjVMrTl/4FZZSPTrW9/EYs6Jlo99vFjhg+SaeP
QVFgLze7ImrkqKL1QG/1iu1LmBrBlz8MIbk6A58VJ9fiUx/+fHtrX3awojehuecqlz7+pdpV0P2D
9KRLjUCixMopHj9xhCA//2zCPtvf+tujgzOT+hOMWktiwuOSEyq0+53UE+/Ao9+ABO3GycddOkAt
Uay+EW9RQi2qjJ3owBaoy/JI9OPcFgURcHaj0OkDNmJbwv0Dxb9aY7ZaerjDsZXnyOV1toJ72s0L
OtlYDXVSr65kPvpW7MawLGoU11V/FbzkEU+ZW1nbNZa42boBARQmYaLOhho1b1VlweRZL9qI1GKN
7sQGyHVI+RGGmI4D7qRhGHOTo31Re3DuOagFg/fW5CgcDGirADKFoC/H6guGvXc15SLgoQ74sQOl
RS43df+sKfnODXWDI+OMh0TPN5Ju1lBR3j3Z/EqO9tN6P7M/jOjS/JVFjbiph/u8QMYZlUPvNpZB
Io+nA5qoH+TSqTCNJzJCcKnAlcZfuqbMkZZmwEMRD4anM0ZcjkvTlHaV0sY23WGBTDdfxOTNvoNK
knZy9E54LjljV86xhwAabi6/Wql5VzjPbKWDdYUdJwF8qOxUp6G2a3z5NWvUgXHQPwyPv0GobCif
gAoriqFWVzC6CDxrRjXJFJmbcvRRZkA7V8mHNy7Be6CPNynpjJkjaBaZQvfPp6ZR+lKLnaUMuE42
Ue5NSHlASD+DNhW6J+i0Btc7BusvjEkV7xsUdN2uUi5Q2mwB8je7pL+lrBCW2vydVKyV2+RTaeYc
mTP57OmQtjGYonLsqZJ4XfPmrpibcxi0TWmKyrHhdxnOpQah/OTUrMM6ffL1VTeU7w9GkgqfFxBA
ldF8gv3UwQzrB39HA8JZlhN4dGtp4DBL89CW60pcg6r6qNeypzFgTNpYEXqK8GVuSrBr2vIgiuyR
PNrP1ZvlqSGHNsNUcCzj5RhklgHnsHbx0lH+5BlUymX/6ZqUFwUQwsuVF1JJOgZtR0wmyKgGQQsV
L05e2Rn3nXYwagr1ff9Q0ygEZ+FXIVgrSYu/pRjUeOgX+8bk+bvjXiVDJMWrtnjUns1iW7YMRe07
vd1CBHiLEYgK1scyOr4tiBQ0z7PZ/iWVKEojhvxQ0ELa6BtftT+/6E9kbohvtzJz22sdGxFPWpCL
4TqQt8uMmBunSSn7qjVW9pNa2UxlbzUlf0Yf1AoRtVAC9RwAu6l6/ICtNChMH97Damg4HGHSH7M8
wXAtrBFbUVaQ/PhlayPm6Y/l/Mic11QMn7EXVbRxuF8aA4WRmo7o4Kh4WnuC2xjvis33DwlL+zzB
GzKdA7AA2ps4oxqukRtjkJogZvv9N0lXm1P2bGFubpHugIqY/kR2J9BNcKTaAVG+FoOCw8lxU8fD
OtOKtaea4vdpsuWahF5J7db4trU3KlWvKtL8k8FGZV71tb6a82NvJS8KFLamnybiKHyew1WGeWTy
avL5ukxxhhyhsTtVhjedmMHYX/YWXP+XrwTIfd7wTfStT64JtxandPHuK6PaZdkk0kUntfwm0Rhc
ml3bG/aIPzD448i7/fehe9F7NdIaDeHusf2QZnDj+N5QDVqUtrmQOtwpX7WgajpQUMCLbKpLK1b5
wnyUpPNl8nqGFGtkrnD1GhElIoaq/ioHPy4kAI02YrYdQFLunzLeAi1OrivtclSUXoy4PAc3eWmI
VGmCyIQfD+SqWIt7O1IhtgJLWk49pd/POmA1ZJhnKcwTWyFrsMtBvBPF0EYQCyPb+91vXdwCcYFG
uQNWnfQrj/wp7/IG2MJZCkSz9t3EjF0Jf/o0ZTpYtLssD50hSbi/rBE/BlbmoMWB1LXr9AnIDOWC
vbqgN+8nJxqcgIyheVM1MbYkSIOTq+O+AG6ojYhuOyH8ZVptFEEwPXfbbFaHfJzMYuMTDQer5aOO
S8V1io24dFNADG8DjmwrnPm6Ozg6hoDYJrWe4FGvHKMtK7yfgoxCXUZMjqKeC8uBdl2AmBOWNRwH
SGiRBCJQYQAYz1OkbNZIziwWWXE7NGM/oFx9c2unH1CUpkAK2e/NdnU8D3wJpv0iwuCSORPetxOn
+/NIJP3Tbme/bJ+scfOkA+bYQqtYaKrhD6TUJ5yObFBtAE0aCMRJ9f9V36Gl7j/Mq0owBAg1Y+05
oNV+0yNru44RrkALOeOYuhqzI2DB0eVuKM13z7yyCT8mZzJ6JzIi+mgOFn9hVqgOR/UNR27YWJaC
iDHGw5qFW2y5j+wF2VxHJ58Urxs0uMDRRA1E8+cbkvSU6N6dw9DhQH9wsWBXC3PHbP0j4YZ0+pY4
uO51e3RqMZuq3iz5kVwzdXMnemqJwEd3kIjsowW1vgwH75JzegCroBFSXfuyDrd9utby8EtOX4ep
cOFpxNIRxGtm4v+2/6RHu5/yofMRiNfjMxaMp2XOj4WN6zmM8Pmy2JasQtvqNJkNUV9v8tI+q9LI
iYxKL19Mhva56IFEvN0omCN9CzbvGPfkWGPH13pNVEe1jlIqhOEP50DdbM6ZZUziAGGcgYwbEbbS
L2pPGIHZbVJmW15fW/MjldIULiKShgca0npKWuzFWtd/hx/6aG8cj8o2Z0rbIyRqyeY5Bi1uOcux
ixuU8Fp8aLWUFxwLjGYH4xd7/Qp9x7ZdNJm3fcH/mK1Dp0Rk/UI1Zi82qJ9PTWZSek9cgKjzWWM0
9giqHwqcc1+ShIlyABeXQoMvg6+6+aLsHX1pe8OG53hgLrXC2VYrkKoFHccrJNxagznoH3WZmt5q
HOocnD8zuke8xaORb68/ON6+GnUq+MP7jif6I9IclV96bEqID61nYCqSxOmy62A51Frwc/HiORAb
krs0e27ND06sWCPPUxRpbYBL6+DaBe9ve3Do9ZQowBGsdxut4VF4U5bC6JSjYtId3Biu3szYWY0E
s43whiQNSSC4XlLbqlC0wD7B9eo4D1ciQHVh1/muYPy2jXphM8FZRB2CA0Jqs70Ll1UcVOw881FB
5RsQuJQZhWA7X9BkApLjBBMQPLxDJcRkegs2zxxwNj0NYCCLjXscj+7towAThM1DHzERgXxGK+FO
bDHC44+Zbd3OPmHt6o8Nv4OxqKocXkL8YuJ2UAOubVSdw5PRfPmvubq53Fhma6Pvth74XAuhvH7K
aqjUwD8z1d0lqS46jnuM8IwLG4huf0yeCMxRV6NI+3P5sDTPVeW7EJJlcGW8j0Yi41XhODfTng+Y
xrMQOmayNaRqBJB+AlIsCzHQcXs18JbqJcFux8aVuhdMJUsJBnRL4cWN8DLs9ecGqidj9mecYM5M
LP9LlaLvsj+JLmHksWZLmtIlan7II8EggKW25zid1H2bYKXUhA6WVpsno6G4Md6uJp0YyWA4cDw2
5c1DJQ2aNdGZ+05EoRkAclfqueoHcrvLkZOzvnRwum2ViwdyqkAbF+P7FtsnHcWj3LefQpn75DDx
FQLXfG0GACim2pazQi7+2GP6G9Sm21tlighPVzynl6JdNvB8S7l+rP9ist2PMFtHtaRZm6xafQvS
PDxJnInclWwBoGxCpu/kIy2bsne9dh2KzyKqfvg80M8YpCyeYfdbFHDaAroRTZUMfCJVK0ppRZgc
Uzhw54DkLSYvrWMiPj8E5rQJilFyqFo1nzLoHznna7+fLM6tTcIujaOf1ntpOgu5jenI5MtEBKU4
fTy32sOsxLyqISPCrtdepQn2jPsr7ue8YZe23GA7iRj5rvG3ZJ+uJxZwqpnAsBTNmupgh9JdufhJ
NkdOStX57ELtllC559z2UYL3ObWNlo1rEdlC5dCQWtvS+lWXRGYaev/0lokDE/zmHqbxy+gXL2d8
a8VhVRAb1bdFKcwUJzhxDkzf756g9DXdbDR5KtKIJar0PGxC3ou2PcRcIO8eZPcVUa3avMSfn9x1
lUgm7EIkYwWFiYM9Z2y5NM2rWlznGVYS1NPKH3EzmMB432atO+NHbIsJq6LA7kG+0vV+NVeYs9rs
WcKrvxs6MWDmKjzTDA/aQBETzCC0ZvClQjx/mU/2mpMipjLNWyZDgQ9b0kZvZvggDNWoqsGLFS6n
n7OkATiQwyHVZHQuC+Gz+7JpV/4Rl/RXh/GGpK3H5gieq6jxUdAyXe6Fh//S2DAB2Kk5u4lktGUn
TThyfQX2ko+o45tQLIq6Rjn4jo0LAdbaIcb0s6NZ6TS0a4nCAHzHTvUS2dJbwMIzJtthxPNcEP53
LXXoCZDFxMVgNXPP95m6zhP9INDBYdHSDKP9PwoMpx9AgS6e/2Hf8fZKtpXH9lQtmrhNN41c9pae
ZHJJDvUSYz/nJYbWStkDf+WmvqlwCg6c2EFsPPA9KtA77815IvOymVwxrpiPsDRvA7wS7b69hgXJ
TkMXVQ7xpS6JU3RIAqnqSJgOAzC6XbS2bcYkykO6XOEjsjiAuVOmQ6ryURcljepCMLDTtUDm269I
4d7PDBMBepgEUzGI5AzYZdmBFM3teiJ6dj6JJZ1Mg3r/FqqwBEcWXEzhbzCeFXd5KZADRGLvv8+q
i24KVIG7zGDTAXur5+kXNBoVDzNiHknxbLDVnfPREYtYsRfTmBwV20HFicevY++uvIukRS4wUnAk
iC1EXtgBKXTZDP+YFqcp+MHi2J1KKOfBOc8ScA1JPNBy80jb/4BxqZsV1bf1z9hJFpY3krSZwXw3
18ZdLHmq0XZL2vOf2En0Bbwo2dWGFW8goKYCIknf/dvMOPnkJviYjlgPoyXKmNVwIl4dyQMIXUb3
ojzrNwgRi7ESUe1GZxxDmG8s9MG+2JPckbveOCS6GqKMWTMfASbDilu/BKO4iWVqpNlWLt9YBlZo
8+gzOWX793io+w+nuf1m00/i+w5CwgBqm18Fj4NCYFzqOY9VZv2rbGMp+gJ/F0nTClGeygLMYAgZ
XpOw5Kl9duME9drepe6vf1nujDMz7EjMl5ScC7CL6DlN5F6T5rF9hPwPMm7QXP/Y4q2T2Bgq9/XF
1DobpibYbzYlbZs/pBy1LyI77vZtxYnTZblOfSTZe5UETWlzpB1FZ9Ts5HREoDPa7WKw2OwKB5VA
8rmrXJcgrvUe1y2hK2IZU0+3u3lv21xL2YcilfU9ecOqUsWlccQW3omAPiBoA/hntF1ODY2KPRqE
TAkL7TtYg5f0hemzH/j13RgotLh1AXErypX7LEvjAPsK4WweWxIyLjurFJYid88OIMcCng+UzcAm
PM4+dTFyLmh46a2g5Mxe8xYJr9ZKWlsWPXZPBFD5Uaeo+ruvdafa6R7Kh8sWF9pMyONnCNZLkEXg
7GPv1TdtCg8UOJ/kt8WxBS9jam9GeYrlOVX9oBmo9OM6+nRKY8lTNTHDWtcQwF6YY3o6PSWobd70
tu41mqZD/ax4dQ2Nv4JC666vmF2mgW7t5SlPhk8HBAXuvnJF1AcIX2fOXiXRdHQH2sEKsphL4HkZ
ndTeyXDtV2kK7n8pX02Qh8Uan3/Ws1RbY79wB7vDq+R7UI645X/GajrQnorDjCdibECGOup1SJek
VO6GPaX/trgTxKkSTQl8fYl4pcft8az8CBIRhaThEDabqMyJHoHWwDCH1rXgyYp6ONG+74UvB+Jp
yjV2qkcx9MZ/rWRz6ipAkLc02jnzZhzK3+FAvFwiHW+5UrFzRMy7LnC0CXhNN1cie7N73mMyxfCq
GpQwSniUCw03Z6UJyIcVHO1wXIgV634/0myiK2CxR75mFLSyPHy6bzmjJuImpI50SmC6GFiOFd0F
a+ore54XFialUemf4aIDrv0hH7JHLjqrXgy6dxLexeigNpOVBc8nmuJykZdf0n1O9KQXXR8szcpt
y1eQaWCzokA1rs66ZJblD5P4RZGGsuFlITCM8B7WmvXFhxvTbxNynyXIwOU4m+AQMHoYB9Mjmr9e
faj9WCP7YYkvF8Pq3MCMNElhgW1TmXetk/k6YxpWzoLwdhWMuevnk9CImMulowi665PhMjd43U2h
diwbS3yYSSWLLRFKYB1iNdAwPLQ9gbYfo2tWyIjwEeVBdXTFoYdncxyvB2Bk8ee8GYRo42zcqgNg
QYBpSFC21QQgk1vyzYEbN+FU7YncD0nj1OIrIDyMKVS59/YxJuuLzmj+/EpAlzn/nrtx7wXlGx5w
9YpwDxE+ni3n5F8j3w5LuszBMLClV8E4bTDy/Q/cnZD3bm3pzZsEvhEP7sv3h86dF7E3rvVK3mFy
Uwy1JXXkFrpfvrno2yw4k+6LGhP3rcrPvkQQKCQtfNpdJEPS5WjBCXLd5dG0zL+WS5szHDVdqHSW
Sb3RrP1CsUa10fjcjYvwqMp5E3+jj0JJb6ONvKwleUwswYJePZwG06odetj1y0f6ZB+VPW2emfIo
GFc3hUN78o5+pgi97PW7uTrd/TiBcYd/ZBHBlQYuD4mycPMnGbgLRGkoby2x4qC8z4cwBUnjkN9Z
c1Db0ul2sWQ/bZL7bc+v7oQAKudQAIDFlVMOcLgjuNf7Ct2DMM/0TX43mSfBRMeDf6zP/J1alM2D
rILc+qaw0ZojmdFRqn5t3szslDxwkHzL3vCDwrseZjAR1jSalnGoJw0ji021tFgqdFlNfQWwstij
069ix3knqT2G2I/aDcaHcjwTpJmpI/r/Zf4+QIP5uWxncf3VlOu4k8AuyYHadvv80pLI7RY5gbm7
lrGUmWL0hY67dD4P/gvIkJTNrGu2vaC3p7leUsvxG1lxpoFH/NN/Ej56SpRgyxQGIyVpKOfQLq82
Prl+fMAlE2hvOxihNvGSzwsJjivCzOXlgZsytVMLeOxXoMDiHREUwe4VRL3vsBOGec21+0rtUXUh
kfZsnxxZrrbtr3LPbid27LtWE5dWDt2N0Bdc+U2ve40eSTqauAN6bYbaT1AOKeD5oG6q4kdHt/zX
SQSWpuNR1IFbQdKCMAIXQz87oKkejKXNbxwhG5gD99XZmIr34zAj0uBU6sutsVIP0411xaaykQy/
Qo0sQi46flGpHCelkcReEKrwnf1+MrdufUyZHwWtTHFaNH7oVQyiHAYnTH9+eTdBGtbYahpMWpi5
EJYpAMvLPELivObKi62YoB8xseZUGY6+T/ooyt67E0otBtMG7ICB6CmNea1bTWLboJoR+nDJL9Mk
w/bdCJsCbRxNP1JWC5qQnUbQbDfbcobhdJzM6++pLq7fU3m5wVHzRjrv2Tj1d1gzVYLAwn4mJIGD
2IP/3LCSCcxtC/KoPoB+JSrYfcX9bkUbQPj6cJmK/2LdESC25ITHml3isEZwmK12l1mVZF1b4+6r
KM7xi48lyckeYZFcQGhK3du+viBd6Tp5lon4eGPZuXe9UCkMZaU7wtvOolWMPHTHqfNIUP6fcihL
nFw3lTulkzfDZXnB9kXnr20DB13eBeVeRrcdzd/SJ1wpklPDLkhOAkDfmaV6/8WZcR0jNnHvujuc
LS0TnW31FzOsdpIuSXKRyksGK6gVmr+XJcBIYBHXB4SBLpoTFPASoGHnKc6VANjgTYFZjO8a8nT6
4+coPdoPEt5bqCAk+JcVLQhp7xUtz9XKgPYFEqtUcqFiWLZihkgjWYPR/jO4cDw8yZdB/GvvTkB1
yBagfVaKpWmcalXrAyAADJHvJ65BaMET5Ea15TYBFycItcAc7QY9+ltBf4C842k+qAuI7tUp5Ofs
PaoeP8Np+e8k53Bq47xR64SPQp3UECQbZ5xdpNEaLBL0HXZMpfbdBfqUuDiL8lqliOZsX9tkVzjM
F61kO1cz0bPKQVJTko5iVrG7FXkkU0I8UyvLHdSOh54IIhD25DoW1yMZTgmufCW/F33wkB9stM5R
3Is3Opvhfpy7lk3wMWtMY6r4Zdr5sOQFXJMpOLMkdLbTImOoPKQ59b7kUCKQzWubPr0/Bettt2mB
n0WhKHxAWF8Jt5w60lzeoLinl6zqy/5nZc4SY6pZMF5bwEovN4OkntN2qGQ+hfCc0l1W4Qi0beW7
IVkZDiA++HviAN8X/9nyKwInCRDKr3yh8b4bqrCTlmgKA1Hz8uTOKJrAQiq2C86HLrzPM39hPcLM
lGxU9CzS68n5zcHu6ZHgUcbbkz/DiyUCQbyZavHlQDz8ZmoT3uVDHEyfuiyKznlBuXpsvx2ju6yE
B1nID5Pas9ZhUxePk0eZ3yXOxbDNrVW36O8zX0FW0DLFKvKcoP65MyoaWw7bHbu94lKcmYEzkyyA
5pnhYSzmz5TGMUSsDh5Dw3EeZ9j8OTJAjE/w6wEEFpElDXo4+9+F+jTz1EU3giPuxwCBQYGVx6MJ
C075/n7l3ECK5jJleHFXYwIktD0qRcmFzT/smZqs1bbYhqS2thvcAM5x8+P99c5/xFHB/yw5n5ek
dv+gSkTfHxYtyHmP5KsdTKaGt5Rng7WgL6KsrZn8BNDXviYIb7OeDWpKyk0AxsofjSj5nv7ohOTW
3itN4jWDm4m88UsZnVdoSf3Gih4fD56QS24iGsLpm4tdPhSjYbDbMiMR14Lejn6V9W2Ek9H3YtX3
GFkDRM8nKJmO+I3MoEqzGBFRUwSNkdHTTVYMq++UzUh+Mu+Bdwcm5RZCtZptY4ESz8kFTkBuFqhH
oFzYkDVrrcWGZI7ojUMRzcqyWUbfCeKuEfJTfBveMuNtwl2rBD/w/SeFGn0+c49cbKTblCJ6s8Kc
/oznt1atyR572g/Ss2S8B+m1zTFB9mPb1ts2t6Af20LYhwZdh42y1uCdTlSqITHdQg2GmDSCDLdd
2MIMA1KIBjV1U5ScyE3X3YEQVc678Li62PtySTTF17FWJTVdX2jJ2Tp1cJ/sSQ9bsCJI4lwQW8Tm
33H8gc7nsVAr5RvMR2No66FmjlA+oyiJ2DH8Dvw9a6Wfw/MJ1kZAEAiEy0mCrjw3YT/ZTdJpa++r
2wvYlxyK9X3hB5IL392XSr0IZ0iF4zbYj5JA8kUgwsPQNefQ6jfy07GH8yN4tN/+HUiAemJAg4M3
o6kWntEhi0Dx8Fy6BoFBgcY9LYGsFwQph0bCnuEiqoqqLYAsIaIQ9lR20WM8TX29sxG1Ka5ihorP
KF469zX2YqzaxXQwJF9flDFYFrOnmU8UROgCQcLhB5ClVitKuEq4I315+lG+a/hi15itkmPdjjQZ
F0sVZ90Q5K+Lcw9ApxgJ8V5voCNU4MY7RTGPsQQc2dF7DrO9a8nQR6Xp5LLNTio/KFloQO7i5sOU
TITKQu+XCz0pE6HKnJ9QZs+pp6dstmjigY7fwlqwMLx51LmbriA3RpKBBHAEMtWtlZoOnSccxykw
s8Ltf07BgNbgODzkyCjPEntej8lM8ruzWPLaPiRqAQvsark6cSJ44/+Mtsjc0LmoxbjCRN3b46k/
KbhxWTQh8DnGU6nuAO46dBN5DszHgusjbCTl2wBXNx3ub8aLCwvW1xjuIbCAfvRHAkqP56EhXb5h
LGt3eG6AThwH7RXcFIqPtB1ts4kgSscLLvuLP1v3nV49jieexeecaxm6LsTLq0zxHSQwR1e34aS1
iok3R+wnViGcA1UFaxHR6lQBvjHhrmInWEA7Uxl4bTxDI8NgCR8AmwJqXAZN3dAnMOauLHpBEQ+3
P4KihFQk8TCwRZ0vHufvlxVvdmTWrC5LFIY79KsU3V2OC/ZzZKam89HlvsHrf6uPGzG0M4Y56KR1
jGsb3N5A1tx9YZNCkIk9SnlIM+dwJGXeY9wahP4zQFND3juKfT+A1/WLFhuecNanSa0yMfDBcvS1
/6FBOpPvgw3pao6gkURv8wh+t9/A9Wspg964WbG6RqpdFLAFS3HzxinoalZBbOdqwb5kX1JdCr9+
x07NSTPs9AjKPXEqjHxo60epdAPvxXCuR+eBkmrFFa+Xft/RQzPe9Ar3dxB5dSFpsBVOr5V1tJ89
ROBkWZb3efKcr4ueCyOdjzWpUiefEIgUs190bye97ORRLIu+6MIwbnegu8QuPw8/fhpNa2WnO2XL
qv6OB/XOeZeiKAu1h8zctgmAPXC725RfL3JOUUuinOcfmgSz0kXbmGNe67sa+sQ8XXtWzJr8zeOS
CZ8eCVhu5YxOU0qfIZm2RKZ84Ro+Di9P9qCw1C5f8B/FydsqlrdIymVDTbu50MV4T2CAecEeXOVw
Wnuo1I/VlPcQn9mRgOv2qgXUmuvFNjgOiYQ0NhLN8JfrUH+EnMBWBhe5yytXEBXzjW9ZjGUOTSe0
HEI2lfn1CEH5MK/mle3xtViFQRBHgVlzodzzIXFsZPoLA/zkStUsZcaQSqefz7MFrAmCFtiuhAPd
LZV8ENl1T3jJ/CG/d7+5KR65olsr5mFYCQUSnF5sqxfhXTmWb5R0ZijoRcUqfhzPFWTuS3Is8YFz
ynvLRFsgSgwJFgnf9Kkxd5iNLhxPhQPF5+zUAEXlH/+CXYlY6IVIQg7AbcOHUoZeiyk8n+CsuMe0
nO6QYemFAJvOGi8uh0XlGcL+Lko3Yar1XAuoQXxrp1SP+RGecMG61OO2uwdHmr60JuHcx2HGOIDI
1AzuPZWVF1Ae/rUYt3J0SSBPTT+uOGwUK3HcZgbrxAr03ZFn6MRRL3BkafmB9kP+nCiMunfiXQ+i
iBNM9XsoVv9q3zC5yO5EPZ8Fvn5rq4lUH3M4JNRGAk9dBw/TVDC8W3DEAKEfWUiw0bjaMn57qaOy
/sAEr7bxv0VZm2D4L9j2ni+mrYts+/V947XL3ykPQ4mSjV/4EqFm1apeQ0y6iHqaJxS6OP8yVTQx
J0DjETZ8k2CB6rjZZkqn/NrpRRBv2RUJZkwQ5gsYIeyAWk6jhCNdx+qkgrMww1rXAcOnv43hRzoU
S4bifQkdcRcAddLv3YK18Rs1/LaXRDrF/iQACrpKgzvX9+XDv8YIKk24Xfd4oMIDFqMyW3YYF3IP
9tR8rXg0GpbSdtA+5RzgSHZtlvzzoZJimxSeysinvFQY06VZNMZiUcGUUgqfvY1xm5SMh5WC6WpB
25oLG1NIZdJ8zGcC6pM93cY/ECH93g9/N1oXcsy1Nr14w7rIk1rsq+npgWdYWK8oONQgGNJnx2FY
qfV6/FfJtUvMVcVVx0ohZC1U1fcJfr9x9qIL14VYWb8eolprMXU5MYBJ5X9r442g5bsRNLiiRMDJ
t2W84ynHDVriWZgbxKYB4mgVh7eZfGqpBIyWZsub2jmt15StiHiUMwrCNQRCLPFeMDYevuHPWdZz
LhpWxr2PvzxKBr5h8bwJTklfl5GVaNFVVojUpP5o1kfFz+u9omiCz7BwAoKW0Nq4fpDgWUTKXScP
/waIpZFrMc0Z+VjIlCILU0AoekyTx1DfYDOMbPvfhQ6dQn1MOHWPj6F6IT0Mhk8gBeNjIAxWfn3K
Ni/witMRjO9NjiKRmMj9jx8Ue20rVXxEj2r9YZzOIkeEdmbBmrKESfvVNUE5M1LC5nTnUQFWTWWo
tr7bU+PZkuB29+3uhrsXhaNpr7i++XzDnKNCMGArEiMtTDcrad1+qJrYPt3eFvmzjFZKgc23wVdD
lBFxcHmC1ZiuljNxATpdRb8zo5niOt0DS15uZwOhjmlpMervRqdMpSEn0jFGQWeUoao+2jEkXLlZ
Q2pYNFC0HPHd24dApeArz7QxmnRfBzuFOjH2ZzEkwJwBcaPQCKZkQr7K4K579vbzbRKJHtkwKBdJ
jprUoExLyq3ef82ZbouKFA6CfMuOwKETL31lL2OPZhOjS38vQkfm5qgOF1L+BqcN0bapTiURT/gE
TtAhYocyMjeD8QsgURsDnPXbYNHR4F7PlPPOi3BSYwSX2s6CoLYS+pSovcFdo/9o0iCFroZviP4i
CCXgHWSoYWNrNmZza5e8ad2koaMhU3L8QGge3UzR0gv5nbrzCThTVSi68rppZpJWsyU9tk2rPSWT
aDaEfuRWL0gnY6SF6rq2vrXQ1NuMbioFGZbq3+VptbIoAk5tVln5PUhKM/OqEvOmVm3mxtmGBUyY
vN9WvZa/6ORPxz75sASMA+w5zD9Q738Xl5inIkUvqdHJczNbD2uFXC/eW4PUkKjpCnsZCjlfT0r2
CcHkqOcueNdQnvLNUMgVkYLsqCxCOjSDId3I5ko2lMM+iG5/KEQfFLmRDVrZED+6LWeULVzJyQ+O
bFRx8Rw7YelmqBHTRZ+FluVLyiG3fVrIYmNKROjDkvLtftNKDLxgWb6eOttuvSOmpfHqXIvM/p54
6upgE8kDcivB1OXgOapjC7dt8I6BvJw/M4dVmmcW6gLTaU0hvDTEyB1pvxd3cnKisaJL32Af/zPe
j+zMmq1vccmFgzJIpFLEGYa9vhM7UPg7IXEZM+faVzVpqg00q+QbhTn9tyRFkjLNsY1bk0AxcnXl
lNRSy+mcHOOYAsYtF87fZFmGQIFIR44YCVFv71JN1Vm+XYXfOdvI68e0TV5qFLzWaGcVEPo6BeUS
LWoK77ZQSagfqNEhMhi+vJ2DEVVW7yVcifS+hkM8rRky2NlR05ZO4IzWlYPM5wzEsxURdiyE3ti/
wl6AIRSKu3sXTsA8CTE5+h3LsBVV8Yu9/emhzkktjYAHGHXGjLgbVh+Ri3bB1vuFBnCSGRbP4drw
F6YqZhWhUdtJaydob+ui5SKbR3j3JlVC+O/Up8xQ7sY89D6A3P3HQcYRmq6wrZ/2mc+ZnJGYWen3
niHkwT+thpoFtp716jpbhtFx71GmsZl85qDMOMSba2RsbhHqS8tOX2E6LBbTkuuOd3xDznFtF6Ql
pKPCU+U9Buy3wYHeEj2rbPE/G10PhigtgMTh6Lar59C2e81l4FWoswOz17aU8pzD3Akj0EgjhlnC
FCvWlregNVbbsw46OnCEHFW59rMuoAL5bFSLm5Krx7pWfDwksMF4Exi1pQS9KIMlG+wBhm3TWU+d
qdnO2/RLFF1pGAQ1WVYb76OvMVQfzqXqNHekFSDX0ZEtVBLBxDQTB9B6Y+gOVUig8BY8qd1drMZ2
dRcA1x/Pv44HGcHdfefZhioZCEYNuFZbsTZ9cIMoCadQOJQh3AS7VSUAtkXbr/1n9IeccbajN6/3
0x62BzrO3qOoqBW01TVfyaivAkfb1s2Fix4lWWYaOrgyMo4xtthwhQZY3+r/2klRekrMCATI7sYY
btlufxnt6ufyD13/7WNSfHE5eyZ0T+q95jlctCP5ldhls1OG+5aWBSXqSXYJY79ZO3P8j0rO6krb
5BG4wMkmt9ET1ugdp7m2uP5PwZusTZi5pziGhiuPIfYdyNU2S6TxwP1w41CrLjrNF8auHa43jw/M
mjo9pafLcOENivPFfZK+juQ5xvr6eLCxtxQ+ciW+aZSsgnNzQ6hpAd3LBlmdOhwWlx5m+A1aPU1x
u+K5kS9/wdV5gk9AS8u6eju4suG+E77YSaGr16X9cq+yloNbdgj1v0aEfgGhTAJLdMf9IWkakDry
4UxHL2EBZw13520s3hqOcj9GMs7UmK8LvDdD8Ww/IEy+0JL5QimwB8fUWz0Nr773rIvMSLlI3Sml
x0sqeKTsQJk8SYZQGEefh+Js1Y6l9Qr73g7Q6OkEblW1G8XXNKeacs4mZ96pnR9yfkRhERht8tWZ
d9lWwkEP/DutuOtIZnNOh46KB4Zvt88Be9iROdkwEV8tswWf3NouAgvTisQ9iOuue3FAngc2cvj2
HbLguoHLGryoQGrnvxCuqdG7fnjrwRq4w7TbqjoYbpAvsjOPevX3Ibyz9AnKTSQmzf+dWGsp3dJF
eG+hCZEokrq8fZROkam7QrCmbGAfVy8Zv0pQUmvVysEp9l9RLSnH4eX0vOniGzH/FnxvODPaz2wp
g75a03yzp85KWwWPFo8rR43g4C/oYhD0ixWiOv95P2LOOcEILE1qfOd5DwexCecUccKhQpbqo4iQ
IxWhPsuRK7CyMThccFNI1UW5ksYgHCXpTGsMM2QQDmsOtQ6s9eG6G3mMeXUKpXovWVGzJmSseyUK
FmL8dx9pxM59aqzaEhV5P3GWLswNht11N9nKK1vH/YWFy1wyzLRuY/4Sn39Qad1fXqdPPoC9gp8Z
3fiXzp9NHXYDG6AiMGLJNelhJrMD7XIykOj1byiQuLDlSEPxu0KImhUJh9h5daL7s1inmS9hI8K1
FT37wcd0Tqs0Nxte8nvHX5t3N95OqUCjC5q/83jd8hS3hjRY8tKIUXw5C7xWShJq97kyZkbMNWN5
aEHO6nGctPpb5b4mjwopJYvpjio3fh1QHS5Zs8oic2lDVHOdl1K3Fm3tKn7mH9tKySGrXzrT0c34
3P+vf9kmKxSwknKU1Vz0STrcgEHdJlWALoSMgQWUfOJh7p7CTDvt+eBhQB/DMvVvpX80suRVa4PU
QJQo9JaLyQHZlPsi815XhvsGz22nCoJ4W/9N5oJ+0HtRfHzXUbCTo2vlWE8hPvOEFROY6Pq5OIjh
5igKRpqzXag3SqmK+vunwcJQlu9HotXk82aD4msXhiaMZImwaruB/r5PoV9Ja3Qo2F+lUl+nERA/
+Zmw8/B1BAeCe4dDgOKmM2TWRFBvFn6DDb4r+bzkiIs1XCpOxHIMCUpvXQh0hzHlqekaXcUhLkUD
FlzHFgTXljwPHj4yjvOv+M1QFNmt1owVtJM8AL47RSBUelfx0a+t6mVbxfZuPab8A86dvgU6izBf
+pmAWjcv3x/WQQuVBIlS0tHxhMaIOqz1iR0OdMzUze1lwxVq5zNNIxBaFCs91Qp7vTCCyBBDZYCW
cbKc0uyue4FtJTwW3/CCp2FgxQB92L+XHqZRpUkMdVpFoPnIZHO9jFgmNEXWiMLrXQ2+WbpPjBz1
z9cT7VBcWLnVtInzk7ZZHcmCvCD9VSCMV8SeT2NtcWXMi4LtVskKC2BlA5BUlTQ0RNEt7arESEOn
TrEMCb7PsV1eenYJ4Q2iCo8XwHWeHbbpSJCKw6Wyeki5lePEHczSu/4ljSQJ4vdzqGu9TKAdFH/Y
KQcgRjBBL2DjnBbic6ex384RziQ8cwD3FO+D+NoeAKko+99X8KgwgZRPAI3RbPYJ0li2Kmhu/9AK
w81EzpdZV8uKL3YhM0GGDBsmkvjP/N8o+PdCnDwJ1WZ/QftJmljGI7fHOqqOf6jTkgInNfzNdE/0
oKojcLN5cdHk0OM2oV0uDfdkodMGnUg4pgwwMWkQYp/Wq82sQMQMXHGzXoXpbeM17vEk12Q8k3Kj
LiFa1DNuxyxCsGeGK63Ef+3QyGtqep7GA6NYVeYteDYFxZwt+4o4rIpK9afYatZqhBcxEwSj7rVw
ytkl4+DBDEWTTy92yleU4UaIy+u4Hd9wWRDJgbqzpvdQT70UFdsbPl2PWQhTcs+bbB9bDvLpw1pN
SFXfy3vr/Uqh754uxd1u15y04qK0xauVDdEk0dAZcwiiLNKlt6r/+LGHYdyLBb7JLxmYLZEsGbgs
WHyRD4XZ+5CojfMz3EfS3gIv2HxzVOOnxn4jVsVmmaGvw2rPfKMTRnrWJfPG6m/XVN0ebpaXasyZ
czNCuMMym731A3gIq1Nt3eB4REgvGg1r9AawMd7dkwWmaIYrwlUbap8TWoCU8nB2cLQP5Qf3omQq
+NvE+5+ptWdGGpLCWPGiK+Xg+4sHK9qY3l9VsoI8/xHeazsUik+0dUx89UfQft6GFcpMk0VM6ls2
sGU4W/VhoWQpICG8W9MgTHR4stb6GYtVyy41n0zWfl6iIWgcYi5Aso/25Ep4S/8f2dwyBWWSrbvk
xinYEG71ig2XHOWR0F7iZCvAlUypsRRBUXrZ3fJ0YrR3si00HoAOE/DFfQMoW5ghG92gMpr9lcaz
Xwc5yH7BV+quRb/VNPChGZq1+uwYsh2ijhiUi2oGBtJcXNMOfvC2OTDTFe99LNTFFt//2FEX7QPz
wKlqLrVh/ws5lxI4C7uDcdqcorReBv93Vu73KWa+sUOkM1mZY2oMPRUArbQm9wdkFErDasRwkHSN
9pNETrMZOiQihPASEsvO6iOSeiqRgUlYNrSfQNn3moBTAbMsFNQdqUJj4OgKMhq5Z6ZtgzMfE37G
B/mwTsgli25dYWnFgdaK0PkvRfn3IVHUGOD6AOsNv+4cxg3ehtdcyB0czl78E/UH2c+GpsbnAv1r
7HKQRJqtMc2NOOLwWNf0CYuUlTC9m6UrkJBsX6UDd3SPSpKKHLckNwYTJ9jBaVhCfNQcTaoDjqDe
2/hD+2JqjgvEbLQq4BAxaasdlZXiNak7u+C1YRCUaTsM0l8EVpCB+h97WMFrxby4TVFyVqEA24ij
kxHg3Bu85YnggAPEkRVk3nT0I6hVb3ZERNP7uCdU2WVTmSO/6TZvOB6jApjoJpRcYGCqZO390F2r
gm6BY7qHr+Zzjo48EgRCY+yHbLfz4uy6Mkc9g+wJsBwzkKoAs/PenV9r3StXXzersiNGSihvardD
4tTcKZRAUeSr/CrZG2VFS1tKLHy+7aoO38Wm4GixfVQcLClUMw66Ve/aH3DKSQw+LHKbaiQVG52R
BKCQ0HReWE1JPGLu2uQ/APDKPSp9VNqOMTdOmSXMQLs70ZZUcUxZ1OtoUoKw85pq1I5E9j7852T/
QMh27QNURcK9CFajtd1qdlcnS82hFeuJcXO4Lab/opO/qbe4K55ZoXyzAik424/5yQO+mSDvL2+E
tGp9pPvxQTsZpV+W0uG/v8w5xZYuhdoo6OFKsJW8wzeCxzBM6F+J8vcVkPgFKYDBx0iv0vO4630K
3boxG6w6luwp50wjvbnmHy2QVZuH3gFHQWF/Xol5VPOhpBErJpGaZOHfVYuDGrSs8P0YUcy4+Dn+
J6ccRVpKnCBNwypcc03z38Fj8r1MSM5755HzsjWFqMmDykTFmhPEdNPSDwK4WtoNJUxNggMVeP26
7UYAOZK3ARen6OsP3C9KOO6TG1TisJabLxDEoh8c24wiR+sp7E39THbmdR4pDI/gAi03swGYD7+q
HzSy2og/vTB8MgYm1Y0bDaWdpZJ0PMAHhjBXNSag5T0UTU7sdur5+yiu7RfiylQnEjmB5yqvgYKZ
RWbGATd6VoR8iSymtFBH5o/pKBVkizWXWonKG3JQK6iOhrcuKycX5w1yfkqz6u7LuilvifSBTPXr
zSENs6ZI8+UcKRMRCiJ2ENd3IYsB4HDwPAW2iHR5Z2M+qtXKB7ktr9tN0ShhDjWfbNxYfyiiPJfJ
fHIDgS2nADGqe1GqUjeEZpMATBGNiug0wFUtQ9NJC5PNsxL2KbQMo6+mZPKA3TTjsBXSol/MkkiW
B44+Vdx4BkZDo7aIc23lQoYydl0IWqHJje+jxyr0ubG4gnUbBLGWS33xQXX2rars0tEQwaVL1Dvd
MsyliDP12Y7k7kq1iEq1K4IOkw89AQRTSotrcO7VEyt4SpSjZN4CEGSiOQCsiGkvHT6G6Ed9ifNx
6F6TBqjc+2AMuZd8XlWSTNkE1PR80pZL8jIIB4d4P9kvJERhfh+gDkq47KBsK/bvo7t1fbgp8f0S
1832hTqwjWdWBsbXOOQu1CGDJkjKu6/PBn4R2PlYd0FEm99EfYXA/O7llwX+aX6QyeHH2ObHNvYe
ydvl1e2Y6OGSqh1a2pC2ZSilftJZ/uJC4mNA1s1ZhKonqkCa7dI9zOXW0F5A5ydZ6uRNF+t4IcdQ
fWIzq8AUglRsDUPjtcCeS0YLZR3g3gYa64gcI6DPmLLfdLKdNTD9FHb+eueLE2Sqwpv6NYFxsjiB
XmzEguc2auZ97Y7fIcp4ZsouSwI+pbIQbEV1U1cRaXIyfnUIcQGWYuAgGJfG2SOtjFqK9/TZT9HL
kGuZMcZvvn0ZdIJgrNHVUnWAiLzFiAZ+Ktxid3MKWYt5+IC2gQgNx+caMAfbyubqVpoxpr0N5YSK
bzCjkUGwCmqyBdXYA7EnynjCIhI1IXnuveEQeb7HSPMIwB2rYtfP32bhLdPKGg7ZwTEWX0kpR/Nh
/hlReM8a4eCII5LseLwiP+FUYA7dL0nIM8Jud/Hdy61UDbCsmohF5Y1y8VJafdaaCaX0EHXV3iTt
pHn4FJ8+kuXf/W1xFehfDrkeWbIKhsbIKceAC5jr8nP5pTarCvBuoawUk5WLwSxB+PBJgisQP9nC
T5HVoBoj0udXRQnjVKj2e2F7eKNu1q/CtuUWEzquRky9Ig9sQ5z8b+PFOQPZevfLVwOjD/1lLKz4
q+MuXFGyHgZU+t0MVEFt7RAxF/H63klvXVXd7lXx1yh9GKyT4m7GxjcyQaGYk3kd1NksziEEf2U4
D2/EG/sCyYLf5effO1BE/4t15OzorlMJm4bn5P+ayCqRQwqNtU3EXu1gndmlMtuq4hbhQho5WUUY
RlyaIvF2fUBO3xjau1aB7hF62hLl3byOjJjj51ms/hpomRujvbyCFGn3niszLI0/VysZSlKHS9lD
WqeZa1MKhCPNxxv6lEnKldVf5pZFCD3I4s3cwWJAQph81tq7THAFxtvgk942AJnjRNgNBUd+ofF5
0b4lqRncneoXRnZqq1zMoMMwMt4+a5n19ozMHbFPh7x48U91G1cqXbxM2/eol8rclC6bRvK5yWLl
Cf3YzG27qI+YvB0lJNhfXrpQgnJyrepPJnldIN04o77odJhCUgJJXbFZ+AQuXVzrFV9KZihT2puw
oUZd5Fv4WJYFb31zhjzXJ5Q6E/4hKGvb0VE9/978pebfkRgIzh0QiG5D0ZrFfe/3BQIvD8VZW0vb
wL8nn97ToPTko+xL6Qn7a4BqUHA2IZh6XegCzrr9LDvJL1RwRr1IAcTIza8mpQQAF6B+VQb+b7pL
5Jd1dy7aXHdKvjoO3Gy8rpSO2QnIDBkIoIO83S1LLWFLx8exnlnd8zFp32T/Ln+VadwaBGhPLOlH
27fpfCQx9aWXkWEplbN7aFt7svRgp6TO0fRU8/1aHFrlA33N76qBb8ZkpX+xJx7Q7ajjtZDtu1wR
MgDoi/gAbh90msq/D8u0ctJmVK8I8FFX/44EjfaTDJEGWnc3WCxNkHSCYAU6YlB+FiITd2Z9DqyD
/PrRptQ9PAHXEg605OhcrEN2THHe4KKHYKPbvQK8oRRQHbSrT77OZbiikfXKKOLaQNW8jObqAuXM
S6EAVZUgu48u4XOpwE0VEvxBfi6Hf1RBJ5fZae+DIpetS75PgW1b4oemJqZsCCwM8f5sb/UFyum1
WY2GA2J7Aq5E8CaiEXdPu5lU4ZKzeGRAuW5lQ0n0cGsff+6VZeNuK5tVoX/M4dykOK+CwvxsMch0
Tj72TyWGTG6K/eqq3tSti8T/VFIdXT6ZbvYP0qcLRgdvVO4x10l0VHxEhyZzhXBZ6Oi9uobfimX2
VSDSlms0J0vRKDFWIxpfoVmXX0NztdPpI1aSnc/UIA2KpZNLFKivUHceBOokvHR1HYoMJzroWOX8
CYr4PnNXxVywfBAzg9j1FFygpNJw3ereuHj6lFK7qEr0Zt5+qcIEhvMa4sOU1uB6W6ATuhWgtEcx
5WFU/0XPmHysLUZP3UYkr/XHeM0yd6QJt+94CQWAjKTHk5JUJkU4Bd8L0TI4avVFRLs5FTnr6Nyb
A+54z1UGnAhAgFAkcwEHZBa4nKMa+YbMe84MC1cJqtsaJjGKPU0W9hwZyZPeAwClO/WaxeJFSVbO
DB+kQDuziyncDCPo298pp0jzOIyRK3jo5jnBUj0va8iplKRQmuqRyleU0bbPw69c37F2l3p6sVme
z7dtkmaJl064C7H4DMUCazscy2xBYuhkUSOMgBJnRCP6clsNk1VkYNkWY50tfD8pdLhagovHVFEh
Kt5tBbdnFHX+SAUFpxA7gLgorYCqoq4QeJ3shwWNimohQRUfCPFX+5Wbd0TB3uNbzcejdDMFWUes
ClwZfZVxLrO/e9NdP4zG0WoY8zN/iIL/Xw+eV9cEsKf6TI6H9jKchw39cLhoYGcxflwLKLvAjX0J
6siQUt1XzlfOvMjswTDZ1x6KLfIDjpEYjFvfMvYlLdgqCBCPl6jgYcuf83px2pRPKk6+5AugKr0P
CkDGJ6A/N8Vl9mPFLM0zSOTWuJc8YQee48bcZ+MeEtORvbg7OcNO20cVfSPyo2Q1kLdOvl/BSBdz
NUzouCoX2jNFOJHqeP5Dk9obiAZ+QG9C64honKuKJRbQxNxF6TKrZCxjlbD0duv7/jhFnYkwVC+F
07NbO7jo6ZqiKtwVG41R2pCtEnOrpA0z88UYLOYCvBoX20+wVLxrprAJeNG3aXAAcmzASsv6xwOL
iO6rPnoyWNkduhs1z4sbyG4LMfLqiaZu9cAj4YJAMcXVlMaNKBoYA6lV3mmhb426eLl7PRz6ywMQ
bTBvMjylcOS6w2EzoKeOQGAAtO6pDy+frY1PCB3l/kxpn1pUkfWksEKZEbVYWgcRLRLw1LO+scBy
QSnvXQqkwKPdcpdkPD18pe2/V286GWFJ5+HDvelJ0/k6ilNanQBteGPghmL020Ap9VbNZwkNgVcd
AoHfXgKAqFTi64ZbNOQw0YUhdiD18zXzmdqH/+M27KF0mivmCaxWobG5bbxeGLY3pa9yLtuYqTK5
1bfIexF3mKzbm5Mh/w6zFuB+A1MQGK5h349KM6go4IPKMhtj64ttMyHoBFHStbceo8Oo7YL1H1LE
KptmgGQ1pqgl+2H3ApkdFbHaseXdsFnspguPOOfEXIXAnahdOWmP8kYwTWzInl4lrI/S6toFTvIL
cBLKgwAN4R3mkN44GV3LfDrstMBbololIa+lF8/4ObPAZF2J4oUbVjPmxw+TbtFCVSvcWwDAGwuX
f08uuUju9dnkbL7xvZ92JQphkvGT+GRzfJCfWfva3/E8u5s88Vxhr/lWfa7BBvaHFCopCMMih4gp
u7TlJlY7oY6Y/ZeNNPA7b6z9vpm1XpOp1NsjZ/hQMJ/uTAgrf+VL6QJU/V0t+LEo6LeA49cftIhK
iZiObH49g6jD5lp+rf7nBz5Qph/MkH4HF96UbIB6YxMmltafNakusQ+ZtTcTE4aFkZnym/JhMb3V
QoGLaH36bbNoSqI53SmHc1v/P/LVkiZ3n9sm58QMPVZHlqN9ZnFoAJzx/6xFKJLoedPay2x60uxq
ETQrFzMzUgD7YAyhW/bYaX8zJWQWQp2CBud/4caeJJCrfxiGBQectytgvJtyTUBiydQVOtLCMRp5
QWwhw/GJrpYck2UveznPvLBd0swmoSn0MW4+hKdsQf6b+ya2bYCAV5USyV5p+oL0l5NncL9zikHi
zWSDNfdSoei0+G07ZBznGY7KME3DFtrtft3pmEBzb9O9sp9qpXE0zKEf3usY1sDNqZmR6Zpr2LmQ
wK5n2zNX6lBfCQDh1zyP++foy+bLcw6WfYBmfiWkd/zKeWUQkbpIFUTNSjvIRZct2xI++fcHAjkM
aiPCwgdT8rldAvy2xuH2QEA9c7RXFRcd7rP/Azq2kLQ2uCVRPyV7PQu+qriJdXyo7Mlyd9PJtjjH
Kk1NnDKetA7r/LhxHj9Nzf/s5SPA6Eqv8PwNUYu9xEad4Yu/p3y2NTIBBBb6XnX9AZH1T+dyfM3d
0xBKEUxFkqN8WBOA/slXBBPxu+5/mlZUPKQrlAEwar/fr+uk5ncWnTJuRKQIspkg56D27uuEvq8N
jSlSyRAPcifwUafNHG09h5mMpS3Au5xsdtVxG0oQDrlQS6RZQrifaYfSA72dBhMU2F4bgO0Kq33U
jmu8vU2Md4Om37fhl2lOZqMQtgKIT6LsShGj0lYBFVvf351GdVbwO1SQWcqlMegdDr4glkgGQH1g
ZlW0WrhwCzaZOznb9TjZ4CQoSUCtGEk4jN0w+aKS0EmlSLID9RHaS9KyHCj4iMxmTt4ZBcDtNkFi
fTH9CKQb823EPtbC+NEkpAo2W3dAPp4cN/IOxWNeK9TyprElc3D9ijmORHPHF3pFYhRyhfhIrjpP
ZN94v8c5xxnifC0vurMdnt1ThLt3efj4wHqFvEXF08fH7Im2Jit4OrUloa6yDgCmDdPmmrB1S9K8
VMltLGoBCLCReDF3WB6CCh01vwpEJ0u7NVl3HNSnRPzE0sxg4crDvm5Y38wUiqLbpvknyOxII8pl
jGIYLd2nSFqYW+JrfpbFI6KMiqrLWIRem+NCx0A2p/p+8KV3yun7A2V0nOp8NMZW5GtaHyMVdhaw
3LFkEII5lM43XU6m6foY9HUzPc5n5EMojYiJw0eY8mC6XYWvlALQdpG2DuLnC9Zu3ZsrNyPPf0Lo
bAKUAyoFyaVLfpfaARqSW+11XwPMXLthMOzzjkM+syl8PQomP4DibhaWbeJN09BkAqkdMjnmBsMy
E+OX7PVbtkdk9H/dbb6MT4JPsWuUC8GUT31IFA/dgLnJQUdV5kvHWrmn0SC9xGT78ORwBD9InQTG
euoRrcK5Lv9P5YKsH6pUz1L5oTadFkkLIBPErO/yaJabYDQfAm4MMMrrm7lSgN8sbb3p6vg1WwRA
wNu8Wuy94FsKt7YBpiOnr2X7HF2dl6cOYGOmV2Ha1ITESDW/FYxyzbRJN0MqLgz3Mk/8oMh8DG97
BwnkgDsLHqeNBYF2oPMYaUppJUHL6ebFC6tDjBsG0Zezi2p7DJji7CFkyRqCBmuRp+lOpEzq0hnh
UwwaeMw//VQbywb/qYBwIWMu7CB9pH1ywZZT0vC7o7KIrknC5vHEgT8dHX+Io0XIQkR6l6NF3C8b
FJzh0mr4W7tXxcmi10r1Y7XBeHjQ6OxaCBe+s1ANk+utAAMppsr/AhDuRpyWRkCWeNEWuCPBGFIX
XIHZ6shom+yHS07YHuMcrHlKV1myrG7Dh7Z+vNbLHii7wEtgC+IV5z/ypJDDUj4kZICawm+wBT0s
vFZmD4ryIqOUGPFjB4lcRp/ruKQwpcLQ91zVaC/RJ2PbsNVKlB9TkWXcCXQ3pwQc3WF5QT+qCwzx
UsARbE+Z0qZd13KiJ1ACQxlCw0UJALJRvGru1/1JUjmNi9CPTkO8or0/fSutBmxK3bI5C0A6dnll
uexPpIoZPe5wvR0/5exou4P5gIYFZeTskCQFMVnoWudGveBrR32L2MTRcPeVXI8FF/mIhJPFBwB+
M/cnCY4gxWGEZHWW2p66MEBRqw0a674IQmfPN5ntOdvMqVKKrShlu79l4K/nRDGcipleCR3zPCiA
7QOqh2+jCjrMM5IMPkkwQ9PrLOFdurursGlixxhW3Plz3AT4DPrOox2P2J6/SUltQ7pmdmWvcvjh
RD259yxO9gPe7Nm2xvX1ZpX3ieMnsKSzI0W9xmn1Q/zNRR6Sq0b7St3p2aoClfXXeY5vGTXtrraw
+w1xdRqZNdBYAFih37GsxpxWkfY3WynL+VA6X/oktbmIZRH2Sc7U2S85vFpjBo09sgkY2NxTgv1G
hLacPgzCnCj81TcD89NVZ9Vbfamymp400lf5PqX8YB+DzbGVh1Om9/jKS8yysdY0OHLZiOZO/kEh
2LcIDnpyXVgb4hxJDPY+OPoS80wMugi076pxYJQariYrhxNlR9o9leJT6x/8oyViDK/EZyAg+DO9
WBluDXMC+f9/t5n4wRtTm2aJnCeGLlIRtPwo6kbpyxDKiuedbfUf/GuYzvpE2tRpdtSVRGXj43il
adbJptxEPoFclOg4tWQYIi5HxB/twaWBks+0W7rzJIigzZPGLkKwWLuYGOX0kbbXEAccc42mHcZk
C6GPG1LqZw7obMBfjZPbTK8uEJaIZiUNHTCL/UbnO+LtKmdh0TFBjvSWPxBA3WCedDAnXDWrjhpC
fVbfQz4kSe2gzDNci2c5PjgynD4Q2W3axwNckrYBQ2CigtRUWNlG/p3z+PvcdGcvxBpNRwcUFWU9
hcUAdyTDDBA3vqGvfu5rxiqwCUsTJVeGcALNmUdHOCafoaFVnzWL4H/CVmy+pF4ZbnNfASgG/7/g
F9vImmMRwcC5a1F7WWtfZ1drxrfbQVkcvxhNqGYdSyBvKqvs2ZOia7LPGAAPluB2JopWLfzfixUh
TriV65xe/w2DzGMZCJyu1bsfU9heaIJ/dDMHjWUeDxEiqoGgoGT1ulrTzVckqibYO4QzheXkxgUf
Oz/sExp2Teiu1uvbEGfYvxi/T2DfwBjp7rsrOX4wSdfRYI7mLHSgwsDpvL2pWYr0ikNhvhia4AsF
MPxfMN0P6sbrlE1bAsopFqUZ+km090b/CDEtOrc6Yo0BIv2oSe2fGEEpG750UgF6FiBHA6mzVh+P
lDLricatS0YS3e9+ywmS7oTEEgL9+c6XdQ1ZV7b+IrXp2okZh7bffilDPas7vOPuEbHTZxbJEFAa
L7gGbrZgvLifEnkOSc//xhE2V+Sso7zMrXAFjABpRwJC0sNq/Cr7RMkhs5m8WA/UMZkXmpK+EKYC
EjxMA+10ufSF+IMVnD1zYRUiX5HV44A4CzuwcTCG2XZTBCfLE8zXAeu0UXbxw6DqPPWUmr1qHWOW
X1Oyr+lCiRNutAODrFCpvBVPhikXK0weCgfkoP3ggm/96TuKkIlMsBzaC+G69a7ZbsJJYM/W1gjp
c0HjJbkolu4zHvMEkNvqO3e+aO8URH3A3KogSTgBhNBVaadjnsfH+nWyxXlD36zsF3Uz2ntzxAt+
4RkpRFCEni/BDccWmQzrIiEN+1OdbyekNaXO09vFHduEAJ9pruVrjNoHoWVxzI+3NRJN0W1Mdfkr
cV7BrU91Gnig8LlHvwoCFElhzY0ZZpNiZ8zjC67WW6kcNqg9UMYnpzrV8sXFQJn4JLkcFQvX2dTC
T2KxDubkchONyoTrVzsL84vKekexby6lbyEqDQZEuEcnD8xZrREO6HZyn5WzGjyb6q4YAT2FlIpF
mubrBORVJ3Qu3gotXtdwZcQwZBjuSy03/z6MMcRn+BCM+cujxV/LFrE8KyiqcpRFDiFIFCsvsp9P
OH2uxRq8ZdRkCJuziyHo00c+ycBT2AK+joisdbztB1pScym9FOeopgUfXzEI6VFDpsRvAVx29jZR
4Qero72U01xfpgG1xLslVPb+QcG8l59omuRZqU+Xew9pZm3acm7xcEhDrwMiIUX7eq5L9Q1mJuRN
IwWVMkGA5MTyUJN3pswLmYqZ0lWlEVm72Ux3jV4Dwsk1dBzmxiaQ78/4tCjn12pgAMycF9izi9F8
Eh1H1zhi84LQTwsDYdPZ3Lu+x5HsoIEWIO/i2MN4HvNE/pdpTPXEJg6MhB4hvl2G/baLui99gCpO
RGGUmSUD9WYZwtow2P6MbWk7m3Sdk0a9WPoBVcNkx8OPNqiryMJHgpIXZSDYhU2QUtpSyIvy2AeU
HykDiz7zTVavu2w1rJHnQrodg6EdqN/bc9xTgILi077waheZKBsPUj3d5KF4nT23tMDH0h5OdUJL
9OXNF+wNrVN4SIbxx+7dgKpM44uBGhjjxxyCjz7Ag3/x4ZRSCg8qRITPoobYy14OJ1DWSKjVqPr3
dkDXQV9LN8quhYWDs8RXatsiC1aT/YLD/PUolb74r2dhhun/lB8snCpQ1kyAYQmsx/pn+JFDl+gl
sYdRMAH4YxDvyr51itShAxwXIl21fDgX3A7IldXBMYA5iCRks1+wps5OJhoYxPDEEAMZy2nFcOEV
Z7QqK6FA9PAC8YuxeYxk6OPdGkbOib0v27Ijvb/YCWcYegszFNv3ydb0Lb+d+4CAHK0s2XoGwm7Y
62+G3qVI3zia5PSt3ZtCFbBzmuSP4GnlLVCQo/gmJeWYG+vIi189vrEIu9eMOeKor4v12oJecI7s
bCPvcf3UWeh4ET1gfncJzPDnB1GKN1GfA0q0gWvSoV8Zn52T6JLll1TFfnLlcgXI+soelDM3jc5U
E0UmBcaXfDrz42A5ceHYextLq8uajEuwhe6u5BQWx6w+RpjQNW8r+ekmiEK3PzhkzkQ+9aY8FMI1
Fo/V5VfYAl1N0lZ+42PaF4yW1wkk95zWq5k9QAKp7+SI9ov74fHPfl82hOvGuP67Pzzer8OYJsD+
im1wa4skVrXaYAJZ25gFJzL5nTWQCKptNuSFYQQKx8KwOSfGItuUDdZ8bLPBIhvdBT/XBiqNg9ZX
NNaVUcZW5tpROvkDWi53wegAww01usMgkQs0bOaD2xJiVGvqv1ZDj8LwCqY7WDGjue4rr+CmBc1V
oCUhtAoQMVfSsw+9xyfBuucfWaZ7AEcWvuMSXbJeeI1t/8vJtoP9K2TGHKvsUpV45dxxWZB3i2ik
on9QcubtcWacEXVNOrJ3S94CE8yWy7DyFfhkw1Hj3Ju4ITdiLwVh0iRav6OMfP9PxMOHAcY/4A2F
SApfGSNwFRMxR4X0f64hwJ7O6GqJtQkCxhlPpr3RiWWAo2koC4DCaI9kYhg6AN1UfKbY7gB0qVO8
71Fxa633WbiHnUaG+Xn0Xe/fL3UnyIrJ7/+6oPunh1NUJQpGqsfQJNfMdsbFdSol/4A/FRDcrXGQ
bAJPeXJQhIjpkix/S4p6JYKrdioE/k8mArgwZS7DDEWygXnE+TIcmWQ1OG0UzY2sgoHI3ZzAhqXz
qXOHh1EFiRHuRC3iN2awsKAetwYpzv84A45x1IQh3CjzDn/fU4asdKcoYtOrRdGkuDhsh1I6x5wp
KG3MVeLIQZmk7otR5VPaY60ZPTxApFsilKntU9FsT48uwiNTlmkDUPLYP+XbidokAZHDNWbgXFxy
mtYZJWEBNloe+D9XWw8Y0CC0+ehLF/M4NCwTIorTjirngJd9VqC3enwE1v/SwMz8h4adB4fse33H
iq1ZeVmpYkOb0INIvccB7TRSvOpCXVz39a+iYB3xmaxk5nao4yA3LDXwbft6lPbFmraRxBx22okS
oyCj3T2+YMhQAFoTr7HhWozAyv9AEhM+TsQpValSU8831GC5LtFQFgU9YliPeN7dHwd5FQi6ssW0
XHbXoC5FWYSsI3ds+BcCyXxA6T6QaTLZDs4+xAByFELHCAEFrdp747yMj69t9ZtcnmxJErbd+sK3
ZO5ra00LaHNdI5Il1xmPQWH5+KuUmSpqm6N09gX4bmsuaTImKc/ON2r+pifcJXgDNxaJBGRDA9S1
lNur1UpMCy2+gFBdQhSPm8vcKj5loVnygsqMjJHYOX3s5EtMRM0EzCjHxWaM8Rc6WSbPyDkAOwie
1TPFbj5nwPWW7+lYWv6PWpv7lLnaoiEauSqZjfAnOacbmjptGwc6wovPbZc1l0QdXrZnfyoapvMl
7qNswSFlZ5SedhD2EPMEw6W6XHJsVJ4/AvumNhB5AkcawIcUuy+JWbe69B+Wx0hmIpRQpUQqBp0X
sl3r7J5K/hhsrYIbTRWE2FcjEblMDubn6IYvqsW4x+mpylmB4m0EDjfFys+pMSxtIoSM/Z+DM73e
aBcMoFORQSR7U5ac1+0NOT9sh8+ZdyCeup6QGkzKpNdwI2XRB6bYGot+PdSIBLCpAjhr1rCifPRv
w7MWOyyj8S1SoU0MMiT2Npwvu+IRxzCesAKmzCrUsd1kOlFaKBGYmY5ArLTn3ckeUCbE6VfVAZKq
Cki7g1Bp/98wvWh31n4qjroZK1Z2nQoGI1Lpt2NapjFFl+QaQMKacjqqv3DBY5+Tpd0jOYMW3J5w
SgaB6lXUVFOTXM08DOSVIHQn6IqhSmKKkosTHYznl4P3O+B3sAewTD6NCn1pXyIJzboFnHruQunZ
JXd7DHQYLzFy0hoOAodCOsp0ZkyWo0FOsL+FGJmy0SNMMTs374chl/DT+3etk2bRbibbBwlYioXJ
223x7Y6xB0R5B5gYMjlB1XuDuYSzllHLwr54lagHpM52sne4dwSvOZ/wacZ88IhhuUL8oLDaR0I8
FpPd2I/RXnDVCwpgkvwnV+XX9LR9MUCVjwpaqYkGUI2DZLUJaNsoVuPoD2z92T1t3NLE7YHwsogw
dr2Vx106cVJ+883rnRwvmhkASFdc11vXUE6g/NZqyT/Vc9dGLm1kzaPmJV4W9RB7k5Hvtc6ouv70
fYko93gZ/8u0VaOCRMykDgq+pyhvTpRb0cwi5LQw2bfvbk521m+sOUV0HnhATr/R68Iep8PBbxWy
FSYPYY0h9ConAMp8LxP3aywKCnE5a+Y/BOhFwUpboYlnt513T8YZYpXc3xlt8GsNYDfq/oPjdXYF
QnH6UB0MgcWN19LbcfeO7iN39L7j3gf0dtx9rQfonhn+watt8axSr6jsso4i1w4pO+NNFN/9q+BS
prWwfFngs6xMOTHn5qUdCtUJ+c4Y+wbHNR8mOb0yyK4BTVLo8c7TJ1PspfNaCxXqY+Pdg/1R9pJX
fscGBrlwGBJzp0oZum5jq0cMrhIAVnzLANC25vy2e+Qzp6xODGFCwIwWspZxSy40oQt1a14HRfnj
BkHvCagp7t7/1aXm7bsrM4SyNbjLP4RdPm6Wo36d8MUPikIP37Lli4uhQV+LJaq9owW5zqVTGlYH
s8UXOIz0JO2TWqM4reMjkOsfrJ5SX50uRq3PlxuYlTNv58CmJBQbZiAfY9dtZ+bHAVJ8TchFO4BI
wFdxLwkpAMODmWyDH3ZgM7h6MlBdhD2N8XntyKahoMbv/v5+8Tqf86Ho8ICbf3XuXS6mWZnQw3yj
rQLe0MG6v/jEzAvZpEeWGvCdXrdV8ZLdbBjXfpA/S04lIJ4R80DoTL616wu7w431wJpq6j/B82dt
qv+flOxUFzL60NnEKJTu8LlnM/AilKbeDZCOVNsRyY1+WAOTSG2e3vHhqTSxTcpNpw+ZceHnxzki
irV423IvbioU8Hu/RY1rxJajJZaijeEvEqPMCmVZedHb2ufkVkpjzuIU5RuKoInuGr5bWWgSuUWG
qM+dw0KPzv3W1yQNzPF1sNxg9H5N0RNWmgxrp+UVHWV5YgNz35XvVDcVTa8pAmw8z8CuG0Tf612q
7tN3vKXMwaa/2S5P6wnAzvZQsZIh7ZsGjmcyJ8k37gIf7Ps6JGQ951Gm9UfuTmKZ4f7HjjHf/c4n
docweADez9gnuwOazn3841qyRQj4OL/qcNT2DAPSCiQOrXYhzRVifhc6Qw3khi35VJ2qFKIZuCCc
SnUC9QGzjvkbHSKPT/psIcnQbVDpQmlWusayNpG8F0gIjt43o+hb7BQfZYT8TF9josk7GNMyFtd4
YTJrq1grKw6Xnf0GVWddzVtQRTaBP+Pu168G00ABu0QFcoM4BjTC4BmivlbBVks53+kR0LqKBrol
c1thoXPxvaSMFsiKVoViNZA/+wdF+kpSKgEVGf8Jx3lEVCYhzCtnmBZsHKcEuz7d1gAOZzo+Zuwv
gnYGT/u4MVsqMN3s0eYh4phyn9Zxzok43qYjeer+n1ZhPqvLvO/1z38OKLrCaxU2hvTaMtaYx1N/
MW8voXl3E9Nfk2+OdaFz18ejBjcsWMvjY2F6tFT7XjBuFVHUPJScVf5ajujOfsP906pJGNdiBjpS
WSP2i1PZGHRXSi2UDh4oIvS5bGzV/kqHVYHVFRFoaU9XnZiTZKn4frIZIWuRrwZ/dbKw54K6YOOw
sZ6hHXvbcASmyDeMLHtyf1SIMhiwWair8XN709X+KSxGUSTU2aK5la25f5LUj5uDZrUZAJzbsJnL
Xr/yahTablUDjbVLhqMt22LwKF7D/SglBm5DwOPkytQGdMuTgH+WWWvEcGlFOvOfFddwGJViDSld
btUTeG+koQbZWiWe9PdEvnNEbTYupwnVY8FXjitue8ylJCISMHygSKphtqAD+hOTndQEz8Tr2X2O
UHg5Yevdz2IeD/60XV/+frcT0BnkmoOanrbGJ7cO6JWZ29QS/8LhWF7lpjKc+SAd4AQgX/O7KAv9
8d5vJOb3zZLN9HB1op/wzY1U5s5g4pi2f50OZXtj/DQThp83Tfcz3Y8A2AjkliS8T4kdGpry276E
lkhAVNQJj1jAa0wpOHGLeRDrKD09rU0Y/u8f0eJfPyXLwl0/E7VeoJbajwJQW/uRnru+LR6H6sg+
8HBzXyGdo00dOMNEeNHhTnXC5z4AprH4ebeZvPSR8Hl6yfNGGRhUmzoPgy1Z+qp/LhPNGLawN4Qf
n6pxWcXNU6lW0b4SWJKTy2MYFPWdmxot/gOJ3A/WUJZhPqkfDP3ZZKfvNc4jvpQtG8Qq1RTcFuKd
fgIIeGjfqy74BFGZOn4jlxEaeiwzClw0rB9Q5qxi2ER8Yc6KIJ6iFSxG1oQXWwgZn3Vbg8+nVaY/
XfmCL2tZtDlvx4lYELZ6F5lY4W2OWC/CwyboV3yJHc/uXEpngTkksCC4vPlvxLtnBkgXKvuskzS+
4URTml2LYDqBNdSCXh9NS4PiCoAzCcYhjwdCc7jaC9vpLSUP1Av2aHZUgbeaKU2cabmhozuBUBrp
wCAwKWIRCOMkBYEf87BIFgMSDtyen/FWSfc+LB3rfSpVGHV1aSOD64ywqX3RvB2ZC8OB1dXRHgkC
dJB+Kb/9yTeatv3N4o5eByjkFW8eUvalLbOiOjsEWSvi1o/7Vrc78VxIifjvfIy2l+w0OUfw8acB
wmlRt9NcDBRRkWPYYPnhfwdAy0fahcJ3wk035RTI2Ohq7wlCr7q4qNtw/RfX3QQdrkVOPZagoie1
MzeSgp+B9iACgaNW/mkluk0I00Qh4g5/DSMKuS+nbmDkEEuGnB4H+hU+Hy34T18i0mlkU0s3I3y3
7c5MPQ/lBKgwTX7YuCUCqf70Sh8M3kSYlb/vTzz9clF9rfarvrniNXKRbh9e6RyFyQ+MM4oqfFWT
PGJUTUKQt3DXCT/HzpjTZKRcFbuHucUHWFyAsQPOnL1UMTspJ4lMp2uSbCleSSTJoprBQbiG3syT
ow57J8M+SAYXKYqvzp5CYAiCHlwccI+Z97K20Ay/c/NoeOUWvgE1R7jxX95D9RIok2IW8fu6lqAi
bNsX41zWMfD8Vgq77HdzapgUQsDMcBGgZLPKjK2U52B6IXK82ZrTGTPvxRBagGT55VtvQJGqzhGY
u5ID2wY2RmS8sl1OxzqYyFSuT+22Pev2a9ZFMJuAijatbiEnucOy5L8O/2UpKKOTVGKmk1D9XIeQ
hyTfFqtizWhDx4Z+/0cLBRWRiNE0HJPEasF1MHolazOKM6XlnN/Qh6YkNhQLi177p8QoclFB3Yth
gwgaBZa8x+vSgeBGZ8oBX9JYTkhk21MzdwOf6+RQiXabuCY9JGRJVskv0GQTPJwRMzvJsmcwSdw2
VDqVUnogXkmsgGsljPiykLyP64XJcFKSuSey8em5NoEKGQDcdqDWc19riUZutpxuP3qRgzSyS8yr
m2NTqmM+BziwSLzgNIZO3hRA2Cvq/v0X+MBCqrqd2wlpxTfFncw3wD1ezs//ATf4lTsEq5ufs3cg
bPpKIM66vqjRnamsLSw5KdtYfwx3X7tCoXpkTSee5QKLBBfFmb0d/T/jBypI5GTPkNH0Jg+Kpy/z
98I+WjbiR+AoLijUpmkgnCNqwfkgxQEPAIss8DwSQzPqIfTlBiYrzZiDuI3cJW5lLsysXFOBk8Zw
Z35Rhg+wbZsMwDYCKR8xfCcCRcKkf+jBRDaWmQAyQnbYf1ad4atKQDGasnqh+FBWy9fFVf6T7KE1
Ho8zMNHZ6C/b2CbZuQJ2VK3YVWRJ+VpPQakCopSoAi66Hz+eh9D5xEm9zJXnM2DKBrBoC1IDi0jf
j/o+ORw8KKLmtMDd94UGkF62SpTHcoFGA4JrP2zQ2j3T1CBLwNAkjKbT4nQntiu6zN0qU5//ycTN
pw7rkqN45INwS5v5lE4eKHYIkgWtzwTg/jZ1IoHZwuRsE0Ej+35Oo55Ei1EUp5XQ9TZQhT2MESZH
47IEF9EmFY/tQVSTQ+AWhGCG7/YDltwej7h6/VGRHf6Pkb62PeduoAuqisNSBTdgPm2mgJV4dQpB
0/oxm1NqrUTuSQIDRouCoKdOMOkemOKkr0lMxtni0QuObDd5b8eTCOMCnG+PKA6GkkjQoMWxG5jz
mjX1mTvcnIYHFGuJsgxZTnvI5SYQimkQ4mJTT0qmz2A9LfSncbfe35vjzCflJlPi3JhQDBj+T6Ja
oZa+LUqsJeyxAIxxz81jOHr6itCKCvTr3b7vll/rT1Illd1L8x/JWXOqkiiGc1SFBYL3c3HWPQJg
lWBW8XJMpikBj/JHxTXl0nz0qVuF/Ixd2Zd/RqbxBVnC5OODX7BcnO1RWuAlCwMSkYbfkWgs4dhX
mqlq9MKaSS+jY4QvdeuQirEycgaYpp2lk1hu/efb2Rsi+ZS9nhq4z1NlQPAUCdAOQReZs2SBnati
/PwaKc6iU2UTeekvLggsYe1kJimfZ6ZIRVXt/htlShROGmOX1GyZJrj3rSyj3rH2UP9avyQi449G
YFOaqLDsS2w2c3ntuIJ4RGicJurgUkyx4K5GCXCB7h98dSwzw19Mp/mf9hJd1yrl2ZqosVVTrC1c
W6nCvPZpk3yhuxLUjj7uoE/FVqTxYyElswWtK3CEtha1keUBYkJp+yz35l+RnGYwd8DHpzHBJe40
VE7aJzE0e4u3wvtuipAXG4TAhecFXvKttyzYqGS5bXoHKaK9RoiU8gtVmWmGcBdfifmPQKiXRL5x
YG008a9g/AWiykqH08N6yt5z5gq/OgVc4jF8yJ1awP1wgjlHBd66+PW8EZbxwBU1vUFhcBbzNiMV
QUAkBbt08UJd5k4GwbQPtc6fnoTJuJBtWyrvUcIiArk935rKbhGtmK36WXzIvwDyLhdM27Uv6Mb7
Iq0dJP2VU3jOMiJQ5QMHZec9q1Or50DYgdxowW3QZ8MtsKZ970dWPQX5x9xljOpRod0HlhNjJkUU
KjjEQsMn7rHAjxS2BJm61hp2m5ecAC9QPE/zLm9KJxXCrrRMdq5ZPMf0vt7rTn6P+J1YLhY2qhmL
/1NPaCIgRTpz8u/vxZDyzQlRjxpVsLyYLkHze1CeoRlBvQfIkShcePRLWmrZWNGv1hjn6cEFThRB
LuNbSUjcyJb0bBYvemY82QRNRHYh/pk/m/y2wKeucMVrdUQwwP/AI+2oom/RbDMywkjB9cUc66Qu
L7GnReuTGIbkVQhVaChDuaNY5q5E4SYhVXNkJDtfJgIwsRTj+TVlf7NIkcAm6AIv4jjOyCA3ymw9
bEyT76tP4ADT+zZ7gbxUFVVX4J/NE6LLjeePwzaF9gNryhG24BaP5Zka7Ga6LdHH4SHD5A1Rj/Mg
6t9wJdjZYCJWGOhh+vP3XZoaqAcN15LqLWEdANzyzQ8+w4MxOs9XLXp4o0ozBZyt5JmxXweyWsxE
PowuG1mvzjawad2VFTfUFcf6qqdSk+2d7eivfxlQwOfhS2W0oephJPBYYqkhR5qfMWCeD4u64vTS
FTbG8hLFc9oLqlwA3RZ1pZVPCThgkyhBG2HL2mBNGnGLpA7xgjfVWSgA6qJ5MBEMlrEFreVUucVO
I5C6tz3TFJHZCSmH/YJDFhWM3bifWBTAWPIXyFHBvWd0u5N3B+36IZJbq/wS8KE98p3BJ7SUIm6x
RFOt5Ar8reM5xmuqvoXUA47VxOzTSnW1FLTi9DxPeDpRrBF7qQvX+ZuO6PWv4rUWJm49xaL+7J2d
R8+vdf834pATnBdIO/y1RFTgbFO1WZobkwRM0tIhiPcdFQuNyI2Aw9c8NHFrVcXJCgyUgSjYNJNF
8Dct7EMW3EUilv5Tk5CuzLgD4Wcy5DxwFmGBXMipzmSwjjTSw3sRbZYADq8Kfp+NWVkxmene0W/2
Ji9MrwjZfI+Ye4etLieNtxNanr+lZxhkG+qyHVEecGcy7wVCbfODnaSXIE0HGMH9Pkb6+cXXVhGC
9Wuai8en9ARn82xyvRnLtmV4xbGKPLtHNCxxpqS8ADbjmAUmZkT697QkhnL4sRqsD6ya76rUD1lz
nSG3xYlFRBGKmgpLkWhz/HwszYffxk4sX8nJPE8Army3YMvSRZgph0UvvIHSHVBrKWTXjTN8Z2eE
1NebNzXAS8+PaRXHs7iUJpTB5Cw2F9CCqbEBQO6mq0/Yg22lj3qLuzdV+ej9crCpoghQWds1hUs4
ILahIKHjIa5c23WeH+BjtZ/Y5s/KCLY2HTCjvcIutib9r5VMLP1H9F34WUO5Szc6KibcEKOxWANn
5iiYjoZt58soVFHk6kmHJh55FofPuV/gMcuOthqCCVjpGDrr+eFvBTTA6E/m4tkI8YgXyrJoESIs
ECvqspQLJDIIfkFPjc6LaOy3FmSXwKCiVyIKenZoCgVavSu4eaD4UVXE9HUb1mSBGuVM+z5uYSS6
qzZER3h6tz6j3tkZQXUKmfChI5H7WJ9I2dDDKIG2cu21PsqPtfvrUUeVoS2pWU+CYJGlekWXNk9p
/ydvAY8Oll4/rTDa/OYE54M5j7facXtvvuveMwzngSyOd1i/2x4t59SMNW9O+tFKkh44aIPHJC8/
JH0i5eYHTJVXSGm8spwCZ9rUR1fjk7sPs69TC6SabPFUaP5pc7OTi7qA8NXgJ4Bg0SJKnUURrjyF
J1kInqTgfBPay1UTn3mXdrCnBncbqDHIiowI66Qxs4YTuX7gib96T3QjJReQ5WuXFCurSddAx62d
CLCy+qebzVbIdQHGDM3tpMf2Ovh8LWJpqr9aZSmKyl/qRgLGMN+kODuuRhqDHGwqsuu+9IFn21Rx
T2AloWwtZa2EiN/3LQNqkCcflaomv1Zxsz0totoH17BEHDOpfGZS31Kbn/dktB7C2rB8+2j/b3+X
+/Qo/8f0dcZw5QG2f5FmC3ZNS5mNChMf2N+Gnd9iZ/y41gFK1y5zQXsjMpq0FkLrwS5Cwe19XLd1
a3rKtWRB1XNIhdlAzSPo5htbJk/WL1k8ygf6/nvWV6c/yQuOLPu7T7RduMXRyEG4dys3nQC2E5z7
F6j5glC6W9DxjPIAEn32ZYc5DY9kw8TZX+QtNoUmw9SoWOT5XJ8RIszYKbWPVaK+18BbCg6ogXt1
7iU9rCzxnIT6BrKkJShZFbzCbDnkD88XcOflUB/cTJ6KJrsBVo3BddXGs0j35qIWGti440x+oADJ
G6C5RLBGHVEKRjFbVLrepE+zz1P5iBXNLpbsI7vTcU7TgRSAUpDXTd2tADh2eLDir7Q7M53glcb0
5Cy9MO3axb+GFEebS9RFywCbP+u4NdgE45D1RaiV4i4na0FuWBPJE1r20gFDFvxqTGdhysaJGa5Q
iT/tDG/UsxwIiFMbL4QNRUEar1QYVQHoLwXYk4CrnlSawwePT4k6hp/7X5wC1YYn1VM3mKh3CnnM
mo0fKtzRSRQZqKmBG3S3AWM8sCO0NgNMi796NKMUxtsPlQpfrkWKuAa1zNwUPKhOb7tcRx38x6Uv
cUX/Ggp4Va7DFfTynGjtRq4F1loITOCgTH6W950ZrfK0Cr6MSBwU+iaDuqkWTwY6n1Kpzc8bU9Fl
Qtja8ier6nEKQt4XmDOM41RJd3W74+6LMee8cz8HXOsvkbuXBqdK4bx2a6hu8eKv8HeuEyUXNYLN
eZcg3vlTsaSbzb3zwYmXVlbjX2PMp2IUP0A4jC7n5Ig3lz1LJ2nTcDH0GJVOAXuK7NyrLSYuqnIf
ROU5VlGxGa4byYgcKBOPLGehqLa6ka8kBoe3sbczSBxl5n2xLr/JHN4kOgKDyVG3rXLXcbs1woTX
2loNs4UF0gkPUl8x+ef2dudWlvVRENyq01oVpCgGGAdC5FAJZsHr9HlsiwtE8U6hxidEhyET7lXr
uPypu+I5sLed6QFUEUTrFEhp/Czvz3aGcEo1kftW1UYHHkW9o/BDDGV2xSDiN4SX1Ahp7YeCcg4p
nsDqrRx4SVtG5ek5gHXKRoicgLjZUkSbwd42f422P7BY2j61CaTuE2385groLZZq079XALhnzZ+3
OC5lSGW91EnIJ5A75r2n2NSF/94v+T7KzGhTp1Ysg0WioMAOXdZXpbXnz0W8bYpCeySIdYz/T5do
ZbP8pggUR7DoBwVdCkhpWpAXpEViZ5YCOaurNeMi7l03kWQL+QQJHlFSy2sQOg6nR0WpzxUejWrb
KhnZufjdlGp4zn7R+Fq7OcpJmUjfaeXManQm+DwTGe0hzw884thvtepxlIvflWiz4BUQQ88D406O
1wKWGaO6wB+T/oNnBgcnUnDcNSVDOfH4ICClym4+l8rvrbRz9/JzVIo/ZB86G0PZ+lELzimGIlKf
OsjMb1cFLtaocEm6On7IBrGfdtqLMBG1rD+GT7HiGpZeDGsJDF7/y+rZMtP08FjB7Y8QrR26wCYO
GhXe9BuTE9w5JAwtwGbiORztSB6cksVfz7PpuxxxGCb+iujQ2+4YjuP5ierfbMwZvdPGz4p6/wTS
NtMOEjbBXsTx7kcA1QcP0hFrlFRVpCiLSn6QMA3HPj7tLrpsTW3gi74AXdFtGgqWn8dDBRvDjzX6
+XNfsAM3T8ZODxf1J/WmuD2wYSFiHln8F0p2kRi5QqjXhV+rtBXdOE3roQ6Ydm7xp1wnrj+lcd0M
efI9S14rM4musVU0dAlNkbfl091qrFtPhpbkr5mjIhowsN7BjNMnTVXHRObGqJY1ALRRSLb8zzup
SBkmYz/8QcdavEj8ctgT1n4R3nQQhP/4+zaa2lQ1zpwKqAjml+Up8QG16gOj1tUwY6SYHlHxYT0E
bEPY2q6PeP4KXHJhpbxgRNyo6YI7m0eFMgokzaVeVCluwgNsYxNSdXNTq052z6M+ZCAfJNENlSZd
AqhHzNmZGdkwmtSO0tej3GMjDm8c/XJjW0b6wwzQ1KbeksFyl6Pkh0dApZKcRQ36INidl2dVIbT2
tscCMQ/D/V7oKotKSpm1Pdw8gR+a5WojkpBCNrn4jViv80A6iHhnOwqnT6mBuoDdLJF70KpKsDMI
442gLf3MBTrM4gov/uEZefVqrv3JuJDph+JdixD5Hp+jbSwd0JcT2saQhRclHbBO2Yju/Gfdm9K1
kIPDzOq18SJWUbFQRwqQ2Hk3tkrk7NvrbVdLCkP9p5W3ju0gWTQu1xh7/jytYGjVfey3DcH21RRl
IeYeSBGF7guPbCpXM0Z71lHUDgCGMIX27FWI9kyM6RJr26DH3q4jgcGPqG4Glv0Jv6OGypY66tte
SEs/bx0hoEvwW+3nX8TsDYSs7WkNMf4oNRmiSk5WV5mJpKqRJ9oKRpL6HeXGG7ImNpf9hrIhAb+2
/N6KVm7kPFkNAR+DYvlwCVdAwBcbhQPEjSDn+3K97BFILjQpof0GtTSlsgRXg8za8uSZ3wLDUqE8
/F9Dc7IqreGI4WYliq5hCrMzoG2c1tnY5bOeXcfNB99TE60OrYg8NGpWuP2p5v3QTjuey+jU3/Qe
rFFVc6WEe++6lLjV/NRsVDYuRJwgJhinvjD8ezWgJ6GpZUslbysLuCJQF3UOFU8UdFvRF6cjXCGV
L12JP/Nzr2zNSncitIHj8eLK0NnYcL0EPjJXqqqkmzSzIhVJ0MZg9nT1WqzTAIKbHtfi3Mo+rjaf
xSHxCOhOitwwik1DtEna08677Vv/VK2TFJRAr4W4EeXZJYmUkQs8bTSdDad94V63GapFXnACfrDj
alpF4OHUjSiO4OQ9NcU26R/3kCc1VVZmL7hAHuVst1hi2a0WfjU4Qgy/dSBU0VkwJNFIRXn0FNbl
YuGenuxnsANlyFEYtW+bift64OD5Ijv96FTc7CfMCkNw+n9K+6NmyrdiNt7cTS0KQi3ws7APJiht
2YUdQV7Zf6Tp5QEkCwkcqX3C9nX/XUF0u/hTzjg4Fodhpc3kicAFL+MC3n2PPyDs++HaIfHYCAd0
wq3SiFzGZ8jCm4dmfgTgLFwg8y3K8IlVypDGhnTmJftWFcY/d/EdJgcroa2KDXd2LRgqSSpC/mW6
XHk/TRNGZjVFQOIMR9C6eHl1OHWhCxPgUh8v3BjCokeq/Nov9C3JrvJ/umf2QoF2JUnx0V1Efksn
a5D/0qGzBzQGj03LA/vx5QvZ7BK3TQHEeas2wkvmXrylGGwThneYiwSQi2laiFCsADGDPRCSH19Z
zVqGBfNJPKLrzmg19AT/REAttOiZpjoULqfvBUmlQj5hQan2ZXRa8DH5EBb1IvENvUDV6fFzyPeQ
HZoZZC7JcVJ064BxiHyIo5vEXHadGg2yrWA2H63MuKeQFDjQyUdIypNAx5LAVzJOtJOVQ72SGoLA
i935RjRpgFuKfQgiczwRf/WArj8KDk4Qzp+XxgmJCMuorIa0Hcrok8zciCMZl1ezvnBoyywd4B2u
O4BhWRqyvNPJMY2jv7JCTA4kVazKbFhjCD1LqVz7LYGwwQq/Q/bX0krnIFMDZ8ZjmWxWhzmklAPf
uiTuZ0PR3SejvnkyXK8meGVvyyCuaYON/YPDjrh/qZKppkas4R4EjUS9O4a3DSaePee7cqtJ3y57
wm4QbS+955uBAWE6mE4SRUDJMVzyEOYWX7Jx4aLwlTCZiI//o3XWfAjH/tH2mE10fuAsR4XgoVZi
D9DGkudATORvi6SDNA+v+ieXIOtvZatjVbfVYIYJ9xQ5hCaCshUBBiE68NFRno8i4vXPHRuq/ZeH
yTeMPTLHWqftrF5CbCLeRugdzG4aTz8zpzKE5eh5D8B13OrzLgaY4Y7gwYYJNvslay8gO5xMk1UZ
QlEhmwVSPfyzy5hoeV9y8S7xXmzi+DSX01dmAyV2j6TE8h4MwwNgDFMY0b20Ol+sTLdEWUyDvsnE
XwJrE5VXoZJvg7pmv8JNKQ9/YJXXZUchMJ7NvN5iSYQ6Mj+NUT6hPfcassH6CTWkhlneqKA6tapf
al4Z07LuwkuxGsj2BI+z1f4FsHBvDfVbwTVLp0y1Ti06wNUWFnJ8OSYJfVg9gPyRgxDitx/DOgW7
+ikVYFKidS2y9lr9HF35YrwvwtMO80WWwO5RBAYFHLEowpBeLRC7PFeLcw4kdrKQR9mIbNGJnem8
vxXizFCafajEdOyC6QGdciDLRKW22SteO9/DEOZibciXqpbFI9Dkw8BYfvwa9Cp1u1l2TMPBHXAK
ux4MMZT+1Tmf9FcC38X3gVMx5pFhcXB9YRc7tlTzGfyWDqHvOSeuAlvxPhaBmERwZ/DsBU5M/Yo4
qGERANHCs3Kh6p8frcKzZocyt9ZhsdtxFx/F2JHfH/K6/X1jChChwbijTuPDf6MG+rZ39CQqagdu
c9JYYsdzjcPg2ME8uMfxrT1yaIsJIsyH8DkYKGahBDm5KL2lYlVJYpxFUFOYVGC1U2D4IleO8PxV
ln9pOBNizBWS8mcCgHvdCdlWxdSWzDc5D8w60n0w9o7O8e7k3Kp5BIxXqwhLtyDYRnESp2c53aEp
fpqMnFWHIc2ly9FIvU0rFIXh45+Pt4fbJvWiwlGNJjTodEIp+7xaxObvdInBJG5i0TzgWVkaLNkA
FYnqluUebiqeoJnzqj20mlf/PvekiYNiql8zi7WfjMx5NDH76na3jAK9D/UFcmqgGrgIRW1HP/Tx
/eI8yHua2iAFVTLJciye/ESmPBzmlz44LGfrgY4iJy412paqBS9kQNZ9855xdE/qzmm2hRPF0XV6
dr4W2Tlv29RjxotzprmuvtPaG5/efHL1KASAjIKgDQ16rPdA5qyiu7HFzgG/ulvKuL0O8pq45PxX
qORnTzp2T5A4gXov5fFRKiiG79CqGlvGEA6DBBQzyIUpq61FGuJ5O/b0/KW5zIDUOdwumOB4q1+u
IpHdN/4Ax+6yaEDdAsjlEZ3snb04DXhWHj0DBZ0Ocu83HJjCJr28Qv23Rjr5wPZO0nwddGTAjuUR
dkOwNNEMFEriB/wCla725Ug1rNXXYt2zoZcCsICeXRp8h5GGFYzuSeEL0Hna/wLp7MPAtvxrSaak
3/RUYjLYVOmlh62gFnW8cslBpHAbau/ku+e9W5kxtnGaT1lFkAcjzprdxLmKCTS9kMZD3X+SwwQ3
xUgqzna0eV6Y9fXACkYhanE9UVUlB7e4gUq77p6Y3mudONolKFjzearbNi/urfgaF0Sh5SITJwVP
d/dG0xEs7ZXS5u6wT1r3xoVk7O/mHA0Xpujql9OApw1Ov0VErqd8jLM+383lYxf4G3o/qcCkjbin
odoQIEjKOKwFEyqgYTqpr2ehd7HBUgMl5N1MgF/+7tpGzlGOTPyfH+sv6Zvk7E0yuIj+03DHJqR2
UbBoCmgN4xW8lSjS54uSa3k3wBfhcwTW5h4UBrBsGSD33AIslNZFz+TbH2exM7CEXpBbNSHcR+Y6
mJEEQGqUKsYrkb1ZMozsidzIq6LJV25HFRNVMdfd9+CuLJtSRSSe67PKwN3LZyUwpbzZBFGah8VP
CdRG3H5R77AsmRNiZ2QPp3dpc7Ebr4I3T6k/ZtosTETAcvu/o3lquqBE+hPHmQY4QW6Nejn0oOfk
jPBMY3HZFYVNZqI7kVLCweZcgyFICTMHimFYacpWrC/Bvn6Wu8FhoI/2JJ4PoNKVbQRfFxOxqGOS
WRcnSnXRkw7rHe0XqaQNf9IQ4LtqW6HDHk6Kh8uoCcmhJHivpdcqqEjDmjgrlhujndoDaMb833Vx
wt/gk2xb5fE9JKi7B5NNtxzBo/IQjufinWTfQ4x2UyZjtcryea0ysyXVZpzcsErpZnERiYvPf+1R
55qa9YMJi+oIcNWGt6DmORPyh7Ov1JP0bbltE6hYu+YY6K6Etii11Cuo3eGAqvw0O1w978pGOoNK
5VKhpq6pURe1QLjyEex4ugMXtV++aB5k4NqDNXq0RiHx6ddxAWKzbmYRmnZKA82uHSa1Ov70PL8J
s8Mgj3tm9p+GXH4KcNOtwuHc2r9IyVh8cIi8GURZy7ifTOFqwE1U+qeMpHf1Y02WjsJK2WnDbnUD
ynZUjPoCZBuN0jX2A016po3I1oMS1idcgfLYmkoLGRgSUSNnzWTpHUlpWAH8wT+5ztQeQtBV7BI2
Bv6EqivDD3VQC2c7sM9tiDJ5GrbrD9qJhkYQKSsKmaiy97eBLosQTAh75foVRdLMjnZYfZZi+2SK
PVq8YecdGTT/+JbWiYpIMtpAsJcjOgY+Fdoh8I4Zh69R28OdEGyO8g0pzJ00G31O2FHnHlvuKg8d
qyxbeArmcbMOSneEGabLeTlg/sR5BB/6glbsW6pBecMrmt3/tQlo3wcxbwxU6SgDhKuZhaV4HPF5
ytGqpk4VhFLIR0xKlrAWpdCgFlJq/2f+ULbgMBZ7ca7EWY5TNbsK63sNa/VSAa+d+J4WybRDfJiH
b7AWVS6wv4g3rXyOsXPBkHXJ40ojsWlgiWeYWCGQpVMCEv85MIZDiKNjGYV/C0VJD56L2kJYOtV2
WPfESIgcCLAJQCFBBn9kTJWTGnKf7jkpPkVz0hDca/wSNArbVdbUrE24FpGR2q7JdVl5ij3HKZwv
8ASAWkfz8+0lrG3iP2gE64JRSFxRD8E0HyiSP8GtFY6HHdnEgKUOBqp7uuhnjTItefa/OdhnDOtB
+niA/DEgb0THZkyYHp+N4+DqmBw3J08zBZg4+OaZKJ33Ujs0UM4xHf9eAdjmQaX5P+4OD7VphhuT
G4jEsQLjxreNGQBuZjSVA3snP5cqQ8cucvefzaV+W/wapSdF//pQdWBh/xl5ZOHYKMTp1KXC58Zq
QVwxvUZqQq8phYvyBkw1smzJAmv201vD5gIuQCDnG5lolIsbsxxFqghEBf3H6GOzlod0l2mayQgI
a9FZH1CZmwKrQnrcNZQJ1ipTKyzxF90BJS8jxSfhuCbfnPS2V7omlmnsx8GH6Rj/txPafORkMAvx
5YMKJix6DUobtuWOuBCn89AAyowo0GhANMrJaT5zWCP+QPUKocHH0w9kcu2L+9LzIHWQBDa31qxX
WpBSLX/FuDHcqzwcpxlxd6IjHea1Ds1AMNCNQ4k7x841/0jEZ0KnbLqWMZSn1ZnM/JhpZ2wt+QHk
TXkkPt82zMQPThOsVL6usXRFSi8BzcSBGwVHEDAiRHNrTSdxG5VGBkDCx5e3x9qZ0pzup8MJA15d
6lhRf95nePR4ZGFyMnYjRdpHgUN9Zu256S4hS+TxFMh3BTZo+o8Azl9p/1NNJUe7jewKGdrKfkXG
ZZtIkiH7qtd3liz9RcERVn/114donBg/dlrkv6gk8PylwLKqVk/HP/UH3b0570h+jbedW5j3fcbY
sX2qiTvmZFyH4k/ino1+tjaoDcoq9FUoMYY+pTBb/jprVGj5vgAmhH0NbZIJnSitbZUc8Qp4mWMT
l+d5htNHSNUZjSWP5KeRDCSSO9+VyUcAD9tKWkUFhWKTKRh3bQLKfieaZ81iA8nwbwjAMenWB836
uS05XUfxJLe1wiGiUms/CuIMfCEmB6FawP8nrLzfIMj6WzQmB0peiDryrR0L2YuHPUs3mqA2/jFM
2hhsd4jCIWTDirz2HCyp0rerWmIOYT9dKbnYjTMBmIHVM83FdteWayxR36i1sISd5NcmO07Py+LT
16tOedhdjXedGT97Q7FghTQWP7WzFSRU5QeuZ/0OJ4tNV6ZeUv07GewVBxm73L47oX+u9983zvZh
txTL73eTapDGbH5vfFY0/uL7oA3+5H/5M34xnTfDMh1+oaPgk7Y4vsnflj3dVQ6aMBrwSmhrlFN1
+UXgLcgyCNu+9uJ0Xh8qAgCQN7qsTO9oAV/vkNtrDjI7KdremVbB+aP+9hAxcq2b48CalW9Qa9YV
nv9jeWILsdM6V7wshJzKaOyKlid6BVbMWmE7vKOFt/nNpnqgGUcTPlDGvrE1SQs9+Y/5yVlQnfQL
tua8PlR84FFMW+e4XHeTJKg+OqBQVd70QMly8lnB4LsL164vKPttbqJSKkS/usV4TJmnhTV7a2kU
AUYrMjGFNJpeD4+uzTWEQTw0xI5Qp3IDxV68rwTH8O1bVdEnpyBzFzGLyUjrO6xVNFmd1aoWIGmS
U4XYpV7Dw8AkVFT8SCduiosgRBm/QwRNTogDIvJiXi8kNS2lQ/pfmKB9ddLss2k8efqhnK93duDZ
ZJqjGy7ONx5qfhtIcduc3I/FqBtnghBClcoRl00tl/QJ8++frGppYcGyM5PaTEUKky3TocsVBI2T
fPt7taFB2b899eSqRtEXc6cB1l1vOX0SWuicVX9Um/TKf7B5sZ+IsmYp1RdszTXxNprdv2szxcld
fnxAEWoyvxrvJXysikDjKNFEdQHE8JWqE7MCYX1pdd4ar0rgoL5FT5nSLWO8Crs0B+ylm8xmDvBb
DcQXCNvQ8CECLHSQ8IHK2h9JJwujew4jvq1wWmtNCYrwGxN9LkQIQC2uSsi84x6ZnUJZCGYmAJPf
WdRu0bTh+KLrymxjU1gz9Odd0b47uML0501jVVDD1ORAtv8IsS/S7xY3JqhmFxm8X81tXK3hoNDm
K1ZaUDs4ktm+8r0623XbCKLTvsde/YWSBmTfdnGbpqpdUZpRPWMUhQjueqDe2lz7uBRtzpYI8Cw5
kKRHMQ7RZTnpJmg8MVqYnWcasuFR7QzfBVHjtNFEUnEbivTRfW1iDYiwMSmmJDXwDYm71F+6bjgJ
bBKqHDzMPHf4vGqHmAO8E8KSrOcPbHpBv2SOq5vxWIAwv1svGh8jBj9ECAW/5uarDDsBNqkyxMbV
sxu8kdgjgfXtFqMAPfG4S62iJyYUk1R2NFPTYxvL8Z+ZbqfNmKk7xz5WrBoqd3Z7lz62r24wj8vU
99twmOCjT8cMBZGxMS6Q5L7sxjZBexwMFGskyK8iwE0yY9xZoOUmemany6MyvQYphJmVjyVkEp5o
rlnLz5B0ESgR3eUWFER1X9ifMpQvkvm5thgcetiYpUIbDmUdPyvV2Fxc5MMDnWgvpbdV1LbCNJps
iaHDq0D90RP34IpphP3F+v4EpqVfbMk/wWvW3QR1vTg9qQJbSDHXWq9xz4Z6ye+7eRezDj2AqKke
1x8sn5aq9tsALBAcGW8cyIlDXHnyXrguaNeuN7EAuUiAUlL6Z72Em++/B2yknWcpMvXnk3YoeuRP
MTAUVw7hp3OIxz7XgpAw35tbBkdXK7S1r7ywrR0nJ3t7Ph8GhQNPvQOyhMyGEvOHqKygz9rkIpta
wdRE7wWva3aYIAtWXydUk2PFcjKz2NC3F+XbcmsvCGF25AVze8xi7DfJ0ZkdmVeT9PmBJ7E1ZYCp
NeabcT44idt/F4klLh/rb3ZVmbhn8nDCLKTurdNDbymnCBFNFIVfoFhd84xuDPo0TzXJKEHceQEM
sdDQAdBMhEtHeOYHmhYuwbjuzCQeToQSrNfco3IAzyBgQbtW4Tm0+gWvrupZVlPH8ccCFfXOy1yj
3FCJhzqOwrnpAGGmQRaSO9lKBS0a4feHFNyXFk9Hwt8GGrlUgVJlBDBe07iF0SSPIRgBVaLPGDIl
syPyCHLbCB9nKM/LKgmWWa0ZYeufA8YNPvsrgr4UPwsYn3QUgntb/e2S5EjjGoEX/uV+N/ABWNQB
gAdcJkqtQNz3Tu1LPTvRzzcsDApB69p4+0dEugBTboqguE9HeGkelHDslrR4eGTFNIcXGLEtNQ2i
Wv350bnveNL0GCXOLvoi0nREGP4vHXYErT4YT4cV0idaSqUb9oEGaa+oZ6XWmlPjcAkgOoZWE6gG
WRiA2Exa17vnYuwn7VbSZwjmAIal3UfX1vY/GFHwrp42VHYi3q+usvFhRHAT4gWdIv2AnbEhk5+W
YCb/STnZI+t5WNXdlC7jzO/vPBVaP6DkngABAc4oBUzgW+RDDdhSmMJ16aYZsBRv9CNa62x+4PHz
Uno/7IiTslwPWGvexnMb7efDkEwvAyP6Wj3doa6eImPjLHuer7c/Rc/8fBfZvoQjI4av/3aGCIyM
dCvGAU2II1U5zTqkVQ3LZPw2iYXMDtCXBEsarcWnNqEwqykiJxDKdS12GW3PiVWx9G38s04nUHbw
84AYPH8DJgbJFFlK6FTKO/vinTDd05IP2DB8QFSJ30IYf18iuO5ZizjjIOtrj8w4d0KpwaaOTRyL
AZDgAmSaGg9+Cg/2iEeSAaMmRYctvb7LCVjTWk+JKkxYzVegsWhb46jUHnKHdCjnhiHviM2K6Mtg
VuEV9y7RK7Nd+7c+e0dv1XRnaCiqlh8Fhu4NnFfzQArsu3U+XuEHBk/9AwA2tejhZqOC3gSbG7xy
3w19TU1rQPf5yDqjFEpABdRL3xcNRU709+AET/KVyImbKnTtH5IC8jrb35PvbtzGfwr7cY85KOf0
crxgD2JD42VzjbYxIBESSBdHApz6MtaUF2AthC7zCo5a1uy7rd4qz4t0FA0WIVMSQffC1IKFemr9
WH6i4EfJV3R0E5f51d2ZTgSWhJkX+yP/NjBIVW7yJw2AqZi12J4kz50ON6cr1Px8fSXyW2AGqSht
5g1cssWtmdyTa0oGHwqfuo5+4dI0mLYOz41vdUFFt+GjZNRMW3yLlgg+5RODJRRYAva3THNF9V/B
0fnq11PFQGkLqUY9F9w41RIjNmYagNhHR6WF5uOG77UGiMtHg9r/o8pzF3YYFrRKIpam9NLy/x8Z
KbU2xeSWps6E9DFWMTJSOLh6xHWCMAEHV2i2fRyeGZ8aCNLL2t/5beRRDWN8zcqk9cuMgrfDIhwU
FJlQLLfhqjuHndaYaY9YON+TLbFXVkLKmZsIIYFCCcysJguc/S5DQr7ApImiFvK3Ug5ygkjFqg/8
KkX1VZlyYCJaFEGvUjiQS/ajKZZSyFweSri1F6Mu+kqkV5Jfb7phIcArGE6meNa5rj7yXUu7W8Dl
DGS7dBNRQXxfVjNW4NqRXuYf+KOchnyHELfTrU/a+6Yp1Yw/4Xc1XeIkS05NsORvMkyWoVkeQ/ss
YGKMZ6a9ttn5ieYOHTWu9jC8cHPtzCMHGnSJM2KlGe1ir7Gl6maseoLHkoSNaUmUjh/ny3BSE22I
49bGJ4NrDXn6GaZUpbcbQs3Io3hS/UHCNWF3Ap8FNs/cr4nfF4NIke2jjGMjs+gD4cGxQNAmO6JV
biDR3KMPo1De41Av+Lu5IGeKcFVYywmKj+2Bixiq1MyxlOyZr0meOzvNociBDPKnqw/r1W3PZesT
xMdYhRhUz8DW6+8yRN5ixP3gVPzt3l2kMfWz32YDG5PmtU2pyRzo+o2DRcmDhrqhPmpBKtnX8XMc
Eugyvjf9uxDkzZQyl5BlHHw0+XNQb27D68s5Zb0uFhbiVr3igJaGea6dFp+nB2Ve3Xa8xg7vRX3l
TSkt3lMQ5hesq28LBLjsCMwBp6aXBmFgKiSkK1+Gnai64504VQfdvr3hDaRzvCmxpGEm14aZ/f/b
6hKqd3NCGy00GHi0ds7SgrDX71e/+aYH/3s5RAewTzoyon52q4+pOjuKNqHO+Jf59I1BkZN9ZLdi
B33tbCBWOG6jrpi0yOb3DHgFSYE0cfd4fxNV/8TU2WJ9wsghK4YljkXBhCWmWBToNIz0IhYZc1Cs
p3qf9PeRL032EPXgirnSW3Z86qIYLUcrZKoPA3ZQA9wIjUtpqCeQGwda9/5vJb/l8RUQpERdRNBC
3AyoXgcQBQ6W55L+ji+GXZSS4y1f9tQKPi80vvO37AON4ECL1AqmuiwRHGfRQIQ4nYm7z+Yl1Byp
9+frbWxdPNYIGFh8w6kln+ncLvdqTGNt8yflfSOnFcZiQeIc7A7/qkE8/hc4FVfGe5MpTMACEGYn
rIGwWmGG5jon15bo+96K7iU6Gxzr3oCt2JA16l4PulpsFrZDQ7djcV81TInJrcDffgBMvStilBsq
oXz+rQg/73UW3zKBWPhtMMUYvbuf2GmQrIwkxg8CQSSSiBcWJcZ69qhMvW5VCwFzmSW7qW0H8noT
pxAZcFEquaBbvplej9AMLfHH108N0xZs5Hl1wcol7wQieujmRhuiXsFnsnANIuIY9fvg7ocmKdGX
adq8yrK+1/QcImb/ViI7a9RyYKtJGykyNZHnr/sc8zlemXY07w9SQFT5i2+N7Au2lps0j1wWCLN+
uPsvp2GmwqQBhPV3f+2ZZRdVpaVL77gMUFp8SZwDt1jO/3UE3W+E8qCd3vubUBWhAWXSW6N07Bsy
3gc0TP2WWNgD6MJszsM5kR8LjtxZspUPBBFfrnW5mTtHFctMrE4xITlebhhcnexafs8hjJdOl+PE
9N9DbGhOaZJHOHKgpbo4SsJh0lj/r04M8wLQLyzwzpIQu8EzTienVSWxuqGuIh5WTdHFqbplaOLX
FpDg/vzKNr5ONm7Ys65fEPX3PRt3BJPwY9lg9koq/c6p/xPMnqtMM28NTUwEmKE5Wi4u/xOInPAb
eaU/kbLKPrhjiWD3jgpMof7HzOikRgf8cOonQSMbkDpLwnQ8Bx63cjCk7/3bp8pQIW5Yy/a9oNQk
xf6ZS9E/I5w9RQ9F9SlG0gpIQP6zIY/aiG0z0deWvH4yAB/YZ+0VWOl4m0zKkxBKHltM9Cwe2Naa
AtMIswuvK2deywhOvCdc5SVET2yP6SJm2GPVYnv1y5OZj0/IEjbYaONq+RgFeqezqJ9eBheM7wDE
2V4dhceAlrfmCmoM5l6k3ThaQAvT7fi8pxOEd4nH7WeDez6H6iwqpmFsivEiDiZpMsd/doLyJWer
aWkrVB6kwGYTwcxGDCvb/JMG65l95c4fsuhZulf7xJ3bdHud9Dq+hQOFVVG0zMBniJTmo7T1NDVH
Qr6fhRBkOeEQtsQIr16QyHP4ud+zEaKrZb/kmJHeqXTdTT9jWEwyTw9UQG2CVoKsE1eJH8WP7bKg
/0ehCvGU+XdBeao2Si6C3ksKn7tQImUrxSZ9/otGsmdrGzkaXN1M0NM0Iggry7pCbDMuvEJjMIZ3
X8GaVmm6KZfo/dAExYoBoQWjR+XvMUCEaaC6OUrlG14/Z5BEPbYs8x960zCsrbYnqTEIFnGcKn5w
DzEa9YtfjW28PbozaKciXXqTib29UEJUGk2WZx2OOuVeRKVfkvr8JVZKg1S6iQeonFxy8NaDzZZ1
OOXbUIcC6W1FjVPpTCgvh5iinI/LVAJGZTT/QUPA3t17qCMMFSLV+ey2CGOKOWSG34TsDOF/Cj4v
4t0/E7KvQeYYiLTqlrOqWAG4yAXiP1fm4TBplsR63zlrbZH20XvhxGRJhBhXBI31JWdzjAveGHAT
Vha0GxNCeaVBWbMvlYVLScioJxc+OmGFPmapT8xDviFwUNAHOETEFZruXvXzUL7ncTlqW5i2hGe1
6mY7Birb3f99yRPPiVkO5gkTW+GmESw4OQrHkfuAxi10pDBg7NrzT9zKSUtBoayZ3cCwJ8gDtKYZ
o0c2isdR1S0isLlPu8qbeH+1qk6fw2v72G69niDwdlwgtWukjsTu0Jtn1p0a2oXCuw8Xi5TbHIe8
0vmyQXG7b4IkeEUePjdxt8CXvcQMAomF3/5BHkWV3uP6xFlXnWy34zH8MmdbHbJA2zQhw8YAcgUZ
hn0UPsCgvVJAazejBzZzdljUjmviUyJObPjFlrMYyqENHP8THafPeB2b4BgzmQBDf3J8h6VUlqx2
Pzjw65tm+cgojuvSQnrjdfSQXkmOQDuntGWZjwNZxx8YivXMQwSLU5/OpBcs3BbXpMa/s6/fHo8c
e/zPsd3nobd3NZpdeSMMQdKoXSgrLiwEtB3tWmk3uThj1/2JBKCJB4aEIF7Hl3Xi+JVTlTVGfDHK
hdrY7xtoq0jIJBUxNj02BsMTI07DxXamzAmOS29ZsSyJM2Qi9qMynfJ0/SsZF5tfkLT12kjA+I3G
Van3X7l1HzEuddjZPYzx0vjjuIBmyveSolWPKC2WZzjwIqCBP9EfT9kbT6mPm5na8q6CBlZ+8NWX
yyb3+2rjJEp/eoAljwAbE0mIFXXtAOdRTZ/b1MSiTy+vpi9Cw5BEoS9VZ+vCQVcqCTMtBXuJcYjS
yOXx+28P321akAYTom9AAQASshVpeykKtFNoWVk4ZEUxWkb59Oo41I6/IYlA4kly06G5B9w6T2rJ
LlBP4weS0TkxRKZ5oGxSYZWG278Z0rg5e0BfU5YOtTzeGOFQxhvVQ1kAvnCDXETNjwTdqHkGU28N
Tgw6BsRfFAlcWs7ZO34QjTOQsj76wshv/t6+v6kGfmF92p5iKPU/2Nq+vW6yOvZ/u1QIkhlGLx5D
l1ftJTThKH4muUU9DKpFxFjf+DXY1uG52fDg8H31h5PUC+MEYLaXAEzEbyyWpyZ5AQ+pAsGK2VbN
NagMG44E3Qyp9mVHPHkmiNInVE07dhy1ag4yiQ68c6i1wt91MscNZoElDdefPiw/7L+iZevWjlxC
9qadeG5iWrP/06RsKeNU+6Sop/8xVAuYKNRgD0+BG3iG8ixYJkji8HoIODFuRyvMJY45ot9ljNDA
By7Reo21+W3QFZe5WO38M37Ly1Io1dqbaK7mYuWRxNrDwVO/7UiX0gdAtNBLqGKqotsxYzL51YJI
12wbJPmLs+pRFjufIvTIGcwN2QGtSN/PHxbrEI/FwMneRTEIWyP8X306bQnY5uA28pkE4pi/NJoL
meKEqu5VfFpuRNc8bsMORYHFbSB0JxLlLdM4NHieZZ1JbugYMaT0OfKDVEhq1z5CQIdbw2Z2tThr
kSkSJePwZT4KnppYl9SP7/VYB3riVoNUdE7B0maRXYPJfIx6KwwBEDR3OffgaaXBmiur/gzqhmAC
kKLtuaguuQmtesWAdUrHBDycSoUed5uD2vGk40XtWjSTGmNEw3qEKoob49OCg7ddNQ4pujaYPUad
DQjNbwP1g6mQSTm1kkgIQBSkE8wWuYWFVHWAu8Yaqw7fdAO1jJIcLquysUm/snJxR+YIsdQMkLlJ
XpS2TZmC7lVQZTWf/lupBS7J3f0V9f6NhVdJT/G0VFSifhExsFgGTHfUIy8FLNSeFj3WsJj33uFP
njOZvwD8KPmkDOO2uAqi0UUTNdLqCoaYSQ+uYp5XQN+kL+2yNKrox86s7Pntkcu2INUdvvzZ9qF/
ajbCpgb26hN3+IKlqMPFMkRzy0ge65Lr6QryTJGxmZXqCQpvvk7fqs1nnU1sxbqz6SY1H4wAwbU4
p9dQ2Yn5YGsItgLplEwlQz7rklPniQSngEsVka5yE1TvlzdttE4p+zNi8AiVy+cT/MF/aNJv7IB+
XmfSA5dYTWtRS5EsCZpdoh0gd359lurFrH9aksEkwSn56rfaOmQUFjimhHYasfjFurhbWBxb7s0x
7LFJjCYw+7qPrO2AMsimzfdou0yEsmzrjepvt5EgOLFhVCA2J2sxhgeUQ/ECz/DQ23YI7oKuBvBJ
IPK/4T+eeLuCRBc3FsyI559ChUzTT49Pklc/7RoTkjt8V+jbu5NeWQMXNGG/T9GtHkHfQEEwsXDh
TU6FHf/eWVSI+JQ28O4ciu5+SKelbXyJ1vVEKhpoqkOB81RsDuoghFpUmHjUfaGkvgOyN0tGtCnA
Zjl5eM0LhjU0vmocblYsTbtAf5nMZRos5Ga4M8AAfu12XVpal/wexHyKqgDpZQAsQCJO71omEmu4
8JQUgnpUbFBkDkXgN24iH2oxmyqElTvHi+aonnuEO2ThkOY6XiiyN+IsLg1UOE1tQ8KPaCdf8gFD
/NCNv9YzCCZK8nqVyj3Cnu+xwr5JUiLeOiYCPuFyEiyVzuBAtpMbFbIXPofrEvQCra+Ywd00a5m1
PPMPrXwyCHYoBInFR0gPmP6keGDu1gWjwHijMG811cuegluK2dA6jgMGYWeSIjwxg7DdVLkYEJvx
Jsr/9ndaHAjGwF30dH+T9Rlav9xgVdAcbY2BGKowEYp15QoN3xzwYTnrPvYUvZQ7ss4bzjR5CXDT
1ZRfq6NbmEDxqtOnC5RP55yXUm7PelKf4XAZz+Io7mfr+UXfmt0zWRZAVTifPZPwW2o/iLiWGsc6
zTYxdv9v7M0mtHSWwQCOyIPXlKn2QmuJ5DIbrkBXRjDb6MWYiDDN++v5VIOms66WJBs1gAvK43qQ
NF8z2iEjJxSlJP6WhHsf7Z/ZiWViG2Xfe1V8+bTd9aoj6sRR9hMIDs+y1DxLMnbqhMLADNBCkuis
3wTGQaXr3TvEQLeBsFzkxfD3ijkVDxHGhVtSeZE/fciMYZ/GZGO82T2sruJKPmcXOC6gd6RczhsU
XIWhAYyHRWu0doJQF1eMMvzyc4KizbrZ7BcgfSOTArk0sQAddT5bQDrDIiy3Xli0DA5S/Rx0JItq
8er0MqYF2scKLrTjgKips17itJco+PlDFKYzFVfhMWHDLbrcLQlKbpAx1dDs1taPybM1IA7fH6Lt
tAEiVfXNjm5kwJBLjdWHPgClJkW+Qnn5RapaVWvvMXrZpdmVAApYOTOjLLYwxsDUz8tDkreifRG5
Er4dBvBqIqFIzQWhvodi2/ZIm4R1nb3llxBsp8kuotxyo5WAlw5Y8aWlK57fpcdFYQo1pM3Hoh2y
qL8v8SdltPdTumQfk38jR0vNRzW2UCdnR/20xud+PYx/7mmOuAoecpCxVstrdWujFHmpvy0bhFRs
W0vt8+1APEb0onmZEfzarnw6Hz6HL7CynC7eWj3G+ip17X3Umjvk1s5MR+CPLt5dG3rpkTYr9UYI
4lzQcHm7gaxpPP2F9cvDn2OeiCZe7seEXMMBF6NYH3A+3JFWm+vi3zGU/ZuAKi8xqcZ+9z50qnr8
5YDl9jXv8aAYw9U9hBMrD4uLQe9c9XBZ+jukXFm21NxukU2rdaflS8tBU9i6bUzEcqsFg24RcGn7
2ISftkxaRoyH2UiqtC5NuZ/gR5vsz8XCisdDMSdGfJuxtYqvjYNfUrgcMSzsBXqWMHhTcJaNM+qo
+gapejqg5IQ4uwO0fO2gQTDDNUC2YMVqxAwaDyA0eA5FWCiBOXvcaMXtF7U0Lu40IMIZCKUzIEox
OHbggFmY35J9KaStAKyp9yEevY0+vhgMd2pNQadWEFgXBsyPsE1lDThUs0k1CzoDMnilO/U7TsTv
KSsTXGkU/KIYJAWBc2DRAv6Lb0eMCc3iErQrEDRRLTpgZjECcb0PtSRbCpwli1gvSKENW2ozZ7I4
p3xS8b1hPSixR8yAtWR8ua8Whw3qbKRfTIBVwaGSX27lq3/dHvMIabFlbct5PMscrQQJoJQcL4gU
MekLfiGojr3wIOrIsZ4P8A85NlIRR7dgWk+bBL8Kk1e+QL7TdnWIsIdOrQZ2k2bJLpUNXNWlToht
ajlTYzUaEl2ZZ4Ii9PTMvWrJP/uUeYB1pTxkK/lqVMVmfm1Zwo9QKICJLk46rYz11RhkDQJezfxv
kCPrCMHoMSiUfUhYioxLDdw08amxJDNBKIaG4NsXVHMn4EYnaWtMhwLuHWzbGfQHYHdiy80OtFu+
3l8QSqBJEWz2+bKMKVIzyeIluDiBdZ2xys3izd2WYKAtKevOJsPYmMiy3QCkoEueg7wZnJQPZijj
t+YHlAGRJ+AmJBNWpCBmBHJUAez6VIZDaeOniEBhJ+pyUQIQcP8OZUDdJHHk1VxziTaz0xHEkt8x
lo/hpuZW1dcKxUFxphrQmEKOmWeEKnmo+vTR+E7YkhCSqLVMwxTpnhpMYpYgjpVw/9UzEILMdZHU
QFdFnTMidNXjt+XKiGhX/UeA20rJqp3550T+7S+yrIMZF6RKDAQJElieuKXBkZlnYpMUdvdKgVam
LmULONke/RTo7TPehOrhYNv08fH6s1BVWWe8MqfPPuAOj6+5eJ78dHaY4ly7ypyGjzSS94SbnD5p
Ma+QJBjBoCtbtVL6FTKY4ChVNySdPsnK/DoTPjUMPxhbMFJRcy12DTXGWiEySm6m36o4kM0bCONo
1zwpbP/Gs4v2PeHXep4s152c1e4kcZWEecWWyDRuQiq/KpvD2HbgFVJNphGAGj/rw6TvW62g7u6/
S3iFvWrQw6tbimk8RFmPibRj3nz907wSsosEQ40rT2MBm/3KUK8hanjAXaaMaDs9jwA0TIvyFwFC
cYgX9aW5El8HaOEmju4uo7xWD0i+QFsnNGU0MWk40Mr7cZbkPcvyOGLDj6xAf51yAad18KO9LYQM
pcNOXbcjVn4KOKTKsJTRKFLOfpYbDIQPkIrBoKG0nRtqCuvhD5uNmWD25PCjIMzAvGdV3wwjaq1B
3GJkgxx1uXfP2JwxX3G0/X4em/DtKu5PMszNbg6UXBPj2/GSKI1r8Jk8Zb4ammbwi0wPZmicllsu
PYB6mP4M196cXJ0IrcbyTHmcehG7kseIFW9TqX6FvPsg3ynnHsl4z9+U7Ph7+Kt+YUj/M4ANCEbC
7qwR6aJ0HmBqVuhsQpra50ISu98E39chguB7TseRZIUFNM1OYmBE8OCgoGNHHc2iq+2mCZv11VnC
HK5roUkBeuF9GIkgNR7Sia91KcujCq37t3L0S5VNFRLbJp9xW9WQlsugzYupHsTW9X3UvmVZ5eex
EhVT/HZ8f1lddzJKPhSAnuYWh+HilaQoX3zW5aoTA/fpqldpe5QhsSyZgQ1MpAEI2opocXGHaYDG
nMgzOGD3oSAW+VDKUevKg4KbEdXtIigiL6d6+ID93yboll/9l45rCa12kR2p5z0DrIH/2fO0heZS
91wMuhfz6qA25piKJy8752cLQ65FkKSB1mgfQYH4O84ZVUlsUO/e8lcTviP3CeFxRcXOvbna4UFI
Tmh9pGvp3TH//OaHO4T9DBZWzRvmUGWS1k/IEqSp3rrztt0dIldePKuwHE87ukdkK9jcPsmTxOM7
jbXQY/Za+WjBjJk8PfCRpnS8mtn2vCRsqEW1RFiPZ5m05DZhn+p3z2SCtrLDgbQZkiQ43dDxdPQz
c+5PXa6IOPRAEVvaaIqgqYKMlIxYvk0wmRFB9RTT1WXkkKZ8ZgBgzstGOBNtOWN1HGJlQUt9zHgH
AOQUYBY2htmuCjvOiRv/3ZlEtWvJxhLXUpv9IgAYYbaieW8WCGja+9AzGV5bqAZGNx+KIT/Qai+a
+HzP2lecIQF32PZEtQfBc8Tod/lPiSYu2rapElF8GKjk5u81/Jz6XIUHZY9sArqTqJjmQEhrhAKd
2X2hgFDXQhEEQRKzAI46AmSIPzo+mEfWVOU4edXMDU4GOt8/3feU7AfUl6zYoZIHEtwKRyNOThK1
/3poOL2C9ft+qPzEGVMDtVxfNrHh+gJQoee1SRbd0jk7/dR983XT2sM0kDNP+/4cB5iKTXLf2+xk
prRrDtCyBt9K0WOAEserOMNih263VklJRTRe78E7Zrl9mlmLcnglwIRtDuwJnUuQ2DGZwtCZkvsv
C0RnYY/vIi0lxYQpCB2PyWX/ZI4Y5S9AVno5EpWCOu7GOHgQdlE2QuPa+PqSUELtqbM3P/HtAmBZ
Yh6EniTH+ClMgMqyzH7twrh1vZSE0ftfkyzt53kvh8ygYsqIFLuFMt8g2p7KYGOi1R86XSzegOal
HnK45LIwopQ/VylpF+i4uBUo0TeiPPSrLrefssZE0W+A2F/60GNo6++MQFzZhxbKJ40aMK28v5YO
mQdxf8TeZuue4dKXDlaFE9qASCZ0QsM72wNgq7OvEJbl9X0aKVZkkrBD9AA63/72ziNp9vgXEbJk
u/IRKRSMECrtbprpngju5Vl/tBiSXi/WiA0PqG2WRmYHxATCxLuJ5+XiG+DQ0sYq+PLWINBp+8xM
DyhN0fwVxolCaD8Oy7epGLMRRC+FYQFRGOfoGwNIx04rsrQ7N8KgzOUPiVJhdLBrocHZ9s4fDH6X
3QSNytE0fYMOjtJU9k8OR7GPTkGeLwGRaBxI154ELxAMHSyrh8D98lloPg4nvgbN3IrrdlX7wbxQ
xwB6v7yWkyQvVC3am7edoFPxEl02a+ACugFlw74PSUkqXU6gNNs2E/4E2edgsEqfRKPS64quePwc
8K4/pWkxPkv5FTjd/LJeyBv9JHZ093t9tqjk3bae4uotU+rE+SUf8s8rVBw4rXGpSNjmibp86zMN
9aZFJ9BJTlEwD5nnrkF09XurG/yuorqgFLs/Y9jc58ZPh33Dn1C6SYkbWr+l//xkUxSwOq3WmAK2
DfmdLRbG48xPPU8lZY/F6PSB550zBJBAdvGUjzDve2frNy5jiOlbj0WoNIN1/ymywNe5efam6i9S
mM9DggD/1OWEc9gwUVySFfgn6DR8e91SVFCYelyZBoubjyJ1AdRcxi7sozRoHpjDNqFkvvANtZyE
/VKneNQCknUE5Gm7SW2fK5Zx3zDTF3N2U+g+P4hGv1kPoSuM6J7joyiZS2Ha+vMDX5mgaMuVmZf9
IPFggupyZUPqGXtFXNRCnFWVUeFRdgpAF52sfTccU/SBGOxsT1AcMPXYzDi8EmZMZ946GM1KdBZ/
5HJl7IMfGFUUWnDtDzMufObNshvMmgsY7rbyuhBylVcGBbVR5S+5zpqjj2F/iHKtSCp30+H9qhVt
jQvFYQtmADJYbV5mO1fnddd1BW/8IgRkhBADOaN2WNIhYugB6a0isBjC8BeRquv7UxC5NVaSEaR8
SAy200lKTZcsulKdmxhgBbsLVcQ5KFQ50v0ql3p0tqBy0qIf4MilsCg/3sl8WJ2CQe7VW1JuAt/s
13HZPI2U/TW0FJTY9PkMOmrZC2aLN5MNUfb9vpua+ls+cf8K2DTM65gLXAOORhBnuv6RWBM9FFAg
N2p7qoibF/ZseOyBJt1DFNVNJTAKM/lVqHzFYVXll8TRBd/7sePIYvJe+VFn5Pq0MVnIEPkNWs6P
nrOFnBvpkEklbi4W58D7NGHIuJ0EJRGCPBdR/w3xrlWv13Xr8RsRy7GkeBzk7tBtmtASiNKzbTrl
nwNBntHdFJrJ8yl3T72zFBLCArvovXDe6J7Y9ryC4H1/lmx405445Gi5XJyGA8Z4ugwcjTnt/ges
xRXCMdmNEGvvu7zUGwE0wUa4XfyByTXHlLrGE326vZE7CdXRvhA/h4PROQUVD8DhgHfdBpz4jUvE
wJI9yD7/O1nled+0pX3l7JtNjTb7hXuKVQp4ySeHuNjk5j3wvfzN9W/X/AMLKLBx1CqHBbQERvvy
JlzW7pcgWL6xMgdOmuKrek0iM9w8w0OItUpfIn+06mo4jQV1Bv3dSI3H+6RQ+A0cpINyT2qX9BhB
keXEKEzFOGTPB42uab6rF7usGkVMHyVk/HfCgbjc2igK7yj1zR1rNy2oN7c0PwF9XsCWfNqAeR3f
F6UiLRL8gqeDQxbnD12JUcpdatJQfQONenK9htu0VGnf/lqEGZQlQ2ZcwU/gd9YCx+9/glh+7c5F
GUG95In1lmBU8J69L3uKDszWT4QcoyicWH/cNAsuhBR1FS/p+Vw//2OwCqvElzGrDVJT163WJ+yw
GhbJQAObPaDlYOTUGGBO0Ry1bCyYAayBnokThTIm2LzGaiqqIa3/qdKq6Q8wuWB9tMFxKmE7zBJ/
rAYArNKnxrL3nSlVEqS1Q3VcSYLOMv5ofOifnyBnsf8AbZIIriGIhGqDpWElMHLV2OSmkynOYOGV
hzSKlXCmg4gQQNgAxRD0QeHI6yn7VFbLXmQxcnXZwkS6x5gikh6Zl+cFuHrSPryf/Ir/1M08L5bo
BU/CEx8jTGk1W9YbNEYKG9A6isiWrMR8nHra96L6R6ZwOeCm/kcr/3IF1qT3tpZK2CZHieyeiddi
0AEwx/s2nut3fVEIyY0KMftykpsQC5Kf/cBu4RkUN8Z7e+HaEctgwFL6DzoFBcUpjkOc6m2XiDHc
aoUk1WuX5KU4lRw/+7pGNjSjEJugRr8MYuA8YJnYh046ntUyjym9SrSojy6mjL15hMOw5WkMNidn
xRCk9vkgIEH4o0HECjEYm5s7aKknk4oNoRmi5LK3ZPGuYosYUjXUX+JUd5J14Gv58Utu1Os42iFL
tFxPsozu1YYuE1xY5QQzDlIPKMTnk2F++CfSqvoZMuVTb/Zg7dQ1VICte8QpiOcJHnIKjbmoSN/C
X1iymJSpCDYsPIlSQ4w05sNjtDfoVlQUyBNQI9MieZ5GwzMmRidzSXzmf0HWXs9kw7PXpamMNx0+
AXEOOed/quWEkAy/98FLp6MPVQDkFBC0VTW7JTP6rygcFQtcqibS0k9EVJjsOxLGAMy1l5BMYgLf
f0R5fZHux0JNuv6Uc4hF2nDyPdGE/5HtT+jNtursLVUu2ZZmDuGp89dQX4/JsXqkFdhuNaNURK0v
HjAUWlrCyVOV1sQK/u8kLEBxCJRg5AQu1l1muh4QbKPDOTN0Pd+erzzV3XIQDXJLcM7G5ZuHPseh
7VQ4ht58H5+yeQJ1+AkKWHXi0H/nngunMf8J/PYmVDXfeWL6LKI9D5L9MGn+SnD56luosJmnDlsC
Mk3+rOPBWU/MBqiaZg48yowhrKtOhyW/QNO6+rej33Zc5w9nmWgX0QJ5IVPr6olxjhsa7p7unxq5
mYaLZyh0dM/C3A/Js+ZP4gBHhAaI+ktV5wNH0UIvRCWiqdQoVcg3WMHb0X/xuDnEaupiMXK2QkIl
nMFwKA+aEn4Rffm0PPwviFgVEXGsHMrHlzZjbf+onerc7oA3kPtxT2Iq/Ne5gDwzf3LiJc9pkUpO
DIkCPhNR+hry3afF5ynvSOYHlRsHJaEeMXcq89mVRLb4EYcnywQVDuDHEqiLxN5HH2yk8B52xGkd
TKQr9OyQM7GYo+XsLeyzFy7IOUNlsHmIrbfqIwCpaT75ivgR47huqr8LTf4nV7M76lP48klw0ggQ
xdfgaG61Suyp7pchO/v7CCcKvVGYg66MlgNpYo3vjv8XCM4DpiU5S5z644y+Wa/6304aHup8YEFY
eXZHiuYHE1wqC6YYX0vJle7Y+aPrG4WniWnrXekRrfcNO1d/biv3JsH6B6LEDq3MS7I1KSpN7sOP
UmvwTiNPSmmeWLaXuWSohlkfxcXtwfqY11HgLCGTAgcoMTbLEt4YQYQa/Nn0pXYSf4olE+1pzCmv
B88aP6nKiFhXr7MOAu+XSdXyb5gnWDQNBLmYhq9aZXtqg4Kyf66hEv1PJgTXT4+sJbUmKDs3Uygw
Ovgy/RccL+7QEzkXb+eBcPC7k9sofcKzz4WsW+VHB59Z3ecAVBGmK7TpmGKp0NRKYTuaETt/xjxU
naTngxfl33AX3+XocbL9p6mxr5jEskKZCEdVHZty3OnEo40ZP2uED7FMG1hnTgMmVeQFH4jiV42T
p/oyaUzXf42z0+fRt5jriS6HZCDgPcb6hr754qBiaH8yCWRZ0+sXPaGIjrVhRHiLysXO9JR58RpJ
fEEqNM2ot7K3Sv6K3ziW4z2j6Aj//fYuG9qC2cZkicoMvnt9P0xiv7jLjW08tBMNBqoWvtiEPQec
N98zoyEDnXvx2IjOGXT0ygOWekOSfJhr5di+eIS3FshdZmskM/sTYfrBRRtlkk8sIgC2Yu7IcXV8
3maWjBVEXUiAJN8PwaGoT9I5pSfXBhot4PH5kvzlsfS/PPdwKFaFTOXGzJjqKCxCwXmNiwe5FKZX
fOuq74TRBOA91q5mvf2TNSTbwgPI2SzDC9zHppbefMjHe3ntKL3hIBgeSL6pC6gC4Ymf1dByhXSD
subTlHX8stMTS5sRoc682ot5bnYJRlXuwUk+rAlTcdbRHsIAUrzT4OfsYCLTy3e4L70n3vMo1Is+
ccF5q/4GQPSZbC7ZdhDQ7b05aqxS1BKpECG7yRLXgts5YIdQFMf0E8NLlEGd4w27WgV/QIHeLHSK
rJ4WKlXvqgrl3SswbcBGD+8D43Mild/+sg0jYdUkF4kaznoGZTSlVmhssIkQCUqfI5tGuOPjDIRX
vX+WFaE+a3YRgE368GPKVwNmsXtkKLTWoA6FVfdCIiSsunwWQ3uO84fwer/z0VmUTIgfg/iHgrzI
6QDY3RM2WIBWZy0UDR1qCd83UpUr+/9Q305PtTzgQuk7EgAmkyrprbbWi/5MRrl7dRKrdDhsrcns
f7AKX/bMTSWDB5HIy8sMeJf41bUtJ2v69fRnABkzbusIB0kJZM4L70XlWjD9yS5LuRTwuKDGaz9a
x+NvRiKBG1zOA8tjOBlj39xonFCDhnBcmZuVH0boZ5uEFXC5CF75uOqStlR+6j0z5mHL4kwIapm/
Pw8zDwC1hb8cjk9fQZ4UeJquKpQ7PgZ02ZnZPlGK4THXOp40dwAasBrnvagNIRuwgUD1ad0dLzc9
9Lz2V/x2OYIvvuXv3MvXYaDMmmgFeXPnCrEiUblHn5A40iFfAxGPIyfxWHB+wM4MIZTtzy2aFmci
myvAzGlf9/1b8GpwbCBKvTzhYSVIhc8q65u0k33ZL07ZFDOWz2xeMOOLT7Y13LXqMnuPtTkPqiX/
kjQBeJqw+MrW6WCiQ6qwxHSEq/OC+0Abq9Zxj+ZF89SUD/8Zxgwdpj2lLEosfvMew7J07muu3HKP
OBw3i+oA03XYAJFGkSTlJr0INgakQqVF+MZRUdjtCPnmRn3uKEmkeNCHu06qMfNmgHYFPgwsFwSn
a2Xps0WFigZfLHtXp2W61Z2l+7r/dcbZ9MwT0nLV3r32u4zGw4RU4aa257xfwYoT3dteucWT75mH
nptdYW9KmuYJ3JcCbNWmdk0DgvTjABgCHw/Dc/U0q7Hjq895ktuQtwdhWbNqafo1bUFO8exn5djP
Of8ZKt6HU6q1PsVYZjyUE9EQK68cdo/xuDA1Ye39kH36itH8VA3gpjc410fkIsuKMqcNyMYwyYkY
7fegk0esZiheN4SGdAdy0dUTv44SYTfsIggaqPLm8XPT+qx7t9ArdIVlwJLREhPATkkpRNZf4G4F
cwgxvKMXSpuS89Q0NHByarIzZYMILANr44W6f6DbLQKScKr33Uf/GJIwV121VkkYFnuMOEAH7omV
Y0r2pFuoQTzYKDLJwLG62lhVvQS8IEsJUXGWA7Z0+RZWeKqSWohb58OvL2fq2uVoMZfLIjmCd4jr
I4wPA/eUoXifMq/7hnVpw8JIgx2zas3B245wksOqgGVxCPTlep8lB3QiZR9cLYd+BomXKbnao+l3
e6AgQF741lIX+OOCj+UHTpE7eQfwwOwBVoiZWu6JAoFfl0+ThxtMBvTAyX2gcdPFUf9yPauexERS
DOKaAUYHOeGDrRG/sJ6p3XlwHDhvAOvqsivp6sO1XZYN5UqBPpfGBrtqb06FDi6suC0SkOFSypsH
atkjihL3pGXOguJdehw3sEjsznywM7+BSfWyzzJxQtJEwF2Btln4Cr4KqSOL4f6OJlTB1q+O0C4Y
kd7ebqPf26shAdqQrg/Qmr8SCWavrJa1RwHk1FhSm7F/shvF3Q2vhBpEAxx2aqUId5XmlkqVgwPg
hXT4jjofeF+Kyd7Z/yKjBy1VgA84ilUSnp2Swnwj/xjHPfUwVteP4df4HgcAA69UutbFdZFSqIa6
hjB9IWFDpwhb/2VNp6U63RbKNm98SineVGhDZ0FJ5QUUW1yBqToJ8/IRuQoodR7Z86a1weM32g5t
Rz9f0gSzzQHABLJ5Wc5je6LcqGiZmcDg5p/q6yqEEIL3z7Rjnh5dU6x0VNwzTIIPEg5mYvsZ3LXT
jtR0oOpNGuvWwZqEsB/IP/mayeA5Gg8req5tEZHdcuGdJBUCRFI2DsoHZrNiyaYpcONHLwmKd6m9
WbbFRSz+XK35BFPkHXzI9r3AXCcQ34aM6e40/B5IXZk4paQY3g9FCpDKkVb6BzaTa/DMJO0Ebk4d
9YeL9nF3epOFJIMybflALMFUkeE12PcQzgD94+o4HSvwQhdk8F7/ZmrYAGrRqzKaXOCD1RYXlGez
/30QB5919GSHdLxjVp305jVFINPokUx2qZlh4QTvt5B3Sboy8vq/5zNrltn0nSDiw6dpaXwyS0tm
qWGz6Idy+qFgWF963BIseF1LTru7ZXguHAcrnRJaMU5l5KIb7EQdD0KULkqUkaNnfIu091k3vJyP
pRikmKilsFuvJlDUvemfkHB9LdPuwA6zBX7o5FjrbCchPJq4//LbC3sfXq8UxK447yr13OrCM26k
pChRlrUdIVeszh9C2Y0IaeZ6ODcnIzbVYBEs4Ii5h64qEjt1mG4M59+j1uiYMqmy+/YBZ4Ejmd4d
LoznM6CtKYG9k3exVlWpNBF39J/MVUqs64Q09pO2tdCzlEBJM/29pvzH5efMsGHdzFDeMVh2pvGd
2hPSrjECDl1q+oZgvdBSX9jD4S1tyFAsUZdP+E4LYj3nuhXZzc+ATjSMswTYS0JRg+6ojWPtcdZv
qicCgfOEz2gVLYz1lwxaiNqyGJnAUJoLOapw4EwggqGk/f2kSlgdYdKYzhx5qxWk183HGAZYTXYy
1KwLtIBmz/eDyZ+Yt/yPKSeHtD/wGPltGp3Zf0y0ySR0lj7kpQ3cGqBfjYtBX2ECcAMALvz2gKjy
guipoRccqbK+O7cgW/dnLc1sEC/aAtpyPuKBe4O4CKkQboHDNymxSK2mlL7HoCD2WlcrDrq66xs1
YBlf4e/+Az9Cx5oVn6e8OTtLIBaeejeNOKXpW3CtAIcFakk68cVNxTMb4zairspYYJH+JoCT4Tok
ZRPe1njKFqaRcEECReSLC2hYIVHqh0eOcn4oFwvAm0NjUoL43iGbA4E7JkVKuppPwsYoBlK4QNC9
beWZ9Ke4S9zq5RfrZUObg7D7YACHkePtTeg+WP5/BO2+Aw5+Ccthbpo8PFP4gyFJvtSSF81SjjhU
OlWsm8XUDQBq3JHKaUvJsvq3XALB/SblmjhlL6H3xTpYNUND+6dAswdNN+rEW7D+yt27e1+VP5np
EZPv5yOPwWmbEvyEM6EZwc/snc5MlAPdz1k2FiXDcsuQGdmOdheFzNU2PISMHl8MdgqEvVVuspQD
wbunLUK/ONfqqyGWxdossCb2YuQmhrxCgoZOlKu3csW95Q3hfbhQ7f+epFGKl6PtDump7IXul/Mf
fBf6ebMmFuIP2Gh2SK7jXOvX+IWCWhddpQA82bh+XH6FJYNg6yB43d//99Fq5Y1MyjdCXIyvs4MX
w5wqJBD8PwUdkBRznYRTtdfyl9l14MGEsGrXCeNUKXrPLVCplpyCrRWzNfI4RXE+FLyOdknIOi3G
/5LzvppxB0vfilvecMOSRIBH3ksVKkI2mVzMrt4BqagYdwr70G/BX0bm9omWdBcyXuAujzk7akia
rcZmJ3M4K5phcj8g6AnDMmr+oIR35pE5Go+t9naMSVw6QhJC7kcuUZ3PG33WWw3Y2PlD8trT488P
2EQDtY6PY13mNONF1nhpvYjyDm/e4waVqXHhXfVx5+ebNn3TLKopX2/iGVQxhA1Ze1TtkVzc2P8o
HxhESydtjh2Js7nB4skMR762qhSMjpgutfER2iOssNJcd+9f1d9nEQ6ItD3BX3iFXM56418/D2KS
LRxYOHg1Q0c1+E8HEQDvtYmlvj7fgr4KjfRjriyafEhv19c0DwugJnjF8H9kVHErBCp5rrrZlJFa
KIFB4gqSILeKlsOtgvmoyD2V1QlfF9Bq0vTgu5y3Vd7E7mONHXH9skQKuv5Y/aDvoQJBF8Sxo7XP
79mILn5D+P2STBdrtltx9NmDvRG9uEq2a4HLG/IvBuJq1QS+UMrgY4J8FNKQ4d67E8Q/icj3/LO0
WnXFr1VEdVMXoCvE790oy+vty9bvA7AUJdIyvNVnVizkhGeq/NoJLdT6spFK5ALD0h7qyXm1NPHa
qosDNOPKExQgiHPxnrcvi0VxbhjLp5+JvryhZJke/AOvpQyy2y3SnIsVFys/yfej8qVIdW0D7MRj
FLiy3n0DfnTeWJ9kav3MG9BnVnI83iE4FaejtJ/axvFuftyvlaWJjJMklq+yEO09jaJv+6meUo2C
8QWsbuHuwyr28HDT9e4T7PwwYd6jcidHpQnpvUyr/K679PVa9OsHlNf47SVJjRIWZIQWIsvt1NIQ
aIAn1a/8l8+QbF5Dqc5cD8TBLzSIoFZIy+lA7t/DTqjfA19RvunrNJuNf/q1sAfed0NkmLqt6AQD
J+WOTUSZHHa2N/h1xStGIexXDcpfB3HytpTyeqqGIDY2lzpXYJRlNnrbYoDCgxLpgYMbuCcVL6tw
eASIWBKqEJRAjEhZBJ57g2hsCvXETHgTQRuXf1lOVznYAjVI+E20mZiTAyciZ7PEdXHCQ0Jx3MJm
nelzZ2ewzZP1Zb9H1nrxFLfNBZQGXKxklBnLt9acCwcK1EqB26O40MBJ/orGCMy/ly3eH/VeKtSR
bC8NHQr1cyGxrarnU2NUKeVJei1UoqLu9ElFVp3Qq6iFRuFYgY49Yv+9Diy0sRfTiuxe6ly6AoTZ
EzmWjwa9Bf28Fw/6lDVplyUY/a8EB+wj//57Py08uehylT2l4laRdIv0EXN4VC8bFBcm2DwMnnBh
rtANVJ+tpn+EFT3sUpH6kydmKSCqZ3dK7zMXjC57SttAB5Rl0/FUcbcyVjJaiixb/RBs4CIkzcTs
5Z8SwhaesbNJAUhNjuiPuP6vYZXLbUZama5Fb0klPSizCoNDXzGPMXUJattdV7YolfHSIp00Z23W
j5296tFOFdeW4xNwvPhiSMxOBjyP3pcpGv03IizrHpK9V+nGzj24YCR4GBHBDvIBIAtt8sl97dhx
88Nx/JupGG0ybGUjj0qelnvOavjrF9bI6AXv+nhHUB5ZhndRC0CZD3/XJDUHqCOOBR0FXn9EPV8m
EEnO/RDVLGXZthtZJY9CVzQ2pIT8LexG5bpQ3pSVLF6aiDVYcXMP3AhEv7mlJNW0ckAEoHaIo/uN
AB6EzDsCUX2w0xd3SwZWVz2n4hUAd9hEyqfJnEtQaC0qYMLd9YuxWoI74j1ODHXgeOgWP5mQwo5l
hMtQuDNVYfFo1yCafRcramlzYSujNU19Cd3+2ZT6eujYKQgkkrLiP7lMQchRaP4LUWH5meEybtkC
99N1ezRfLjxRdGkv+UYz/gSC6TDmasYi+jDDSekjGK8cOVnx/1J7StVKux8gAvXGPh8PjEMMrGKD
vl/zFqRdSSfdW+vubEAKMX8oAnn5uAntjaaKOH8TDlIdZee3TkjAchIkmPnmyOK2DyZNo1lbHvYS
2B8CDFqf4Te5pvv6/V2+bih0JHEzIJ9VOWeExFr9RUPzJr82nICMauNsAbzM7VZSPM0l8VwN1Lnu
ZGsX1kU+BCAwpRiaBSBWVbBd5DVBw5MMEl1OAnwHLgC4koI/Kik933memLf/7BsV6kH9Ih0asvXy
LJhTs99oDaWFZtqRaTQJ20nCAjUwu3dPHkdYPnEDsEDg2wwVmE9wEwIbmAUhgMnds6l2bP0hxfNG
aOsHkZSxyR0yO4b960xmoVuRO7zXrSrf629jsjWy7OqUeS1Y4D9feg+y7cDkMwF95Dtk9AEQjZER
JKM8r864N9h8oPzeXKIXav6g0THeG8dX/voQ/fb/yAH7r0NqvkxIiNaY0ePz2K54V+IEu7FFEgMl
tt98J9e9u7AM34lP7nJUGVhOE4R+0hvUgcncyXEoRYFvS1ORbDEDS3NMg42ErliIeHqrh6cXlVlB
mZhrTV/ArLtpUTOhzUrYrnnyOJnfa4W2I6vmrxqNgihOwYlQYZ2zPZAK6a5/fDEbYQVSt7tdMsKF
v4zyWS7I5gQbJEpNxSQgEfPV8Ov0LQtR6Frtn8CLbEInXqokt/dJZfSCWG/w1WQYmrZQYkehKgUa
HQDciBPg9OEQ0AJCRBxOEVrh5tCDlJbG59oj/NxB8vbxbvmtNr8AWsthIfiL4ije2O1v7KvrRcD5
ShsCY9FgD++92MDgpxJwWwrKCjAujDgm5OrONY/IKUyxhJ1CFLuOeSeNwsDYLXmahaCZ3QQ0ZmWy
/ye9IcOB4TyY3hfnhxEgdgbAQ5tKaSmSwU5okZJeQnzgOVmfTR7snSro9qcoL/ENemzhyPJDBhW2
16ApXff8gV55QAe08iWVuLd4RXMUiIvZzGcQKk+U4a5QcRQi2VnyIUPtpw1WaxSKyNKjGeRzlR0h
eNkZCFiEDGSexS469NcXP3IFApFq9k7S4eBjA1xqUIcj7AgKF9tneMx+L8I08K4iPnnT2uc6ShGr
qUf72n2tKnHIpLiAjrtv0Qj08M8qZRjDrwfZQ+SJO31s6sKT/mq5YWcpHvjvQXf+/OjCC0YpnpWq
OpyxGYhLqC+DJhVQshsEXic0+BBAU82OXX0ZvWp2V9I6rFp/ncTAokIHSvICCwswShuX3Idc66Iw
lml5C+7psmY5DKPlvAGy06dn310JA9zpEy+75lXK+uTXDapRH8MGcdqN14IacqTr5jxjTXnDXdZn
7cTBhFEipc3RwyNZWdC+QJrzUV+y/6husilSzr4xt6hTwtSJjWuG+w9t73cdyqoywvmSVY0LCy3C
zZ/CS44Ar3bqHIC3UGgw2tpwhrb7IaX6RUtv98QZpk8jUP6Hoy9qXba1wBaXqOmoWdE9n5Ifdah2
8k7GG3A6EcNoZqpGrOGggtiYab67D0Xnza7Pgu26xPIjmklQc2k/ZaQ3LyEpGfkW6WLCx6YztLad
Xc+GvhiEKBIOzyi+CblJ2MvlQXYwFrwbqas205hUHQ5N4AwzhxzYuCWnxbpyzcD1SN88Z7FhHs5W
4nd0+MevCfYg2a6V6N+LiorltwDbGaVAMh4G6gZ0zpQ4pcZJJ16yRWLra6YxRwqN4HumRsF4cu2A
WnBN+6+33D6Q0QVTf39pBO6l7OlvMzQJfEHrpyx0/FvYVR0/rer5E3kTOJ50nNqRp0gkncitC66/
p2Uh7Svrz01bARLUKGk++ykX2mJJ4x0P7xNqMoab+w8QFlmPrxhlSx2dP1FfUulrc4VBVPE3AtZR
9dt72oSWrD55Qta5IUrzN4xWx4oC9fRJWOUUrMd/IKkuVp8jQuy4jW8Om1k1WydDN/WkMZuA+dXG
U6H7tyEohio4JExqIzBrBLfHpQ5PqxI4c7j8+p+WOTYL4vAG5PlON0ttBYku17CMJkLN397ANNRb
HNgjC0ZxXREb0cYzn5KyMDiWRUUAEG+LtxbXn7rSeaURhwt622UZXCUns0uKV9PELZb6JRKC85v8
szIPYakl/YwcZb7yFJKrJxyJgRrBuRcedXSydbS2mMp2TndzXtQj3VI67C3hqexFzdhudX1P+73C
oJAH2uTaianfAG3DlU1CmCu46ablivc+lDz3UCx/gdIP+p8XdX+3QO4G8omKeok6u9HMI9jSh0cS
TSVIRHPpqn1+zpbO9cDYU6SwnBgxh9jD8nu+sVJflP10nwYydV0JD5t+rnyibL9X4YQ1Ymvho51Z
QfR3o6NDk92QgjsIe1yLBWlliBEJgBnWfB86kp7RNOl9FiyNmC7wKuhmf3mUVPdcy2pMiszs3fYH
0zaDHUz5c1I3bPnjGBKowBMZKuaSs1PzZ6bpJzgY7CfrkBcMyVauKz7gz9yrnzdv5RZ6uYw1+Zln
GRf7TqdSusv0sm3RcqucK66N5DuSV0bn10DBU4Dpj+o8hubjsBgCNwOGeiOh5kt13Kjvb20XGgo1
40Q9TPb8ksXJqS1Eb0irFHuk4MuxnEuzG7WmOeCElOrdZE/YsA4YlVYRta/1aDP97mDPXZiHYEc6
SbPhxR3t1vG4tDj4LG4ERz7Dul6oYcCnYNEastURwZ9A4DEggsca8xrddopzL8kHjplXzXikn+Rb
NJIrRyOqNvaecjypZR6W8iMCZK2X8rvLny4eGhOnBEckZV7Qzd0gYIGsdTk8w05/I1/rqOHUdxVq
79ExM1tdZe6AXsEsBozN+hYXJ5IuMo44ViyhpmhzwdYcxQ7HXHzy4P/Df+WaZDiDv+IhusjxZ7jX
aKmOTE9N47V5uZWaMP0KbIthdPbwXQ0J6Ychff14yAoOfnSfNOULOzyLuHY3L+Sau8Bq3L1tsmp6
5Xn+HJOIrZ67pkmPY48/NNxF7q+SFca//g+QIe1II9a+D79JBjuer6Gv0veV3tw04wseVeMVPB36
B8CTl4yQcSiwaD0L5AFyNDY9rfJOVfgSLKvU7VdptJ/1lJBzlZs14MhmrJE8u8da8OHwrq1ezEVw
uEGv69+hPt3gpOlg68JdcA+JNj7IBNKsu89ctYeSNdQP2wF+HZSFy6iImm8FFCxzcs1xgX9QB2Yo
ykqR6yXGi21piNZ0yHDlwCvknx62cxiS+1VjuscHnY6D6p7VNQxFhcbp4iMnSlnwVkppgt2ehEEd
AiLHlxcnmdE1Zr1j7CczYVfNhlwNJd19STQFVASzxuU2H6P5lHPL1wKeH1V2A+K9CJvxW8vgyAaS
PdCA2MP9YmsP57JS39Uvnb7V9RDaPZzX73mXcxPd/EpSZUtJo3TI1re+Y/3DQhAOci4rkS1b4jcA
aZmevxjiOg2MvRpbcR0N1TSE2y0mgV+mioO8dUCmlfjnB8m1xJEYPFUO32kyk9Dv2vOny0lIEW+s
CHhKRK3l9sW9SBq2zaIL65rmTq6IOiqcBEidrX4ZenKePaCPnpfEYFaGDoQGY9HvmwcKDCIz/fu8
mQDd7iFE3fdqemEthv1kKj9Qw4/DzKw1Lh3NqkwCxj9UF919JP6qGU0gEcavROynwhslCgcDevBr
0MNXwjMFvERmsVU4yWvdvPQCu59T6z0g6jUqF7/vv7TwaWldsoMq+gXILqVyyma2y8JAb6Gs2ngZ
lGXhriz490TNYWep8tpP7kWLEfceY4cABEPQNFoou3LleUnk8tqtxru0htNcDp41U1jclI7lPPV4
F9S9hR85jfxE9zs4yf3/+UdzUj+Uo665HrJ3KOV8LX4A+v4JM1+flxkvFAg5QutHEZ8/XXDEoPvU
cHkejYAPiKMbwxgMeUDJYUko1gGCusykIzIRY5jv94O6+MSXFxUcrRLkA2bSA0inhLsBF3L2mEM4
WO3enC8IDm9m8Za9aMCAduHJnvd893woo6H1xNIUv4OSaZ/Gky8Hp5pzRRpWOdpCCLhFuMw2225P
ZK9WDVk2VAp+/f3HomRfD5vHK5JHW1LdBQYjoNN+hXYZ/D33DcCnRxsin+nucMKpzTCn+PCmXqCX
F9lp+3MZjPY6mdfn7UPkTFzCiAdCWT5hJfntbAY6QiIFImarQf1dp60taa5XD14vn3mVWgHncpFI
IuQUBW5B7ZGc+D1vE+JTq1PAYY00JeLZiZUf+LyUvKze9+igscyPRWYPbEXVKZcWSy3Oip9UqkVA
a8poeN6hgUIYbd7CQB6BkcMtt1Ngm8r7vE1dUvEHUzQgZMCkxO6HACp7EEEn8Lg8waSN8E4THkWL
Nw4Ffs34Yx7RK32qJpfqbNGlnRCFsXOgzHunaz4IS6f1F5b66I/KmQsVSETa3dPaU4VQBR313lGN
+GW4Uhq5TqJwIpRw7EK8zW0Z9TZbcsNlOpn8cysVZsIF9m1FHkSwzOWAiYGbcW8LcmI5V8pS73KO
r0XEwkx1IT5fTBW9C8UqvzAuM6Wt/O9dJXzJAmhiTByZKfR56HUawMz3lvySj8/lpf8YfyH9LYVi
bBPSViTaVOKjtjsytNs35wGm9lGCnem77JnJuXx5CAV2ZgO4/bGulRnTNfPrwMu7lDEx7bsnr1uV
OJMTp44Kh4KPs7E7fbNH8q56WTFUb7EPUE1H4ZjZ9dMA187Y+pmrTAasFfD5kxgvHENOWIY7J5q7
kFkzv4O32RhYvPoAq59U4Oxo6xFa+h5WII3Q5QjSacjSi6Xk9bs5DqIx27BoJkrGVsdAxzQMxiRM
S0RMbxowd5CK7oWPxRGdxzDpeFoXJiyKkPjRJBuLquhtMjH+c9fMsLuPg93sQQ6+TTKG0VxE6+9j
6wqF81eERoDZSjd4OZKsh1f9ySQb3AvtWp1DJlqWLK7AZE24xWQuTdLjZKM85HS6h+E9k0nlCXPt
6AKJcfTShIF8M2Ze5aLO63QqOr9yRq/YnSbZqj/7YbBg+BQuhdUN0OPvPzcrVYfdEYbl2nWC+OyY
z1wedDdXA2878oCPLBIwVTqmt5XoU08GSSqMNjx+Bv4IUss7W5PyG63qxPMVgG/oGfOWo+fr/EGV
RpO7dey7upzbHLpyqZaOSrvFIYBZgKbdgJr55PrAKgG6ugyhZEL1UnbFnWiRnojcKRfEGFxabMD7
QdgZr0zQ5OSIBDtHUQsAIApZPHR/ur29n7tI3RikMra9b1A9sJbef9rFZYlg7NQNQX3BZj8jDNrH
FgFs4YJSamIxK4BuM3bZdUXODvW7VbBNSHMgXWwPnzKRNSQfuUFsUsuVBCUkSNTw07bsNRS9Xiod
TuXFyj1avEKF8uE+2wlK4vNkobDP8gBS52ur96f1XjEbk+BgfCQ46kAD/X/1GzuWANgTXL3qsgZw
BKmF/68fYtC6EZuFMtreFkK7ub+aWHa5xuKhHDE2LlaXaGgkO4V2gTA+JWi6hmuNJxgUunK63SWp
ejdzMxrNiZxEg8efi9jQmYWElBul2YZY26Ceq9khp7/j4J4ANYGPXW+Ec3o96YgBHlnn/MdNHw20
54oQ/yGvr1Dot+cFeG2k/qVog4HaQh66agGMiTtoLUheR4g2k4gjXWJDQeXbN/I6zAsW6hW05Pji
d8bPt0Tn3lGBXHFOeNFdOaH2jA3joR9WmGBVvnGmiTLRmMpVRYGbsu96rlUR5DVNOGqunNW18PXu
/uZvx5y6XOvXGrSPo1MXTJblkb6UGPKfQzDIDrAIcDV16+58x+jgyagJCPUlVNzGVEj5Kv8QZ1zn
YiczC1rfNlapmeb82nG1jgYJOZghA2zdXL4q2j/7Fc8se4uDLNvEcpgEjEQXIdlotVrUecBP93qb
rl5h0gEtUQQNTpDSrVltV9DH3iiUnYMW6OD4CgdGi87qg2M+Oyfs/gpPeI0/NedlzwhjHvWGzvxX
Jt8aMCShdYCPltpkxh0f6P1FYvPuisHDwUmkPaIlmPMtehqN/Qm6VPr5K7SCgqxn4wBeUPRSW8iP
MD+k/MxLsIQHQKWP4bZKxI51sqf+FUBgjsGvPVQcTUs3u4rryc0AMs1NfHWX6V6srn6i7QBHa3ar
B+/FDAqRLLIgV5k2MIJ/VUqDTq9Wr9S7wQJvqnyPncLQ65iQdm49ByWBa33GvEyn6QnqfiZ9jVUa
dk2F0L+8CT6pV6oYDxvhLvwL+tr5BxuhMjGnDxgYjkxZfyknpLpEFPtbvNvisOLlkX4+20yBAP+T
fBf8mxXeRmV72Aq8axFYwoPDMmlKQIQA2Ehdbd9UaNEfFET/u9eDqGD5WRblnLVR1mTWkhCLNXCO
QV86JvjmL5RkSkCKHfyT8siSmgpFFZEG2TwXUFa6nXZBDGYSzTYIrsXL1g2v9we953udgXQo3htH
TrDreU0TloPxsmcsL4DWoY6RzXUkcBuk11YM+IQV26reLwkQIke0qA9l+4BtPBVXporrklevDR/O
sSz97BDEVH7ll3RS0M5w6irARLhf3GnaJaw+ilP1YKEcSC8mVDU4njagZF5R0c/ltpXyaO+qniB/
cYJCnvRmRyC88yQawpsZUGh/QuVnwQoW1ApTBfjSgqsP4DCnm3vIPwRoNLoIZkcIlcJAA3zukmER
3+o10s83hMF3PMR6c4yU9WuYRq+L3QsoyDQJuYqs1xDuB7JHX4axuAOfB6ixdBSUczqrwKLrOwyF
zXvx+pTjJT572Ig/gk9R/g899nB64rL1JmWOFgynJ3o9myXQq/2+WC3+3ekNQKoVfMWVipla5kEm
grCF7m3LDudDdHkD6dkswSE6/7/H7iXqd2SVQGOFgZn1UKrSu/ylB0Tkbo6i3K1jTpjvK9hGLHLO
lPVj4DjTTVTbgkDqC7XPz6maYvxN6tT8iCnwwXhiD3MClqJkoy9XgU9MRDdgWi9esxjNvm5n5PrD
uEUg7YM2gjY/mOoektXngjFKVxiAtUI5T63x0OQuzNVv6/DOM26AAzIHeECZ6ONKnqREu3lqUxAQ
HRF1bzmPpSrm+5aSrX/pRWJr2U4CmMyif5jkhbrGL6d04UGze1AifZofcim1RCX9Z9TDsPgcsV5Z
UsNHaui8thW7KSn89bcymqh/ye+2tuJfThSJoWUiP7lhR+MDKsKuyY+1yuSHxQttOqfrY/L7idJH
wevxdh7yrx1D5kPZX/wj1y4hB3hLtJtVKAhJushrDSrp3ZXMTMaT1LXaWQ/2Gl9DBKZuAMiaYRvZ
NmU2Zp3mapRKelQw4v+L7bf7A/8LxP4d1WncSg1bOrhJptOMw1NMm8yzNFhbo4nzp+LPfk2pOd8P
iccEjle+yDhwNGNEkV6ucuwTwvk3rBwgEFbv0Q04dK4cQ1SC0ytBw3ph6xxvWruPiR3TZNBB4egj
8s1RbMynIL7kJc4YEavt4NIS3Zsow/A2EkjLdhSWlpdS4J2w0Nj63REgAk5bQkmKnDE0NsS/CNqE
aSn1+0ZdCJqGGRYKX0KNG09CeEZYclT5qTFEBU6Yo31L4M+1RbhujhtQcxS3O92/oi5EgCjHZAC1
zedYtpeSHR2LLfA1zeQiULftxOYxsTiMy438piDPJMcwC+2ISHHGSzvPDtp/GDW+/T7susSC7/Wv
RJlyGzJ8wGhxjLeHFE8bMfYC2/R4yvL1/wztgKZnKLwZyKtSb3rnWzxQfS0GtAOANorxXecgCUnE
mWPCqC19LGOBCyo6j8MjRwbplbJET23B4uBYaqn+60gBI8AxRQsPt8hatmNMXh0APoAeD7F5dFeM
ixCY28z2Qvw3MXGIIub1tKOiYNfj9RSZZnK1vHyvDxSNjP/pDXv5eY0m8YxhkFI4fhvu3Yp4MDwU
aKomzZMjatYGpjRXM9IbnrSslcQX/poYnE8TyQMeNhwKHdBbCaHSz2DMRFXUoL7cSlRJxBYbu4t1
sCkcbUOpx0jXaN8UI+RokYAf+JljteAS7PskpOWAHprhqCkuSURK5MHFgeabAFc7NEHO+Wjgdr3C
b6Hrd9CP6w9BqjzD7o7BB+Ac5NZ+F9slaLczOMwWrSRxkQqCelXiuJstm+7e2iO/kyYuoiZKmxbH
IkPx0y0AOT/hJcm/tKgPRTGOW9dyALkdHUv7lnzt+sPllUe7VxXq13xestJUVeUU+h1RstNVcoYF
mA1BOxHBKgkkmeG2UNOIQLHVSIBCqSX6+CHVpxCE0u/IgEMgu6PdezC1Mjg3/B5SF2cKdHh6J+ok
ZNCG12xz7IGsP5q6jNBzV6ef0HsfQEG+Iq5k+fZ/U/DYXl4YEb4BHi/n+HEZAabweyOnrKorz3Z9
fk6eW/laEZl3m1BYyDXcMYMgU0We42tGm4mDCrBD5T8N3bUFAQEjgHMWm1YUBNYxegKb0Ee2E/cB
6Wy8BTjH7YvPFNIgV2I7qkVvd5uSLOppa9irLkJ+MOP2jliL8w8EAsU9a0IsuPVJqA5+c6APZHY7
ZuIIEXgO2I6a/1vaN761Ci0CBTlRRRlNyqO6s4wQpAi0usy1STevQxlqOB5G0jJjH0gHzWx1bsRT
et7yQdO6/R2wlNO8BZQZepXknAm2zE9qtLJwOz9jiNMEo7o5yYGGjxxsMbk8dnpITu4XEdM4LVv1
0vwg/Ggr4kYQay8vuf12WMiq2NHvJG0pcTAAOhhdK8shaJIz1o+jB8p331XNwZ2wNzGmOjRpvaZe
YeJXoYhql7xxpVsACVmMQ4/1njiE/pqbPM/kWL5SgyJWtqBJ3UnGJ2hjq6fnWmBo6V2O4Woq9XnI
LyiNcZ3nOnDDQZy479N4vDXIeMoFdmdo1NxqB8940fozFNNPcW4AN2a6Cjt5Qkopk+o7cOH4XMt8
2t/LUxGQzs+ZNhVuxp8s45aEF7Yrn9miVHNOGIg7cnFoXGr31eRd/pID0W4fJvRVBwQDthCISWbU
ylEtHYvsRaed/Li4wOUWEYYZMwpCRPzEgnj/QhLvxRngiqL9PGw5AAtrCyQc4AxAqlpqUH5sD1vf
Asgiq5xvO6lzc+5oBPuzHhzSQnXY8NXasS1J+Q5uoESuyNVmaea1XXP7+k58N1OMsVQPZKk0N5f9
qM8OFhqTwc9V94GXuhJiWtSvkEaGebVWATfkxCyDmKUFo8RYygepFkhXwLLAx84JcVCrdkLnTD32
9iuooL6OMjyUOhxC03nm2GRoeT5wG75QPlD4e8nPQyP4A4CNRS54yaRHWhkJttnmvSOwLIli1X6b
Fw4Jdp1pdLYu3gX/QuIDExHSzDMgZjXbC0nHddgzouZDheWIvBCfuGHlYyJ9BiSkgvoXFMN5bEvV
6NY/VmXl9jN5GJmkiXdZj9pdEth5OGqt+NlfxrX1OWP1IgDSyVznmkoYJWeidw/NKOwJTm3gneiU
OvchtfM/+Lzgu63hKPe/R3piOws2kEG1i0+9u0tseCazy53anFUfqegTYhE+yxEq0gkLUyVhn8K5
U20C98KSwpeDM/YC+Nys+4UTTSVDPoWZwR/aNpcU08xxp5/Yeetd259kL3bQa1uY/j6LqlVCuvQn
zBQ9FXbZnBRr58l4pYdZmcVtGwTq76H0AqimQjhQrV4Aw2iRKai+oG8qCStxe57yiHZ3GNDTVI+a
bQb5spYHDoWFDVXy/9GoJqjMHCFyZwzGJvIt9nQkQr72LwBrf/r70ivp6JI9/T81d1nhQ3ua/x7V
kodXpuN/gulRpqjKca5WVxfR0cJjEyDL4E1n0hsRE1ThKjzRnJb01WVwLwFwfG/39Y1xWDVkiQf/
KLX95UcERONiVJoLrbcc7fyi1iLqUEAP+y8SD0tpZNIzXeM7D+/L2lupRozuCIUjRsTmw0M4hrHp
C8mIyij5MR8CGcNM/9MICKuvF7grvME4E9V6VF2GrQZYmf/VN+c8nxJgtkqEMa+94Tfcq0FIQ9cP
874fqekkJBH6Y4CDPM5UM/OdXtaYNSZ8Wo6/bv7Ll/pPJaAoBZPNuT/jG8DA/weZI8ZhJ2U9Slqj
Vk/UrxCvU+tikbhwglOuJ0BKBL1FmlT2ugK07sE3Mi3U5XDXUzHo0ua5h0ne+DH1pYW573FkmxdV
Il3owDvosrkYKoFuV1M50IUPOlfCW0eGoY8XW4m/V+vK4EGrm71KQus1Gc4P28yuWZeyvdrAPQHt
5ee9grMQQABIrZTogYhRKYXp2FEHuhJmZVaSbyKyVBBAwg9vU5h+R8PHo636ZAId4aRiAHMcCjdM
9BaqMdx6wCWNKE/FbZ1zn27v0v9Y3oevGDMz+l+M6NUPPi4zf5yy9DMXzbiSajT2x/KIV5VXHVli
XWhK8eW5OBR4tvFPuPg9SXnqc7vOS+Sr9M8jAqXbfCMu8gRizuzxi9hVuw1s4RsRKuyLPVetCHtr
LP22mTIkbag52HJswx7XnFn5AyVB0Xpp3d+9szMG2ne6beC/V83bAzuwKyWdtX5HQRZr2pw2q/l0
ebhHJd1maUXP0jix7tT+p06svq2l3YLQMld53afDw2Nk0mxiKYyjICSWCaZUZoYWJMdFLIQkHDFE
lePBVdavrflkujCIkqV+CgsXmSRPo23OEKppAmdeUkvJaOAHOG8SqFjofFtUOEYhJ0cfEllyDg6U
R9L5RI1J1D2jVyTUAi8PjYt6x1Cspnt3r8xk2J7VMy8hrFiPxePLj48XIfTb4tlVZTeoSp7sJIfF
L4cjBLLmbSq4YNYbFssbLRaEJiE5h8Bb/pr/+uOCbQMYTfQMKUC0shJMVJCJS2sP14s/vRkLaQkM
Kqee8UXe5Gi9A5jdOAMX5c3Ym9O4hCEkYImuLBjB+tsR16stKWlx8LaPV+rDIce9yVdWbgEozaBx
+sTAdfW7SaMlAPqthRT4fok/I1mfUqqBf2TvtOHwnFUQ5pxNVA9fRAQ8OQAgTO9ZLh5rkvWlbnHW
cJdXXYCTS66iM2XVS+G/6yL6LDpoZMjoRK90yeRfVagUWxj3gdr51VzcPSmKaoxPQlswUjzakUpw
Vvh9wxfXeXlcR+boXMl4cvyiXjxkHa2PTKgiaBP6BD6fcNR99q2NhL0MhLKBNit4E7h1SRC6N9Co
4uG34xb+AllzOiHERnhkUt/5cZb5YnIQ2TbuDpGiLoJLbxcnFMe6tQIgMC8QmCY/JXpQ4Lhbi6/W
ijjy7EUf3MUFnjA58neUotacXdeeecf1sjYoyeAevqoI2pTx58XoNN4cdxWSuxiRIGe8aJrNZR3w
jUtxPiDCUZiR0eNi4f3W93cCHVRClQNTrM8dtV351euHuJARoH5foW0CL5Ycf60MNLTCula1wcB2
/DR50xIp0mG+3DX6301B+lMCzqtbggd76sAieNE3bA0AVzHDdPM7toVx2gfMlXP/Zdt8tTQTlMU2
7G2IaWnQss+qN0kNsxHBTRz4xVyRRbCxLikyWn3qARCddR/BfuIjlpWJSawjnKz+TVwpGeu/OUD1
RtLb1WirDdgB/abyBaW9IjeZUQdgsgZUK+/VAaAurgPNN1Cq2q74QxEKBq1MizPjdDtbXrKuJJYZ
M3k/pzAS0OUsTuvO7NxDdh7vjCkIrn9DSnryT1RyNlhU5M5Jgmeju1ftVWzB720sDG06RHs/NKZo
mmIaPd/WGvxwEogTbTwZvkKUWoFEJq3dFeQA/imR2mL4PA287D4Rzo6kjC85GPG49Rs+dsQR7t8E
hWEDIFZZZepJnROKfbrFl0TEic2faF/3s9OwzdUDmw7ZVA+upwsfIt0lxS3b4w99hbq/FiIh1DRu
5nFQ8ncI7mQH5n4n+kPr1nz3WZ1vB5K4Dio+IlsUpnaIQcAlPGwgiuou0KGWUPt7ABd3o8/Um+IO
ICsGy5n5RwzaegHsVNCJzf60EEAenDr3XEHf8yQRPK9OxgDrUcxLG+a3O4zRhXkTuHOAZehfXTvb
/i6cMiLZXi1wKOv0sRm7Eu+2kpCmgQfoX4eTgftTQklVaIqEZ7k0A1x87qnr983P6bP1LUYDz2Bc
ISLE8KnKqhOAYv/UZhb54PywIUGt1g84qAXroQ9H2pZjVTACIL1PtpTYM9yyzhYPq/Pv9iU4iW94
4NIKsI8pBSgjnCVwCRWB5lxJV3tgVM7Dweh696BO2n1GkrG1ECkA8SqhJjhEUyvXD/kx87LDtp2x
oLzPxKMm5C8Xxrd5GsqdKM4aoamsLvOZDRiO9ayQZroo6JP462/7Qg/miUCqFiRyEYolp7R5t/qT
DwNsX+b52V7M52GaN3b+pLkWUymuO56NG7EXriRYRuJruMZA6bofNKHHfitvgxn77V3J147vyLiN
QJ5J8y3cbkC1/uSZdm7/3aOh3A7Reg1a21J8+01zwklgrF4SQcKJP1MknZRCOIIXWWlUonSvTKiL
hlopLrDqq1xCAiv6P/wfh9vVfwtwgyUQUiR3Ci3JUtk/2sZeLQ2TmLQcmQTRDJVLOkNgg4yYFSBd
RyWURgcc860Ae4SsoyEi8s4oKddpGmG4ypSGO+S09VbU0dJmWBd7N+RWfvxLNdnWoWrvMmNZWc/l
gF4EhKQUmEooPAJDlorkslJVVPHk13bLJFhN/sKHL4mnTTVdEx/u2dr8v8hDrfBFDcEJn1grwsKV
jN2SiYugSSLc98jUqvfwupND7vXqnlxNZZY9rF9NHeh4pEpsQeTRVK7ARbrfmu6mD4sOFs5ztzEy
7+AsGXTj9QhyVnMeC6EURZAPT8+cgB9UACz1lUBJIKQko8i8vkJ6YfOVSP6I9EIQcYGWuH3pQTqV
zReFy3oPS195T72kRAeD06JwOS2uvDlN+1Fes7FHT9I8DVY4pCasqqE2X0+DIMwOIEVBIO6AhIDi
Cphr3YA7a5lZhi9OhhjCYpmxOCcUYSxD6pyx9H7g6mLKauBPcXiTZL4Ap2czwr8B4UKmypLgbLMb
XwGFOmh6pDOtc9eVerAFk5ZTa3VklD1V0pU5bC07mfSE+xlJOhPTr25KYSCml6Pfwbz8Ad83kq0V
jWNDMVBqlKkNYwb/X22kzQ/Th7WRjLuSjOBrc9bb4s1WvrP5/SKls1THfJal39OebxLEHD4/Ivnk
3wu8G+7Q0ZiHqwm/xLC5uX+eYPo/PXT11wnsRkF/ez53K6d8dRXprILXFAuwSsJjYiqSlmTD1r0L
6FdZatoZAIjLMj71Qzu+SjCIA7DJ+mRpVHdCMEOzJJrKwnJBbS4nIf38RBy/4cj1yFvzs2dUgWet
AVAcpmAamf9IC8EEHFWFBkJffU+sePGa3yHGD6n+sRyslyTN+xNrnBiyIZZ9ocS415uPDo7jEPWI
KQh3/Za9kIlasxosyeIILKxSWM/g+5CjrNI/Cq6khudV8nYnnFkeGhPZHMoWIAOjtxLNWoIawz4x
UyVGqIDaYIhDHEFi2qlaoL9xQT2Qs5WIcWCk+CksePi6Y86B4Uk6Qg9JWf9RVSQ56M2Fl7883aDk
AepGEJEECwFEUyBtzXHl0tNZfecdrYP6Ca7rzBFI6Etg8cM0zPy9hmtIGIwZO5KKjyPt1nHAM3FD
7s64NEiDzZuXWENlWMt09kdtqeWuCYdfE8psRZOGQhwIay9tYTZa8x3DDrU7RD3HilyAMQ70VK/W
zddvibLlhwkEs7MfXRAee8cQcYUedHFiXtaHSM56GKNFJjFilS+xSous1Zxd5ExeiMliD4WfzdNT
vPiuVvt8V4jlhttcJJbkAUFO4EAZALwxLQTuyNDLmGjYyfc684etmcztrGmlBfEvh9zZO8yAWZVO
sLzSq28etF6AifAbhRxtc4D4Ge/4fXCk8iyyPPYXNqacnBYhiWN/zU/onqPGFERrAuFwNnZkMB/Y
s5pXdZPt4ajx6FB24MtKllTNfn5GSeQ/p5RInjAXKgI4oMOhQvs0kXdQacdgInBVth4k2lRLyrDR
L6aIOjZjpN+K2KilObwy8J7Z0HVttufkTDVFR4zflvKsUtYS+MSJeed7IXFYAkV09LJRifk0arvM
FCFbS+cqv7C5cFCsRqp+MpN5RdiLW8cEUmpksio1FFtTNL3Wgu1RWc4T4RkUwVMRfb9yid2W9KMU
yoqOlV3IVm/80OfsgxjNyk6Sk1uzfYFg602C0KwZ3FYwIOFGVOytV4MhXPwrPJZIZeRvQjMH2mMD
8TsdEgUsaa92qq3eYUEipOa3LRxIfqITvfOyYdc/R0H8oF+tNlpXfV1mZhv4TZdJyadQh971Ytj1
BTgkct9X9jqEzSr+9uyCgvHcnZSiAOyO4Cdut+7Bg3YScSKrGJ7bPQy8GlGQlhJKZ4+nAkkqXSPx
IOcl9BLlyBOE1gSDx08NHyyESID36yHVxsIj+RAdsCEYJr2OXjKGEaibxBxvi2k5D71ztQtx9kVu
wzyiOiqjQPXXVRRvPyQgCwNYcZMDe/0eN+tfH8aEE6mBA7cFpoJ0Eb2JskAltIklqkrLLQV3ofW+
U/CrQSddoUywL2dXZ0pUuDoEm/vaC0RejkiDQlarkztGrLO8CrUum0WnyytD7DcbzEhJ4QkNhgjj
+N9AhqjrELnlUnaRAoKi2NgVySbDcsIBC/ednxVYVzpXOf52K9QtVKmCBLTGHIPxwHX44lmNdmgR
cw+YUm0WAnZWsOTNJrpFPoh8wy5hB941y3exDCQ2okpJ/RYqYeR98jWp+nx12Y8JR082aZcFHrmJ
i+38Nv7FjlNqNl/tgDEgGVbkwm9jsmDIpzf7A073ddLOUkNkxXJrL4840/stnIhov/IE1XVzzQV4
xdt2wup/15Enfa1zoIO/vsUWqRm7ruD1tn2TpKCKp+OjiHyBqlYuVOMaMtQb3qYtfJLEH/ALbsfP
jtQ9HmOtofYg1fw9xfX6ilYtaZGoImwo1QDT/UuGPAgt6/DFXXmrT9gtxYLSpwSpoW1XonRZ5IvM
OrJKvyiT+iThQp/tXreNPweDcwBkmPMuIoVHcmSgOuNTwFVJC9sy4SP1lWClyGfXudy2oTLK9FCi
BGtYCwF4gnVdoe/1+3thEzzXINu9aZmbjofj9fn/7GoYFV/E0Gn6tDc8mt/mrsJcBH6YMBc/2DfX
qrb6WnEEX5iDTVW2K07ZrQ1qJwIlfScYSYSWiEz/kOtG2RsVe0D3oSKc4M2K8zI1S/50ktPfLxt5
LBMBAUpsqklXWN9CNZluwqvY++IyE18efeLyoQXRR9wNp47J+b6czKyqShoS7veUUObmiAoi0kal
rl7HCRGlV40DkOEB4a9hSw8GqWZLY5fv1mn629rFpj3Wfuj1sVWDZz2IxW7M/8uzD2r/tSLtrWJn
N/xQWGdnfHyo8HIWnZBeeYZ+eH1RIWhk1NBPER2kt6DnWmCw/KJQGq3gxnv9watGdKcvXX5Xdh+B
eg/R7XiENCR4cN7aMtv1g+6nRCpRvhp8ZwWCEINncrNhMB6HaCp8aImG9iIrLdRxkpofCNn3bl6R
t8WoEVdJAsWbH5AyHdj81jZjoVdBtbolsIdE0jw7pRdWfJVKR2Dn3ThT+x7Rc67MzTM8vSkeHHt7
QvTr4C2VNCsogG9wQfyFvD6HnA52cxO4MmWOQwKXKFswAbH8H+mL3GrbkbpnIG5qhAIGcL2GMUCS
GHHZa3T3hWp7tWan5oCAXqj7cgKv/x97cM/p7yOqUQA42MiCVcj8Idi6OJJbTXb0R75ycdNvDtEL
d0rGR3979qonfBhRtpDwnrxPdTFhvYGVXMbNBjA5xs/g5JQvxcZ518WB8N78Ijyw+ikLKII4oGsn
U5sEhkWkUwTDb+7E45/Kc5YpzHK8/InzJfcSVuLAgmorNrS22cWf3oBtMAec5L+X43bv29Y3gsed
jqANuKYsKNrIFpQZZKb/hxzS6Q/dc6pBk6HtNoqPXEQvg3Tl0g2cYSHaO51E/YRUHqq1hK8ub1pT
P02TCZkG5fVoulvNYlCy6g0SIa14Cqwv1n8FU20+Jt3En80cOdvnSp48sW4w5YhM2BsKf6QmHU0I
ZtmgZkH9GQQrckVNm4tOTf10cWAcOMcleT4RW1fQrMOhs7ij//eZzRJH3nyU7U6P/snVjoybWtTf
W7YOK9Sw/tFrWirLpThSsD8tJ8wKNcObYWWHse+20/b+ay0gtVPx49pDtSvlsVTB829B1UVgpkX0
xj1kM1nQK26F8BEYqiCHYfvjLQhhaL8zUtZD23ILmuU3Eod3If33NWfMwkhVNuA61pllOz/2aaq2
Danv5JjgoaTGae+WmhmQ1yiZd9rYnTgKcTEAp9Fgl4ypp2zF3q3fsfWaimoQU6XCF5LAsIytd8Yw
0BluFA2dGvxuvU4fZDbPECMn+m0loDG47xKdfgoeBxV3hKhAlxclFQjwIyhT1mkPBtSXtMPBq/F9
oWLplJCPphsG529nBthpYCEBmfvKRdv7LFpWyki9Nq1GMLICmvOEPdpv7i+Yhm5wqG10Ofhk0RB2
UmGsGTMPsVkvS+tX9wBmp+CQOKDRNCw2CV8roqjUAe0FJB0Qfyycsrt+F4NqKBsTB6sq16zblQuz
ZqH09f2gpiNU7FryDQDBWLUEJQIQ5WI3UR+7LUrQnMms4KBNchpvxmohDwqchTWDZpWuRrKo7lMP
FJskQOWOP3b2WA4SgJ4/bc9/AP5PfK4LzavPx82Sva01mHn4PGbYC354NQSsle5Mr9ZBNRC8k8Zw
sBRI8sRayvL5CApgE6JuwpfoipKKdWmJOXmhMlgjOMWZ9EdSOM4LdyjME7skxhQMfuuU4PtI1C/A
O0+4bVatMXGgcBE1WCiyw3R42+jAtE3tQQ0HKnJzq1cS9Xd+Jni3fk+jvEnowR33pYr1HBsdG4Rm
UJUGalC+rvLH5rez4hx/KRGxJOUXIH5SI0tSV8/QdE7Ljx+jXQdU/BMMp0Ibv1BlA88QWYk5uTnQ
SzH2A21ix4Cj3nUxkBZTDr0ZBWpoBiHxgsR6zrZljT+YVBHsw8JGaBLeqtg4i1ObrvNzyaRbi4ZD
L0V/srfE3ZfhXHuyR3pL3qB3y5Y60wGv9WROV8Me0NazZXYSQ/b0SgJpYND0rvDXM/4mMQUxSzcF
d/38Kp5GdZE6pj+Z3vFvzmZmzxcHn24iuf/oy3ljpeLZRE7V/Y3BWqTxBLmyc+ygt4M1JhmJogjY
zHvcSOyA4QzFKsXHvDxsE0j2yy8vUG/GIS/KZMGkPWRk597sUieqqA47LRzUJGUQZgm2ZD5bqktX
AbIB/y2d/LrzfyLcmDTjH3BBMWWvQThgEG+N7qk9Z7EquYHVwZCx3BIHtzgKysXJiTVIQmENfucm
geIChRO4ioiBxGcsaVo/Smoa8DsM66U3n6MLRIQGrZMyeuXmCKBSE9XWC5fQBD3tlJIyruvBIFYj
zYKpZfvTJX0I9LXDku/eRYA5APD5+X/RJ+n36GYWykuyXCiih5a/uXtF43H4+NBiFYcXEGyk1HK+
BiqX80e9jrOwSTzhXVuZo3OZUVjlcgW+GUoUgeRHasu8hU66qYiDOHBHbXDZWvogz4LO9Y9CYfF6
R2TmJsOYcQLPILJXxQsAM5RTZdZBfeHpTi9eU8ESkCkxLoOwujMqkIFblv+GuiGxIZKQCdm3RUPR
HPlqyngZDNtO49ZC0s1TXldeCA3FBMUyQbQvoSPD/XQ/BQL57zKUzJvS4sdSlIt/wzUzgEkKSunC
OKS/C0QTWsR8rjsP8INR8MlFYR2Kqtc9wJUwuoqxQ2ggeHxtsqNZX/xxmt5cRtwdKKwCB2mOJYZw
Ok7ONyIWZVUhMYt6nEZ1nH3dcpRtJM8Hkpo2qItWWsHGb/bXYlyA9W+M1AY/8Y2OcxQDjRHgNpWt
8iPBZLI7dZaCVfd8Sq883l5lh611pwhCjK4Sxeoldt24ORWVJ5C5CLdxOH5WCuquJikbht+DpVTk
8g6YBWbIe/pLWe1RUEwGs7IhCDTPG9D89RumzHmXPo70aYyUh5sxeH7G+g8VPo42fxPTuaijZBMi
iNx45BGkN6oPvBY3bHf2Eo66dJG65cz6h5hXgGhpLq3Hg+oF/IbGl/HHTvcId1jJh/ppcDjbZszP
iiQLbICIVPf8LnynFodLiZA1MNM+IaE9riqFWTmKNbgPuvHaiyBA1hjB+XqyUsG3rsYSl9Qewxun
35APdrAlDKUn7aFpMaYG2Lx/iZo9rxm/fGSIhr/dKxNfYyOzncme+aSVuFLjV6oNaGg9PQHJWZ/3
411D8yZCmoXuhEpcc0Pxe3zfxZunlTnhD5H96KX/Q4j1e+cA9JRO+TI2CquecU2BbZdFU6HeC05g
o7nIMPSri9Yc2hjnOIP1GGk5mayebMkyi5YCYDm0LjT3Mgj8AYWXBfnAITRneCD9JS3qSC+Smpfe
10SpN/kr+aSJJYvNZfHzEMdOmKMUXCZmdsL+tAUqakKwPe4kjjdC41mvSCOYIIUH1+799mO7UaAm
5xIPfHI081DbEVkgfewgsVcIRtRfvXpKnha+oX72PIq4pAeHO2Ey81o4wAAu8wCG6XFs9AA4XpFO
wHBl8+DmlMSqjpbT56nxBuwniPlhIe4P39tHJPJCehzUS/6UcGp1K567pRJVwFAhDXtEk08Yfe7V
SspBEkqiuetF6nKaGvOlE5SuuCNyi5FFzGZYJYC4hDFNOg1OK7gOpnLVsCzchZnp4fOd74QJN9lh
ucV8A0dR3TWYTvrW4i+J7OK8yXz4Pr63aR+m8LAGhU69bdoH33QmPw3EKdfbAS5wJtZCeTvvIdhD
QJwjXgc3ERISwbcYg1aO3o1u96P4Vc2C0yAGXdRgX4KXRjrkOwafktC9zAeo9QdVImZ9Wc/fvQ5n
BOrgEUAIDDXgC70jT5H8CeTiQzk9W9LyZfRF3iPkYaDorfJaFmMYGoWRBDEV+7URc7SI7WqDbagk
s36dP3IZzo4RSRRqAD4EIZvj8cgCEHyH9//53OwRy85HxwkJmiEulh+fqS9LdOUIMno0G8uEkrOI
pkvdZuavrg+OlFILZt6TZKjT2J8qDVIGx74eWsekyyqCsonOovMAYucuun7W+7/uzoLnUNc3zQN1
9Y4uOJWTRRC7htx0gbM97tFgsETlZkF5GOyxq1ecbA7SEoffoxXteu/bn9D5ut7gN7Tjj0obs8HT
DdG1mm83gfJDZsmbk7EsMe297UUwXcF+FTGMRRXabH1JeYxl5i5+iHmKqWu97asf49WPcoSCmy1p
AP28t9qxsbvD+EVLIhatkdGgkQHrwt7fxAZjpvsbrIRn61HbUqI5mEBh5hFB/VfoEyqgYx4ST+KB
BY2GMFzKPfZHXLMbH0GmUKy/1TpDxyIBPvPOI0dMKuezVwMgP4gdDa36bue671wF+h71OtAGwR9W
JbgD/MO6BopRw+vt5Rv7jqw5+mlqJ/zcDyJUEmSoHE/fhP2+EZhxsyCn7IQwTlLSosbCsH7KyNJG
08I2pNRbJjbWq5pDYejTUteC1rCDIbDk+/nZFjJPon3rH54H0v+48QN9og9SzC1Qceenxq2ug4i2
QI1DP90FX5CcQi9dIShgKdVZxFTMZ2J4Y7s/C5MYO0dk86th/eY6dCe6Rq0m3MpPWwrX9mU0QV9P
3f9wJ4yZfYxy+39f34fXpeCwH4OhSxkhI4LK5s5oc56L7fGUaT2+1qJCEQ4+45n0w7OaCt8KVgGp
6DHUvJX/h+/OmUz1DYU4WUm4m6E2PZwtQkSDIMzN03y6lBDcxhDaXXU8EzusCnFs54xY/42Q0jWw
bG73QxH8J1KEyIUECyXDUGNRKkAp5AbqO64Thp65DzqPi5Omjnv3V7kCR8Fs7rFmpSlS7an44zUm
Y11pp8d+/hKl0FnEZMRiszrip+oK/9zSS6zrBWl7H/LCYw0YqKmD0aZVLsvWc+sxsahidgF8Yjps
PYp3NqaXZnkUVpdFke45VS5otgM5BcdBurTOwzdjcWo4vbnkti9i5QBaD+4YKdVyLb7teaW+rytZ
AHN2V1iF0IJiexBOLUN5dVGnXWDDlqvvtLk0y3gkLdBLH9p5lq6FpRtQLmPiYplR/A70ptaVW4QD
C0h98iicr6Vektdmf5h+XQWX67P+mXUJiOft5P8b+tY5iQabjQ5grhngsS94gfghZtb/3UXea9V2
u1CbLIF22QoMlnSKskOxC2Zo1yC6s2f13yF51P9uZV5TvH5+wnb655F/9BX76bbIO6I7GFfvfphl
+eYc83ZqqHJcNJH6RMuW+lQOO1RmRxGGuwTSAqXk9CLK8zYorOUNV3W1T513yslRgsYpLvK2jmhG
+usER4GJaz/Jw5PVvIo67B0Ph+ExnttKlHYMbX0kFSwPi8Caa6eXtN623ipeU5c+VZBUpSms9d4T
G1aQEwtL8rT4wJZU2I0HHLd6Sekf9gHuYJD/UBgf81I2rwSs3Q271lDTCERJwoVmPaDB9agnDdlL
Uo4wECSQ4iLG5p+tZhqeQMW4E6yZA7VWSACkRl4IHkQhcmBu/FU9StqcJawfNza/inLqk0gncLrD
hHCgK+m+QY4+ojCzuxn/RJRiQOWk7rdny+DgzmbvNgiZv/jrAip4tr38ih3UFtV7nzCx3gtdKGyj
ciD6G4uq+O76OhGAhQFRDs7OIqyMHhM5Fwe9b0raB5J934kNI+Ljv+KtAyNLW+W4jZO/BrMOvMWQ
GMWRr48Kqk/pAk3jmURdxTYW2TZuewSLQrkQykOlkgp7eR2dSmq26DjWlr+PmzvnLXDsxH5EUket
Ar8A82B/xcEoKFmB6tsRkZDnaIQCyU1L5NequTgJcH37V4c1CI/Blekx/V9jzTkz++LaCd2jNex/
bKZ6YfCUzlx3481hYAeNh8ZmzCTlv7NsGUe2JQxtmiZIHN0usKVS7KaKWaBrbBZe8RnoiNk+TMvV
t1yeJ8Al+Cz3KJlxK7I+/b9FbAxVH3jQXZA8p8KXDCBqKtAbuQwnRWfa6VksyKxmWnRGLLhpU0aN
EF7EQ3/KwHrSwO12RlogNdGLJNwUhrKb0jLDLMFuYffsX+UwU56NtR8EHIUPKE9SkyOlcrIyNGMR
+ugfNGHiLndyTY5bTMMxbEpcxHKxVbrPpLPS3H6JxgUt2IbqNayY07NS/1tyiwvwyjBeHWJAUtJO
vN3Fo062PporBlZv0xI1hfuX9H/8A/5PaR/jn7xhRzGmn6u0GHf0MV4QDpm2t1B8Qyb0pT6CORXM
jWiW0urZFyiVmPoATuFd1+oRIGKJ5l/f1zy7k7YHP9dpPyEBq0xlOzxXcyMq8a4KYo34BAR/Co4U
zFLlO94XoqV3qp8kmlVdJRmHjuAiuca7xoWF29J5diNpNhHX48xPhrX0gPJLA0dHh86la5T2pPD3
SvuWd58DvQJfL+LiS64F2SFCvRIZcaOXfVFKMSPSyPsiJUVLo7NZ/Cw68592/DqazFca9PbpPZhl
i1BRyfnMvCEzpDvtxkBimlq/EhbUP8S1CN+FSQySaKDxSDsFpL2biBf6ieKFmbgdJ1Cr9b7+E4d5
YppcpkRPV/in3E9YmiyPOsACQsvfEOsDlfYjACxyW1X9pTL+0KurXiJCXUgOYO7gkXMGDp9vTHC4
9ZahnxUnZ6VHyHfawaPuxW7WWy7CicxXlejxoEfFpf4SOtdgeSYfj48NdbTQfVFrAQjOZ/rYhOv9
O2VY49deEnKIbz6K8ninyPxpSHNLXnUEn1tG1JU4NDCmIDhHnzMSX1uoZg0LXjuqyXrEHcFZrGq+
35WZUXEJDX4mVqkelUtYIYQjZQPnVQLIRw7ODKwc8MeC2G16KU7aSSfAQ616hgus0yg/phSWheLu
Ykcz+0bPGGLH1fPcPtmrc4KaJJxGx8WZHK2ZcoNr7s5FRwjU2dQ7mNYSaarna91AD85SfWhmjJmO
Y37TkWghFQJk3nS2aEX0gMWss4oWznJ9QolNXsDUmVNOC+feC0dUOfbivcEAASa64wcjCM48kcoJ
A4kPhffYUrSxrKkLXAJSGJDVEV72gXAdbJbQsXetOmezozmieRvlL36AM5fy77WBv3v+PpBt0h6a
l46DUvDwnk6W8iosVI/pD8Q4vLsnI13Zai8me2+f2GpVYg9rWRf4DB65wn9wlX9KEoUWDYC9nrLb
PxtwFAJYx3WQPjI88XYWxwjZ0E67ad5QFph2N1rZZ28ry2wCNde+fhqiy9KTXneuNOWoCUdjm6wr
RGeMlGP4v8j1hkj0zyWkJa66wrR4aXK0zqHVz9LKeGpdc3G9TdtlOX8kC6rVbuvJBCLUtm7h8i8j
qgJVs8nTWzMIF3tNug3ZtIYWG69r5wk42fS+mUxVoluORy0Vfv8jTUd7a8LLxgQ2DX/n5Vx1zaOh
vLuz4YYiI0QZ6UyUTbMQsRb8wEBYWwjC3cJ3xP/8gaJBOh5Ld15XKSGHRTP7eqLVDtcPHJV8v5/K
fntXnoHZrSEdvUK1rmFVx+iPw1fMENMwzGycxpATcS1bFdagrN25vGCzusimaEg0KjaQypaBCumM
tmPLHGIMHI1qc2gAirsvIwkYna4XRMvu8ZLCcW4VnS2oYtetXnJQtxXMrYwVfSjeI5Ux+nUDLzXE
SxfHZjsrgz1dp/cHUQ3p4OYN5qYC/CJ3CGvIRUWGxJRu7IxQSKJuirH71J5+WOMsGdJ7L95APNf0
FV1Ii38QaQtrV4zC7DfDuZS0mp09Wnr389of0h2qQbHYrifG7PiuyYud5HEFYCke8LyhqC66bYq9
HvsFQxHmSbMw9rGiAvYdsfZr88kn7fXNQADNGVvrGBtmzD6M22oB/2h1GNBmSNtcH1IGbyK4d9cY
UgiVMrkZfyZ57brUE9RIgYBkrxcMxPfIkrjTuulgyWGBsH0/NQwgEmbCGO26run6zZ4Z7eOHUn38
qXWsllw+TztKMFjyz0rleLnR2MK6zDA+cbN5ZHiUFE711FA9k+C3cyVxEypHb5Yr92xY/ekuy41o
yuNsd6o61Xf43+Y22zqdTZaR1wZJBNu6FcyL+Qbgz/+HCPfm/o0vWWTdv0BMY61TOUQoC0al3GJM
q3H+wT3L+ao0dWYbCE+c/U1S3JTnISexbrUiUOubS5vwVofnVaAP13RDxh9wYpdiEc4BUaB1NJn9
uUMPHUexVkqY5szwAto3Uj6nM9LjuncJ//GC2+ad8KwEz8LmpkZdsBLnUdGvM5GCChvfeoOHHFbs
sOP0I2uNUKJBmfwOxwEIktSgYjrpYkvEhkWe5noxye1WOWlHc6WiVXxfb6yrUMEeVh8VQsYZu6hU
WUNY1+N2ly+n1Sy2VQnOopcXJ6QuVJbG43idgoz1N5iW0rJTegFZcjEvLAGMszZMycoETZlDigNc
XXk1Cc+T4WmgR2nsqxtUQ7KPxnxYF9CBb0U2OcDrZT/Efql7SA87c1NwHEguBWgKpaGE9uydWfTp
eDu3iRELrh4bTTPaeMj93Pw32gHWvgR5vVsvzrVc/EVwR2LwZnQSf+l10+d8P08MQJE8iQRyW1gN
7pq66i66jKjeEZAApHaBCVjebH1Qclj92BgwvZyE4GevYUvVyq/rjg2k/t6H2mfJFQu8YBvPvx/V
SK56aH7xKGICV02mysRiy/FZqUOlFYFdS3p6sgcI7I/fUtv29/DdpbBkI47tkCkHibyoGMtV2dUW
LtjNNGnq8rCYOufgkoc00SfuMj9RjIKF+Mxd557hs/Sn8Ab/GzoTz81D3jW/A3AHHcxUMM/Fdw52
Mu22AeK93jgCunXyNygkhgJW7gSGdrP1gdoelwSaBScVWoUG1NCYiy4H42u7QmEMto7cyQEX1iUV
iuToSkehLGmmRH0LU5uQnn7gd57TLVWB2Zm+LVPS7ccdVe9eC1GvYLb9DbrMFIyXMwQI32+dTxlr
j9hiXdhJK2rF/7TTVCMBCUUx/8tX/MVyf1B2nhJnGtSc3gPr774qiMCjggwLY9rP2DIaxyGkayo8
YMpfd8Q/bwS0vG8KqJQ43WTqz/Dt39u7kns9wUcxu6tmCZj/Uph55AuKKXMQFIcwfiWYV66CogdS
7QJXFyBhv8D1g0m86bMfugJlk6FZZri9iDor81VnVG68mElOsUfQYNE9GAWF1cbA4PwZL5VtTz2H
4CKr2szlDIw/CG1ViNq7ND05P2sVVUWjU8FiAcP4KTzrcYVEb5w2orOtdoV0Y36A7Mz0rYXLPaTi
ALb0gNt25EOIYT+UkKNmslm5VoJ5+paRj3zm9xt2hJZMDkpr2/rIli5CifCgta/8NksSkn0B1zKr
fzgrorlEZ8bQMS0IlBWXyRScAt4mqlWrJmphw6sAQEsbtliWi0fyEQoCxrR81qSucxMz9uDHno28
lpqEeZIVokkO9nNXgsummQND8rhjv7MJ92jlDrVXrv4JHfbsX7nGQLfkyBHr8VqoEWFnbLGiChag
bJXfhjiL2gHPY4EO/MwgV/JWXSFTMMqyPHhOa4J6bvFyayttRnlhi+UvB4CKeCUqTM1bXGpE9OEN
MNUJisYkl09fQVJPfBQpjIILgVBNTe2pV1F6UC0V+UxDmvJPmvB93i0JfKK0Ug3Ho91MsNppKjle
N1Jh8skBjM1KQLXTXXJkxSZNkKUS5iXUP60m60ZEi/d8NQa7LAyll1XCt0/TpsuX+M1YVBGFtevz
pvwJ19WnXbmpjlQSuslVLPxwwz1Y45F3jc53qsNUhTaLl2tXnExpA1+2HIRHpC1xFXGMm6X7bL5K
XVh4/cwEZgw/HmheBmBDbDefKIWNZrMiPWCg4KHoLlZCYDTx7O2PEaxh+du06mDQ0l1/49lrg5zB
hyYs9Zo2IlQMGnAx5fbssiibADVGxLk8VUjD6gBHy8xGXbmH5oOFDxnInZYBKfaMegUsop0AdLdB
GGTzNWn9YLQanv2867n79YFiDm/WFzLHeNYbIQzxS+G+FFKmjInnJHjt8oA+7eDnW4k6roY4pkO8
DyZrqJC+Alp1SY+f43RELmsk4RxkTnUcn3sdcp86v53YZ3i7Ac5PNmAn9ma8A7+EH9QM31nR2Qyt
lojUhpurvkoqkRCNxfDIO7ZAIFM52A8mbw1N0znKTJXlGojh2XCNKbWPibMKpVz5zxPbwEy9HvFG
O4hPbZuv/jLOMwLaH2XKAAOBjYYcZ8r1ZRmt28D+Xn4FO3vNoq7lHjVkFJpuurAA7qtkTfrHNvrp
zK9/E7wg+su6bKaKW7N/Pp/Awpb45903800bQJeeW8NPFq0etkvqd6Zj45Bq5voZrz4SfRcHkjV7
lr/oWdYgCidL3SOKByTBqNl3RVbYT4xxS94Kzk8kpbdOdAbXYe532tFY48qrmcBEpZGYqLEr/B/F
ft6j9W+yYKLHcmoaQvcKoV+/JMcDWzEqqXAKiYocCrHi737UXR36bGpymBo0efhyS6Rfoj6rpFSV
/UzsZxmdJ6ACKgHSgnJ82SjgZm+47EwT0roiRiAp5esbVb3p9RpRJebhe8aIrt7gwiHZH52fpLXF
zneGtoSin2hnW9RLZrQP9ERKlFj+fdbC8UQ2T9MQhMxH2RHiySaInTQd8NmjWMT8IyrD0Z0Re0uS
LDTBd3tLaBgUBjdULA0A47tQmhUXbKsZnWYbpKvAF7bVPNzsQVQ92Trm2S6bIq3tsbztjjlRnk3e
nN75cL+w0ZboPDT0hsRPOfmWDz387a5LwbuHdzSNWqGQX6+vZ1z+dF3ZaXvV+JYvMEl7cRTBgi86
S5JCeQIQ6meV95R85STNR00oQghgqxDfSnE7dRn7xTfc2U3/0Iwsj8SwItaJ7XOY4oNIdWls2e09
H/9xvtBH0JU7ZzSZicGHo/v7rBmDbVnUkNVimqkb6F0WxBPH3A9cTTwF6rPiDRdj+bSGYSZJ7lLn
eDjDcrGYh0WvEejbZoNxJ5tpcuvycdnAvkkVweGXHG8QH0UitBtpB1+2TBiqE5n5OntW9BP0brf+
a2qFa501hv2uCi0j6LR1yS0LrNFO/0DYWiV4qWN9sZkK0uu8wzYJcDeO1IXzTscV6WYsiNq1kMt6
ydE8WKPCC+fD0UC9/MujDjdZtshGKqs3CK69MB+8pH3oxr4Qz6PJWMietYEOjcTy0Ot4HPQUWhFn
MN3J4B16ftdXBvKilHx0zJ0qOVb7qbhAguN+UgH0wz6BrXPZ1PVL9Sw7YOZucORR74NqEH9w6H4T
HwH9sGZ5wi3rSJ1mxkOHyoyGwum5hJbOW2A9UedggUBoowI+Amy1aKRbIALCG5B4jDu64bsATceg
if6z1uyF3x8NXkpAfM45scmYxmLbhdeAr3NmsJE1O1b1ahj3G0jR9reB+ZqznFc7DnedrhRnxreq
VIWaibIsn0emhZ3gzkNGMvLxBlXqOi/gVEUXmiwkgoJuaLCi3Fk3pgv4VOnj8Ossnx3tRzx5FHXk
dnt/8lujhAIJElD5muMbvJFQg1MOUI0O9SfKHguxembFEN5L++QI5Fc9PAIZCfF2pKYb0B+JZJTM
IOaNdezqx6j4OKEDOksv1MjEzKCFBjTMQWfVhr9m4Zn5zX9/imq7w9jYdCdwLy4I7qNHw2Qs8AXz
fkcQ/WGVDExOe5ScHRvyN0As80LKZY2kFTolk+dC/A176NQvKtOFeFXKbCSTVvqg7h3/0IoHEenc
esoc3RBZkX96l27tyr1IUy6TGjWsFnYjn+xl6ERaJDFHFj8r6tyW5+vtGoCfrAnwZgqtz8h43ZLa
XeLIsIQpvL0YJi3KsM5wtvXSbz+spGJvEDwavvv/xTqKGZL8uLLhgb7lZBCql/JRI5+cAS1ckqCe
sQzeqjIslVQKArR+8zQtInlg2In4XE3y2ADVpIywhkCwiqjdsDXryAZytpkaI8NR60LyKvS+1BZa
RaLz1pyf7Tm5ihn4IuzICVagU8iskfAuB4RCmRCZkKLyCwbIXQLRe3faOqoV3dNPEGIx+C43iCsn
HNDizKNdz/SgbJBQvqYmDE8spTF8bOYXC1o4G9aT5azSTwqRjBu6GoYJxSA2ngTdy8TlAqd0vq2o
0Y0v/sxrwzBG1ownXqU+B3q4XYzxgbvCpHmLK6YIUyLAGljHWrM6uJZ1D0QGmT5+1R1T2qhbUgri
S0PlKqK90ORjxESHrPVtEJjbI1Fq8L00Z6s6XGW9FUlL9De+hxIkXjkBnYAckiJKHB9vohad91o6
n1SmtrJ9IATJzqzSLVyLWFPcrKg8HGeK4zyAOYWf1Km19XOAmyU4dxAgDL+Et2EnZQk+U3ZXI+Do
VHEG39gAvK1f3Wsez/DYeNfacL2BtGkIVLBR8JehTeIU06NRp3iHj9ViEnNYVMP3rS4tFU5da6Th
LtbyowLHCH26Nh0odzmgUOjwaDWFXetV18qM1JI+kwY55KvZZyp3lP69Io9jNM1tQtY3QiGAmJxO
N3VJj+eMPIXJZJJ1tQJsRUefuZI01dfpN/fr2LSfa8R5umVkx2FcZ85pEIk5SXmcGLsE1OWEOm83
4PSmnkftUjVHrOPP5WNYtyVhyf2Ex1gISJxzpAxf+NDvEd4Kd0LqwEbwx24aQw0LCkicADlsEVFE
FOgd487hoJfj8VTlPguRpYcwrrgLOvjUVMuYrbNhuWN5z00BGZtAo/9ehMAn6p/86ekGIFGAr60y
cl8N6WYgFsr9x9Wl6Jmi6Qun+46J9teKbvT60/EB590T55n3dBPLXrLTuSAD48Vlt8CStRVklmy5
Ep9KmlcLezQiw46pIOJBx8B158S9G1mvUFqCIWJTv1HfUd6Ea1ndVa5i4z6HN/ah+0QvYQDs6l/X
ICOzLGCzYsp7OS+RoW+v3FxePQ9z4UFOIyixiI366BeQgRPhjsC6r2Igb+c2ZmqXWyW0r05jYau0
rho135H+yLPfDAoBErvnfgIFeK03o1uKSs0d/xgMS9GZtI6B1itC5PuWyRVnOBjq6165NCgHyfbO
DbJfOip34aUYnenQuGCEfKS5kqZtb72Uzb/Ays86ak2Hw+gn+pdujm93p1fDg4dGK+kYwxuShAFc
MnPZfMlyYuRs6HxKfwX0gkp2XW90wBk81CrTHwXVoEKp4e94rOGYx7rV8dYmqUzD4D8Y0J+Y7FTR
9sVDETZwD1QRyeIigE2CPPYUY339Nm8p82DogQJc8hkCHR+upTFGE69QHm1WgJo3RvGcXdc6/P8g
Uilu7IylSbazxT1EWQVK60rZik5EYqMhFS/GyS5emtSuidGvYfmkY+9nx/e/mwKSe88nFWgATZua
RHJterqegz0K3fdSyziYlfrblx+4XzNiH6aaIG1lZ0kezXNVveGBvw9+iojSnUlVT96990i+CyrX
p9P2jwHPcE0P4GWr7h7f21N9EP8iX4Rd31f/E1T4alzD6TwgsEuNQI4ftu1tasvmFzo/Vov1lS1E
qYnrfj/n6PTBYvfMxFTqR5kuq3hJ2gJn6HVV76lAaZi0EgEPqkHLZSCDwE2ImTN94GPXmUlaAHow
Rp+v9kPwWx+GxeTJmHrFpBiTR5f8R2uCl56VZ+pPMOXS7/timVbqBBuS8hjgopz8jdK5HfXbawvy
JFhimx353PK9LBvRTKo8rT1ROyT9yX9VIswoYoOW1SVS+MngCyA8NH2Gt9NvXCPxq5pEDq+Wg+by
JrHzy3rvuqXxWNS96kuW4Bs+f9i05kNqvbFXpR8q4gmnykijpJ7odDWUPnms8iJsA0IlKiVScSWb
QRC7bJPkAzs7lZ3Jdq+WumKz6Kx2pXyvAtaeCVtwKTD4E59RpMQHQuNzYyj/Zfrx1w+fYuX+2lMB
opcPlWMrJsi0hSJ7s5wvGzFNgj577UWfDj4lS+4Y5bCYVzf6Zzq1GJVs8UrqsTry6isLefoBDcMb
6yITeHi0QHddUYW1pYHT9n6CJDjAjAOXZdE+UhWSNQ09rQ0vxM7luw4t5816dXluoVqnznThQxbh
JgGGFOvHAmrGhw0EKh/peeFxmqYVgbl/Dw1p3E2zA6BaYdCOJ9Rzz3LyDdxX1GAQVLHbd/oXL3Ly
r4KvWYvGkC0AxgROg4+B4QlXMDbj6NuM1C8n+65I7/lUIDSVeHoIfkW8koggEcRMv1FZE8KdAUad
hylEubF4PkGmoYku1bk1KZZBDEWSV6iHMgUma7CfK/UmMUe7MOT9iKsmZTqualDFMvb/WimIl7N7
MRNZI4rgqOsbB694ijxmSmiweOEk6sjwM4n/7p8Y0qa5r+HZ0CNkHrEwjGO2sCaUbpyt2r9Hl4ab
M+Xic1bmTBcBbF8FXxRMHKZzxu4KRwLJK/ewcKenKZecDPUgaBZAvhiywOx10wqO8h3iqFvtxtY4
1VEPHNghh270vWBNqP9K7Vh2I6dln/LvVtx3mR61VTbFOBJFwtP/jxAk12PUXoLLJh/Ivmu9EOKC
LceUE8GQeQANbbwKeuUKgCQNrDGWpFQSBLQEecdy097RDS20SxTK/brd8ZoQ4R/WX3J7JGarVxvC
LLnZ1V0/UtiR03AsDREzf1ZhyIiFnNm64UjquQZPQpYgCsajQ4hf5g3xWRyAPwdePfRlMwRFC4On
vwMRbXHxEtFyyTuDXa6FNeoieu9FV35Aao1GBjVUcb66oTZNRuVXWaVJ8y4rLJ/faw2jomd9aTKF
elB3mZkvS1+CN3rpQlp/ssMjp0aRAGmdKjTXgfiPJi3+/Y4vqZ74gKvxYv5oVFANcdfEvZOImkGI
lpus2oitud63GBh1mnyKQJxbOYrtw5iBMxEOBS9Tu8gknMIWjYUqauHcqqTte1szGnLDDvG6MY9f
E3Ss0mhg0RUSxuq+KJDR5S1C9bCUBVvjh+HR8VxtYZSJk8o6dseHX/7dUeCknVh8Xm7fJG/IzAb0
K1T1GZrdrIsHb6K/lOMKw+c2LZ3vhcPb2sgk8tYOSTLnouYgT/rE9b8QJknpXrcPgvreAMFzI75a
Fc9QFsJ53XmWGSZfwPl6I0fwFdjQ5YPhfciaUpG7q2IJWUx/okGOMmhrOthkd5wqvAvIuRDQODRe
8sFHlI0/kBHDuGTWy6we6nTCZvs6d8goZRrj0B11Q3tQTzHTBH+oqgvQwUHKlrg3SrtCzYE7rMRb
yP9aV/xU8esksVn6Dlqbqx3lES+GOndHBEbc0WtiT2ckFskNARtneHqKvlm017Gsc/s5nkpC6KnA
xX0odnXu9Rs8z8rx7MqDmWBw0ROxHplpxeAB99nm2mETs5X6DmavtmelxnFhASw3MnRg1NrYns7T
n74Q+LEdwpoZbfU1tIRKVt8/ZM/moD+UPh+9TLk3RFB1lB4zLFiEPcO+AsdliZoeNr49+4qrMFvd
3TzX7Yg9hLyDQtJPPJmNu2rLZq7mge8P1RU11KS6wFo56JxSfaleE4eVVYCavmu5/DSFqdKfwl2K
hEJqM6jVoJ5EvsgX4VBT1J0+BY7bNKKMbzcoYg/wZdInQOKrmrvm+8HZvV4s5kWuZNt4zU7Lmcvn
QhupN56jEoxF8nG26pdScIjh+pUV12BPTvuaPSubhJNpgmj8R8nR9Tor3H25n/Uw3k+2fTpWOrdN
ciYwnGPuaJOeRK//A8GedTBPAZoIczSxxaCYkNlPIaSS6LH+A22cl0ZPgiioPJa8s2F9PusrIYHG
bFi+GEH6Rc/FMwlwEY7U2/+kAkpNr3mkyGPumM1ldLGeLIvoIJcTK397xyesAq1iUmB0UR4SdV9M
7DFQZCWD+/mTNsfvH96OyIZUwcSjUZU/gLSgPliu9NADvHAnLCNa0FIOwzsRAR1sKZr2LqSngd6C
UYrQ2e3rZYzRET6Q5u3LKvYKM9uJlELz9gkYo1P0VYyNj+BlMwoy7Dd1WpAoenBBti7QSc4BVui8
gsi3fEABHOaQ838LF6wPH+lXhxFklBnWmQO/yphCnWpWbDcPYDstjl/cwZ/tg0cX2yFf6NlQoqhw
6UDBVa7SFXvDzIAcGZFFmFegtrwxPqIarsAEcVB5gc5tEDlkeTMsSTxlc0H934YZ87tKwtCH5DOs
5OmHtaYlnfWJtUYe4u5slBRFubkUapIUaqnRJJtAPMLY3vNVa9QORCCjMFmJSCo6cptTqWXg6xJU
7rSClcUZ47fFWax/6iEqCiFthVKOboJqG0XcdN/rTzhpYUeWp3HGoo3ydwWjdbHig1KRAw+5piNd
rPAgMCu6Ndzq2XzqfkiXDdOEhIkEwqv889WwkypWNbzmRqIXJ4MEzY2q7kS9ryKmKdqDWNxsGjfY
yZS+07B0Uc6dL1mMjrfYlb/GJgLN6QLLdSYhKbV11C03KkqfSKdo22JMNjwwMeRo7hOhyV8Xt5Of
6coFVlCw8YZKzys2PToqd89YwGDAKMT4IaEUqfl8om5wk6ugd9IWoQIilmyERsbHC4TjFsFnR4QC
MJ7Ut5H1N5A/TOzNYxPIp2mnoU5V1LoOpRnfXuG6LOK/QYGTsbXs1sAqRCewy1qGeZaij5+JW8Ax
2f8EirozweB7KD/TOPV4YQgcO0tYKqoqUugCm/EpPATI/b3TKz5xZ8m+sEvA3Lzit5c7yBaqk0sA
ZN9xFKX64W0fYanPHwurntl/WbvUAQDFt1hmgN2s8/XaXWQX9faabKebAFs2NYoYHD1V5NoK9sLW
HhOECoKwRJM1NG+pZarcpIGK4f8eeYBCQQjPcDtbkZumYE/2pKuPVeeBs521Ksd+9lh08bCttOA0
c7nXzrxYVZniEfPu7X7d4UahzOzt0Aq2W8V1Yx7w8lotGYKgYf1TnK5QdeP5eq+GAlBzxDsrRPQf
nXlTgCDtUFK0vPf/h0sOdaOV7aFO2AuWByrxqYTRNpWYWCJlKQPu7ODhSciadyAlSgyuJIWXqEAh
iBvJJn1Jf7NMQaqWT2RyxxjYtxri3NIxZ32QZl73m66+cQs+CidGK2SLKIBHlnZcqxdDfQVn5HbC
/SwWFGpxmNI/Z8tGkTHFZQBiNINknJu/K6utUzmtb9wU7nq7H0F+UBuOOu7KJWL7FrQsLSJBEKgw
SQ7b0vPk3hoiWDHkSYnPEl1A7+9JWlMXmmayswpH35aqkOJ5vAZeAPze3EkWQNBO6kxeDgmnM1ZE
hJSerQgxxVzOFatOXiCRY6An1N8pzFJiwrXFGrqb5WeGYfZspU0lqlmxy76ITHBSkHcK0XvVgM8N
dQZ+ZCojt95TQpd6SqcIOF/ei1vwSvY1XZLxuKMR0TZ2LxK01vJ7juXHfjnbrFX5AZRmk6qRL+0F
nUxs3R+KbXBiaD5VMpdi5Ztwx4k6UaUlKT1M7W6FfQe/+V3w/20rgo08lSI2hq9U/ZQZI7qg7sVt
YDi36TUFbrIoLZQtrq0HF8WgClId0wooLORKKYR/cB38uhae0sASIWIKT761PBqnwrdq58t3Ihsl
BZp/ARlU6MJ0XEjtbl4nINYVu8w6F4xZ38e79JgY5B04cTF+mrlsrnoaqoDq4iHzMp1Q2boJW/2+
+rDEF4nEIC0iaoV7LnaoQLQ4MiOkIe/g3DCKTlCuRgSNVt6QyoNFhjIs+R3+213EY3YqC2ECTl/b
8lhvBGo67bbjEt+1lIiPXVi8lvc7euCMk48qrPmFbRhbusswbTl36yntpVSRM+OEMS1bl0bFSlPq
MsBQBFvZoNCtYsX0bouYqy8PK/ad4+6TBvVwBQ+s6BOKDAPjRH9M1xS0R091J7rKMTHmVKBNo/ef
hQE2QR89HFadd9RtVtPFqvsOvgfxE1UB575pi2wnP/S2CbBqqfSytspWmN45bD0MGNEGu8L1S0OW
Fw6Aa3nqAgjkBgAupaxueto9S248TkzAysLS9bgVTfBsSmj4BpzY40IOBdlPFHNE8OwPFvFkVPPo
OeWRasMtem+mHo8qPWmTEuwP30GnWB/OEy3xzna90OQJK9WhIgSKJ4WVa2IwXbI1vEAPl9/dHl2c
qDsHcvVdQctXXImmzK6FtvkL4ITaAwhRQ0+Qo/YDCG4bF6nY2gXxDhgNPnpceSCj6zi+fDndSMnO
n/Mjlz05bHD2QPd8siBe50sL/jlAJ8nBA5dlVyoz+C3zDid20oRgYfuI+j2btMG65Yi6UuxYz+8o
3SDpF1g6Jx56d855a6i7TZKYRl1FlKlMKrkyFN/lpaeBI56VoWGuRlgc9IXzdSiRJUrzq5FhoDvv
7DEZit+bVH4pYCAO7VPawZiqfZEHVlKzh+hlXKJrq1ZzYkfUTOIWgVDR1nDYrZxqLjpnT+u+/QOx
xLuZ990OoYzHWO0TEr3fOOP49Z10gE7HZJLn+L9W3zBe7vYC0C2076rvsZzTucLM0QET97xtaCrs
y5hZ0fPs1CryncU1K+Z5op5RNc+FWLEoX3q0SNPL3ispONUiDP48LHzduyqmQQ+nbA0PWKZjoGXu
F8mj8JrgoKIoKqgbQ+fyi6VHYRLKWRDi06zWg6eaK/7Bnd2jFhS2chhNlsIQSfHNt1Utx2QSkn4I
A5vPkZGpxRTiBzUkPNfmaQibrzukXY20yokXuERq7lTRi0e/k1gAq0LpCpFsdewvUsCwXOLWlGEA
xYHoH5rCLRPA8Px/A/pPD5Y7GKVnCsawKgUDTpRxtpimvpCJYKFzwHPPHbI38/A0pHPUqX1ns6Rw
Tskme06BaydmLEdpUOBsYqw9M3nb8s3nIBwNu37WZj2fDjRCNXUDFSYyWLVN//vq5cYVoUVG06qP
DhxXHObzld9BAMzL7gMCC7eoCsL5XW+n4S8I1B2thE2evoSJig5tN+7sWxAuYq8YaHi8DutyJTUC
1kGl1sIoHmFQ9OjR9TzwvWi8qjHC8jAq+LW0rH+h9oUPOJavfDR4oON29lNCu6gQTMyxgDKHmVig
dltL7GUk+FuGJkrWsqBYfGIEye8X35lFFjBmzcbktsW2Bjafjy1CKUdCrv97U2YswbuUw1uobocJ
S0x034kNmvCFcehwC/zoQgVVmtQbQnv7TiFBJPireGxKRlW30x93DZ/X3L5DSjxwOVN3f/6W7Qrt
sCVqJxEFOyhsCyo6nWhQfrsZS8LM5mhFUGfp+gd8NbQhmnO+2uhfKlWtLby5uKNM9/Pc9wlD5Qhm
WCeoYwwBgWCUJXz/Q0u40462kFPCb6OPF0tT8FyKSzVhMvBkcTo1qMIwt80/b+4wtb7D6/163M0i
HQKL50YiWU5ZnSCr+X0X7dVOIg7X9V8kfCTup8Uu0vNgQe/sOGIAQT9cCxIXQHJKk6//MXDYnbNu
oyRFZIyz9qEBJzSzsYPyn6ZYp35jU24rNchC/Dx1NYm6QNgaRAMkQDOFGed1NU2cZS0FKNjfQpun
vIj7DDJ7TLKSrKMINK6RBNrQQ8tr2BqFekp1NNxVffHSICGm4wpol/RWtRhTid10VOMQlfJzvuAS
MUgrHUfhf/S3vszA5BMMn8m78/Vdvu08N57lcqzj8hXV+Hpbukux1HWz3vWHk5C+/Cq7+F7AT3qt
i8+dOQBSqHRWC5Na4PJnNI0VIJjy7DZY9GxwSnlyZdjLPIxzQHeMByXqnWxKJJr0D+9eIm3reGuv
7+8pngRPH37jYW+iq+UZaFVbw0NweW7/DNkmQ+eUBY4/ErufFjhKvKFIFbnnjXndMtDDj8rvYB90
xHhnD2/GsMrHP1XxmQXtLk8b3cvgboUSTWGbmudohhUZw5CzXj7LR5TQpBYAKC7sf6qx4Dtq2QnF
Bzectz3OIQ1RHmEDq8TzIoVhKfGZSLcDW8Yq9yU9g5/R0rvjQXR2xNs0ujLMYQRkTJGEtOIjojzA
Z6BrRLfEd1UtZm9Ukm+5DSeEmKkFj1nKIq8pTvBMnSotZCtyXWrZ/2Fgz4IDNpww4vPsFhQW+NOV
buSRWapf3anl8mAouBcWmXqCkPtnrbwdRNAqnEmKvLcxg57DZTr1zjk4OEyktjJLQ3lZt8PLr1O2
tUmf59PefqCUqir61vm1uxLBJDHHQPM7Y2iwezXyyugcDdoYNUoafp+5KwmXWxo6WFP4nioK6QRz
gp74G+6cur8mDZzZEpvvACWipbgnDm2NG6TlE7UgjogeW+IKUpK4YpOAw84qid+xZ0zTJYF8AQjh
DAyT+dH/ePMowZU1zq583b7qvzdQdjTo0wlFwCJ0JuKP1tPDYddg1ghj54uLbwnYl2HnJE6TFnQ6
3ziH3zhgvoAOZNw7IdSyD9NBABEB+CmfFnAPu/UYedAAzWyEaSxzK/7cDslK/M1hoTyIgW5mr60t
aZCxmbsZmvaa+RXWw0A/0j4wIycbusm7IcWmEp6nZZygDNVDZTOSaSlw22IU/7OndUekBLkSCkwG
Bh6L+nAJVy3CLnhoveLSndipMV4dG1uxKguRBuQEKszWKoSOZ9LAc/vWh3R4qNG7OUGWKro3QkTe
GOAfrF4I8xIJwFeFJp+RwSVymjLeqzdeWdksoyOeEBUPg93ijcVvZyLMfyqXJYwKTQLScWu2X61C
X4/QjUOB8IYYfEj1ANNEhVRHJIq6LD4ssHKsXFi+P8/n1mVo08JK/N3y6gqxJY25dj35uiZy2vkL
VhEqpWnBJ7spQwoo2euLLIJWFjP4WwB1MwT/kG4DfIOpdqGFSZEKfNm6iNyGb0H4OrsrY0yoCub5
sw9c06jhQyTFk8SKjPFmqDZCG2WPAl4rEltfs4FdlQAsISC6wNjxk+rVHfbKDwUQd0LVtqrJ6tIE
F5ovWymMsM5FcTn1v9hmhFU5TqW1ARTCECLhN8VvSDCM6aaOkX65MBG6D1xRaokfam8NEGGBixqk
AwoRNzMYBqgnrNrA0uDnEyTp5OfLWty5CBPwIs1PvsdU20Z0LxIuMlF7Nkh6PMuCztY1OVhOmuqU
fPe1tAI+PnW1w84AdDL0dQbch/fjQDUgGAEHfb6YVctB3AkjaQshjDaqgWlQTWDxe31INodz/lVP
7u4CKuniBt659heCoJn7tO+kKYV+zxgbdoe48Dctqkb4+AsLtAgR4VyX5K7bERiyJKlfyDQ5u675
jWBYBHY/g9t0jV+XHdST06Qc1uAL7OQwkubj4xKY245calLK0kalMz26LCcHclZXvXGafYlZeuH8
SD2M08ALu+Y2AhGSjQZ6okOTdleUM5SVhsc59Mo3jS618DvGinkxiMLXIyt/txtU6EYk+5r5F7IN
oD8z32G1RIuOQgOYZvHhqziiEIVfBi2WcvJrlmrZ8MsM7DBdwClYK59roiJiLuixfSav19Og8N8g
2D/Pq6GbOANcM8aDeQDhPAeyU0i7fi6+XFVxphQO6+7JNDATWO/dLw+la0v6zu9H3E3m2nVUcPR0
lu5ddBOCQep+eJ59INQVQAMR4hz4UKdrNznCspA2L8aWnsCtV+7EoxSjFekdajDSXna/ZSxx6ajh
HfuYOwJQ2gv1JEfix1evsFdGcm90S2xa9fI04iOqLXIIwycuqX7y6CKSRIdhU//I4o0yrtcdJSsi
CGW8549LZFYIv7/kT1q+H4xCDCShGlt525wF1IvrfyBHk77zYyf0DhqNVjH1rRt/lBXCBZ1II+64
dqLHJtti5J3L5VXGqRH6S9V9ImIgcWHcGYmt2mcmO/nQIvia8MrLeON4VsFYoZ+BmFwT0Ne+FQLT
TOtgj2gOvsTypTSI3OWBDOTdL4vKItCVVbPbEj1KvJ2XfqrcaNBQyUUt5cvWBvCsgkqJyvIK69fP
OJTM3fx/3uUaCDVcw5LubKwOojwbxAn56eGs6HLl8WWhHnJcCW3IoWxudZtbMu6zh6ODi6ciKPZn
DanSa+ggu/7Z229fE3qsoLllwlVKFnqqj5gjWRy9yi6xLHopgZj3TTMNySQCaLrLbkn89oIWnNqk
JiVYnSx37n3HHtiTDUqvSn56zugi5oJn2jYOyztkMXbnxwKa7OWm7sJkbofsMF/c21OGDh5UZ7ea
6yp3cCxFzoG/WW6XtUuYJ5g8UhTpnuzSeWIMnW7vxcN1dGD+J8TsriXcfbVFEOlZFMZDYNS72lSA
ciySQ5avmpZWQ0DwvJb7HMIGdrRkN54yfxn6NbrZtp/wZpaIRXjB+aoHCYJuqw+50hEKTzjBUYYY
HfPs4p8yTw0HdBOa7F24Tg/BWlwEaUJpftYII54SAWvZAvdaxPQdjCONEzwwt1vRy5dsOeS4WejL
o4z4riauzC2LHJJJ55j7zAgQ6Ntq/6RktKPpFemgEudwddkyVmkIXYxJGtcY3WyiECQqm+FetOY/
HG8XKaAFZKwk/izDuWm0JlCX/Odi2sz2RuWha5lCq+HhONCTQftAYsQHDjT54VA/TCZTr2OeEF2s
o4dB8orhJKdbuhN9eHWVfwiK7PQSnPyxnlgboNAwNSRiITRMxA07QJLBP8Dp7yybhdasYlbhuzPU
j0OXM7R5N5yDt4GC2yZ0h7JIT7Fhc6QdIX8QBt1DTLRq9fP58iLHn4wwiHHO/c+4gPKawDAaHX17
AIVR0OjRh9NIQlubNvCXC0tgHuIRZWfkpqMBEaeKXABXwGapr32PQDpbCFo4rWxegKp3OvQps3SJ
03FJ96jSPC8RRgi5vUTTau3zoAruIMquLU0Sqr3tnfgK9RBzTDxqBSD/RjXfmM3++HO371rzoRWz
0Q0wf4j77UmODWgi9LCRpHUf3MC1/uzhMx98iK3gFzkIOXDPpEaikzvbZkwaMJrHD5oarnoCXSPb
XLLKVJAX4pjOcgOCqT4QUTF4PtpgH8l+6zGdO2ZETaQwstB+EsaHDzs5pnC1my2yZhfpNqqXr59e
/An0TdBBkvlvkaJWX2iZt1c1bmDO3v6Vg6iAPJbRmu+4+zPdqnzIeWbews4hgQGhg3+u2f/gzCpK
nV9NtolyW1hl/9W1/0osVLfXFva4aaVSr2TOluGipTeuppJxnoKY35RpeFyrWwf5QviF6zoyj0W+
XA9oH4UwkF+PUv06dwBZU9a8NzLzG1Ad5SNOJ0h/LslQKxdN7XF8ROJTJ7PkpFRg488yj5kQkDtt
Yb9QwJ7YlyFfAr0vkSHZUJqDNwtdtWWhvM02IaAtjw1HdNMN7GmweildGD2o5VkwMPf6EPkTjGLs
qgFDNbXwVlCdJLUmCwoRfjcsPlzgh2sneUsBEpqlX15r8whe03qFdun1Uc5zrVwzOF1IyBlWzBvZ
GlIfjK7FDPSMC9xMIUZOGY0NuZ+ufUJQbsKl2xP8EamVx0us+Pdj9wfpW5wODbZ06neC0LwfAMc4
Nz53fmovZ02ciJcWJYx1ZEiOZG2eU0OYRXYTQiESNqrnFUL1wQQxYS9/Kpb2TzaJ/pWd/8rNvDO7
9pIZ5LeUdyTtcik+O66MS4F5sH7sYe+6fo4C3SRC1xi6rN1vkSWI+ZIE3CNydK8lIEnIj3Fyrgrc
aOM61tAf45Ltz8PO451Srnvdk5x1XKguLFcfF/CWxnt2ayimcy1U+DD/khfyDZD4ptG2cHxr2wUv
vlSk9O3Tyij3WBabaKPFL5OWXU9YX8sFwmXZHZkRkvIMxm4vOdhTWPebA4L70AIA0SduG5DJcP2M
Z0z9yGUtVSMj77jf4OiF8egUfQlbxzTYYmEVOpKg5V+1e86Irlegmf7qvWts/abHVTjIfQiaxQ0s
h9I4DF8BKiebz3dcFPlaiavm3MeeTwLmBGBeQZSJ1OY3FWVwYKOM92nHHPP9A9nq+8xptbIunuvY
taiQeTOiMv/gNEGMQQW1o2Wpn9G+72RnubKE1MXy870QKn1OznK9vcsLaMARbK+8IopBrawV00ZR
ozUFqJP4ExS18OFCR+5OtTJnxz9VfV8v7SAYGIZiD2tPtGDRktAFaLmc51f2ri87Sq9oP0Eul/WS
oV6/TTQMy9oXsDdfJqzlbmxpQojyB3ZixFf9uSIgbOv37H4gsGF01O5GRRdlXLbGpng8+67Afu5N
RUvjBmfkMdG285iqcxfppWDnh/UC7HaQ3UirKZa1lLF7INBgD29lH5qar7TfJ4fzgSldnbBqcHqc
UZ6RVcx0SOVC+ECQk4PJBjD5zDGDik2BhiJs8WXL6p+cXfIVWwhHmX1ZAZcj7xawRiWvMFKdnj5X
b6T0avPFqbKspOkaN7pFDGqf1BKEsg7VEBzNRoyBs8A6VYUvdPx9OayQSk7iJVAeBmXvoLZJT4Bw
AldTZlx+CwU+8a8oP6fK4gJWacdwGLnKD0r0aPv2cr1QBUE5EVYvsKN8nas2ZSP5QyvSYoHpqhdk
CsnXtnAMrsMGnsmItlWmqD1ZMPxRnjpskPG3nPCW6l2x5uNcEgp0gfK6zNAo2tMIjgk2hGJswVLL
ZkMOu/pkyvtOfidQcfOtqER0FphXk3VuEqNXNASIVZuoCzcMYJc+wjRjJVp6AbS3DfuykrhMhnIf
ccpsxeT0VFF2wAAC2zUDTe1tg9WI7pbDKnEPvmSOuP00G/UgQnuAG1/BZQhd8hzoVffIiBI/0ztr
3No+ymiI1ZuHcNuHUDJ4aI3MvjplC2G8seu5vISmzlEudSngyYDn9ONxRXcT4Rr11yXyzXRBhaz4
HOSMQ3+4n95JR9VmdT24SdvG5lC37WUH/2LHBGuG1fuUfx1QxcL5Q+SFua81KyxkN2vpMXLUu6p9
uTdXze34EPsGy8lPMyUo3FoUxPJ21C28ihnOxirdXVMiOxS/vcYrSun6btCo1CaSww0pgbiEqqix
z7CRT5iLalK5ZrAb2spllYOHnvrSuB6DFtzNOFIEf7p/4TgHmM3cVO3F8LUbn3NkOVBoHs//l0BN
Qa3f3ebVHE+yGs7qu3ZiMfvuH4YNHnWKXpeQOceBhKvRB9Qp2eliIaqkD7e9yEs3qc4xi5PR4k1z
Mv7cB3FFwa0Do6+ZTYPupGK1bCDfjELXgyLf1LoOmr6d6T8lxf2On0elZqfeWNX9kVXm36jxoZ89
wVzCtC+eTSfff5QGSLMwrfVh5z1fYSpuf/3rnK8GrpgM0dXdth0Y9U4sdo+UK4WblnAPXchfCzxh
idgxb3U55bv1eZ061Lvxs3J3trw3n47V2MdKqwTn9ppPoNp7r6VgOniBuXy/SlL4jQ6f+4FiC52x
Hs4Jfh/Rc+3zPvZjtzkoPWtag3oU18ko152peJvi+RxPk6TjCnNYdSnEASQUtzOA19R6c1c/ACio
0HEcSfxXsE0Den5K3nop/4HXbi4u6TtZNq7FiWpR6CG7KwUnRld5AGl4lA9vknKPlXEZja81LHnh
O2carTXoFQJVGK2mMhMDJel1cyd2xcbHU8IO7j0kSC39d5x6t6Aavi0KIFtIA0lrZ+Z4pOQiC2WR
2FzNzwtFHhunc5NC/v2gBxKjnqe1GuCXEazLQ5iOuvvxT5DBYu3xAq2BnbpV7VvHKuqZF0Mca/mH
hv67AgTbfn+vaNaY5Xzi5OFzHzQIflz9zY0sVvUrFNLR6D0xriXJIYxJqaEV2gGWAgTydzAv4fEc
Vcfbxg/OXF0XWoahK271hDcqk7u566zRrSNNS1KqQ2IbW08wjp3iR6oBpxHUCJYlAOEgZV/UneX7
Leb3SdGHfGLK+7kbJKZ7IDQpZO1TvMAurJsuSnv2nemFCIQNp7vDpYUaXVxC2aRba4SmfqixVIFQ
0kOcGIF6UK48iMwi6jxMsImtopy/1NVd+DlfNF0KQ5g//QVoVTNEelxehI/9egmOHfMC5pl3Ak5S
waTPVUBE0IX8jAoLE7PHFwN/sd4LLH7fhEqwWSC5k00BtY6cR6wtXAaUTxhdVyV8KObASj8JpmDg
LD1mGbw7e0ZYs4vsmdzuiloSd7GVKWKymALWty3R6uTrmaSZEYxKKr0eCOt5roDspZhutAr3VooT
9mtV+62EfholvgIwLTlWqbyL7O8JAqDabRb1MKe0DJa7Lut9Cz+y1dcNGRBocRuTAGIkwIuvDQE/
PUMeOioOfaztHR59iChR7DtxcceTffRcSBLpl7TSwtc5JaCbi0UxiZ3ITDPJxqoEFut1xi0uSe8I
gAyqRMM3x3g8Gd18QubKyBNWN3QenU6EM/yuZpEyLQO/USaIvUX9jzbrWjMbAH1CHDgM4sO6Jrd/
UCXZEQdIsAAMSnGnT6NDQ9nxtLCegm4xhk1ZFSqzTn/VOkCZ9qPrPWN4x0xA51rd+/APpADhCRD+
yYHKtarHe4RokOxAxTtWKdwEAFeq+vfeGCwhWioiYkIjKddakipNFrnWM/wVbiKKY+O1GK3hXjLZ
PD1xREdodQX53vrm1UR6tDWhs6Jh/LXumTbEdKPkojCfm+8lcYPoMFDsM+7l75nqdD/waEWhpmWK
Kna2/nzCgtvyARykYgXihQyjhU0a0wksetO3pGxJszrg39k4fPN4vPsQbK0qvaMrQOCDGEh18PaX
7zlyoNvQoaLnECbI3hvJGEmCorcuNqYNVCiV5tUSPWQ2FpqYEd8eERFLevM9t+xHEDDS7xrIdXsH
EEvyHRMJSoU0MWT1dagfiGJBKX3+Yd4dk2bIX4Ax0gcV9cNJ7PfZGubD9jI/QkcHwyLtT6NyRDad
b0BREw3MlDmwtz5oo+8PO8e6GcK8wxA8l3Rn1MB5SIfHVM2BT/Kahy8jtC3MvQ/QhiTV/4IzJdc8
JFCyOielhq6Trm9+Zx1jvgtN+RVQ03NTrtrLFe0tmABT8Fu51o2eDYi8LnaZtjgtrLsHKogg+E62
1LrKL9ZIu9ok2oVQvz2jQEl1Q5nRG2NOJ49HBNyYEL4kUNQw4Q6wf5RAu6lp1B9otrD1acTD6eet
9oKGhF/X2DGZd9hkjBvo1Opk8J0pGVWdebllu2W7lUKXwJaNIWebaxlzBq4YYEMTmI9yvOU9cwZj
j507VIgke/WaEl5gCd2FpCY1iGQz+8bJ/LsnODOsPZk38WCxVcLXMQ7UtJAE4o6K30F67eSx5QM3
xMs85KWPh+HPNcJckWDjWR9p9DOS198hqYqsfATeNBvDATdKPrmRmYE4HkMVYsjtbGNx69/lR07L
nKx6uZToUlbIaYWfrnjki5+fQUqIfLS1u110J9NhjWChZhYXyhC69eE7cwBXR9goWZRGmxdQtXBQ
bVc6mZjLvtVfxmnJ2ks6peq95AYiYrTzr89xQQuvf7Kh476sqwvUGiEiXlppLf/abXqIuSxlDz3u
y3DWjNHDWTI07ty2Ak1mc7VK7FUnxiUcprIBxmW72vf+cZQoOKQHaRVz0pqHDNKxzX3SJXO6gdWR
yMshiBlJtGZRynxVzEcQ1QVvscYrYbA4KDXv852MKnoZhC+lXbYgNuRQrI142DMk6uYWHhpiFc/J
ctpPh2gHssbpzXQ1vtHLZ51/ePvjOTteikx3SxTACO3q6XLY4ulPfDt/FQNOH09wjrE7cirVN4oj
TEjpiyIbdpSO8Z3MIV3jLA5wxjDEMHHzDFsUgPY2Tb3H/yX2cCKwo2AULWhfihakOB9+kObIimQ6
5vpmJRqQxKRs3Zn7aC4FiOW9MpOpmA9OUQxd3nVdFyawnbBXDtNUXpYFP6/XLfy51okTxJHnCRXE
DsrIUPa+XTcNeQ1XEXQQTwRKNJsGWCzs0nw26Ve3dgcY8vSsISb7/DTqIEwWnb+Wj2q+pQ6qRAtc
nr0JvSBFpMB23BtEonbMlLYtuaR1jn62NfzSIPIMEc6kSJEbcR/miA8XEdjvyJMlucUQX5NTXVE8
kOwxdEvUt/795n5jDAn+dm+q0Iv3o3yLMcxbcyP/4fBMNZ6MlB/IpgwtAzbfpsNxsvc0P7lGAkyd
C0uuv8rx3uADHNzQQAaL/1Fp06baQEYqYzro4s5kqcVEtuj1ohjKIUkxMOGQiBfrKCQkjufA7mVE
lCYHOEHyWOuka90VIA7Gd/1IMn/gliZeOsUfGdHIQ6+cPcwTi7zSai6C/LHFSHzhtvcQ96Mxnhk1
N63zrN+jurBFGEEUz+araKOFkPePiOrmbhH9XnKvSk27og8GoB+m/eZxfE3cFfc12IzwxIpZcsRi
Jg7d2XE7KsIp4stq57FVVWeExleVJmAafSBvX5ifLFOEv456n6DHZpYqP6ogirIXtx8WvpCe535/
Mq8+JPHxoj/Mj5KP0GwXXvGjfLgvfzsM4lAjMZ5IvojeZLDXuCgFpqwuh3uvagfHlw7FRDXbBYr+
Zh0JIR1/yHBuupbwHITYiRZbT8Ptnspp3Q4IMmYxPM+g70dip5dLM0KKT0Jz22yXFx4YVKgMGdn2
k1b6139vu5iQVm/OEJTx7xmPl7eC99m9b7rQ0JABu/Y5wfiXh07su+y2xU2kI+36Y0qLIkPK+O/O
ijiz5XqxSekozcCDgka2CxTbiZTVU9eaM8gNxjEbzTou4Dpk7i1oKo0HXKkC5CjLrB6yJlK0eFw2
PnM1GH7aiyRIZMDp6EGKSyTRjnjkUBec5x/FfCloMTeCisvqsA6BxPlmgnnNplKnc1CPQBQoX5Ow
bU4rDkmDEz9G0XGWailSEnsq9+wslYoqOhKDCwwTMIMNQJcscYwQQAFJ1z04vlQTTEVUvy5CEbL2
XxouFQNWMdHoIqdd/JjK0TPzC5EnuyrPN7Pf4GzHnqmtOMAH+rb/kFF4CW+yDcknBD+oPJx/pwgl
RlzVRUoK95MeUppSvPzoLACZLADNy7O/A22sRZStIJyFahNF+Eg9ZNQICwhfo1qgUn3+/8CPeKee
jOMFaoy7uCmWWJ7QBOiO0m00B5j8ev+uvsVwBJe/ovxoQU1Y82/gYnJwlS/pftNTlSqwpM5RbE+x
EDUOki6ujmTXnz9h97BPJFYOdmOJjiMh+CIPvm0sEhAgyJR0twuQcHj8rjlHwq2WVaP9Waxnrj9t
Xe20dljz2EUEgjs6ce0Wk248c7a51oG/XPAuDkzaKcgNzbaNKqjlZg4xajO1VPa5Q1XyHcYUn7xs
oNvcricj+SwNk7O1fAPMt6oxRB07sdap5PNPax3eTcSKFri0PDc5pTcEIfJz8hNcAn4pKzAJTkUm
7CNhWLkJMbfe18qELUsRRmUrwf86Petqqnzhe6jfrBO223d+IT+sx2rGkPP6s1celMx7vxq9585Q
oy0QeH+Qa0jTqng9wWlds47fJXTecGIUQNDz/Wr/rGCvQ1sMDewHb7ZcwwQU/kLZD4Md3PPMD4qM
rZ+x8zf136wvv/MY0RM1N8H43YciMHC9oN592XjzF1coo7gjYjL/k2E98qQxmxulva3X4wg+Fe0m
5ghuLhO0KagMR5zB4o7n9q76dkd5PEXNy7SlK8zj9ct3ISSVS0BB1qiZpV7s3gLCRDVa10XOgZFX
IVPlxwr3Dd5DVNTUDUdpUTuc+4KHfWck0G6fnlqBJBOCmDkkLd/HDWAgswLjzxWfN3prb0N6o6T4
gYaJ2h3YsME5hc3tfV44Uapy0rR3IcRfwFdcC2po2lU06XsvOhvPUy7Et5BGbIEosF1NgkC6qtiV
I9Sx3r1YiXYCE9G76M1NyLYI9N5TaaYqariv7beTutW3HnU8xLWJZl8vpQ3TTVJ82qYAoqq82KKg
u1FEyZH1vEUjTy+LZvyMH0vpJjDaeyO+eZ7nqaJLfRWouKfoD2OWgmrDqf+Q+aS+H0X0xV/7PKBE
SKAUsYI7kQyGVOdJQR92mUUYBp+gxJm9Drwdn5218G5vp2xWaUKvkFxlt5QSU7D6J5XoEKgGdQeb
POubF+225wQxHX9CXLUYzTkYl6JRJXdgoZ8XRwTt0Zk5t9O/YPYvnSIG4UEEVyNJOldjXXc7c9FC
HYLr/AZC/1XhP37x/uUuHfaT9UijXpK5zCsEaK9V9N6cERbtYYwXfMCl88VrC558D0RrtopUgmMi
Dlc1gAS/eiSzgzIqQzM3Zz3DGuk9NDr/tIXDYQp6EyAQRZYPspS3W4DZhCDmIiKPK9rMSOZ77rR2
vF60g4P74p4oQUnwFj3tmqVTQz2SjgYAT0IE4jJAQv9+spBN8jJBxmZxxk0Rc5rpGl3FNWcNvM99
6vkLvMPYMoRwvNuA58DE4Qld2iRQ5bsFvbIRajrORGsHPy1IWtbUFYmTw6iNoo2FB4+GHn6hxoYi
e8++Zl1duebc7a9PXg+8sPB9lXnbRGruGYRl4AIyR82jEP5tHJmDKC3KmnAQFtplB854wZ0hzt42
uFsEt9U9P5TgMUQT2LUFO7ayUkKL1kJiM3jBHxdv6uOhhv7XIbbXk36+EVvTRkNP8/iX02HhTWaz
E/rTa/bwzu4bc6P+fsxNxtCc6Gcea7XCDDN7/i/YE1MzWpOqN/D3Ux+UL1uB7mINuJkjgMnGyXcz
qIyB6d8cSpFJxf2kdShG4x9/eLYcyg+aHd1VqEFum4uTaXzst2h73qusQ0jY4xPW80kv7l0Sk0Kv
XZvFqXsGsZFTNf5yrYVU6r96Qc6REiYuNbnhPtz4Rbnj0TgdN34CK4X4SWVmcr5S3PMul2ukw24a
PzGdKa99uChbu3/5JlQFAyKexnxg4pV+iKyw7ya+qQaslaNrVauVV0qxCr3D8TsAcvrqRE8mfjU8
EsxnZ6EeVXQUmgZZXRUV8ukhvmtG0aC2v+wCkohkhRM9M6AMrXHiug0tTI692d7iedP/br/YGJXM
biPl8gVNr6FMFRc/9t2t6axjxECuCb4BADecSdTWITtAh9lfdJ1eEYw26sGF6p0CcBon24OSgV2U
5Kd3m8Zzgs1O+7FvTVWRnEbnMF1zD2W9vkhCH7h69U7E2TuxDnAcKiAUxhqdHCrJ3V6vSZih1vgw
r/2GhyDeqJ47yUDcQXrZXzRgrOQ2pwJ/+k+XeBoAiMDwvwHa6JmXfPqPtYWfpnCANOJ/onzjAH5o
oq8jWqqpyt1tVp/XdaYOnf7C3ahLKk8Ue5ugFcfkrmBqhD1gQZR/NX9sHe+wCdPg6soFpBfrenKe
JEI4D3DdYHmmmmg3gYfFomgH/U9Pyjz++8jPmDQvMhovy9nBr3E5AMAKCCH1CPXA/g3Nqs7gff7X
FLGlFkExq1wZdyBiHafZGB33/eSdYOl8XmDilA6HbUavAHlCBvSnDkp5o4O/Rs1LUnloxciZejOJ
JeF5gpS1+8/mpPg248Wfm3dMNRBLg6wXmiptvgCp/Y5IXNYspxgDc3iuj9A4uC3c4WSgJ+UY69Gd
IPmDtcJo4UvQk+JpEGJQBUKchLJ5HMdDVgqCU+M+4LUbw7bugr8Lkt3i3u3WkpzSBDVKJe8JGlPd
zpJOTs7e7T1XV/Z+bxM0umaH1nGRca5tXbsqIre+dVD69usqX2Eiozim5rPH5oCDQJMFKAkYd9Wg
9rMIsiu18XjE9U/rd+3ii4iixxo/camnEA+VHuVFgmyv7n3LHw4Xq3Ve/gMDRUCS2wSr30WigDDm
/UlnCCap/CzsC0Q47NI42js0dy2Aou8oH3Pw4tEW9Kv90BorV8pFbM4rNYGPgFXAXRswkpNiQXMp
KmYZjvRZfWvqFFc2Atlg+9BDU9XoprA9PJTPtLnVdkRbIzlOTLQ93VSd1lvpuZIL9wGxxUqEb2P7
3zzj+YrKFZwMC3MdBsPdpbO6VyR6Qo6kWPsmajmYnD7YchaLumFOdkvTvmuo5YjZsmpLeYPE0SvM
AcwEVlN+FnlGbCmY/zU0VEyKM2BkG+BjzHiE4HOwNaTA/DQISjS9SEboxAWcnSC29avUYvNyFUEr
fUYgLm/PhrCwE60HH2FsKECKIz67EcpBeg0A2/iIKDH/9thVVUOd9hQTtjXeVRNsYiiYxKgrmjsW
IjnN8OOnshS64Hpru6f/cc8Q98fxreUh1Po8TPEdd6XR2DpWae1SAcsp8x5MXlFTuMk6iJbLJgNU
aDz2MzuBgLu6jDFrnyCnpSNjgzOiUtoCkX+s0bVY+Mn4cX6B7/r+iG9KltY2DXmsMhoYWTZunaj4
tZJdJECkAeb2yVMAFkfWHz6PKUL5IQdhVU+J2/Oo+EmKNT7ZMzT+GCbz2RQ9gFbRErCOLKkiCopg
LV923I1Cs+qerfaZK9vKLaM+VvqAedvVJPHBEUphdMAjZUkgBuruOyBcI0uLYzhSUUNl6cbaqM7k
tjdUBvuc2AZsxAjczAE0RjNQQ1Pi8tTMWwRc5IQWpGWVzBElwgYV6x9nTOIOmzY6tzawJz/7nNLh
eLN8iuCl8D3FECQiofOYd6POOqAQX4n10qbDF2Yymr9yvEeQE3W7OHnnm6RF2z6b5qke94uQ7NF5
hu2hG3+HbX673Xvbs2i8/aDRMG5KtQB6Sr8mTcZw9Gix6zw3SU1b7/L7HDkmr/Wkt3iPe0XIS8Xz
lGKHP2voU3Yd/FE4FRiLbuA7eYjRaGe2Bus19OmRCf2C7XkQl9Jcj82Dv+r9uu8BpKty7LkFQseF
KsQIeqgdIm5SJRs54eS0kYd/Z1K+IOjIbOjG1nk3vx78TINoxFv5/0l3vOzDOT44UjszGjyo9t5D
GsF4MQkf6LPT4bV2KAmKIvPPDTM6xXJkMe0aaUTENr5MecW0EuSs4GROlPP94BP/UAkN5nkFFeE+
mBybtSy4YfE9H37NZ3bv0WnTKQlD3SGaZtsT9eUtqTwnbn4AFknrSukIsR4GkDToU8nsFDP936/k
VML7G+hNc1MGx+EF6f+gvqDBX5gbGqyM//tCks1bDneXagGFJbvIvNEpqBtYmP2a1vPo8OKpFNAX
YKfqi/h851QU5cgV44CbDKchg8qTC52KadWmTegHQZzN1gSXhBKdlTnwhPGx4g+z3ZHHOb66of8e
MeWkrhG8/UGZynMNvQzieRlK4Jmf1rUWowienoQVqOQH/THz3wf8wXemaN0pxn9fGbn04lKVRsir
h8Haorsv1Pvuaz9Au3F/mfdByC+pySUuvA9eWhbsWiX9XV25LDW1g5Wz841YVb4wyp/2zRetnEze
4nTj9hNRYTdcOi41t2mxyBudIspz0KNwMqGabBlRpEXzOpvSBipIoULNMXZDp4AjMsAJwWb0ri2J
Fj3OfKX4Vlxukzgm3n/sjueRZo0AyG17J6vgczd3YcsGwVR2BKuoboLGyx+jxxsH/YEZ541VWGY5
xv+oiFHokvQhASVEgK7ck/bEd7EESL4jKbsQtlVn8byxoa1C8iDq6zJrEd8wDAhc4h48S2Ki2471
ehotEBpMcthsLVWtMpkkG6fqgkruz6Ea80WYZyTmHl6c233CwGYKktWzpR2FenKwF5uaOTZz1LQi
2H5W2WhMtbPL3c2RWzShPleCouPTxUVA7SrZRQcGVuu3Kw5KOOehsdzLVYdUpsDLaYUJtIwFOD14
XlqdVCSm/aAdBroZVmjx6DlWibVFs7evtuFDscnqRc/4dA3PVXogff8gBftVeTYz5V90j85yy6Wx
RRny7ysTfMF5gLHSW0dyw83C+AJjD2MpyPrvTKSSF4Ao4VoSDt8l3Lo+FrvwVAObrbRZUuCWqdZ0
EE5DW4ROYAtpe9wbSWCPwB7lpoHFLflYxqG+th4fYCN6smXARydi0rVIT9IS/7wHi5OFKOeBr3ZQ
7pY0Pm3hpKt10xP9y8jsM2azN7ZCRMYnQZ6SV5zU/gESREjdql1d0maTaOW9qC5YtY4qLNp8frVq
t+XlMrQfuE51uqeSfF6BhWlu6R7nRw7Yw95GXvrCOC8PjFX2Px3rkQ/KRSOb4GAoQ0yNf4S5WzLQ
1CsFurLYLZnPqZ2IGVQejJt9xG58R1FPVWX+kM28sftT298cqutpPTUMf98O+kLWYjLv3llMpkMx
eycjm4LWYTeIQ/0xqxIfc0+vbCypXmtfKz43yZ1sMKdLAKYXt48fsh/5zEsQB9xPSs8Oavv3joOh
u9wKl0CyqOOrxoncAJh2GY5IUh/7yXcOlDVjDj1WKEiT7ka+IZF9nRXpruSoyYTX8/NrEiKkyZe2
pp64kCF4SmA557tEXLgek0MnK5SCFOOXZWidm0PhnJOgyASrzNqoTLaVqAuTEjuFe/Nz7U/555f9
+bwJBap02x8yPHTeZQNBTeHE/zttCOOBJa1NbRqeDdjvf1iRbuj3m8d29lYp6nocZOa+7SpIfjm4
i6cDNDGWoqps8OClVRfXBsKJOd6McpSUbcuD1ADTNEG4z0/ohiT1Hhd0xJ5z6y87iH7nJjxD7xPW
0BY6ho5+ZtI6KVh4B8FZdiTFPvet4xK8B41Dr/b3vkMYj8FilUB9Rc7DMe715/b6xK9HZbbPN2q6
+r2eHZ85XU6ciFMi7+lDctPEClZavlNiKTHiTY1Y2i4AgPEsUVryy9npo74IaJeL+1cTSWNx1usd
LhEbMXvRhx6tOapDIS1yL8qT95sDOIv9BEpbXrRhuSmO2zSMsu9d1Z+TZLP7XZsx8IxSjL7vE0+u
/l1cEHyhkfDl13YLFvJ9eKtLQtvySZqkIg4LWlrxLsQESiGGTEqkR/IGXP/GzpB0R1u97uY7CJtd
MuANg9yHeBcdJQHxC2QrEzATzOgIeOto9QOCAq/+dKUi7J1fgk4+VSgENoIQlf7uTpFjaMpkR2SY
MijRKnJZ2T5hgqw69564EuK6knLmbfCmenDQWNveWZXesCY/zCEeE/dZhXixwW83zPJAld1M2tRZ
YIEPR3WAFWI1xktxJ9zwl0x+VESkP4FeaqUnTG+FtkcTRPcDHfNM4lGisomUnYrH+KAhVLpELbyZ
9s48Z/vc34X5RoRyoh2pqSZVLqrhWPI479/eBOXETvtCcfs/5k9jKc+IKJQylf65ujyRWt6T/ay5
is1xIFiO8W3j+7T7Xis2Q0vFZpBk5hiQAOCM3e8XpLT7Z+odyEkx2d3CS04vmLcL5G/ygm87it0U
TFkpRHfX4rWVIrUbKpyBjDU0InYnht7rjCVCq2CzwIp6mJWUmNpIibDslZ4SJa8bPJBcp2bxeAwW
Rlb1G6sgXmOvIBXlM/D0oz1o10LlxExBcEXcMzsL1Nwyb8/UxeDXdv5KebqWDsuIS05b6aizGjIe
gZlHncehY9dOGVJjXjK3EeYXaxTORgnK3OCsGKCHw6+gF2vH5Y3kFhz/CcBLDVsoeXNg9MRvkIQ2
r/0WeU8SdCJQ5vpXkQYrMQLr4n3QPrHEcjiEFkIaPYZr1WMOmdElz+fBQh6D6G5N+mYIn1WvMQmV
caG7wpfBSv4qS/jcNB8vMxLEEpFAm0y52FRh9Hcwhr6d2YnJRubhkN7HIc0ndCxT6ZPmvaN08Pm7
DQ4FX5cxiTWb1f1u9VqKgax3UxMhVMU+LR+oE5Piqhp/zA7hSw5gggMHxYDQUV7Shgv0nc0bgpEE
+TqWJcRZ9nhoJ0xj+v7k23I/SOyGEiNGVtMx9GoLjAiwa3ZzYcdSKZ4rNiGVh6mcpbDr+2LWMex0
IG1AutZOd80j6eeO186DOt7vsIrdvqEuUP9+qj0dMKcy+4wCB5K40M/qJj0rPjs5UfF4X9WeOjxK
M47F9IHTSbRpCq3SqAYJ2vk9wcZPUAZOaAI69s1DbJjTzORm9ab9NYje539yM4HUpByg/sQgwfDg
qSPHRSwYaHk7ReAFwfXzWrO3FkSkm6TCxG7TuRS0qEmyt5jAMsQeWAJaQbbxCgsk3dmkUb6Een/W
G1BZPtEegt0LEsOW5flB+1K8ELuK8QlH4SpN7nLvA4mRVP/mhKavtghEXV94W2/9G4gTzTouEp58
nXA5OPIQVm7KzcVxTmyxE76WTeAybSfMNmaTU4Hngi7gPnqNpvBVTUyKQEtRiPK/gIEjo3DeYHjF
4k148I2z3X8KE6XpFYDvnmuaB/fnfGu42JhreSW0Wh/eI6REDALdFk2F13SBDd4ktQxH4AV1UR2k
yxR5pa86ds8UmxyjGvzBuZsYfJuqlNDge8FA22SJque2uGlgTauHLFI+W33Z7JO5/+PCg6u4D8S/
GUheuO9UUEnkr5aJkp8PNdu6M+VL4gMcLGR5EJiKG9elEduxkQFAsFCcrlvsaxAMT2qQNkrpDTq7
kKL+sOCPBd3ar2zgQ0wTN/Lu2EQFaaw09333YxXA09qWEKaoip+HaFywlU6qPYj4IrOnqdKkzlr9
6j7bbLpe04oIBTrEVDa4RJbkvMk4Ecsmy8bHhKed4P2w8PyVrb36Et8WWsrT4TmaagFaz9sprWUU
OnvTZ/MQ6MPIYsoixznNmAU2WFE9YBu+pPvy4hjXuMRTGcIAMhGxQqT5QMunNddLz+UjP2HhClW5
fA9m2KZfZqtTrz4I2P2kINAtl6OjgAvj6lBZbdG5PRkg/9+4sRU9s2iMRh8BO/ofg7muTLSWEoBq
ojyvwCKzXQCA4yphjB0kAxEp6Vent2QI0RGO1XZf9WOthvv8NouTNMPaD6zoSABIvqnGM9g7upzS
gFycio8IM7Dg5ZiExclWw5aAsR97V5yki27w5Gxgm4sgy7L1U1i5EbfIoEgr9apU4V4y9gDOEUzZ
6Fk+S9A8d+FVXk2NhQt483E/Qhlde6PZHiG7l0L6Kq+sR7XNbMMJo1ldw2oFmfsxZQfoz8yw5PRK
tGlqzYGSRPpjjDD/RQDqeIOigVBOxxdKVqw65l5AaXF6G1BGscfs7++Uj+nbh9MjVdKMf20EDuJZ
9d6R6LUfDhcnybeeL/CO5cP+aPvbMssTrx58qpfORHZS4nSkBQSnHOOmbJUiT+DnBr3kX4DFTvbx
gRJtC9WJY1CeIGjoKhlnKVuUYFMO5u9n4q8siKJCDxEwmxLBnYDqSGe6F6AoLDpx8vLHHVUa4qnc
j9O5KAq3CRAdnBoWR84nLSrXOXD82Kd/lld0rgt1ZOmAVAQ64OVRYeZ9nW5NYHJl9juAVOMJ9e3T
djUVynhKR/nqgOgjAM3Rei7mvM8hMWPMI4HuWXNfrrIIJ6hgZfOakAIIndr8QAjnmXhoxl73vigO
uCAf496hKWBg77q1rW+Zf9Hgwvm4D+i1DXRnMt5nGT5m744HUKnlmqoJi45hnKpYiyaePFmhI2v0
UXgbTR1O74hpaN3OeDzTE8uXKW6Z1u/4zLgsvqrQQJm2/NCsKEPC31u+Uwj65DiraEg/RSL6fHwD
9eXKCUbbsxQ2KiJzng5Wn8C8gKd6pmbGeTCLS+xai3k10ameJJCtQDLFRy5HU0TGoGfTdGUsNbEv
4l35sVb7IsXAQOjrbFFn0FbLy8f9U7nACO8WVEPjJxfehpOnDkRJLjtaZ+8c7X/Y82pQR0wC9YjB
LhFG7QKXBX3NgJzhUm/WJQg49EUeb9mUDqREF6yJ1sM9U02XW3aX8Cx6VRNG2Pwmi7kcKuyAa1Gw
S4PH4NNuQMtTxywH42Pd2/Gahapkp0MM1OUxNpSEilC6fst9xo7rt2sng3K25exsccEP0AQCn+Jd
nLN7VA7cK/3Jxv2M2FzJk4TzNtN+a6iMmqgo2HOWBUsRp0ZB6Vq9gmdLhJeXen0+mIM4l1SmorT0
WAeaRTNqyxDWNKsfcYkz9jg7v8MjK7Z3OrmN/9tw4MkNaLdNOnmhcvSKbXbxjddCR1HQ8ybntU7X
v/R9tfc4w+IkDy0DYvvtRzqfhuKspWIbLvqHrADmEwh+uAPn8YkH9SzE3Ooz3E4Dl1BihobB1fz9
8ZCHz1oQuPmGMaglyZ//rG2gW0jB4GQpu4TpFG/kLJdbr+8PlMp/03+4HnNpz41LhbctWYsUBmV/
mU7FgcOjVIpBzIof1UtPPRioJVCZetDaDOlcFlSd4tyk72dQ3SPvhNrIzRG8P/wJ125Ll3f1QwTF
IczbOV6rBrie6RO1OwpEI5OmiFK0t2bgNuzy9cEtkOQZ5Fk/fWIVwnthRM2lfdgtOY2Rn7zxRaqs
+Orn2CA02zFLQxwLU3scfXsiqIex8Kbtagr4JIyphyPop3mauJuLZzSnu2t9pYXsSjuSkCSFvAUj
QngE9aHmfprSADCoAdLvdejdgczDha5j0qJH5orn3I4zoiMyTnFHEEPiho5GWGvXFTUL05VSf97b
AgJG3sU8+rnd6SlVNajRQ3Mn511JfJ5sPVAZqeS3BZa3laPynbicukpnlRcC/pp+IKMWUZb3PRWv
nahgEpzY+ChQuC1a2cOeTJUnWyIIAnbQBzRLqqL7C3eIKgMNQvVC+nrQ+wxJZhhmgHbHuEqzUe86
sD3f9OfwNLE9eaBuFOYdWM4TXjuSnd9rkMGn4tfMiMCMone5iWkYoa3kXLWkhkyWvpU6kfA7701S
Ouz6Eb/ciwus9Lwl5RZNnF2M148pJkN9q2lUR5aewy14E41Ol01QEnwa9Iea0MZDTnpiWYvbgOCW
PG2AbgJ2Yc/UGjEsypH+3xR2R6dAVY4bXSdivZ03hfOvNoo9y2R5pdWazvtClv3pWFXQKobvg92I
u0pOaRUY19SPNwXKPBDbLMKsKHybvQO8vtawmlO1RJU5OUqLXw3awfromCv4QpTWHSg8gddzLalN
MDNMHYjUirHjU0lq36Lgl0ayxda9BeDwaJLkAAoGal9FconwqGBuMrb73lWLWDghcnH2175i7LPx
7wXOwHErXemmLhvArB9xgxhnKVYwPOY50j7Zs7ZcJlta2Sb+BKp0ZfCZJwCD21luRs44Yq8woHH0
jxICWl3CJ9CoQCByffzGD2vGnShWSw/lz+mUezTx/avgicMhljrNKLtJYXFAivD98qIihgDUx6/b
MgorOGpDQr2jhq6/P/mUONqkXXQGMasQdsk/1XKZJaDhV7RIGvbFP3psemSwVIYUOCdJybX0X/EV
bKCmdC/Dn6ZPlKaDjfdFibFTBGoiWI45ePCOAD3y1jldNari9//kTVa9w+ck3xIGkoojoq+9xSjQ
pchF/YkZPQgIENItp4G+RyqU7Unwk6t8PYNbSyOw+nGLbc9RN53shT+4HVUX4zA/fEVOoAX2Zbku
DQI6sHQX+yTT+qwNQIfjnx4N9uydVVx1jmeBcPAdUte18VPfsZf9FhIJtoDM807dmEColXb1mtuH
LPez8lyfKNutWLWn4HR9oayCZAGOvbOUiIqVNu7y4fNFEEbgIX4hgBKaurua54AE5REEuDHfkyUq
560J8JIeoP5Gijuj0CDJNmYBL/vGPpeeMOLy7DuWQ6MDPn8fqcCHzzK+lPhYq7pI7UB+/1dQ+4C+
tkANQH2ctPhB3gsmvuV/LMvIkS5O8RAD7SAH+kYMwfdo+tV0hFBMLUXBG+gYgRX6LPHPIhAzPkOJ
FaTEsFIl3sw0khy451SjM1ScDU4HMHuKTDzcavLCrwCGLz3PsTjXjRRbxjzcNpFdgqWYBnIPu2vk
eDhs5hdX0FpPc25StaKsmsuRVrOdZBG/HPrYrQV4vdtgJUaf+wNS10/b0Ygl0XALzKLoqJNg8YYe
pkS+F41opF1I5qYqDTbJD5N824EkMLE8OHFGQb5UDmoFoUAcm6xTgH8HPHGggC8dXke5IUwv886C
PelQDQanfIJ3NU/MPJ0A1GZwnOdl4bZFtNgteg8kzIHp4xn3rTg4xO0FurzNHva5ctSnDQTfOW9q
MBGAKvdB5WX3tHTZ1agX01m/xwsMfuScD+aisQcfV4+1EALdZMn2NDaSak6c/Qdqg57mNdQUZcBF
aRE05bnbC+2SYeL65Z3txazaYdiHsem55rPTIpP3/IE/8z18iUiHGYGAnm0qaPdx1GUGZv7Zl7rd
sqJUCG47K3GxIEMSuz7yrMhX5Vu9Vn6sT7WGm3QJh8RY7PD69r2wOFKWlex4ioGaxM6AQ04KSTR+
Du9mCejIXIjNltxNtocoFeKoFDB3poOyVdkNSNcHStHXN+Fr9nIsEPzWGP83998SZRR8BIi8+hft
0mTyZHJK049rxv3+3b7Klqb8pELDyRIFTxWiiWJPoR43Q5rqZEJNTK4bbR42NF6NFzHDHPRhl4m5
AZxUNlp7ui/o24rXulGL7ORzjtwnao8TUXT7Fw4RddK8rZ+Yo1BSsWQ7MyZgpj97rdeBYx712oib
GdlGJHZE2sCvIFqimls5wP9wIR4I6+5/UwgFog8Gpbxj9KRUq90scwmF/nB8A2+1XgUurNvFUIqj
t/FjHIXpaQvLliYvw+kkhHz1Y03DCRyDL39OazLkbY4RdKlTrOo096e6VDJ16uzb4gXbllahgSz1
qYQhWKZnjE09qaBuQWQ2dMwDSt7O9KmL0jqIK/0ObP/OtNaOUZi29MIVSkViAFiBG0qDax0ZKV7n
GVwf82mRVBa+ULD/kNn7efaoI4h6PIwTrgTzTH0ReI61eGXFUVENGop1ECADv7dVikMWsWjcMJrM
tuiBE28bAHQxLyUp0k6DGpVSNac/LoI0sfJ/5Uh9XZOz10JWoN7R/LbP1Z0jOTU0Fkks3cy8P+3a
1O78f83jana+eFTWhmK6I6b2clbEjqQnrhLwxQGCnrIavgbFgQiEpjbnKgWgL3L3fNQLFUa6EBCc
Ak7EpIeqlPcqeAjcH38kV8nVc3/ybF4crWGw4lvH2BmG+kaiZg8EhIZEYgd78gBZxFeUvMgrq6JR
riVCDNg3HZisCcuiNnZpK5devXutV63V9tBrOXUky/R6bpBMRTmOIdCVsAKgK/Mxg1WQghMPscgt
mCCSJmjq//J9hZe7E2+F6GT0dQF9USoFtk0QIiXDiMnu9jhi4VtNmR8j2ZoHcvc8iTCa1G14vAVZ
LFxp+TMYST3RDdBJUm28p+XnJGI0qtRZucVeo1kXQtH5tsdNOLtxQLC+WFUE0nV5LIpr+JRXnMnu
TDTrpQpa2at5kR8j4yRZABaaTZHhTHHlfBNRe0NhITBO7Rx8T5TwZ+3hy+NQ4ksUuInZCRpMoKoO
8PBKjhTfzgXv6L0QChJMEfBuftYUxj0v7VPkfk2THb8mr1iJftVcxvO0AM6cydbN0w/iWa2GRDQT
CgZGm3hziUCw1YH6wiEuAiKAPx4nkffW22c4XSMddcKY8f8L24E1/OCkl4GYvHtVU4up/y2mmBEW
qzxPVUTDmD8mAdOGv/nCD6FInE/FJxaMMeB3ch67K2Oe/aNA6wA3cXu3f0kYx1W2AzJG7Czkfnxa
zpb16pFOD5D+Ybfn1LnW24J3OM9ohrZQCq5J1/v9to3GBov93QUGLPpKBw57StDVqS2mBywNj4El
P239t7bHJMGwNVy541hJccOkZITV7xZS3C/OBMvRrTU1SUv7ARXVzhQ0qDezg2diQRZqMuV9kEJB
pj8bMnNMKt3XG603D+kH+j0U3OsYhXr242ZNCmJuvvHioa53eWfT7MrAk3oXyu7I65rsP2PYbr65
DVQUVh9WycnMlIZXhwUp83Y93hK2xEIbbmACF76+T6wWr9NfBHpdF5ira4SXFb2nCB1adaqw4q2B
Il8RCJ4IHh/lUYvOzbLZ5VpKxzWF3RzKWDyQGt26enQ42E67GYcfFxf3yguUAr4XblXMN5vXX+qT
P7oSDoX4Xl0jjBk7JUdg/KkMVtwL6RA/yObqAZFwXlKFFSodkNg99t8dvJt3erpbuf7Ej+Pp/May
MZvRv4rOQZCyPbpDIdzqJvAgB7VDuUhyreJQOLtxP49JtOGRolgA9CpyuqraMKoHs+H+tHWxjfuP
KUnxqChg3aXFChrFqKITNyp+PlS/DpnJCRoubnY3bovUNSNVn8Gx/v33D2uVw5Xs8LmB+Mm3emW5
8Afw1U1s5IXZ3gafEy6R3ZjlGqqEwjaLZFPNZiXdccCAtaKtw0uL6c4Qp7mtKMpOsos46rl3cADm
6bYRGuxJmUioBoqACSS31ObgdP9irC65o03XvV5v7VFAr9E+k/etUbGBMH1BXEL3eBQRjmBbI+g7
kYXIlf3c30S0w8drJsaJ7CU7ZLj2eNjGWIxXpR0q6Oz8T1G4CYenlhAsqkh+mZRdpJnNrkFskBCl
3EGOrnXbdsooherPlrDgtXIJg1djGkDjDevxiRqpcu+ZAh/vnpfyTY6rwSsPkVLY/KljSYLHFokw
ViABB6pptApkMlxfK5UPDjD5wAbI7qdrd+DITpk281g140mRoWGOBI8tSbMzRvTJZPE0dq82WPoD
WJiFavOZfTL+MGOuwJbMYwHDROXP3f/BkSG2htggzRU4dMvLbvYR2djAKky4eP17A/R4shq/DRWw
RvBwNv1rB1EO6gW7MAxxviMqeqRX/G0/XUbt0Qfu+yoxFj89pFR2ndi6gxd6xaaMp6DOru0wL51k
sZZprMnFgFDvcX0d0h17N5vOcUxSJE4gXdrAMPII4RH7OqCq1xDgvwMcXu927A9Y+k4SjzH99cSw
h/TyiwlOoLUwnhVL1+McBuw3d+FR1YbE3x1WnzbHWBoPC67/AOeXoxFj9fLpw4lz7UcCACfT98H0
mRXM/1dUUp2JYsOJiYVnPa72aHKNwu5eMj4tBfUT5bctq6MV3LY6pLVVRkmWw91ZOfkM7uC7ZvxJ
zIE9/RCCaTFx/WbawTkNLbebA/SVHa9YmdrxKmCFTh1K3UFcPITGjfgAb/aI6LMMc/jnlDZGWfih
OwC7IhdJzlpheIzU1ElziNw4CaQcSXOuVLjipv3c6kgGTyXeqRci1JIMagOzBuBv0A0xRq1im4GW
/dpe2+nuWZy5bIiiK4G2uN1ieNziTyGq8AdIjFX7aZVNwhNcXv4CYiMBQN9Paqm9vVQ2Ja9W2Gom
WuipJkXQYvn42hTTdUkti+DEhd60aOGN/KPb49svy+iDfqTuSxUxY2spBLbKp9PExIvAPTRue3Pb
+PByTzxlqqk7aLpBxlBCF65Doy8hylmoy1oKtjZ06v2A5aqqvaEL3KHBrKxiFtw6H9HpBSOlbXND
XrHj/daRuJqq0C3AMj421lhbHR52/EJTUaLG58XAmck+IsFba2SFwSkDDurP4jiUVZL8gOiLjWxR
mtPooP/VMY+S+MXcrHCq/GvDrJiFkXHC7yGs0+inzGrTTHOnQ8rVYjL6YBwuB1FTZ4GoY+4qNIvO
AKeXbSGSlAoa2UDxUxZr1YLHVyI/BymWx4p1XERLcukLuqTNTjzQZBY8rNVUz+CZzaAUA+oC4EQL
NErJjyHJLgS7bhg3lnHvyKK6f2QW8Yxw4DHiMu6TgJ6zh0T4UKqz7Jdx1ocXBNM3vccJB1ajW61o
mFzdKWzWsgr+PVBOD/Gvf4v1vvmhOL6efFKoWHm8xHap+TW6auX24FxYbgS2tz5+lFnDpi1SSpdZ
2pCxBwTSUhgUp299dcDjK0Xz/BIAJcFR5Ywq+khqJhtGfY7NqKV4dAbkpuOiV8Bd6NOGqOQhVi+s
H6MlVBOGZHiHVWf94ywwobX/mDo+LiJskUOXhyPyMvdP9s+hSvN4DMqvTW5ipm9jRTUhcPMHCDn9
mnVCIWH+7JOadmJto8MSlDYKoyogbsDR4JDLLwogclPJKmuYIyNx+NFm/39csDctL0V1nfa477iE
mPmk9YXKMgsZQoI1uSNKHZh6lrC03srEDg9FipTKNFFGYiieROZrlMdBp8L0stDLmZatfGDwXHeM
GNLS12RGEqagfS1CFr+xYS/OT4V74fLmpJ37xfzxkD9mHKQudaObPdpzs2rP7lihLf0x33qDnJfs
h8va101EbdwHLG1KBLGjH3nbu9zwqim5o+g2FReO0piRzlgQ+drOZyq6hOwrV8xmjXDhFsecMRKk
V1UcdUa9YRQJ3bjpTDRMjd6VFQ8vxYF67CM+vooXegGjdUhRTKEAuLZ/BinZ+s7cF6bkvfdkMxac
4A0DzwUEOuEfNZ2fXZeDKD/ibKY/aSFrls8wRAgQaWVD3YSoQa5qaHeSkJFJS69nHQcuo768Xcvc
taqGzHXq1+YvuVVhSAcJLj7kaHRPvIHzVXEypGkSCklKeTJXWkAhvKt2AG213kCrUCl304O+L8A9
1a3G1lq6p9Xosrwkz8g/4peyeYolURje1AwFkwmrbENFZ1i8aMwjuBqh9AYKRxBU6u4gASlyJ3F4
Q6zSoa2QhZcGHqsVAvQb7b1jztc6ZkcutmUlgCUAV7oQSEilttnZNeHRzOSuKkuWXL0qPgRIXT5L
TkR72XokA+Ua+4ng4ICeVQkG5kh0xxH4DOcF9wDGpmJjD3t3qWXGP1XjsGmzpBXCbq3eV8vgFWnU
74gTe6k4ZTEJGvDpme0fQdLZL8POTVzx2lyWoUqfE9QSOmPjxQyLywae7tcRxNWAyPwjpy1eGVbr
kyBn+TKqAB/Enqhw1vXYVXHYF3dq4yNdp8RbJYPeDM57Wr/Y9tpHz7zC6YouB01jUqYPBYde89s0
84FUuDOLiGMc0Ccj8WDYis0s4tmwN4DKFHMuh1ar7lEc3rN3wWjFBPDVo+d6i13kD7SD3Z8qE7Qc
Y8cnlLbtBu8WKxD9zNyPW2fabUajrtY91cTRtPg1eKLKrbA2MVexoa4KwokIGmi1k58CWwR0PgnP
1oHbksIp6q+AVgZ8ybGsFkmTqeoP38Zs11QSHP+PYOzIKV9OK/Zxo4aXBw5KsmHmr0ksS4bW1MNW
GTIsrp+SpwAQ3nBLq7qgoGAX+G5gd3VPlCDygrut1a4eHzSj4lrV1UqW2ksMSbflHqp4d4OviQBv
iWy2vbexLVZe3nt1CABYcogywfGSbZoI9dc6S5NU6YIHCnuVYbR5hjD9kyBg+5xJeJTIP2H/BeQ3
WC9kc7skjA1gPeZD6N8o/BjvKIYcMPqOFPIC/4vvVRGz2ngofpvj2nHLtPBFVr6vcS/HRTLJA0LY
j1GpzFA8jqV5f8Vu/tzJ1/AWoXnnQV91y8b1GhZxxmDjZ/1MbouYv/k41mc+DXW3h2tu23wdWKQf
fwXy5tsV6F2p/kXzy9ETpMpJnjQdquVkgLF/oVxYFUug4k8JQIrEaPck8Q8XCJFeq9zSWMOQJBqh
HKNQGGOMevR7uvDGMIPxcGLI/NxgS+Z7vLkoqQHfqVpvNxFawSSpVB+Resv2MbxztV/0k6rusHrc
f6bgSawnbqiZdhCvfQpcssZBS9guMNSIvxVt24mp/Ku+5jpQhqgHwvkP3lcxLpWmE2++LvnEvUnZ
7K0d13zpwFc7fcoeLff7jcgJLDYdxFyGLv8eBDQDKOU/sAO4tV/u0vjiZjVcg+F3qhFVDMn5AuFf
pKCpmiK8LF13vz40MGq6tERJsHwIPp0AXp3S5jEPzGpE3gs0fSjaLqzjbI8/erskJyPevy1osHH1
hfxJ38HiWLhn6pX79Xq0cDT7L9NqBOOsbb2AIDq95U3xQCkbvc9BckS3AAZNcHelHGxa2KbPFOqX
H0lUF+KlNi5QP8KEuJjK15yBhHeUkRVo+Ige9EtqQt8feIxKwZP/KPbv3P7aXBfavNMq9F9CuSjZ
S+hKYttQvhy0t2kUaHYiIDMjDspZtCrBKYMi2bUxcQi23y7VFJQ57VZ6y787N6hGeDTQu+N9jWsR
YwlBwjKFKgPbQAlmk0okHAgOy4YctJ3feCcORn26M+n7OBqdVkh++L0MpUv4aice+gfVJCyTDf5j
YgwAk106SaRXtNmLUFKbqODQYLggWSntawSYwvSG7HOoX2dsrT0c7Ch2QD1QA/3+WxBDWMP1jnkq
EBTIiZ8ckf77p9uXxBReZUX4+x15iXUdeMUp0s5eoPLWSRd90e1WTwbScQVdLgLfab05RVOsFHXZ
q8mCJ18npZLZZUeeDkGO0YGsprDioYiBZhYrH1dj5RAFVq3QmEaELxyFMkMqybKrGu4XbYyTqcSs
iEzfv1xHOYt95P1U5WACUt8AjQQJBhDD9m0uCaiwoDRH9x0KuYObtnMOAzcFZbTzCYryNFbKxjze
+mhhomQUfgcU5FxuZVxGAWoe10NddJnoQS6SQGULeihb7g6S70v+Nhzqa05oAfLOqNg1j1s9kOc3
3JOI4xB8+f+5HTV7pW2+8cAgofE0tXNDEqptPAP512w4dQRyWEmhxC0ibUBynt7eyxLm+3jVjh3K
A8BuktOf7/Gs+2YUwC5Up+nuVJEEmoz9h3aQ5GNQ/0MjeABtkpV2GqYZxO9NdfDrmX6s4hQV4tpY
lOUgf+Kf5I3XDbrNMfFZllEYP6WZmRPviCuXYWWyhq50HFO2aHyWnOyRdZcn7lSCyG59VKadXUC6
+iJMjNjF3HP/UfSH3mqtOzc02/Lquk7OVUid0qf+4wE781zAUnzU0TVGYrhgjram0VdOIyy2AKRI
oLVW8jCYSlamB8ZqAscJW5pZQkOK0Hy3tDWsBcCNInueHZKEZ69VEQmTfB1bT2u5z8+ofe1adtiq
mjATWMe5vB5rluOuTUMC0C6/Rs+xghLrZmGR13On7vu7fTICvAf+Ab7gG88z+/uGJg8yvJub6qfv
EPrP1NA0s91+ezhDAoy60JrxwiMfPXTuS3kdOjVjAGBtZATfENrsJvewhcUjleYI7K7Aj5Luwcmx
pt5NmmyTfQY6tN/LR6uS5SDtQ4mMxdtAIeyBZgZfNcJZB3verZQvF/lTUjmOr2KPiFG9iDc1ummd
ZjBC7dwGSm+fLmrqbmG/cAt8TTh7+r5Zhi+nLRuQjatsLFp62BafGHwTRpXUPXhXdzkxeYy4/puJ
2pKJssauKzvSkLm1PxTink7A8gjIiCr6SIe8+sTCA6yVsD6OO+RgJLvo+/Q0gN2BY1SRxDEDFoxD
nd5anWyV5Ry6SbC6NI9OLUNzHA9JS4KaWmNrY6H0gLCFMKzRtxAOlxxK/2BQkA23lemYp4IbCwSE
gsLOjOo1kaTU9hVGU/kHKb3qis2jN9yOeiLBx3Tvbamq9m75TpLyg0lsKi8YqlS+GN9D705kFG4M
iwH6xv79UBmYsE0ESWG4FHGck/RQ6EX5QYWdDZlbIY+UzWbXFmWPT/kDHz1fGlhgZFu+1P5gF1pc
jD8ux82MqioAmhYoUpit2UN56z4ICMSKu3z+IVZZIB82qqM/poY2FCZ7mY8ntcExuBynJaUTk7Na
AqBjSUX3dXiAau05XcZbDhk5IveG4uNVNnBti0T+h4wCGvNSgbJo711WCVZYr9e27d/xH4SvmCqW
HfE4qIoF+84T/FBRFuzDWHHOeHefETA62KgGUj0xRwWF5HctvqsIQPAB37TkG2CmcdBqlDMhE9nI
DiiW6EN4YWd40JwbNfveVgXRH4Ih1o8dymOZWeN9ZeV6p/tbpidIx8QDdECb6mmlt9Kg0ZfoD0EH
Vo0Mu7m0t71P32WNAO57Ccf9W3WAQghkB+VCyRsOSLD4KeZa5MMuBmWdGAqbvR9SeQjfpqpGCqTo
p4FOEogyY27SLl8S6JOMfnp5BChOX5F/CHDNsfbQqAJAS3kxU1/FIGuBliSngB7C+Cgpj28KAH/y
DXB9TMA3wAhglx6RSyCNu7befkUlLK1nv99cE63tFiYIky6oqGOlfmOKP7ciuAKcspnNH4hvgnXf
4+lr3op6v9v8Y69Y9HQwmZSC3SsLUgC4jFaT/2He47BayJOeqwkQpsp/gJxeYFGxa6jU4cHKVA1c
c9AV0NZRr6SRx1B9E3sYdvVPAAXUapcumDA/cdVa5KXAj/uV6KBjUeD25TMXJmjvt8VE2jij3Ytz
HRWXRTkwnSQHUN9d1ZFU8a3QoDLSA+nndZluQYixC1z7yVL3O0WSDz+vRZLYCIUuZzQ4vWC60lBV
Xf1BJsfYL7K0e15WTQ/5Vol1QodiZ66p+MBFkhIFbHltJUQPQqatQztSICWe+VQU7gsb4LoT9DHE
dt96NUcBsR9V8LGW/319vT0yzc46TqA38EbyOVkeBoxZrA7jSek1pSeQhMQHpTofYryJ/ymGHcQw
/bSLo1VES/3soPrUGwE7gxvehvgigzFKIkqnF709xGkVvviCMGp17KJaz7hMYcoxERQ+VmqiK5RB
hilL9e2kBXiwULgOZyikbUrWR68wXJ5CX2iLVz8y6hmivHbHCoqn7IWY+sukQ2WFazceUyYFcexu
b/E6OLwG+werTzFiSvE/SJvFpEMcnpqnYcy058qZIKhdeCsgHTqA8vgX2pWgjEv8+95opMDleeZI
kXFzZvj4PMiSWdyFAY1Q+zLxr8cJsSJ4kGFC6RoV1Flk4XzlH0Nh8kE1nPJcQn7f0KWZ8xUq+QSl
/h69/e4yMypqKAZjkj9aAxDsWgIwZhdZco7gv4dRM/oTvTDxujmIFsjGb/ddekPHfy1WuZBxkBpx
JmrU/j2csMRhqKnvYR1JTKhnDeALp98DwXFqFK5UtnlukVyBFjixASoVXU/BbFx5uh84oDrctrKR
wson6IHYFAQu9xJzYAVnVYWwqF07TZP87qUAoKQyZO/v6amBEvKflVhXS/CwqIpaJ/EbiOysu0cb
dKfUVtQO0qKQfBNeR9q2QOR8cq2fSREM1qa4QFqjVcEhBJbOao9BYZsQjSiriDTYcJY/aB+vHwS0
9DY2ve0NNKjkcuPBEgdH66Jr7im2evGAmIZXlXU6K9vPqLnZtODjCTZq+gi4VlBWXFixs9eubtU3
iRFnGLhOFluzkzk72Q5LxBewq2CNNJynmL3br3opwkbFm0aHlXKctxQobt51siqUSL8bB73xopWq
fxIP7Jm8wYLIk2QcudtZSXSoT5bddyVMjZIWEuKL8XredvCFkTy84SfrxpZnzbhvUgXcA7rp6THS
/Iw0kNQOstj+zSIvmXE7LrsDu5gipyTeRihqgy0aTiMeblMw9FughOEUAyDu/08YBMwwIcczNrJo
b08vY7xRzm01fzGqYmoId/XtQNbZLktdZamqDapwtOYFCUwbSpBhjOSD0uElYqkp3sw0fNrV85Mh
tUtyEn/eTBIFbmDE5oHuS+Gs3g6hiKsLiERD/fg8inZ79N0xQ8U4qa+XMjUluAGirLdQyMhNk01n
ouFRBPSIBab6QeTBk06kA5M6yLVrF/NXr4Biaelt7+yrv3J2+wWLvs1Y8KOoZYlPhtKI83Jcu5A+
R8dzPO3La5MhZX67F/tnOVKkdosCtWs8RwEbSsUAd9yzRKGN6KZGxQMIkpxGNgXo9P83rzKNPJep
tnPQMoHhUYpPK0HZFD/dxta6wWUgA11zody3eEZMZuuQKj6h0k0+s6sbrEFFz5diG9KfwDc9XYMp
bRleNRCRNV9CrAOpSx3SKo/pcom26oGxEAMoEGlJj+f3iZGAWfWQ9T+66UQnrnNF3/+OVziuzDev
SOO2GhzOelm7GamlZz8afP8EE8YtXaW2RpuWVC9bE2Rmj20lLt932NDqgAZRL6VMgzzFhGEi+kRh
V03WT61yynC/yk4VaAVvIakAePKGuAKxRiHkHETDBofahJD0k+CEI0uSq8gN2pdMCkT5h0fzogpg
Q1iTfoeirxJBXxLc3DTF6fbMUFx/xBFm8IVA6cDDCVTlZjeE8kRqsnlyqJQzrEoFf2dbfnIwlZIc
dXSRwHh3WwaJ9oLYXKxhNttse/Khre5oKfM9SoEpNhZg6xKzflw/xWR8oRQIKxlL8qHss0s76d1N
2GubxYffulOEHAsBgNpmnIIk0epzQ7OSbFHvLOgNhZibSxbad/Y7+n6915dZKwiYViM6aold/c92
EhCUb4tdz8rqhXSLu2lQmo/ANKk3NzJo/InkwAety7cwHP8hkcKohCkIrWpS7dQ0fp/IE7PCv+eR
sJhcYQx8dCpG75hffDnWb/HqewAeuEyYF6EAQdmt+Rnge9yLWqWM6WucQcHOlGhO9OfVytqWk+Eu
gH/MiN73oHkcASGlsS4zu5jCLWOOPCkGjQ/Q5IoCS8pI4GheCJocG5uaV1dTJXpBwnCdphEl0Vba
kBI23ars33+gauB3FgmniYjmVl/U9ly3t/F70g7o6as0fkmdRgAwzeQZqONvScwgbe7hC9mCfd3O
VYJlE981eVHV0wEu2vmhAwjbzo1hSXYfxgqqW6YifEZB+lidDelHu1In3xwRIJmzyc2OkW3FCYii
iMrGt+xoXwzsdaZlRmA6Z4cBVOctVaSyVNOyFlWV/WqzRx6fw+Y5heqjUu3MVqGhv7vvQelyFnqX
+4oXKqdXSqUevz1lwD2LkA4Ibe4W2rIxqrx4R4Vc5XpCAGA0u9BzcK6Vkc3n7DcDbzwRJuZltTqu
Dvlq7w4Zh0rYcsCjdKpr8JxN4+It6SnBvsGKDxsUyw+5uU9xFotEOfvu10ODLVDIfqVmSXGhdKbc
xTZY5iYz4YORYvJuEwdIhie9hFUy+DMwvETm8DiOKrbvhPC/edd57YfAoRys/YrD5cLBeDdJKrbu
uEBgoT9pa9cYu0ICtF6yiEJv6jpPm6hj0BsttpnB+6eiq2/pCkyN/7CNwXpY9TMy/rDRTHEWauqM
dbpaMpxSyL8QChn3X3xAT77Td6W4iNo4hsmiCURT6LdcRbFTVmnJrsisIeS0EG/sq+DKs/7D6vmQ
ESvUaNEalyFIcshmccx+SE4d8MHxlBetPZ+IjqsndZxQ6T6Q7qQCtEJXXCYPbOEG7KxtgBzPBapL
SVCp9xJ0XeIAdhfQT4IXu/CWWpQSBQ4Dow8wDkH2lMLq7eY8BoeRFlyXxKec1LThd8jcT1oBQ4uh
QenWd2M6WmsoP69/drpcgF11t9UAK5DsxNXnHKLXwIJw3anq5DEfjAvqhYYqLeVeJDN4wPLy/iC8
k0DlHLbLxHlQKjYWi0lnBDNmuMcZzPJdF3M3jQIQ7mwvmzBJEziHmWLrYGPtVWorvMqnUacJ7SYN
TWAQbmO6xDU6tKIZeiORjGlkuSIMzV5GiFFPVv2jQKHr07y6PANjXXFegnNqgUZZCsGyv4owmclw
6GFZ5TX75CkKDsw1lDwi7xraOZbX1tqSSdFmA9TQsmtxtEM9rlKHWNcpRlwpJHlwTOcR8uUJG+zx
KK6MlOi1JfUs8MvjKNX/+2ERse+Ll6RhyQSNhrG3fwG+GEbh1QnUKYMtXdy5l/F6TGzPp/qeRfji
o2Xmht+lSAtHsLOAMHTfH23A9xBia/Ay6K2MFNPENcqL3t9EXeVRmLKLcZPTBe+viAyLz7/v0Acg
+Dmmj133osGAPKbEE8cnp/fHXp1x9ho1MGLxcMNQxK8zVGBraeKvloRrfxvaUiKcMZIHYlVLxvQx
PPb+Rv51+VBU0pAu3R8YX/8FePma8MhjiOzREznBMwkaaDUSs/3FwkikqFAO1VWt7NW5G4PdI53D
IxSQj/tSCeiNWgzA3QBNQU5bCyNkGkIWTMLOoD1P/4vB9bDFUD7n/4LzfIPqzfNLXr4WUYNgfkml
ebsNS+JnPcmYyq9Offx0VS/GRAJp1wOb7GPHxVyXXoAT1kznSSG5nrUf7R/RzVEEi+eA+yO6m7En
XlecqXYby2HhxBO5YtwCpjYS0o64X8ogQTDSeT+xzp/w81jv8TLBLbSN90Sp5cgzxMzmsPfNqBZz
eji634LlOwSyI/jR09yJcyDFBQDaQD7xaciivQerrIPoQBgdL5CH9+wXVQvjPms8Wo2aFEHr/yFw
WZLoa0wFeKXPuxNegU302KRGNiJ7BNcgNGYhY8EdqGvHNrbh45ssOlLOchFEqcZKvmaCnoM38UYd
OG6pTKbJwSoYt1zYW/ieLNP+PdR9Ed0VoKUJ5lmWdhYQ+hmdp6FpOWVa/WiRc8VFcwIiB0Vn/Ll/
sOQKikFPGG7UZATDaisIK8Y72p2L1cJCC8qqNDb3Qg4LSx8QVZZ50Zsyq5uvwerl8xH34OTFRM9S
dM5XD2aVOr/P0WgkvgcKjzJ8kg6dxTvwrESo5/N1Pn6f1gUFgfgTC+LDC3Mtj/oEllWhDQAnmkhj
zaFKWD97ZiiwhrSCvVzzM8aj6aELN+IFAWpCPVIE3HdsyG6cYsEmdgUkHLov1c5mlns/I2ZDRfMm
xdQpG9nQ+Za+Eh66EHVKYxNJFwfUdtBETKuV9JV0qCU+9pw/8ivaMQnHK2cJ9dgXXEzXO4MJblHP
CCAi1or4TibYDEUzG4sT4NJvQRP9poDyt7GhEFwvauEJzx7CgCIS+1X5iDR8r7kodhbgtRQQH8pm
bw9ewUUkAI3OJn3Rkmmu21FJrRTpyIr2voM2hEb4Xn9NObhLoEoBiXvfF2usKnCuTmw3c+c81xmH
pe1gQFnl79XPL8WX6JvxxV4WUTVJSXEFy1WteV+gIqq0ywudb4tIq2ZXEHIysSpnQQiV5yoicmzI
GNQAZgIIeGl1Dq8OmjGkjst3GXa8hhckk0TcOMKtKLPl2PZUqx/TMQxc/rie6243XiPRF7p3ztNF
L4Ex6BwZVRo5WE212bh1Ya6Njih6HllRtyFFp49UzTbeCBvHOeoT7Sm8eC5NTs7nn4WUOHzd3/G4
S99AnuVEXze46Dn4K8GntTelkcwODwQzyR+75s42e+aKUy4gkLMb6jCu+4KV3xy1ChZcic8jEL/u
peOSU9HlmEO4kVRYoAGEr+zEbDR3+uO5XCy9qpnlLHYIJ7tzlS64m7ZeA1m9PZW3jggkNwdNlm/0
CJ1EVWTuHi4kMwOcmwANz2myiNAuez4K403b/HXDiKcjoBIhuDBk4QltyMrYYeMk3kIKDH/D1U7f
NQkseHpp8uzNdBD3oqyDTr363ZwQcZMUYS7bgQG/FDtE8G0XiMVU2BDfGsrDJTOkVT1H/u9O5xvo
FhM/qtdy8TVCNdijgnlfEPoKR6KGwFZi5jaZKwuChDlp7SGvmmfM6TtJ5YRrWcQiKntWo6sqI/76
ydGyyg1vNRLLwK37ax6bwGzfubDQnu4sIwBhLW9T9K/Ua/TMMGjOAsphHs9DBzaKkReSqM0HOVPz
+ZMEC+vFl4l22VvHoZUEw78rsYZJ3aa7Dkv4KqbCb9XKb7BilpLV9rnVvLxjDEvyEtEowA6wtXEQ
6WZz9NIZrzGtAhIejZ7pjvfjTuBsK5OfpnFEwMd5iVfnmbOPotFE7iKYHNdGXdS8PDy3oOyEkXQx
k/zXdHQUEGGQuBwTLnY9rBfLonDB7EGVM3U4+j9eCUIL2U8AFOIRWXcHkjycuKYnZ8tvRWFLZSwq
z1dSLT8vRLrqe8vmRc9okQ7LvQpwfg/q6dsiJeYsIK3V8sQWF09alMsL+lL9DzpIgFsesKuwtra0
oIeLV4U2yzGIZd5bd6XyXxEP2V8e+5f/z9su296qyebg59PkeSd+d2RJUKcM1FspwW0uxYrD5RNe
BCAffnbqB7auOnCIpeJG9/xI4Sh8QuFIkjKrtmgVJLryCXxnJKnH5ZkL9WdLgp/eEZDgNrpCgHaF
9R3R/GkglWhXYDM9jXbz0QheO52KWdtbELhjAEMiyfj4dCmYmzjCE/550GnnMGmT5CMYU1dgHLJl
i+FZ6E9WC4HE6fYr4NxGEZjsXy3jJ1FL0aKXpOGcpaNEUmEx3GhwJnmKvjZjpeCh61/SIvMzhONd
keMrwxsxwD24t/I6mDOsNZzy0s48PJMcFJ+HsVXk4iQ1iUreJF01zuUEtxXIqezF6ZLFcYGU3iRU
Ka8I7rJfud7/KMf2b6eTJ5DjDf+iVyuJ3O72DPxkGRDkR/Z7E5IT/EwYDLMBwjJSSXe2eVKTzeYL
fItYBdjylmUER7iQn81fCWReCi1tyKCQHDhaw69vWQ4KMYG+82KAzZBCViG14uxP9iull1bUBlAT
1r55ug136aawp5c26/JVr6/Ue6z1Gg/cD1Hb4S/jjh4tdz0FfLx3JqzQshI/GIFGvjRgjR6SwSAW
Vf2SIR4xMvAGuEDWG5o9tAAoCm8iWMxIVE+XxzHO45quptRss29Opytc0SE3jTMAoOulW9TEU43L
cY4NY/IF/Ouobch9Wi+EKg2rDX+dSfy5Em2/IW77Nw6UMRmemzrlCXtVtLXi9PvqQzyWAgqxGIMM
6ELtdi3QWbS8LKZGZvmPxwmbEB16YUqT8X7Z+kHCyKgzAcbeBAhBrOvZ76Y5oOC4GNynApxX1UMd
mg4Od8rOgtrsF35jUiu47ql0g0M+JoaR3/4fevGtFq0H9Fh6EWbv8EJWajlEjtyHciRhh/3Jo4Wf
6bbZIOulJCg70OmXOsJKtiDPxaYBlKbROtzn3ONGeDDAU/CGtElGCUUfA9UT8PFjCTXTPDoazzuS
lA1r1FtLwaTv+L8r9+rIJH8JXhtaICCuBMceudB1ea3kaPs27SqLKTvT/h3SqYbd+KfzrnHduxQ6
KTvvA7TrD9f7vuY/EZJ2t5L4uML6BpWDF2+ovnzPSrBdMtO2SnKZRhqXDBrgcoE/sFJvuUBFEaT1
66H6ri83sf4G6F7AHCkxYPbQCJIx1PUG8bxE6ICCNfIrYfcJ/aQoax9QCxg9m9M7iL7mKC8SqK3v
x65bBOMP/qj5YuMs21UNGfQYmRoOc1OpolgYNmRp+HJ5EUNvVWMzzqXUiDA/JXzUDzHK8k7bCqZR
I8ejmOO32aSJEBrG2Hk8inX4AsoMRcfj+4ZxnOwCw7MAkExCEv6nm9svZQ218YwfBc89CsSaoFY0
61+DE50Un8dg8/NFTJE9Uidd+MN9ldReYJb8bNxAeUlxanp7PZxShtrkuO656T7iNJCjM2/MV8Dt
HsoAuOFBVkkt2vzO3/igaZ7I300tBJdI5bRWF1uTYZEiiqO4Uc5k3CKB+br5wpUU08E7S5qH5Bho
JZ1dzf6UaZ++UbSYYsBXw0blCTtWFqCpwmNd/1Z4Wmd4/e67Db6rsqB1utPu0nW0rvc0m1CCxTAp
2N45rZNpKm5oVkrryOKaoQk1xzeMvK0oEda3yN20wiGh8AAtljWzYBUjbFJfUd1GXNJkka+4B9nL
s5lkwOpuCyo9uhWjaQOGxUj8XpymjmxF+GX2X+marQue3BB1tDjRC1Ch4A4W/8BkI/Ofn7mGAiHB
o29ztI9sH/OfMyCyJ8Z6/Ofsc/tES70HsUAEshu09c2EobY3uy95+HbApM8+JIfpNKmQ9IMhUgaI
xJhtZPOfoLFI7VFq0ykTP3xs3pSHJXht6BdFaWhI0RzwOLtqwZm62DAIBBMBVmUx5+ya+ROhslQS
ffWgGB85VoD3NtVaEW0f4O1S1v7p+mY0T4V7zeXLCkrC6/4WmhjpWdBHtqYHLvTctN3QxX8bXno9
TeNZ/2rJK1a9MUKHIKEeSfzZq+AR1Bm+dSpwdDhaix+1EqnnA8s1+EQs0z93dAT9afN7Jgytj3YY
G3MZlgS1s/rmPZ1DVmdSBpDwZpE5NjMy/gSJvwiaco588JVUbfWwnJNZ+uV3nlc8lewuwNRahqtR
Y1KZmkXFsX79VBPpMDbMn8ZFR4rsI2IqNd/ld8aPDwOlLU3hfipLi8jw7u4mTsUaW7u4m07NgrTQ
WmQelgrNtfrL4Tn1oWdlA8XZl9x2NVWNCvTg0mc004mLE3JE3J7KiP3tfKUBCNrlv1DPJi9mNVco
TzfDEU9FNQeWUm5oNfwGgBvxcIV/OLmZFmviC5HuaxwMKM2+IDfBALl1/rL0aSySvn58bxtdk2Oc
62X7t+GP1wjZc/lPELMTf4wH7g4guggUSB/eL+EgQ9/U+bmxfGDWEN9Xq1Wn7+Z60kHxobyXPPTA
nWmW0ZskLvHMBevVkJnRSZlrzN5IGxwATU2MUnJ/ADMsdXoy0SwdAZxYOzJeeSeJ3GjDx0EsFtW/
PA9Pmo/7LxzpOxv/3ulsDBRQQ1AKEPsvurNNG5GThB2iIRmF/iuVlQ6qMi8aWeJgWguVtixf4M0l
I+mPQgya/G5yZ5py5LGUIb9qzY9aRye83sqYKc0VvgspCz0dqG+fEom5fhPHMnwoP9tZUAMR+shG
S97vDwhDdiyw9EKih3Le+vS8fclf2i5UY11HEYObvEMpBU1OId2RxHthT7BN8+yDRABuIJchYPRS
dox1SmX63hQ19pzx383S68Es7Sz0bBs8FcVXhQZBTF5y7Y1Y0ZDemBz5I0Ge23to37q/UrYdXluT
s+zH8Pli/8CQWuJaOAB2Ikm38VfnhyMIJg/cnMEoz0HO1WkB0ce7OqJZeVCQCCdItVGq+T0xs5mO
CUyxsPz61zymsNxUPieajASE1xHjzsTQB51e44ksSd6zDJ1pLeww5BoVXs5sXq2jq8D9jEOHwPm+
FBc8jt1TMPh6neT7otDzwbC4H1c/JZQAonX99S2LWjDURE4wkMPqDthbZQsTjck7kyYmHwAv0bcZ
jLT1dgD1ZsjTNCNhIX0cEmNszvkG+Q/i0Pwd5DIIrZ6RNXJ2JCUsBEfnpRN1K2VJ4tYZynz9+fDD
UeFIwveXd2hk3S6+78MZ73ANMOFnDWrofVMGWdb9R2jfBKobKHc+1k8tarD2h+pjY/IdT5O4dlbz
sjwXZyzE8CQBPDe5gQQQCboOPomp2DjHtUjE16fWGIWkz7KLZiAoDtl6rG3/uaaKN4IlOB2+C8CR
3VZX+dlmxjOxigjFllki6nV9leueyQd7uN8DgxUq0yKtwb+IkarN8auECQ+JnlMug56krU7oyFKr
mg8HSbRQH6NpXd4ndC5ZacFP3yTRXTI+EbQ5bNcJtjSR69PTsVEsEEBSRlSFWIrSCSg8e5jpaVfo
SWKdUNGjVrjWDC8DaEA2q6FG+aBfsALs5GXl4ci2TcoQ1cnzA5Xd1CMA+G5BSAIM4C2vMvLf8dNZ
pdeorkUavA0OZbWxLuqZNXNx5USb86uIrHP7aQMuMTsSOSahl4G/zmdlVZ7GHqrsEaFzUHT5tAHR
cpMwNvtprf7XUaIjr7cvN/OEGHsf2ftNu0XK0bndSKlwb531qEVzjYv+JHHiCGP1VDVmsuyyZL08
XG5D5nSA4KgcL0Q9bulTBe8ilB/5/x7x4sR6Ui+9sp16HZ4vKH2wtRRwp4sLxWfABdrg+crzUOzG
E1UW1y1BhhG37HU7YQwp2n6OgjfSHM2Tv2Cv2+jNlwXU21wpZxg08UAHC12xUPMyMCkHk15H5w0u
e44fqgiL/S9MP5Mhexw2FGnWWDhSArxf9WhrRnL6RnjRBR7m3K787/DyZqrdlzxShcSN3Gt1g8BF
R3/Y2RFvfT/Rotwl14nD1KFP/9hA/qSvkANswGSrr1icyIs8pM3iq8l2oaSXbrNd0Wirf72r2Ff2
WBQ5aOvME7G8E2BOzrzIwW4B0w5RF5M+hjoR7lPPdl213ph85RPHo+Xv5UetLth9Ea0XI256ysex
cVZ5lRilFNH0Ev5+f0KPU3BqXC6txsaGEn+MTEun0RaRcjH/LAep43A5qp+K2g/NnelUwWFHj6Mg
o8piAjlpP/oHAx7POKtu+J7iDyzRsaJXcTmcKAnREPktaMS69x15TVSImH8//yn8HaHa0avWmkAl
I8z1zHEvnUfZTMvKygaQVIclataq5ZUj/cvnlZMP6H65HIJPKCwOHH4nIDt482OG28wFM7FAabud
IZ+piHbX5iJxIbXC/O2ulWCYS8c99rqdyefchIWqExbt47NOLpgl45j6f1kuhB3rJCGYa7lzoNfM
QVENxyzgLbBxfetMgGpp3GPo+HGK8XlN6U07YA6ks/bCgipoflI5HHOyg8ReZO5M8qxavuHSy4to
DCErIg5f/x9nkgpDHbvcJSSvCmhXuTnTTd5KfRGdpYA2v3xYHcgJ3z8MT5NzA+SbvxJng66aTTy9
jaNZfippatFsTmvlem59an3reqbkMJ34vRsNWM4ctfRu7K2t9JGgLOjvmoscbINtp7hp6iOCyVHB
ptYNO61BcWpOZJETFEjb6aD3rI1gkoG8iBW+qh3+WWhCzQYcrMclTot6zsZM1HST1p+41rHAyv11
NtxQk9NgzohSuVogB1lMuKRzIdl1/7P/tBV/MV5vNg5DSWV6OIusm1w+auxB1myZnnWc2B0m39co
cDpqawn5hTgAvkJWU0gzZgnkNXyfKiC7uxQmGZCvEXKWV7fznWRBVLV6ycPhsTA44J+Wv+4ihVek
0KTekE9touiS+Cvg6TzdTiSFkWkfovjc1OPmautULi1S2eJeNV8E6BWuECtjZKst5DZ/x70mJiBF
cQZ67NdPfyh5q56lL+zRV7V0Dv+TVqbCpe6NHR1TABxNAweh8DPVTlyWexJ2G0b9ruhSl+J2u3KS
AHcgbo6+PCYG9ZqKhdv+cZMAx6f5sVPKJuzDF95vYmkSGuRxzznuRALcOlVWQvNj/F2gaomc5pFR
i7u3s0Tk7MCRZkVV2c3sb3tEkVRnl0dIlghQiQ9Y7FWuRso93bQ/ioQdYjZh3mTFrkcTx4eEEgdz
ch4xSzo+ZZyNKN7QGM6Sd9XNAq8JWe9xBtlwK+MgQfi/FDKbUzD8vuLudhAmSVAEVyRJpSiihVUL
IhhnT6B6/oRO2r8yCP8XOrUQtpOaJn8F7AKaCdVZ9BcKmsLsKTej/Hs5HaXD7bLfjGeiuCuVlOos
xteqIk/cUUPdQO9IzhGRwsHfc1on6CnlnET4Ntzl6GGMHR4DB/alRR+5RtV/HQPwghYOEFFEo7Ey
46b9HMprnKJ5pf75qaDRylIisKMj4jhyGEAzy8Xyt842Cb4AdNeinCEuDYt49LLZdC1wCBtITwyr
qMjKayblVe3mk7ID8dJnVozUwyfZqQPNPwFcoeSq5R6/C3fmi33vzhQ+d462y0ZYgqHaOzf8l98b
GX6Qqy68sO5nZqMCOO1FerpSohrCofXtuGNSx2wHZ/7rtpJgJ0CslIaJIGiVO3uWkAul+xnB31fM
WGayqctbjUzexFy0Tv/HG2XmOTt/AjlAGxxxwMYEFg+LoZNnbrCcOV/LMG4+/tUKMY3LOJ8bpT68
W2YyL5F5IbvQ8gcis2e+2LYzaIIDp/tQJmU2SZuFv1fLvAjrlohSBaFHlVMBAVEr0wSSKoUg1PXE
iVr0QIFLUTSu3YIG2u5JAK25lP0As4f7Mgw90KLLt+1GSBx0vErEE6l2h6kjTDXMl/E7azFUBJP5
+YCF0fP5B6jV4Flfaz2cXrZJMG7gHKQqPUwQ9A1zxi0xHMV36ZJHDVBerh239mavj3Baa84ulxCv
S0+xfMZmgUa3lJOdekyZlxjXKsM7Lv26GJUBg9DQSubXUYjr/N7U7bOJzlNkFiEja76YxZND5v5N
EEgyWUfYdgV0A+NFm4v6WjQIo5QTDgb3939lKuSTBJFJQY2prkRhLrUlsYBg+Zsx3dNZDtA5Rvf1
RtP+HiJ/O0lVEC7mSWcBBXbknzGBY6vNMGbtxl4HqyrpAZTsdq5L/Hngd16UzkHQEnBkIQzYMHOl
U01BX1d/d8N84QflKvicgapDnHSlG4CSxdB1QGz7EC0roCwc2vk/SnCgjzORGOEu/nxS2o6PNiNv
U3M5M8K6/4A7VgKjB443nqJkbKawF0zWda5P10idifHj0f4SHcZUFB6h1vy8Kz8W1vLmRff/yAUI
IRrbFdyymt58jPOfSYQgzavc6R9VuFmPcRpzuGf5ZqAxWBk2mhv9m/w9mwBb553zVfOVrBL6xL3P
UDIDlgqsI1yVkJrNcZqJuKqwqd8b6+ZZDBv0+asRBIHVY0yajkMAH7H4fs+hQR384wagu7WAZ9Yf
QCKHC7q5Wto96F8R8Eyma40MIdkdxA1AxJ10OGSbv33Iwnm4+WfSgxwzuPb8+TRjr1F3bCFhBk1w
q+znHWc1tj1dMwotuzFXqp1eYMaFA7M3wrdLFd38/KAiW0sVXfGr3aecMK7ubD8uTxxkIL7meOba
zXvax8Z574pcHMQZ3UpK4znT00szv+7wRINvBATZ9UnWGK/a1ZdrGZcF4+YP+3ghgmA2O45Zlrdd
2RfLJUMinfzaRsejoCtcbkgN2Vm1jZx5Fcvqjm+9joEXIHL9DQVkjESX70Vkw5GUz6Z8OF0YBs76
p3HNKvBu2pXF52nWXqlUM+lMngzgdvsiFNDflM+pCvyOtfT25Bq9B4nvr474ganFh0qNBYtnVuDQ
Fqmt6hF1DnCqBGu0ztWEZ4yzK0NCR7LurQzNdOjPRxB0sSyIwyEI9uVsmvVqsYdvGicPkQe0vBIM
vtLS+VbM22O1rnjphPu806xzQDy0fz6K3m7chhmFOVIJMDerXuFULw1uNK1i2rAqWnFpAld6G4Da
eftXxbIJ01t7Pl4/dfwrD0umCICo0itQMyKFmdfg9/JnyPRyuir7tkaXRxSzPm30fp8Ta+sSExYb
wwHZNNYZEcqxGX47Aon0IpQmALDiMVoSK9wEZRG4SKumi3Xb0/gcV9fXlTLtkYFQWX2k/fmLuATh
htpkn0LxqIqodxgLjjuJ0wkEQAysbmfFUhc5ek3Piwrurge2r3ExHLkNtMxUo7+BIb5nPsmHgscZ
iJK3nLF58ameFotdH7+eGeV3Bngu4HCtBAGya48Pkn6ZLDy4HpovMHTMy96QX77EE2mmtmn5VW+1
orJJqeem+45QEud+k7ubPZ5LD71kjwp+oe/oNk6fV718O2S0sMg9ektQ6M6X+t3JmVAsiPVQEdfd
5JNtpUtN4YhJZ/vsSQiGZFso4l/2zYsNJ4+LUMG2c16BtV54fmrguDyBJ70GYXc03iHZtQuSP+cP
zEWKFvEWOts8Fgap3kx+NjEkl8Z8jvYVLwG9RuThq7UNUOe5jB7ZUW4GxKFYTaFiUrcLa80C1HFX
ewjz75yp6dQlsrtdVb3KS5pUGK+njfgJVZZ+W+ePP8EpJMCJA8Vc7gGOAo4PwF3d6xeNA4cUeyfd
Kc/mmqe0R+p9ZR4Q8JxDlPRrIGv9GGwgdGG7MalvI9g8+jD3rSP2HsN6PLnphZMJZI/Wwf0HtfXH
M0rKdQbe3IyMT+Vs3QJ5MDk5YxyDrU9cdCGS0ENdbdqU1Gn2clsrDYgOxGZO9v1tlSWYFfaLiKAx
7DsoQsUYXhtFuYtFCqtZwyGuPXf1XyFv2AKE9cA/hNgKnWbRO3FaNdrwKdYAosufxsEo7/bsdxnR
40TlzCIiH00SmU1dch7wT0V1eA/dIZUnLYKQQ/rzMSZaTwcuZ0AvUUto6KABDahrP8hvIxosRNOe
GiAtbdQgnoZ6Tmu7p6+UrcVSTeQ9WVHViHYSFuBTpL068UfqvuaO4m2Y9Xad30nKeWUmOLcVL+wG
8G0GvIeOWZ/U1ygJzVS7wFuuM+fTr8YBFHYILI/juTf8Pn+qf9jvpnlx8aS5Vl4ku6Xpy/NDM8Fn
rJD5mNJwIvXGhb5aJEzscSFy2Kbqc9W19DtUm1vHtbvnUS95N5BzezqYgkMEQYbqv10AUeVRYEju
M0MO9w4MZxKT12+ZgjhvV2y5+37vaLQk30lYPkPIZPiP1pS4TxIhYEHBV/zu+yv6gKlNqGVIeEy/
NuWsQfxT4Q4YzXanJ4JuvH3n2LtKdCciP/BxGafskbPA7pHSLhRW7LYSGGlbSifoUmLrpbwggfAb
qHvlCV0PZR2gGB7fj+eEXVthm0Z2/eGhrzXUXWXKoYDXM231FcsiOjma6Tf/ZRHYnfxQwKA8jN2B
11oXhHI0bZZMvHPNyFhPSjlZoSPKyH1BWbVg/7iUxVu8drTB9K8U1WME3zmI94tPdNhgcOnMaiPq
7TZjT8r5agg4bMuh3B++J1xw6IID6wntEoORajvi04wwZPHft2kqMhuUmhiIa/GZFR5/bj53Txje
1Wpo5vlOlB5oG1KrrRi5bu5SsmN3LfW2DmJsrPYljZ9q7r4c9ug6AtnVxoE2XrYPif+fQ9aoSYDh
b4rhrnXwRtsgDKGZEPc+fN+7PYnHlJlDFY4tEDrDAByI2kHjS3i13sasGhXV0T7lqPxIu7Oq0ZAU
WSYtBKcQCOnioxGRc0iQGinUTxFYipZly30theRLfe0ETnubFYFB0KXIg1qP/EggsBYJJzzwvmvi
GpDwSCysi3y/QLVp3e1sqR5IwR0YcFzdCJfu5GCdQ+4/wjv1jKJ+JiUpMHGdNrPYEc08cD5Mka8t
UNYK1LXVGH94/xFQLM3/W9EmD9QgopbvQmBV6Wv4lLNXnZ8qk5PrWJr7JzxQ3eqzacHcbfX4IY4p
RUOCYyVuU2nLqBMkha/CjEfDaCICA5D7kkHYq+E1DggpvFGZtoEbr2tWyJ90yhoYqSYuH9xOclMi
PrqNlQpIxqZp4lR1WE30i3ttGnAtQy6A/ubSl7gB14s7RgdsWiZoiupq3Soa6AuvJbj9pcUCcTE8
EiT7WQyrGW+xf5si8HaEa5hTA+NyODsqGhNq8LHzr2KsCvvrmzD+6Zb4j9efTyZ5Hwe7d/nh6WuV
1sUuQtgh64hf7AzRdGYMNgXMuvM96iSuICYGrdPxZ/QxPqWepSF7g/Wp/BmhPXcrvzFZdveTEK2f
WfKSIt1ooKhZFaEfiUCZl22lN/E3qW2Ka7eyIBH+BXn92k9SGjxXDRi11rgGcGLbgqjqkY8pqgLH
RwPGAKNsuRIofUiUrAXLuH+lqA4n8UUJkgLsh1s/fjQ8lWRIDfx52HT3T8Dm3/q8rjlEX9QMtsUa
Po/B3dfUlfP7rhKusz9za6LuHbBXSBvYc6jqrtuJGyK69D+M8y60Y+jjgRsceNB3mFSp7R8sB+gy
PkY9U3M9/picL+ne3rpEmQAZYGGv7phms53YtbiFMG0B964hXvcq3yJ7rx2Q//kkRakuol5PWwhQ
AHyn+DfidLqj7xfZTs/JDEoN4SJ8ApYrX4MYdfUYt5egPCMmZmqN7Cuxn7cg+wrUf/XwXmZkHLGh
jVcWYz9U47eWIaonZph4vjkUPAgto1herdY8nUrPfEzCMEhj7AeyiF7dHNpwQ8YvOGtPehY3dLma
5KwoUypFAp2TMNiZPL3NjGqpR0J9nE0jtEvmLyQ304gm6z/At55TFMoZyxYGhyS15vTJz2lTR+zL
xr+T4Fx08Ck+MwwD9NHEN1o6KpBWTGXnU9DVgr/EgnadhPoKAKOOm8E0BD1sLGD2VN5HoFXyezyf
1P2jQhCMnQOAwBYy1E8JIdHdaMGHpOQiAQqS/tEuEpVZK8P636vTKyhus4VvrNm42/3lUbEkzMXK
gk8ouzEdsbtKrHoNsyDxsEL969R0oX/SJ96nFGKTrfdcBcnppkeekzgKi2AsgN1tIZsY60b1mGN0
C14jh0PswqCaLg8p9utUoUx0wzqPCP2R78yNUGfVIqkJeO54SkvoYdN7b58rpaniT2/4ojNj64qa
aaZfW5q8uIIo5jATYhbKspmulbQxInS9pPLRMCgh8jsgYeNHMokIclKQnqkenVTmqUE0kAJxY4ef
JqI8Vv0BuemELiD8SIelGqA+GoTZATnzyhMQVycSuyx6vH4snapRA1P+1iJjzhKW1dd+FmGhCzp6
5HL4Yu7J1Rb6B29/r/Gw09N4p9SPXCooih4J/TAh2qqKq4ZAiT11q/p4T9NSRBfOOA/0g8WTdSyC
eEfg1R4deBnIdQtnGsev65WfToa/nsppSGL2kCVE+qn7y3aRD4tvoPe2Q5LPqfjN2lvnrssKK/cS
wK7UsRpfP4D9s/XKpPjzfNxgm52Dxq/eAsFDfgQ20l4OyhBk/THhA1oaRSbiiQhuz91viJaODQRC
0p8RvtBjDNqX7JK7TRSCcD74lpJY3GOdsPM9D8x2GoiE32PjNdXs8rZ6zQVvD1GSla5/40AYej98
Hkz/MABWoYtPe5gsSmisisUrNbIVMstjvpvC+LlPplgTxMqHsoboN2gDBgT9sfyMgK9BXlbiNSnM
6vMO5YUWHTz0e3T8v41jNQkJ0zjS6JTG8D/lHgieyhOKvuonio9LLTw90etyO6H1y+cRKJfjsEhA
g5PDE8o2iYd1BR/UiAjrbgxzYuto/zJRtXkPTkDcpMFRhV4F95dsZ8fnI6n2pxOT42NVn+6NwSil
2t5UG8iFxGW+P4FuROqf4FWSsj9XaJU1wD6mYEh8Wp6M+v3EoKQpxTrcX9BND3itlKqzC6rBIhss
LEP0CnmzOllBE7kvtoRkdCUyN6YuthxiS3/b4W5cvA6GSf0AtHMH8Nsy3pYIuZ9GkSMfhhck8CMf
oVk0Kz6iIJtRxFKzGdvVbCSoFxpLTavlb7dJBJmht7Yro4sjg0vSNbYzWwvWbRG8TSR2sPB2vIec
JH/NsAVzgzGV471g+88ajfeg5VCEzELulpCzDgezggRRH7+yukfuEUOnoubkITz0+eld3QsM8vBk
xLsQat/FsDFEgBUHzQmJ3gfFI4wSJnc8nVHh4zu8mBu2K3yxXNKYQf2QVWiaPLPPC8lUiuo8yxIj
Ps4fKjhMAaWH3TOVNLwV2CJ+rp/kt2KlMpWcbhbP0NTyxoWpWgs40BFI9kHx/p5cV/NLGAUxwdyx
uLHcS/LhsWnRSkV+qVVEYM0DKI+iRTZtilZ+T97vmkdFOatFYU93RXTyg16Mu7X880xBYaw/NnTx
89U=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
