library ieee;
use ieee.std_logic_1164.all;

entity {{ entity_name }} is
    port(

    );
end entity;

architecture {{ architecture_name }} of {{ entity_name }} is
begin
    
end architecture;
