# Copyright (C) 2025  AGH University of Science and Technology
# MTM UEC2
# Author: Piotr Kaczmarczyk
#
# Description:
# List of files defining the modules used during the test.
# Specify the file paths relative to THIS file.
# For syntax detail see AMD Xilinx UG 900:
# https://docs.xilinx.com/r/en-US/ug900-vivado-logic-simulation/Project-File-.prj-Syntax


sv work ../../rtl/uwu_rom.sv \
        ../../rtl/vga_timing.sv \
        ../../mmcm/draw_bg.sv \
        ../../rtl/top_rtl.sv \

        ../rtl/vector_display/rtl/vector_display/vector_pkg.sv.sv \
        ../rtl/vector_display/rtl/vector_display/
        ../rtl/vector_display/rtl/vector_display/
        ../rtl/vector_display/rtl/vector_display/
        ../rtl/vector_display/rtl/vector_display/
        ../rtl/vector_display/rtl/vector_display/
        ../rtl/vector_display/rtl/vector_display/
        ../rtl/vector_display/rtl/vector_display/
        



        ../../fpga/rtl/top_vga_basys3.sv \
        top_fpga_tb.sv


# compile glbl module - required for IP simulation
verilog work ../../rtl/mmcm/clk_wiz0.v \
             ../../rtl/mmcm/clk_wiz0_clk_wiz.v 
