<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_reg_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_reg_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_reg_int')">gem_reg_int</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/GbE/hdl/gem_reg_int.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_main/design/ip/GbE/hdl/gem_reg_int.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172971"  onclick="showContent('inst_tag_172971')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172971_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172971_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172971_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172971_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172972"  onclick="showContent('inst_tag_172972')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172972_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172972_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172972_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172972_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172973"  onclick="showContent('inst_tag_172973')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172973_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172973_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172973_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172973_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172974"  onclick="showContent('inst_tag_172974')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172974_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172974_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172974_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172974_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172975"  onclick="showContent('inst_tag_172975')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172975_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172975_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172975_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172975_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172978"  onclick="showContent('inst_tag_172978')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172978_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172978_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172978_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172978_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172980"  onclick="showContent('inst_tag_172980')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172980_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172980_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172980_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172980_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172982"  onclick="showContent('inst_tag_172982')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172982_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172982_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172982_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172982_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172983"  onclick="showContent('inst_tag_172983')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172983_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172983_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172983_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172983_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172984"  onclick="showContent('inst_tag_172984')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172984_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172984_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172984_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172984_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172985"  onclick="showContent('inst_tag_172985')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172985_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172985_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172985_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172985_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172986"  onclick="showContent('inst_tag_172986')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172986_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172986_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172986_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172986_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172987"  onclick="showContent('inst_tag_172987')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172987_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172987_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172987_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172987_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172988"  onclick="showContent('inst_tag_172988')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172988_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172988_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172988_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172988_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172989"  onclick="showContent('inst_tag_172989')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172989_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172989_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172989_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172989_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172990"  onclick="showContent('inst_tag_172990')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172990_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172990_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172990_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172990_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172991"  onclick="showContent('inst_tag_172991')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172991_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172991_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172991_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172991_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172993"  onclick="showContent('inst_tag_172993')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172993_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172993_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172993_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172993_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172994"  onclick="showContent('inst_tag_172994')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172994_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172994_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172994_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172994_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172995"  onclick="showContent('inst_tag_172995')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172995_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172995_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172995_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172995_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172996"  onclick="showContent('inst_tag_172996')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172996_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172996_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172996_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172996_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172977"  onclick="showContent('inst_tag_172977')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></td>
<td class="s7 cl rt"> 79.89</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172977_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172977_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172977_Toggle" > 72.73</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172977_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172969"  onclick="showContent('inst_tag_172969')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172969_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172969_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172969_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172969_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172970"  onclick="showContent('inst_tag_172970')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172970_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172970_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172970_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172970_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172976"  onclick="showContent('inst_tag_172976')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172976_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172976_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172976_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172976_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172979"  onclick="showContent('inst_tag_172979')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172979_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172979_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172979_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172979_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172981"  onclick="showContent('inst_tag_172981')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172981_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172981_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172981_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172981_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1828.html#inst_tag_172992"  onclick="showContent('inst_tag_172992')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172992_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172992_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172992_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172992_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_172971'>
<hr>
<a name="inst_tag_172971"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172971" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172971_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172971_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172971_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172971_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172972'>
<hr>
<a name="inst_tag_172972"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172972" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172972_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172972_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172972_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172972_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172973'>
<hr>
<a name="inst_tag_172973"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172973" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172973_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172973_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172973_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172973_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172974'>
<hr>
<a name="inst_tag_172974"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172974" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172974_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172974_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172974_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172974_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172975'>
<hr>
<a name="inst_tag_172975"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172975" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172975_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172975_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172975_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172975_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172978'>
<hr>
<a name="inst_tag_172978"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172978" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172978_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172978_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172978_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172978_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172980'>
<hr>
<a name="inst_tag_172980"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172980" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172980_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172980_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172980_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172980_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172982'>
<hr>
<a name="inst_tag_172982"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172982" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172982_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172982_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172982_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172982_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172983'>
<hr>
<a name="inst_tag_172983"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172983" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172983_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172983_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172983_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172983_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172984'>
<hr>
<a name="inst_tag_172984"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172984" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172984_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172984_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172984_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172984_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172985'>
<hr>
<a name="inst_tag_172985"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172985" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172985_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172985_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172985_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172985_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172986'>
<hr>
<a name="inst_tag_172986"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172986" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172986_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172986_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172986_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172986_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172987'>
<hr>
<a name="inst_tag_172987"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172987" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172987_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172987_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172987_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172987_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172988'>
<hr>
<a name="inst_tag_172988"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172988" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172988_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172988_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172988_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172988_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172989'>
<hr>
<a name="inst_tag_172989"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172989" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172989_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172989_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172989_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172989_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172990'>
<hr>
<a name="inst_tag_172990"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172990" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172990_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172990_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172990_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172990_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172991'>
<hr>
<a name="inst_tag_172991"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172991" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172991_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172991_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172991_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172991_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172993'>
<hr>
<a name="inst_tag_172993"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172993" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172993_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172993_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172993_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172993_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172994'>
<hr>
<a name="inst_tag_172994"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172994" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172994_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172994_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172994_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172994_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172995'>
<hr>
<a name="inst_tag_172995"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172995" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172995_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172995_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172995_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172995_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172996'>
<hr>
<a name="inst_tag_172996"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172996" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172996_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172996_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod1828.html#inst_tag_172996_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1828.html#inst_tag_172996_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172977'>
<hr>
<a name="inst_tag_172977"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172977" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.89</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172977_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172977_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172977_Toggle" > 72.73</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172977_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.89</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172969'>
<hr>
<a name="inst_tag_172969"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172969" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172969_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172969_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172969_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172969_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172970'>
<hr>
<a name="inst_tag_172970"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172970" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172970_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172970_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172970_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172970_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172976'>
<hr>
<a name="inst_tag_172976"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172976" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172976_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172976_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172976_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172976_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172979'>
<hr>
<a name="inst_tag_172979"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172979" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172979_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172979_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172979_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172979_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172981'>
<hr>
<a name="inst_tag_172981"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172981" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172981_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172981_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172981_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172981_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_172992'>
<hr>
<a name="inst_tag_172992"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy2.html#tag_urg_inst_172992" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172992_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod1828.html#inst_tag_172992_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172992_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1828.html#inst_tag_172992_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod677.html#inst_tag_37982" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_reg_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1828.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1828.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1828.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1828.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172971'>
<a name="inst_tag_172971_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172971" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172971_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172971" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172971_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172971" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172971_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172971" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172972'>
<a name="inst_tag_172972_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172972" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172972_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172972" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172972_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172972" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172972_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172972" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172973'>
<a name="inst_tag_172973_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172973" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172973_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172973" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172973_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172973" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172973_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172973" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172974'>
<a name="inst_tag_172974_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172974" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172974_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172974" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172974_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172974" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172974_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172974" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172975'>
<a name="inst_tag_172975_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172975" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172975_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172975" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172975_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172975" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172975_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172975" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172978'>
<a name="inst_tag_172978_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172978" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172978_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172978" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172978_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172978" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172978_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172978" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172980'>
<a name="inst_tag_172980_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172980" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172980_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172980" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172980_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172980" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172980_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172980" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172982'>
<a name="inst_tag_172982_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172982" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172982_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172982" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172982_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172982" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172982_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172982" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172983'>
<a name="inst_tag_172983_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172983" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172983_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172983" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172983_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172983" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172983_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172983" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172984'>
<a name="inst_tag_172984_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172984" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172984_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172984" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172984_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172984" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172984_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172984" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172985'>
<a name="inst_tag_172985_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172985" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172985_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172985" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172985_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172985" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172985_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172985" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172986'>
<a name="inst_tag_172986_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172986" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172986_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172986" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172986_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172986" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172986_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172986" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172987'>
<a name="inst_tag_172987_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172987" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172987_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172987" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172987_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172987" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172987_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172987" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172988'>
<a name="inst_tag_172988_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172988" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172988_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172988" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172988_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172988" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172988_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172988" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172989'>
<a name="inst_tag_172989_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172989" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172989_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172989" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172989_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172989" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172989_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172989" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172990'>
<a name="inst_tag_172990_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172990" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172990_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172990" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172990_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172990" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172990_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172990" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172991'>
<a name="inst_tag_172991_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172991" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172991_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172991" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172991_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172991" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172991_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172991" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172993'>
<a name="inst_tag_172993_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172993" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172993_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172993" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172993_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172993" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172993_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172993" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172994'>
<a name="inst_tag_172994_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172994" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172994_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172994" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172994_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172994" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172994_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172994" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172995'>
<a name="inst_tag_172995_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172995" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172995_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172995" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172995_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172995" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172995_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172995" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172996'>
<a name="inst_tag_172996_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172996" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172996_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172996" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172996_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172996" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172996_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172996" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172977'>
<a name="inst_tag_172977_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172977" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172977_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172977" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172977_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172977" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">16</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">16</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172977_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172977" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172969'>
<a name="inst_tag_172969_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172969" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172969_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172969" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172969_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172969" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172969_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172969" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172970'>
<a name="inst_tag_172970_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172970" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172970_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172970" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172970_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172970" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172970_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172970" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172976'>
<a name="inst_tag_172976_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172976" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172976_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172976" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172976_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172976" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172976_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172976" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172979'>
<a name="inst_tag_172979_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172979" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172979_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172979" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172979_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172979" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172979_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172979" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172981'>
<a name="inst_tag_172981_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172981" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172981_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172981" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172981_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172981" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172981_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172981" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_172992'>
<a name="inst_tag_172992_Line"></a>
<b>Line Coverage for Instance : <a href="mod1828.html#inst_tag_172992" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_172992_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1828.html#inst_tag_172992" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_172992_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1828.html#inst_tag_172992" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_172992_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1828.html#inst_tag_172992" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_172969">
    <li>
      <a href="#inst_tag_172969_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172969_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172969_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172969_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172970">
    <li>
      <a href="#inst_tag_172970_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172970_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172970_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172970_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172971">
    <li>
      <a href="#inst_tag_172971_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172971_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172971_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172971_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172972">
    <li>
      <a href="#inst_tag_172972_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172972_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172972_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172972_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172973">
    <li>
      <a href="#inst_tag_172973_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172973_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172973_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172973_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172974">
    <li>
      <a href="#inst_tag_172974_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172974_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172974_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172974_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172975">
    <li>
      <a href="#inst_tag_172975_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172975_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172975_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172975_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172976">
    <li>
      <a href="#inst_tag_172976_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172976_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172976_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172976_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172977">
    <li>
      <a href="#inst_tag_172977_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172977_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172977_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172977_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172978">
    <li>
      <a href="#inst_tag_172978_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172978_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172978_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172978_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172979">
    <li>
      <a href="#inst_tag_172979_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172979_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172979_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172979_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172980">
    <li>
      <a href="#inst_tag_172980_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172980_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172980_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172980_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172981">
    <li>
      <a href="#inst_tag_172981_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172981_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172981_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172981_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172982">
    <li>
      <a href="#inst_tag_172982_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172982_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172982_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172982_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172983">
    <li>
      <a href="#inst_tag_172983_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172983_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172983_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172983_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172984">
    <li>
      <a href="#inst_tag_172984_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172984_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172984_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172984_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172985">
    <li>
      <a href="#inst_tag_172985_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172985_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172985_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172985_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172986">
    <li>
      <a href="#inst_tag_172986_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172986_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172986_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172986_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172987">
    <li>
      <a href="#inst_tag_172987_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172987_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172987_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172987_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172988">
    <li>
      <a href="#inst_tag_172988_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172988_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172988_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172988_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172989">
    <li>
      <a href="#inst_tag_172989_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172989_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172989_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172989_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172990">
    <li>
      <a href="#inst_tag_172990_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172990_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172990_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172990_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172991">
    <li>
      <a href="#inst_tag_172991_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172991_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172991_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172991_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172992">
    <li>
      <a href="#inst_tag_172992_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172992_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172992_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172992_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172993">
    <li>
      <a href="#inst_tag_172993_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172993_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172993_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172993_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172994">
    <li>
      <a href="#inst_tag_172994_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172994_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172994_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172994_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172995">
    <li>
      <a href="#inst_tag_172995_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172995_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172995_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172995_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_172996">
    <li>
      <a href="#inst_tag_172996_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_172996_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_172996_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_172996_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_gem_reg_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
