{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634191365285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634191365286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 00:02:45 2021 " "Processing started: Thu Oct 14 00:02:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634191365286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191365286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191365286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634191365726 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634191365726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_adder " "Found entity 1: method_adder" {  } { { "method_adder.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/method_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_substractor " "Found entity 1: method_substractor" {  } { { "method_substractor.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/method_substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_addersub.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_addersub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_addersub " "Found entity 1: method_addersub" {  } { { "method_addersub.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/method_addersub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_tiempos.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_tiempos.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tiempos " "Found entity 1: mux_tiempos" {  } { { "mux_tiempos.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/mux_tiempos.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379456 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "slow_counter.sv(5) " "Verilog HDL error at slow_counter.sv(5): constant value overflow" {  } { { "slow_counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/slow_counter.sv" 5 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1634191379457 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "slow_counter.sv(9) " "Verilog HDL information at slow_counter.sv(9): always construct contains both blocking and non-blocking assignments" {  } { { "slow_counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/slow_counter.sv" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1634191379457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slow_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file slow_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slow_counter " "Found entity 1: slow_counter" {  } { { "slow_counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/slow_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcompleta.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmcompleta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMCompleta " "Found entity 1: FSMCompleta" {  } { { "FSMCompleta.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/FSMCompleta.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcompleta_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsmcompleta_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSMCompleta_tb " "Found entity 1: FSMCompleta_tb" {  } { { "FSMCompleta_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/FSMCompleta_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_coins.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_coins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_coins " "Found entity 1: Counter_coins" {  } { { "Counter_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_coins.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_coins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_coins " "Found entity 1: Comparator_coins" {  } { { "Comparator_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Comparator_coins.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_compac_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_compac_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_compac_tb " "Found entity 1: lab_compac_tb" {  } { { "lab_compac_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compac_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_tb " "Found entity 1: control_tb" {  } { { "control_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_preparadora.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm_preparadora.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Preparadora " "Found entity 1: FSM_Preparadora" {  } { { "FSM_Preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/FSM_Preparadora.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_compact.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_compact.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_compact " "Found entity 1: lab_compact" {  } { { "lab_compact.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_bebida.sv 1 1 " "Found 1 design units, including 1 entities, in source file registro_bebida.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Registro_bebida " "Found entity 1: Registro_bebida" {  } { { "Registro_bebida.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Registro_bebida.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_precio.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_precio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_precio " "Found entity 1: mux_precio" {  } { { "mux_precio.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/mux_precio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_vuelto.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_vuelto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_vuelto " "Found entity 1: Register_vuelto" {  } { { "Register_vuelto.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Register_vuelto.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_vuelto_permanente.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_vuelto_permanente.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_vuelto_permanente " "Found entity 1: Register_vuelto_permanente" {  } { { "Register_vuelto_permanente.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Register_vuelto_permanente.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_converter " "Found entity 1: fpga_converter" {  } { { "fpga_converter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fpga_converter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_cafes.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_cafes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cafes " "Found entity 1: mux_cafes" {  } { { "mux_cafes.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/mux_cafes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634191379483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191379483 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_bebida FSM_Preparadora.sv(36) " "Verilog HDL Implicit Net warning at FSM_Preparadora.sv(36): created implicit net for \"rst_bebida\"" {  } { { "FSM_Preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/FSM_Preparadora.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379483 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_converter " "Elaborating entity \"fpga_converter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634191379522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab_compact lab_compact:coffee_machine " "Elaborating entity \"lab_compact\" for hierarchy \"lab_compact:coffee_machine\"" {  } { { "fpga_converter.sv" "coffee_machine" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fpga_converter.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cafes lab_compact:coffee_machine\|mux_cafes:seleccion " "Elaborating entity \"mux_cafes\" for hierarchy \"lab_compact:coffee_machine\|mux_cafes:seleccion\"" {  } { { "lab_compact.sv" "seleccion" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_precio lab_compact:coffee_machine\|mux_precio:precios " "Elaborating entity \"mux_precio\" for hierarchy \"lab_compact:coffee_machine\|mux_precio:precios\"" {  } { { "lab_compact.sv" "precios" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_coins lab_compact:coffee_machine\|Comparator_coins:comparador " "Elaborating entity \"Comparator_coins\" for hierarchy \"lab_compact:coffee_machine\|Comparator_coins:comparador\"" {  } { { "lab_compact.sv" "comparador" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "method_substractor lab_compact:coffee_machine\|method_substractor:restador " "Elaborating entity \"method_substractor\" for hierarchy \"lab_compact:coffee_machine\|method_substractor:restador\"" {  } { { "lab_compact.sv" "restador" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_vuelto lab_compact:coffee_machine\|Register_vuelto:reg_vuelto " "Elaborating entity \"Register_vuelto\" for hierarchy \"lab_compact:coffee_machine\|Register_vuelto:reg_vuelto\"" {  } { { "lab_compact.sv" "reg_vuelto" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_vuelto_permanente lab_compact:coffee_machine\|Register_vuelto_permanente:reg_vuelto_perm " "Elaborating entity \"Register_vuelto_permanente\" for hierarchy \"lab_compact:coffee_machine\|Register_vuelto_permanente:reg_vuelto_perm\"" {  } { { "lab_compact.sv" "reg_vuelto_perm" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMCompleta lab_compact:coffee_machine\|FSMCompleta:machine " "Elaborating entity \"FSMCompleta\" for hierarchy \"lab_compact:coffee_machine\|FSMCompleta:machine\"" {  } { { "lab_compact.sv" "machine" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_coins lab_compact:coffee_machine\|Counter_coins:contador " "Elaborating entity \"Counter_coins\" for hierarchy \"lab_compact:coffee_machine\|Counter_coins:contador\"" {  } { { "lab_compact.sv" "contador" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_coins.sv(7) " "Verilog HDL assignment warning at Counter_coins.sv(7): truncated value with size 32 to match size of target (4)" {  } { { "Counter_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634191379535 "|fpga_converter|lab_compact:coffee_machine|Counter_coins:contador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_coins.sv(8) " "Verilog HDL assignment warning at Counter_coins.sv(8): truncated value with size 32 to match size of target (4)" {  } { { "Counter_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634191379535 "|fpga_converter|lab_compact:coffee_machine|Counter_coins:contador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter_coins.sv(9) " "Verilog HDL assignment warning at Counter_coins.sv(9): truncated value with size 32 to match size of target (4)" {  } { { "Counter_coins.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634191379535 "|fpga_converter|lab_compact:coffee_machine|Counter_coins:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register lab_compact:coffee_machine\|Register:registro " "Elaborating entity \"Register\" for hierarchy \"lab_compact:coffee_machine\|Register:registro\"" {  } { { "lab_compact.sv" "registro" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control lab_compact:coffee_machine\|control:preparacion " "Elaborating entity \"control\" for hierarchy \"lab_compact:coffee_machine\|control:preparacion\"" {  } { { "lab_compact.sv" "preparacion" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro_bebida lab_compact:coffee_machine\|control:preparacion\|Registro_bebida:reg_bebida " "Elaborating entity \"Registro_bebida\" for hierarchy \"lab_compact:coffee_machine\|control:preparacion\|Registro_bebida:reg_bebida\"" {  } { { "control.sv" "reg_bebida" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tiempos lab_compact:coffee_machine\|control:preparacion\|mux_tiempos:mux_t " "Elaborating entity \"mux_tiempos\" for hierarchy \"lab_compact:coffee_machine\|control:preparacion\|mux_tiempos:mux_t\"" {  } { { "control.sv" "mux_t" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_counter lab_compact:coffee_machine\|control:preparacion\|slow_counter:counter_segundos " "Elaborating entity \"slow_counter\" for hierarchy \"lab_compact:coffee_machine\|control:preparacion\|slow_counter:counter_segundos\"" {  } { { "control.sv" "counter_segundos" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379540 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 slow_counter.sv(12) " "Verilog HDL assignment warning at slow_counter.sv(12): truncated value with size 32 to match size of target (26)" {  } { { "slow_counter.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/slow_counter.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1634191379541 "|fpga_converter|lab_compact:coffee_machine|control:preparacion|slow_counter:counter_segundos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Preparadora lab_compact:coffee_machine\|control:preparacion\|FSM_Preparadora:preparadora " "Elaborating entity \"FSM_Preparadora\" for hierarchy \"lab_compact:coffee_machine\|control:preparacion\|FSM_Preparadora:preparadora\"" {  } { { "control.sv" "preparadora" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_bebida FSM_Preparadora.sv(36) " "Verilog HDL or VHDL warning at FSM_Preparadora.sv(36): object \"rst_bebida\" assigned a value but never read" {  } { { "FSM_Preparadora.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/FSM_Preparadora.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634191379543 "|fpga_converter|lab_compact:coffee_machine|control:preparacion|FSM_Preparadora:preparadora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:modulo1Seg " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:modulo1Seg\"" {  } { { "fpga_converter.sv" "modulo1Seg" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fpga_converter.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191379543 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634191380160 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634191380419 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634191380716 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/output_files/FSM.map.smsg " "Generated suppressed messages file C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/output_files/FSM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191380762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634191380927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634191380927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "135 " "Implemented 135 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634191380985 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634191380985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "106 " "Implemented 106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634191380985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634191380985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634191381035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 00:03:01 2021 " "Processing ended: Thu Oct 14 00:03:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634191381035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634191381035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634191381035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634191381035 ""}
