\relax 
\@writefile{toc}{\contentsline {section}{\numberline {1}CQ研究会}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.1}質疑応答}{1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2}コメント}{1}}
\@writefile{toc}{\contentsline {section}{\numberline {2}Idleタイマの制御方法}{1}}
\newlabel{sec:hard-state}{{2}{1}}
\newlabel{eq:cpu_1}{{1}{2}}
\newlabel{eq:memory_1}{{2}{2}}
\newlabel{eq:UE_add}{{3}{2}}
\newlabel{eq:objective_function}{{4}{2}}
\@writefile{lof}{\contentsline {figure}{\numberline {1}{\ignorespaces Idleタイマに対する，メッセージ処理頻度とメモリ使用量の関係\relax }}{3}}
\providecommand*\caption@xref[2]{\@setref\relax\@undefined{#1}}
\newlabel{theory_1_all_30s_theory}{{1}{3}}
\newlabel{eq:PID_y_t}{{5}{3}}
\newlabel{eq:PID_r_t}{{6}{3}}
\newlabel{eq:PID_e_t}{{7}{3}}
\newlabel{eq:PID_u_t}{{8}{3}}
\newlabel{theory_1_add_C_M}{{2a}{4}}
\newlabel{sub@theory_1_add_C_M}{{a}{4}}
\newlabel{theory_1_add_all}{{2b}{4}}
\newlabel{sub@theory_1_add_all}{{b}{4}}
\@writefile{lof}{\contentsline {figure}{\numberline {2}{\ignorespaces \relax }}{4}}
\@writefile{toc}{\contentsline {section}{\numberline {3}ジーグラニコルスの限界感度法}{4}}
\newlabel{gigura}{{3}{4}}
\@writefile{lot}{\contentsline {table}{\numberline {1}{\ignorespaces ジーグラ・ニコルスの限界感度法\relax }}{5}}
\newlabel{table:Ziegler-Nichols}{{1}{5}}
\@writefile{lot}{\contentsline {table}{\numberline {2}{\ignorespaces パラメータ設定\relax }}{5}}
\newlabel{table:parameter}{{2}{5}}
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces UEの通信周期の分布\relax }}{5}}
\newlabel{table:interval}{{3}{5}}
\newlabel{scenario_5_e_86400_345600_02_0_0}{{3a}{6}}
\newlabel{sub@scenario_5_e_86400_345600_02_0_0}{{a}{6}}
\newlabel{scenario_5_idleTimer_86400_345600_02_0_0}{{3b}{6}}
\newlabel{sub@scenario_5_idleTimer_86400_345600_02_0_0}{{b}{6}}
\newlabel{scenario_5_e_86400_345600_05_0_0}{{3c}{6}}
\newlabel{sub@scenario_5_e_86400_345600_05_0_0}{{c}{6}}
\newlabel{scenario_5_idleTimer_86400_345600_05_0_0}{{3d}{6}}
\newlabel{sub@scenario_5_idleTimer_86400_345600_05_0_0}{{d}{6}}
\@writefile{lof}{\contentsline {figure}{\numberline {3}{\ignorespaces \relax }}{6}}
\newlabel{result_1}{{3}{6}}
\newlabel{scenario_5_e_86400_345600_052_0_0}{{4a}{7}}
\newlabel{sub@scenario_5_e_86400_345600_052_0_0}{{a}{7}}
\newlabel{scenario_5_idleTimer_86400_345600_052_0_0}{{4b}{7}}
\newlabel{sub@scenario_5_idleTimer_86400_345600_052_0_0}{{b}{7}}
\newlabel{scenario_5_e_86400_345600_053_0_0}{{4c}{7}}
\newlabel{sub@scenario_5_e_86400_345600_053_0_0}{{c}{7}}
\newlabel{scenario_5_idleTimer_86400_345600_053_0_0}{{4d}{7}}
\newlabel{sub@scenario_5_idleTimer_86400_345600_053_0_0}{{d}{7}}
\@writefile{lof}{\contentsline {figure}{\numberline {4}{\ignorespaces \relax }}{7}}
\newlabel{result_2}{{4}{7}}
\@writefile{lot}{\contentsline {table}{\numberline {4}{\ignorespaces ジーグラ・ニコルスの限界感度法に基づく設定\relax }}{7}}
\newlabel{table:Ziegler-Nichols_setting}{{4}{7}}
\newlabel{scenario_5_e_86400_345600_0-265_0_0}{{5a}{8}}
\newlabel{sub@scenario_5_e_86400_345600_0-265_0_0}{{a}{8}}
\newlabel{scenario_5_idleTimer_86400_345600_0-265_0_0}{{5b}{8}}
\newlabel{sub@scenario_5_idleTimer_86400_345600_0-265_0_0}{{b}{8}}
\newlabel{scenario_5_signaling_and_memoryload_vs_timeStep_86400_345600_0-265_0_0}{{5c}{8}}
\newlabel{sub@scenario_5_signaling_and_memoryload_vs_timeStep_86400_345600_0-265_0_0}{{c}{8}}
\newlabel{scenario_5_stateBreakdown_86400_345600_0-265_0_0}{{5d}{8}}
\newlabel{sub@scenario_5_stateBreakdown_86400_345600_0-265_0_0}{{d}{8}}
\@writefile{lof}{\contentsline {figure}{\numberline {5}{\ignorespaces \relax }}{8}}
\newlabel{result_p}{{5}{8}}
\newlabel{scenario_5_e_86400_345600_0-2385_0-0000463_0}{{6a}{9}}
\newlabel{sub@scenario_5_e_86400_345600_0-2385_0-0000463_0}{{a}{9}}
\newlabel{scenario_5_idleTimer_86400_345600_0-2385_0-0000463_0}{{6b}{9}}
\newlabel{sub@scenario_5_idleTimer_86400_345600_0-2385_0-0000463_0}{{b}{9}}
\newlabel{scenario_5_signaling_and_memoryload_vs_timeStep_86400_345600_0-2385_0-0000463_0}{{6c}{9}}
\newlabel{sub@scenario_5_signaling_and_memoryload_vs_timeStep_86400_345600_0-2385_0-0000463_0}{{c}{9}}
\newlabel{scenario_5_stateBreakdown_86400_345600_0-2385_0-0000463_0}{{6d}{9}}
\newlabel{sub@scenario_5_stateBreakdown_86400_345600_0-2385_0-0000463_0}{{d}{9}}
\@writefile{lof}{\contentsline {figure}{\numberline {6}{\ignorespaces \relax }}{9}}
\newlabel{result_pi}{{6}{9}}
\newlabel{scenario_5_e_86400_345600_0-318_0-0000854_296-14}{{7a}{10}}
\newlabel{sub@scenario_5_e_86400_345600_0-318_0-0000854_296-14}{{a}{10}}
\newlabel{scenario_5_idleTimer_86400_345600_0-318_0-0000854_296-14}{{7b}{10}}
\newlabel{sub@scenario_5_idleTimer_86400_345600_0-318_0-0000854_296-14}{{b}{10}}
\newlabel{scenario_5_signaling_and_memoryload_vs_timeStep_86400_345600_0-318_0-0000854_296-14}{{7c}{10}}
\newlabel{sub@scenario_5_signaling_and_memoryload_vs_timeStep_86400_345600_0-318_0-0000854_296-14}{{c}{10}}
\newlabel{scenario_5_stateBreakdown_86400_345600_0-318_0-0000854_296-14}{{7d}{10}}
\newlabel{sub@scenario_5_stateBreakdown_86400_345600_0-318_0-0000854_296-14}{{d}{10}}
\@writefile{lof}{\contentsline {figure}{\numberline {7}{\ignorespaces \relax }}{10}}
\newlabel{result_pid}{{7}{10}}
\newlabel{scenario_5_e_86400_345600_0-318_0_296-14}{{8a}{11}}
\newlabel{sub@scenario_5_e_86400_345600_0-318_0_296-14}{{a}{11}}
\newlabel{scenario_5_idleTimer_86400_345600_0-318_0_296-14}{{8b}{11}}
\newlabel{sub@scenario_5_idleTimer_86400_345600_0-318_0_296-14}{{b}{11}}
\newlabel{scenario_5_signaling_and_memoryload_vs_timeStep_86400_345600_0-318_0_296-14}{{8c}{11}}
\newlabel{sub@scenario_5_signaling_and_memoryload_vs_timeStep_86400_345600_0-318_0_296-14}{{c}{11}}
\newlabel{scenario_5_stateBreakdown_86400_345600_0-318_0_296-14}{{8d}{11}}
\newlabel{sub@scenario_5_stateBreakdown_86400_345600_0-318_0_296-14}{{d}{11}}
\@writefile{lof}{\contentsline {figure}{\numberline {8}{\ignorespaces \relax }}{11}}
\newlabel{result_pd}{{8}{11}}
\@writefile{toc}{\contentsline {section}{\numberline {4}実用PID制御についての調査}{13}}
\newlabel{eq:PID_ideal1}{{9}{13}}
\newlabel{eq:PID_ideal2}{{10}{13}}
\newlabel{eq:PID_ideal3}{{11}{13}}
\newlabel{eq:PID_ideal4}{{12}{13}}
\@writefile{lof}{\contentsline {figure}{\numberline {9}{\ignorespaces 理想PID制御のブロック図\relax }}{13}}
\newlabel{pid_ideal_block}{{9}{13}}
\citation{実用PIDに向けての工夫その１}
\@writefile{lof}{\contentsline {figure}{\numberline {10}{\ignorespaces 実用PID制御のブロック図\relax }}{14}}
\newlabel{pid_practice_block}{{10}{14}}
\newlabel{eq:PID_practice4}{{13}{14}}
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces 実用PID制御のブロック図(伝達関数での表現)\relax }}{14}}
\newlabel{pid_practice_block2}{{11}{14}}
\newlabel{eq:D_practice}{{14}{14}}
\newlabel{eq:D_practice1}{{15}{14}}
\newlabel{eq:D_practice2}{{16}{14}}
\bibstyle{IEEEtran}
\bibdata{/Users/t-adachi/Documents/study/Bibliography/bib/hpt_core_network/myBib/LABbiblio,/Users/t-adachi/Documents/study/Bibliography/bib/hpt_core_network/Study_Group_Bibtex/bib/hptCoreNetwork_Study}
\bibcite{実用PIDに向けての工夫その１}{1}
\newlabel{eq:PID_practice5}{{17}{15}}
\@writefile{toc}{\contentsline {section}{\numberline {5}今後の予定}{15}}
\@writefile{toc}{\contentsline {section}{参考文献}{15}}
\@writefile{toc}{\contentsline {section}{\numberline {6}補足}{15}}
