#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Oct 23 15:32:28 2025
# Process ID         : 30432
# Current directory  : F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/synth_1
# Command line       : vivado.exe -log udp_stack_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source udp_stack_top.tcl
# Log file           : F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/synth_1/udp_stack_top.vds
# Journal file       : F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/synth_1\vivado.jou
# Running On         : weslie
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13900HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 34074 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36221 MB
# Available Virtual  : 16977 MB
#-----------------------------------------------------------
source udp_stack_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.srcs/utils_1/imports/synth_1/udp_stack_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.srcs/utils_1/imports/synth_1/udp_stack_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top udp_stack_top -part xcvu5p-flvb2104-2-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu5p'
INFO: [Device 21-403] Loading part xcvu5p-flvb2104-2-i
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12892
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2003.867 ; gain = 344.371
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'stream_byte_fifo_full', assumed default net type 'wire' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_axis_fifo.v:237]
INFO: [Synth 8-11241] undeclared symbol 'frame_tx_axis_tready', assumed default net type 'wire' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_tx.v:205]
INFO: [Synth 8-6157] synthesizing module 'udp_stack_top' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/udp_stack_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'eth_frame_tx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_tx.v:20]
INFO: [Synth 8-6157] synthesizing module 'us_udp_tx_v1' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_udp_tx_v1.v:37]
INFO: [Synth 8-6157] synthesizing module 'axis_counter' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/axis_counter.v:19]
INFO: [Synth 8-6155] done synthesizing module 'axis_counter' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/axis_counter.v:19]
INFO: [Synth 8-6157] synthesizing module 'xpm_sync_fifo' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
	Parameter WIDTH bound to: 74 - type: integer 
	Parameter DEPTH bound to: 11 - type: integer 
	Parameter FIFO_TYPE bound to: fwft - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 74 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 74 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6155] done synthesizing module 'xpm_sync_fifo' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
INFO: [Synth 8-6157] synthesizing module 'xpm_sync_fifo__parameterized0' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter FIFO_TYPE bound to: fwft - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6155] done synthesizing module 'xpm_sync_fifo__parameterized0' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
INFO: [Synth 8-6155] done synthesizing module 'us_udp_tx_v1' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_udp_tx_v1.v:37]
INFO: [Synth 8-6157] synthesizing module 'us_ip_tx_mode' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_tx_mode.v:20]
INFO: [Synth 8-6155] done synthesizing module 'us_ip_tx_mode' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_tx_mode.v:20]
INFO: [Synth 8-6157] synthesizing module 'us_ip_tx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_tx.v:59]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_fifo' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_axis_fifo.v:20]
	Parameter TransType bound to: IP - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_sync_fifo__parameterized1' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter FIFO_TYPE bound to: fwft - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized8' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized8' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6155] done synthesizing module 'xpm_sync_fifo__parameterized1' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_fifo' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_axis_fifo.v:20]
INFO: [Synth 8-6157] synthesizing module 'xpm_sync_fifo__parameterized2' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter FIFO_TYPE bound to: fwft - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized2' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 56 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 56 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized2' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized2' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized2' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6155] done synthesizing module 'xpm_sync_fifo__parameterized2' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
INFO: [Synth 8-6155] done synthesizing module 'us_ip_tx' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_tx.v:59]
INFO: [Synth 8-6157] synthesizing module 'us_arp_tx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_arp_tx.v:34]
INFO: [Synth 8-6155] done synthesizing module 'us_arp_tx' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_arp_tx.v:34]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_mode' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/mac_tx_mode.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_mode' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/mac_tx_mode.v:20]
INFO: [Synth 8-6157] synthesizing module 'us_mac_tx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_mac_tx.v:40]
INFO: [Synth 8-6157] synthesizing module 'eth_axis_fifo__parameterized0' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_axis_fifo.v:20]
	Parameter TransType bound to: IP - type: string 
	Parameter StreamFIFOWidth bound to: 74 - type: integer 
	Parameter StreamFIFODepth bound to: 11 - type: integer 
	Parameter StreamCountWidth bound to: 16 - type: integer 
	Parameter StreamCountDepth bound to: 4 - type: integer 
	Parameter StreamWidth bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_sync_fifo__parameterized3' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter FIFO_TYPE bound to: fwft - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized3' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized9' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized9' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized10' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized10' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized11' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized11' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized3' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6155] done synthesizing module 'xpm_sync_fifo__parameterized3' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
INFO: [Synth 8-6155] done synthesizing module 'eth_axis_fifo__parameterized0' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_axis_fifo.v:20]
INFO: [Synth 8-6155] done synthesizing module 'us_mac_tx' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_mac_tx.v:40]
INFO: [Synth 8-6155] done synthesizing module 'eth_frame_tx' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_tx.v:20]
INFO: [Synth 8-6157] synthesizing module 'eth_frame_rx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:20]
INFO: [Synth 8-6157] synthesizing module 'us_mac_rx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_mac_rx.v:64]
INFO: [Synth 8-6155] done synthesizing module 'us_mac_rx' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_mac_rx.v:64]
WARNING: [Synth 8-689] width (32) of port connection 'recv_src_mac_addr' does not match port width (48) of module 'us_mac_rx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:118]
INFO: [Synth 8-6157] synthesizing module 'mac_rx_mode' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/mac_rx_mode.v:20]
INFO: [Synth 8-6155] done synthesizing module 'mac_rx_mode' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/mac_rx_mode.v:20]
WARNING: [Synth 8-689] width (32) of port connection 'rcvd_src_mac_addr' does not match port width (48) of module 'mac_rx_mode' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:133]
INFO: [Synth 8-6157] synthesizing module 'us_arp_rx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_arp_rx.v:20]
INFO: [Synth 8-6155] done synthesizing module 'us_arp_rx' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_arp_rx.v:20]
INFO: [Synth 8-6157] synthesizing module 'us_arp_table' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_arp_table.v:20]
INFO: [Synth 8-6155] done synthesizing module 'us_arp_table' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_arp_table.v:20]
INFO: [Synth 8-6157] synthesizing module 'us_ip_rx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:77]
INFO: [Synth 8-6155] done synthesizing module 'us_ip_rx' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:77]
INFO: [Synth 8-6157] synthesizing module 'us_ip_rx_mode' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx_mode.v:20]
INFO: [Synth 8-6155] done synthesizing module 'us_ip_rx_mode' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx_mode.v:20]
WARNING: [Synth 8-689] width (16) of port connection 'recv_type' does not match port width (8) of module 'us_ip_rx_mode' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:217]
INFO: [Synth 8-6157] synthesizing module 'us_udp_rx' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_udp_rx.v:18]
	Parameter FPGA_TYPE bound to: usplus - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_sync_fifo__parameterized4' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
	Parameter WIDTH bound to: 33 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter FIFO_TYPE bound to: fwft - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized4' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 256 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 33 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 33 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized4' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized4' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized4' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6155] done synthesizing module 'xpm_sync_fifo__parameterized4' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
INFO: [Synth 8-6157] synthesizing module 'xpm_sync_fifo__parameterized5' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
	Parameter WIDTH bound to: 75 - type: integer 
	Parameter DEPTH bound to: 11 - type: integer 
	Parameter FIFO_TYPE bound to: fwft - type: string 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized5' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 75 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 75 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized5' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:514]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized5' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized5' (0#1) [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6155] done synthesizing module 'xpm_sync_fifo__parameterized5' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/xpm_sync_fifo.v:18]
INFO: [Synth 8-6155] done synthesizing module 'us_udp_rx' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_udp_rx.v:18]
INFO: [Synth 8-6155] done synthesizing module 'eth_frame_rx' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/eth_frame_rx.v:20]
INFO: [Synth 8-6157] synthesizing module 'us_icmp_reply' [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_icmp_reply.v:48]
INFO: [Synth 8-6155] done synthesizing module 'us_icmp_reply' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_icmp_reply.v:48]
INFO: [Synth 8-6155] done synthesizing module 'udp_stack_top' (0#1) [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/udp_stack_top.v:20]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element ip_version_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:210]
WARNING: [Synth 8-6014] Unused sequential element ip_header_length_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:211]
WARNING: [Synth 8-6014] Unused sequential element ip_frog_offset_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:212]
WARNING: [Synth 8-6014] Unused sequential element ip_length_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:213]
WARNING: [Synth 8-6014] Unused sequential element ip_idcode_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:214]
WARNING: [Synth 8-6014] Unused sequential element ip_flag_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:215]
WARNING: [Synth 8-6014] Unused sequential element ip_tos_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:221]
WARNING: [Synth 8-6014] Unused sequential element ip_ttl_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:240]
WARNING: [Synth 8-6014] Unused sequential element ip_checksum_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_ip_rx.v:242]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element rq_icmp_checksum_reg was removed.  [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/rtl/us_icmp_reply.v:388]
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[53] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[52] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[51] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[50] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[49] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[48] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[47] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[46] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[45] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[44] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[43] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[42] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[41] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[40] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[39] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[38] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2171.969 ; gain = 512.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2171.969 ; gain = 512.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2171.969 ; gain = 512.473
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2171.969 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.srcs/constrs_1/new/timing.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx2024.2/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/udp_stack_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/udp_stack_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2289.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2289.461 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2289.461 ; gain = 629.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu5p-flvb2104-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2289.461 ; gain = 629.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_udp/udp_payload/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_ip/ip_send/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_data_fifo/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_mac/mac_send/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_rx/udp_rx/udp_data_fifo/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_rx/udp_rx/udp_length_fifo/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_ip/ip_head/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_ip/ip_stream_inst/stream_byte_fifo/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_mac/u_eth_axis_fifo/stream_byte_fifo/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_udp/udp_checkpayload/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_eth_frame_tx/tx_udp/udp_checkpacket/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2289.461 ; gain = 629.965
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'cks_state_reg' in module 'us_udp_tx_v1'
INFO: [Synth 8-802] inferred FSM for state register 'ip_state_reg' in module 'us_udp_tx_v1'
INFO: [Synth 8-802] inferred FSM for state register 'ip_send_state_reg' in module 'us_ip_tx_mode'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eth_axis_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'cks_state_reg' in module 'us_ip_tx'
INFO: [Synth 8-802] inferred FSM for state register 'ip_send_state_reg' in module 'us_ip_tx'
INFO: [Synth 8-802] inferred FSM for state register 'frame_state_reg' in module 'us_ip_tx'
INFO: [Synth 8-802] inferred FSM for state register 'arp_state_reg' in module 'us_arp_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mac_tx_mode'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'eth_axis_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'mac_state_reg' in module 'us_mac_tx'
INFO: [Synth 8-802] inferred FSM for state register 'mac_send_state_reg' in module 'us_mac_tx'
INFO: [Synth 8-802] inferred FSM for state register 'recv_state_reg' in module 'us_mac_rx'
INFO: [Synth 8-802] inferred FSM for state register 'arp_recv_state_reg' in module 'us_arp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'arp_state_reg' in module 'us_arp_table'
INFO: [Synth 8-802] inferred FSM for state register 'recv_ip_state_reg' in module 'us_ip_rx'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'recv_state_reg' in module 'us_udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'udp_send_state_reg' in module 'us_udp_rx'
INFO: [Synth 8-802] inferred FSM for state register 'icmp_recv_state_reg' in module 'us_icmp_reply'
INFO: [Synth 8-6794] RAM ("xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                          0000000
*
                 IP_IDLE |                              001 |                          0000001
                 IP_WAIT |                              010 |                          0000010
               IP_HEADER |                              011 |                          0000100
                 IP_DATA |                              100 |                          0001000
                 IP_END0 |                              101 |                          0010000
                 IP_END1 |                              110 |                          0100000
                 IP_END2 |                              111 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ip_state_reg' using encoding 'sequential' in module 'us_udp_tx_v1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                CKS_IDLE |                            00010 |                             0001
              CKS_LENGTH |                            00100 |                             0010
              CKS_PACKET |                            01000 |                             0100
                CKS_ENDL |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cks_state_reg' using encoding 'one-hot' in module 'us_udp_tx_v1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                             0000
*
            IP_SEND_IDLE |                             0010 |                             0001
             IP_SEND_UDP |                             0100 |                             0100
            IP_SEND_ICMP |                             1000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ip_send_state_reg' using encoding 'one-hot' in module 'us_ip_tx_mode'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                  STREAM |                             0010 |                             0010
              STREAM_END |                             0100 |                             0100
         STREAM_END_WAIT |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'eth_axis_fifo'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized2:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=56) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                           000000
*
         FRAME_SEND_IDLE |                              010 |                           000001
         FRAME_SEND_DATA |                              100 |                           000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'frame_state_reg' using encoding 'one-hot' in module 'us_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                CKS_IDLE |                            00010 |                             0001
                CKS_GEN0 |                            00100 |                             0010
                CKS_GEN1 |                            01000 |                             0100
                CKS_ENDL |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cks_state_reg' using encoding 'one-hot' in module 'us_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                         00000000
*
            IP_SEND_IDLE |                             0001 |                         00000001
            IP_SEND_WAIT |                             1000 |                         00000010
         IP_SEND_HEADER0 |                             0111 |                         00000100
         IP_SEND_HEADER1 |                             0110 |                         00001000
         IP_SEND_HEADER2 |                             0101 |                         00010000
           IP_SEND_DATA0 |                             0100 |                         00100000
           IP_SEND_DATA1 |                             0011 |                         01000000
            IP_SEND_ENDL |                             0010 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ip_send_state_reg' using encoding 'sequential' in module 'us_ip_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0000 |                        000000000
*
                ARP_IDLE |                             0001 |                        000000001
             ARP_REQUEST |                             0101 |                        000000010
               ARP_REPLY |                             0010 |                        000000100
            ARP_TX_DATA0 |                             0011 |                        000001000
            ARP_TX_DATA1 |                             1000 |                        000010000
            ARP_TX_DATA2 |                             1001 |                        000100000
            ARP_TX_DATA3 |                             0110 |                        001000000
                ARP_ENDL |                             0111 |                        100000000
             ARP_TIMEOUT |                             0100 |                        010000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arp_state_reg' using encoding 'sequential' in module 'us_arp_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                     ARP |                              010 |                              010
                      IP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'mac_tx_mode'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized3:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                  STREAM |                             0010 |                             0010
              STREAM_END |                             0100 |                             0100
         STREAM_END_WAIT |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'eth_axis_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
*
           MAC_SEND_IDLE |                              010 |                               01
           MAC_SEND_DATA |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mac_send_state_reg' using encoding 'one-hot' in module 'us_mac_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                      00000000001 |                      00000000000
*
          MAC_FRAME_IDLE |                      00000000010 |                      00000000001
          MAC_FRAME_WAIT |                      00000000100 |                      00000000010
       MAC_FRAME_HEADER0 |                      10000000000 |                      00000000100
       MAC_FRAME_HEADER1 |                      00010000000 |                      00000001000
       MAC_FRAME_PAYLOAD |                      00000001000 |                      00000100000
          MAC_FRAME_LAST |                      00001000000 |                      00001000000
      MAC_FRAME_PADDING0 |                      00000010000 |                      00010000000
      MAC_FRAME_PADDING1 |                      00100000000 |                      00100000000
      MAC_FRAME_PADDING2 |                      01000000000 |                      01000000000
          MAC_FRAME_ENDL |                      00000100000 |                      10000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mac_state_reg' using encoding 'one-hot' in module 'us_mac_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                            00000
*
          RECV_MAC_DATA0 |                           000010 |                            00001
          RECV_MAC_DATA1 |                           100000 |                            00010
            RECV_PAYLOAD |                           010000 |                            00100
               RECV_GOOD |                           001000 |                            01000
               RECV_FAIL |                           000100 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'recv_state_reg' using encoding 'one-hot' in module 'us_mac_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                       0000000001 |                       0000000000
*
          ARP_RECV_DATA0 |                       0000000010 |                       0000000001
          ARP_RECV_DATA1 |                       1000000000 |                       0000000010
          ARP_RECV_DATA2 |                       0010000000 |                       0000000100
          ARP_RECV_DATA3 |                       0000000100 |                       0000001000
           ARP_RECV_DATA |                       0000001000 |                       0000010000
           ARP_RECV_GOOD |                       0000010000 |                       0000100000
         ARP_RCV_REQUEST |                       0100000000 |                       0010000000
           ARP_RCV_REPLY |                       0001000000 |                       0100000000
           ARP_RECV_FAIL |                       0000100000 |                       0001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arp_recv_state_reg' using encoding 'one-hot' in module 'us_arp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
*
                ARP_IDLE |                               01 |                              001
                 ARP_REQ |                               10 |                              010
                 ARP_END |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arp_state_reg' using encoding 'sequential' in module 'us_arp_table'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
         RECV_IP_HEADER0 |                              001 |                           000001
         RECV_IP_HEADER1 |                              110 |                           000010
         RECV_IP_HEADER2 |                              101 |                           000100
         RECV_IP_PAYLOAD |                              100 |                           001000
            RECV_IP_FAIL |                              010 |                           100000
            RECV_IP_GOOD |                              011 |                           010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'recv_ip_state_reg' using encoding 'sequential' in module 'us_ip_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized4'
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-6794] RAM ("xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 1 will be used for URAM '"xpm_memory_base__parameterized5:/gen_wr_a.gen_word_narrow.mem_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                             0000
*
           UDP_SEND_IDLE |                              010 |                             0001
        UDP_SEND_PAYLOAD |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'udp_send_state_reg' using encoding 'one-hot' in module 'us_udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
         UDP_RECV_HEADER |                            00010 |                             0001
        UDP_RECV_PAYLOAD |                            10000 |                             0010
         UDP_RECV_FAILED |                            00100 |                             1000
        UDP_RECV_SUCCESS |                            01000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'recv_state_reg' using encoding 'one-hot' in module 'us_udp_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000001 |                          0000000
*
             RECV_HEADER |                         00000010 |                          0000001
               RECV_DATA |                         10000000 |                          0000010
               RECV_GOOD |                         01000000 |                          0000100
             SEND_HEADER |                         00010000 |                          0010000
               SEND_DATA |                         00001000 |                          0100000
               RECV_FAIL |                         00100000 |                          0001000
               FRAME_BAD |                         00000100 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icmp_recv_state_reg' using encoding 'one-hot' in module 'us_icmp_reply'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.461 ; gain = 629.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 71    
	   2 Input   16 Bit       Adders := 85    
	   4 Input   12 Bit       Adders := 28    
	   2 Input   12 Bit       Adders := 7     
	   4 Input   11 Bit       Adders := 21    
	   3 Input   11 Bit       Adders := 7     
	   4 Input    9 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   4 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 2     
	   4 Input    7 Bit       Adders := 12    
	   2 Input    7 Bit       Adders := 4     
	   4 Input    6 Bit       Adders := 9     
	   3 Input    6 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   4 Input    2 Bit       Adders := 13    
+---Registers : 
	               80 Bit    Registers := 1     
	               75 Bit    Registers := 2     
	               74 Bit    Registers := 16    
	               64 Bit    Registers := 21    
	               56 Bit    Registers := 3     
	               48 Bit    Registers := 8     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 17    
	               16 Bit    Registers := 89    
	               12 Bit    Registers := 35    
	               11 Bit    Registers := 28    
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 36    
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 27    
	                1 Bit    Registers := 298   
+---RAMs : 
	             150K Bit	(2048 X 75 bit)          RAMs := 1     
	             148K Bit	(2048 X 74 bit)          RAMs := 6     
	               8K Bit	(256 X 32 bit)          RAMs := 1     
	               8K Bit	(256 X 33 bit)          RAMs := 1     
	               3K Bit	(64 X 56 bit)          RAMs := 1     
	               2K Bit	(64 X 32 bit)          RAMs := 2     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   74 Bit        Muxes := 8     
	   6 Input   74 Bit        Muxes := 1     
	   9 Input   74 Bit        Muxes := 1     
	   3 Input   64 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 7     
	   5 Input   64 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 3     
	   3 Input   48 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 7     
	   3 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 29    
	   3 Input   16 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 8     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 15    
	   3 Input    9 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 28    
	   9 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 2     
	   8 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 5     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 9     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 18    
	   5 Input    5 Bit        Muxes := 3     
	   3 Input    5 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 29    
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 4     
	   9 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 20    
	   3 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 420   
	   4 Input    2 Bit        Muxes := 92    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 184   
	   4 Input    1 Bit        Muxes := 26    
	   3 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3474 (col length:120)
BRAMs: 2048 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "xpm_fifo_sync__parameterized0:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "xpm_fifo_sync__parameterized0:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_eth_frame_tx/tx_ip/\ip_head/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=56) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_eth_frame_tx/tx_mac/\u_eth_axis_fifo/stream_byte_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-6904] The RAM "xpm_fifo_sync__parameterized0:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("u_eth_frame_tx/\tx_ip/ip_stream_inst/stream_byte_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-6904] The RAM "u_eth_frame_tx/\tx_ip/ip_head/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=56) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "u_eth_frame_tx/\tx_mac/u_eth_axis_fifo/stream_byte_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" of size (depth=16 x width=32) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("u_eth_frame_rx/udp_rx/\udp_length_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is too shallow (depth = 256) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7124] RAM ("u_eth_frame_rx/udp_rx/\udp_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
WARNING: [Synth 8-3332] Sequential element (tx_udp/FSM_onehot_cks_state_reg[0]) is unused and will be removed from module eth_frame_tx.
WARNING: [Synth 8-3332] Sequential element (tx_ip_mode/FSM_onehot_ip_send_state_reg[0]) is unused and will be removed from module eth_frame_tx.
WARNING: [Synth 8-3332] Sequential element (tx_ip/FSM_onehot_frame_state_reg[0]) is unused and will be removed from module eth_frame_tx.
WARNING: [Synth 8-3332] Sequential element (tx_ip/FSM_onehot_cks_state_reg[0]) is unused and will be removed from module eth_frame_tx.
WARNING: [Synth 8-3332] Sequential element (tx_mac/FSM_onehot_mac_send_state_reg[0]) is unused and will be removed from module eth_frame_tx.
WARNING: [Synth 8-3332] Sequential element (tx_mac/FSM_onehot_mac_state_reg[0]) is unused and will be removed from module eth_frame_tx.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_recv_state_reg[0]) is unused and will be removed from module us_mac_rx.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_arp_recv_state_reg[0]) is unused and will be removed from module us_arp_rx.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_udp_send_state_reg[0]) is unused and will be removed from module us_udp_rx.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_recv_state_reg[0]) is unused and will be removed from module us_udp_rx.
WARNING: [Synth 8-3332] Sequential element (u_us_icmp_reply/FSM_onehot_icmp_recv_state_reg[0]) is unused and will be removed from module udp_stack_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2289.461 ; gain = 629.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|u_eth_frame_tx/\tx_ip/ip_stream_inst/stream_byte_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|u_eth_frame_rx/udp_rx/\udp_length_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                 | gen_wr_a.gen_word_narrow.mem_reg | 256 x 33(READ_FIRST)   | W |   | 256 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|u_eth_frame_rx/udp_rx/\udp_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 75(READ_FIRST)   | W |   | 2 K x 75(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|xpm_fifo_sync:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                                             | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|Module Name                                                                                                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|xpm_fifo_sync__parameterized0:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 32              | RAM64M8 x 5   | 
|xpm_fifo_sync__parameterized0:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 32              | RAM64M8 x 5   | 
|u_eth_frame_tx/\tx_ip/ip_head/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                            | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 56              | RAM64M8 x 8   | 
|u_eth_frame_tx/\tx_mac/u_eth_axis_fifo/stream_byte_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2745.039 ; gain = 1085.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "u_eth_frame_tx/\tx_udp/udp_payload/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("u_eth_frame_tx/\tx_udp/udp_payload/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "u_eth_frame_tx/\tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("u_eth_frame_tx/\tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "u_eth_frame_tx/\tx_ip/ip_send/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("u_eth_frame_tx/\tx_ip/ip_send/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "u_eth_frame_tx/\tx_mac/u_eth_axis_fifo/stream_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("u_eth_frame_tx/\tx_mac/u_eth_axis_fifo/stream_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "u_eth_frame_tx/\tx_mac/mac_send/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("u_eth_frame_tx/\tx_mac/mac_send/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "u_eth_frame_rx/udp_rx/\udp_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("u_eth_frame_rx/udp_rx/\udp_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /gen_wr_a.gen_word_narrow.mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-5556] The block RAM "\u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7124] RAM ("\u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg ") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2785.652 ; gain = 1126.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|u_eth_frame_tx/\tx_udp/udp_payload/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                       | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|u_eth_frame_tx/\tx_ip/ip_stream_inst/stream_byte_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg | 256 x 32(READ_FIRST)   | W |   | 256 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|u_eth_frame_tx/\tx_ip/ip_stream_inst/stream_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst    | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|u_eth_frame_tx/\tx_ip/ip_send/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                            | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|u_eth_frame_tx/\tx_mac/u_eth_axis_fifo/stream_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|u_eth_frame_tx/\tx_mac/mac_send/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                          | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|u_eth_frame_rx/udp_rx/\udp_length_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                   | gen_wr_a.gen_word_narrow.mem_reg | 256 x 33(READ_FIRST)   | W |   | 256 x 33(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      |                 | 
|u_eth_frame_rx/udp_rx/\udp_data_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                     | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 75(READ_FIRST)   | W |   | 2 K x 75(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
|\u_us_icmp_reply/icmp_payload/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                            | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 74(READ_FIRST)   | W |   | 2 K x 74(WRITE_FIRST)  |   | R | Port A and B     | 1      | 4      | 2,2,1           | 
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|Module Name                                                                                                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives    | 
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+
|xpm_fifo_sync__parameterized0:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 32              | RAM64M8 x 5   | 
|xpm_fifo_sync__parameterized0:/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                               | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 32              | RAM64M8 x 5   | 
|u_eth_frame_tx/\tx_ip/ip_head/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                            | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 56              | RAM64M8 x 8   | 
|u_eth_frame_tx/\tx_mac/u_eth_axis_fifo/stream_byte_fifo/xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M16 x 3  | 
+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2818.039 ; gain = 1158.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2992.086 ; gain = 1332.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2992.086 ; gain = 1332.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2992.086 ; gain = 1332.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2992.086 ; gain = 1332.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2992.086 ; gain = 1332.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2992.086 ; gain = 1332.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|udp_stack_top | u_eth_frame_rx/udp_rx/delay_line[2].udp_tuser_dly_reg[2]    | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|udp_stack_top | u_eth_frame_rx/udp_rx/delay_line[3].udp_tkeep_dly_reg[3][7] | 5      | 72    | YES          | NO                 | YES               | 72     | 0       | 
+--------------+-------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY8   |   377|
|3     |LUT1     |   155|
|4     |LUT2     |  1526|
|5     |LUT3     |   216|
|6     |LUT4     |   525|
|7     |LUT5     |   599|
|8     |LUT6     |  1114|
|9     |RAM32M16 |     2|
|10    |RAM64M8  |    18|
|11    |RAMB18E2 |     9|
|13    |RAMB36E2 |    28|
|15    |SRL16E   |    74|
|16    |FDRE     |  4471|
|17    |FDSE     |   230|
|18    |IBUF     |   298|
|19    |OBUF     |   151|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2992.086 ; gain = 1332.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 403 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2992.086 ; gain = 1215.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2992.086 ; gain = 1332.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2992.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 697 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2992.086 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 320 instances were transformed.
  BUFG => BUFGCE: 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 298 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 2 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 18 instances

Synth Design complete | Checksum: 57df4966
INFO: [Common 17-83] Releasing license: Synthesis
264 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2992.086 ; gain = 2366.762
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2992.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/AMD_Ultrascale_Flow/udp_10Gbps_stack/example/EAP_5P_PCIe/fpga.runs/synth_1/udp_stack_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file udp_stack_top_utilization_synth.rpt -pb udp_stack_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 23 15:33:19 2025...
