

================================================================
== Vitis HLS Report for 'node4'
================================================================
* Date:           Tue Sep 24 20:57:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.494 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  1.738 us|  1.738 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop18_loop19  |      520|      520|        10|          1|          1|   512|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       81|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     8|     1272|      792|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      135|    -|
|Register             |        -|     -|      421|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     8|     1693|     1008|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U2565  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2566  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2567  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2568  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0|   8| 1272|  792|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln133_fu_213_p2                |         +|   0|  0|  17|          10|           1|
    |add_ln134_fu_244_p2                |         +|   0|  0|  14|           7|           1|
    |ap_condition_317                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln133_fu_207_p2               |      icmp|   0|  0|  18|          10|          11|
    |icmp_ln134_fu_222_p2               |      icmp|   0|  0|  15|           7|           8|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter9  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |select_ln133_fu_228_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  81|          40|          28|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_v49_load             |   9|          2|    7|         14|
    |indvar_flatten_fu_70                  |   9|          2|   10|         20|
    |real_start                            |   9|          2|    1|          2|
    |v187_0_blk_n                          |   9|          2|    1|          2|
    |v187_1_blk_n                          |   9|          2|    1|          2|
    |v187_2_blk_n                          |   9|          2|    1|          2|
    |v187_3_blk_n                          |   9|          2|    1|          2|
    |v188_0_blk_n                          |   9|          2|    1|          2|
    |v188_1_blk_n                          |   9|          2|    1|          2|
    |v188_2_blk_n                          |   9|          2|    1|          2|
    |v188_3_blk_n                          |   9|          2|    1|          2|
    |v49_fu_66                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 135|         30|   45|         90|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_70              |  10|   0|   10|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v179_0_load_reg_351               |  32|   0|   32|          0|
    |v179_1_load_reg_361               |  32|   0|   32|          0|
    |v179_2_load_reg_371               |  32|   0|   32|          0|
    |v179_3_load_reg_381               |  32|   0|   32|          0|
    |v188_0_read_reg_346               |  32|   0|   32|          0|
    |v188_1_read_reg_356               |  32|   0|   32|          0|
    |v188_2_read_reg_366               |  32|   0|   32|          0|
    |v188_3_read_reg_376               |  32|   0|   32|          0|
    |v49_fu_66                         |   7|   0|    7|          0|
    |v54_1_reg_431                     |  32|   0|   32|          0|
    |v54_2_reg_436                     |  32|   0|   32|          0|
    |v54_3_reg_441                     |  32|   0|   32|          0|
    |v54_reg_426                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 421|   0|  421|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|         node4|  return value|
|start_full_n           |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|         node4|  return value|
|start_out              |  out|    1|  ap_ctrl_hs|         node4|  return value|
|start_write            |  out|    1|  ap_ctrl_hs|         node4|  return value|
|v188_0_dout            |   in|   32|     ap_fifo|        v188_0|       pointer|
|v188_0_num_data_valid  |   in|   10|     ap_fifo|        v188_0|       pointer|
|v188_0_fifo_cap        |   in|   10|     ap_fifo|        v188_0|       pointer|
|v188_0_empty_n         |   in|    1|     ap_fifo|        v188_0|       pointer|
|v188_0_read            |  out|    1|     ap_fifo|        v188_0|       pointer|
|v188_1_dout            |   in|   32|     ap_fifo|        v188_1|       pointer|
|v188_1_num_data_valid  |   in|   10|     ap_fifo|        v188_1|       pointer|
|v188_1_fifo_cap        |   in|   10|     ap_fifo|        v188_1|       pointer|
|v188_1_empty_n         |   in|    1|     ap_fifo|        v188_1|       pointer|
|v188_1_read            |  out|    1|     ap_fifo|        v188_1|       pointer|
|v188_2_dout            |   in|   32|     ap_fifo|        v188_2|       pointer|
|v188_2_num_data_valid  |   in|   10|     ap_fifo|        v188_2|       pointer|
|v188_2_fifo_cap        |   in|   10|     ap_fifo|        v188_2|       pointer|
|v188_2_empty_n         |   in|    1|     ap_fifo|        v188_2|       pointer|
|v188_2_read            |  out|    1|     ap_fifo|        v188_2|       pointer|
|v188_3_dout            |   in|   32|     ap_fifo|        v188_3|       pointer|
|v188_3_num_data_valid  |   in|   10|     ap_fifo|        v188_3|       pointer|
|v188_3_fifo_cap        |   in|   10|     ap_fifo|        v188_3|       pointer|
|v188_3_empty_n         |   in|    1|     ap_fifo|        v188_3|       pointer|
|v188_3_read            |  out|    1|     ap_fifo|        v188_3|       pointer|
|v187_0_din             |  out|   32|     ap_fifo|        v187_0|       pointer|
|v187_0_num_data_valid  |   in|   10|     ap_fifo|        v187_0|       pointer|
|v187_0_fifo_cap        |   in|   10|     ap_fifo|        v187_0|       pointer|
|v187_0_full_n          |   in|    1|     ap_fifo|        v187_0|       pointer|
|v187_0_write           |  out|    1|     ap_fifo|        v187_0|       pointer|
|v187_1_din             |  out|   32|     ap_fifo|        v187_1|       pointer|
|v187_1_num_data_valid  |   in|   10|     ap_fifo|        v187_1|       pointer|
|v187_1_fifo_cap        |   in|   10|     ap_fifo|        v187_1|       pointer|
|v187_1_full_n          |   in|    1|     ap_fifo|        v187_1|       pointer|
|v187_1_write           |  out|    1|     ap_fifo|        v187_1|       pointer|
|v187_2_din             |  out|   32|     ap_fifo|        v187_2|       pointer|
|v187_2_num_data_valid  |   in|   10|     ap_fifo|        v187_2|       pointer|
|v187_2_fifo_cap        |   in|   10|     ap_fifo|        v187_2|       pointer|
|v187_2_full_n          |   in|    1|     ap_fifo|        v187_2|       pointer|
|v187_2_write           |  out|    1|     ap_fifo|        v187_2|       pointer|
|v187_3_din             |  out|   32|     ap_fifo|        v187_3|       pointer|
|v187_3_num_data_valid  |   in|   10|     ap_fifo|        v187_3|       pointer|
|v187_3_fifo_cap        |   in|   10|     ap_fifo|        v187_3|       pointer|
|v187_3_full_n          |   in|    1|     ap_fifo|        v187_3|       pointer|
|v187_3_write           |  out|    1|     ap_fifo|        v187_3|       pointer|
|v179_0_address0        |  out|    6|   ap_memory|        v179_0|         array|
|v179_0_ce0             |  out|    1|   ap_memory|        v179_0|         array|
|v179_0_q0              |   in|   32|   ap_memory|        v179_0|         array|
|v179_1_address0        |  out|    6|   ap_memory|        v179_1|         array|
|v179_1_ce0             |  out|    1|   ap_memory|        v179_1|         array|
|v179_1_q0              |   in|   32|   ap_memory|        v179_1|         array|
|v179_2_address0        |  out|    6|   ap_memory|        v179_2|         array|
|v179_2_ce0             |  out|    1|   ap_memory|        v179_2|         array|
|v179_2_q0              |   in|   32|   ap_memory|        v179_2|         array|
|v179_3_address0        |  out|    6|   ap_memory|        v179_3|         array|
|v179_3_ce0             |  out|    1|   ap_memory|        v179_3|         array|
|v179_3_q0              |   in|   32|   ap_memory|        v179_3|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

