{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 08 13:32:44 2007 " "Info: Processing started: Sat Sep 08 13:32:44 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off st2soc -c st2soc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "tool rtl/easy_charlcd.v(12) " "Warning (10335): Unrecognized synthesis attribute \"tool\" at rtl/easy_charlcd.v(12)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/easy_charlcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/easy_charlcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 easy_charlcd " "Info: Found entity 1: easy_charlcd" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 94 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "easy_charlcd " "Info: Elaborating entity \"easy_charlcd\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_i easy_charlcd.v(119) " "Warning (10036): Verilog HDL or VHDL warning at easy_charlcd.v(119): object \"reg_i\" assigned a value but never read" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_j easy_charlcd.v(120) " "Warning (10036): Verilog HDL or VHDL warning at easy_charlcd.v(120): object \"reg_j\" assigned a value but never read" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 easy_charlcd.v(176) " "Warning (10230): Verilog HDL assignment warning at easy_charlcd.v(176): truncated value with size 32 to match size of target (24)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 easy_charlcd.v(183) " "Warning (10230): Verilog HDL assignment warning at easy_charlcd.v(183): truncated value with size 32 to match size of target (16)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "resetn easy_charlcd.v(254) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(254): variable \"resetn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_pwron easy_charlcd.v(259) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(259): variable \"mode_pwron\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_fnset easy_charlcd.v(260) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(260): variable \"mode_fnset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_onoff easy_charlcd.v(261) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(261): variable \"mode_onoff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 261 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr1 easy_charlcd.v(262) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(262): variable \"mode_entr1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr2 easy_charlcd.v(263) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(263): variable \"mode_entr2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_entr3 easy_charlcd.v(264) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(264): variable \"mode_entr3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 264 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta1 easy_charlcd.v(265) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(265): variable \"mode_seta1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr1st easy_charlcd.v(266) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(266): variable \"mode_wr1st\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(269) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(269): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 269 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(270) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(270): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(271) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(271): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 271 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_a easy_charlcd.v(272) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(272): variable \"reg_a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(273) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(273): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 273 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(274) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(274): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(275) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(275): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 275 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_b easy_charlcd.v(276) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(276): variable \"reg_b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(277) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(277): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 277 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(278) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(278): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(279) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(279): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_c easy_charlcd.v(280) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(280): variable \"reg_c\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(281) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(281): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(282) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(282): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(283) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(283): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_d easy_charlcd.v(284) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(284): variable \"reg_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "easy_charlcd.v(268) " "Warning (10270): Verilog HDL Case Statement warning at easy_charlcd.v(268): incomplete case statement has no default case item" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_seta2 easy_charlcd.v(288) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(288): variable \"mode_seta2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_wr2nd easy_charlcd.v(289) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(289): variable \"mode_wr2nd\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(292) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(292): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(293) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(293): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(294) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(294): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_e easy_charlcd.v(295) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(295): variable \"reg_e\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(296) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(296): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(297) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(297): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(298) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(298): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_f easy_charlcd.v(299) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(299): variable \"reg_f\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(300) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(300): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(301) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(301): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(302) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(302): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_g easy_charlcd.v(303) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(303): variable \"reg_g\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(304) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(304): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(305) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(305): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(306) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(306): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reg_h easy_charlcd.v(307) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(307): variable \"reg_h\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "easy_charlcd.v(291) " "Warning (10270): Verilog HDL Case Statement warning at easy_charlcd.v(291): incomplete case statement has no default case item" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_delay easy_charlcd.v(311) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(311): variable \"mode_delay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 311 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode_actcm easy_charlcd.v(312) " "Warning (10235): Verilog HDL Always Construct warning at easy_charlcd.v(312): variable \"mode_actcm\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "easy_charlcd.v(258) " "Warning (10763): Verilog HDL warning at easy_charlcd.v(258): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set_data easy_charlcd.v(252) " "Warning (10240): Verilog HDL Always Construct warning at easy_charlcd.v(252): inferring latch(es) for variable \"set_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[0\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[0\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[1\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[1\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[2\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[2\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[3\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[3\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[4\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[4\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[5\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[5\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[6\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[6\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[7\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[7\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[8\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[8\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_data\[9\] easy_charlcd.v(252) " "Info (10041): Inferred latch for \"set_data\[9\]\" at easy_charlcd.v(252)" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[0\] data_in GND " "Warning: Reduced register \"reg_h\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[1\] data_in GND " "Warning: Reduced register \"reg_h\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[2\] data_in GND " "Warning: Reduced register \"reg_h\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[3\] data_in GND " "Warning: Reduced register \"reg_h\[3\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[4\] data_in GND " "Warning: Reduced register \"reg_h\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[6\] data_in GND " "Warning: Reduced register \"reg_h\[6\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[7\] data_in GND " "Warning: Reduced register \"reg_h\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[8\] data_in GND " "Warning: Reduced register \"reg_h\[8\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[12\] data_in GND " "Warning: Reduced register \"reg_h\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[14\] data_in GND " "Warning: Reduced register \"reg_h\[14\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[15\] data_in GND " "Warning: Reduced register \"reg_h\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[16\] data_in GND " "Warning: Reduced register \"reg_h\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[17\] data_in GND " "Warning: Reduced register \"reg_h\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[19\] data_in GND " "Warning: Reduced register \"reg_h\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[20\] data_in GND " "Warning: Reduced register \"reg_h\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[23\] data_in GND " "Warning: Reduced register \"reg_h\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[24\] data_in GND " "Warning: Reduced register \"reg_h\[24\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[25\] data_in GND " "Warning: Reduced register \"reg_h\[25\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[27\] data_in GND " "Warning: Reduced register \"reg_h\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_h\[31\] data_in GND " "Warning: Reduced register \"reg_h\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[0\] data_in GND " "Warning: Reduced register \"reg_g\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[1\] data_in GND " "Warning: Reduced register \"reg_g\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[4\] data_in GND " "Warning: Reduced register \"reg_g\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[7\] data_in GND " "Warning: Reduced register \"reg_g\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[8\] data_in GND " "Warning: Reduced register \"reg_g\[8\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[9\] data_in GND " "Warning: Reduced register \"reg_g\[9\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[10\] data_in GND " "Warning: Reduced register \"reg_g\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[11\] data_in GND " "Warning: Reduced register \"reg_g\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[12\] data_in GND " "Warning: Reduced register \"reg_g\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[14\] data_in GND " "Warning: Reduced register \"reg_g\[14\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[15\] data_in GND " "Warning: Reduced register \"reg_g\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[16\] data_in GND " "Warning: Reduced register \"reg_g\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[17\] data_in GND " "Warning: Reduced register \"reg_g\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[20\] data_in GND " "Warning: Reduced register \"reg_g\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[22\] data_in GND " "Warning: Reduced register \"reg_g\[22\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[23\] data_in GND " "Warning: Reduced register \"reg_g\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[24\] data_in GND " "Warning: Reduced register \"reg_g\[24\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[28\] data_in GND " "Warning: Reduced register \"reg_g\[28\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[30\] data_in GND " "Warning: Reduced register \"reg_g\[30\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_g\[31\] data_in GND " "Warning: Reduced register \"reg_g\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[4\] data_in GND " "Warning: Reduced register \"reg_f\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[7\] data_in GND " "Warning: Reduced register \"reg_f\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[10\] data_in GND " "Warning: Reduced register \"reg_f\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[11\] data_in GND " "Warning: Reduced register \"reg_f\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[12\] data_in GND " "Warning: Reduced register \"reg_f\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[13\] data_in GND " "Warning: Reduced register \"reg_f\[13\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[15\] data_in GND " "Warning: Reduced register \"reg_f\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[16\] data_in GND " "Warning: Reduced register \"reg_f\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[17\] data_in GND " "Warning: Reduced register \"reg_f\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[18\] data_in GND " "Warning: Reduced register \"reg_f\[18\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[19\] data_in GND " "Warning: Reduced register \"reg_f\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[20\] data_in GND " "Warning: Reduced register \"reg_f\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[22\] data_in GND " "Warning: Reduced register \"reg_f\[22\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[23\] data_in GND " "Warning: Reduced register \"reg_f\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[26\] data_in GND " "Warning: Reduced register \"reg_f\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[27\] data_in GND " "Warning: Reduced register \"reg_f\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_f\[31\] data_in GND " "Warning: Reduced register \"reg_f\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[0\] data_in GND " "Warning: Reduced register \"reg_e\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[4\] data_in GND " "Warning: Reduced register \"reg_e\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[7\] data_in GND " "Warning: Reduced register \"reg_e\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[9\] data_in GND " "Warning: Reduced register \"reg_e\[9\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[10\] data_in GND " "Warning: Reduced register \"reg_e\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[12\] data_in GND " "Warning: Reduced register \"reg_e\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[15\] data_in GND " "Warning: Reduced register \"reg_e\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[17\] data_in GND " "Warning: Reduced register \"reg_e\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[19\] data_in GND " "Warning: Reduced register \"reg_e\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[23\] data_in GND " "Warning: Reduced register \"reg_e\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[24\] data_in GND " "Warning: Reduced register \"reg_e\[24\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[25\] data_in GND " "Warning: Reduced register \"reg_e\[25\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[26\] data_in GND " "Warning: Reduced register \"reg_e\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[28\] data_in GND " "Warning: Reduced register \"reg_e\[28\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[29\] data_in GND " "Warning: Reduced register \"reg_e\[29\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_e\[31\] data_in GND " "Warning: Reduced register \"reg_e\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[0\] data_in GND " "Warning: Reduced register \"reg_d\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[2\] data_in GND " "Warning: Reduced register \"reg_d\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[4\] data_in GND " "Warning: Reduced register \"reg_d\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[5\] data_in GND " "Warning: Reduced register \"reg_d\[5\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[7\] data_in GND " "Warning: Reduced register \"reg_d\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[9\] data_in GND " "Warning: Reduced register \"reg_d\[9\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[11\] data_in GND " "Warning: Reduced register \"reg_d\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[12\] data_in GND " "Warning: Reduced register \"reg_d\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[13\] data_in GND " "Warning: Reduced register \"reg_d\[13\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[15\] data_in GND " "Warning: Reduced register \"reg_d\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[16\] data_in GND " "Warning: Reduced register \"reg_d\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[19\] data_in GND " "Warning: Reduced register \"reg_d\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[22\] data_in GND " "Warning: Reduced register \"reg_d\[22\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[23\] data_in GND " "Warning: Reduced register \"reg_d\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[24\] data_in GND " "Warning: Reduced register \"reg_d\[24\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[26\] data_in GND " "Warning: Reduced register \"reg_d\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[27\] data_in GND " "Warning: Reduced register \"reg_d\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[30\] data_in GND " "Warning: Reduced register \"reg_d\[30\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_d\[31\] data_in GND " "Warning: Reduced register \"reg_d\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[1\] data_in GND " "Warning: Reduced register \"reg_c\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[2\] data_in GND " "Warning: Reduced register \"reg_c\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[6\] data_in GND " "Warning: Reduced register \"reg_c\[6\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[7\] data_in GND " "Warning: Reduced register \"reg_c\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[9\] data_in GND " "Warning: Reduced register \"reg_c\[9\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[12\] data_in GND " "Warning: Reduced register \"reg_c\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[13\] data_in GND " "Warning: Reduced register \"reg_c\[13\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[15\] data_in GND " "Warning: Reduced register \"reg_c\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[16\] data_in GND " "Warning: Reduced register \"reg_c\[16\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[18\] data_in GND " "Warning: Reduced register \"reg_c\[18\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[19\] data_in GND " "Warning: Reduced register \"reg_c\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[21\] data_in GND " "Warning: Reduced register \"reg_c\[21\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[23\] data_in GND " "Warning: Reduced register \"reg_c\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[25\] data_in GND " "Warning: Reduced register \"reg_c\[25\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[26\] data_in GND " "Warning: Reduced register \"reg_c\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[27\] data_in GND " "Warning: Reduced register \"reg_c\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[28\] data_in GND " "Warning: Reduced register \"reg_c\[28\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[29\] data_in GND " "Warning: Reduced register \"reg_c\[29\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_c\[31\] data_in GND " "Warning: Reduced register \"reg_c\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[0\] data_in GND " "Warning: Reduced register \"reg_b\[0\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[1\] data_in GND " "Warning: Reduced register \"reg_b\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[2\] data_in GND " "Warning: Reduced register \"reg_b\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[3\] data_in GND " "Warning: Reduced register \"reg_b\[3\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[4\] data_in GND " "Warning: Reduced register \"reg_b\[4\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[6\] data_in GND " "Warning: Reduced register \"reg_b\[6\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[7\] data_in GND " "Warning: Reduced register \"reg_b\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[10\] data_in GND " "Warning: Reduced register \"reg_b\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[11\] data_in GND " "Warning: Reduced register \"reg_b\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[12\] data_in GND " "Warning: Reduced register \"reg_b\[12\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[13\] data_in GND " "Warning: Reduced register \"reg_b\[13\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[15\] data_in GND " "Warning: Reduced register \"reg_b\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[20\] data_in GND " "Warning: Reduced register \"reg_b\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[23\] data_in GND " "Warning: Reduced register \"reg_b\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[26\] data_in GND " "Warning: Reduced register \"reg_b\[26\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[27\] data_in GND " "Warning: Reduced register \"reg_b\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[29\] data_in GND " "Warning: Reduced register \"reg_b\[29\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_b\[31\] data_in GND " "Warning: Reduced register \"reg_b\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[1\] data_in GND " "Warning: Reduced register \"reg_a\[1\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[2\] data_in GND " "Warning: Reduced register \"reg_a\[2\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[7\] data_in GND " "Warning: Reduced register \"reg_a\[7\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[10\] data_in GND " "Warning: Reduced register \"reg_a\[10\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[11\] data_in GND " "Warning: Reduced register \"reg_a\[11\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[15\] data_in GND " "Warning: Reduced register \"reg_a\[15\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[17\] data_in GND " "Warning: Reduced register \"reg_a\[17\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[18\] data_in GND " "Warning: Reduced register \"reg_a\[18\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[19\] data_in GND " "Warning: Reduced register \"reg_a\[19\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[20\] data_in GND " "Warning: Reduced register \"reg_a\[20\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[23\] data_in GND " "Warning: Reduced register \"reg_a\[23\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[25\] data_in GND " "Warning: Reduced register \"reg_a\[25\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[27\] data_in GND " "Warning: Reduced register \"reg_a\[27\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[28\] data_in GND " "Warning: Reduced register \"reg_a\[28\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[29\] data_in GND " "Warning: Reduced register \"reg_a\[29\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "reg_a\[31\] data_in GND " "Warning: Reduced register \"reg_a\[31\]\" with stuck data_in port to stuck value GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[30\] reg_a\[26\] " "Info: Duplicate register \"reg_a\[30\]\" merged to single register \"reg_a\[26\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[26\] reg_a\[24\] " "Info: Duplicate register \"reg_a\[26\]\" merged to single register \"reg_a\[24\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[24\] reg_a\[22\] " "Info: Duplicate register \"reg_a\[24\]\" merged to single register \"reg_a\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[22\] reg_a\[21\] " "Info: Duplicate register \"reg_a\[22\]\" merged to single register \"reg_a\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[21\] reg_a\[16\] " "Info: Duplicate register \"reg_a\[21\]\" merged to single register \"reg_a\[16\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[16\] reg_a\[14\] " "Info: Duplicate register \"reg_a\[16\]\" merged to single register \"reg_a\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[14\] reg_a\[13\] " "Info: Duplicate register \"reg_a\[14\]\" merged to single register \"reg_a\[13\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[13\] reg_a\[12\] " "Info: Duplicate register \"reg_a\[13\]\" merged to single register \"reg_a\[12\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[12\] reg_a\[9\] " "Info: Duplicate register \"reg_a\[12\]\" merged to single register \"reg_a\[9\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[9\] reg_a\[8\] " "Info: Duplicate register \"reg_a\[9\]\" merged to single register \"reg_a\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[8\] reg_a\[6\] " "Info: Duplicate register \"reg_a\[8\]\" merged to single register \"reg_a\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[6\] reg_a\[5\] " "Info: Duplicate register \"reg_a\[6\]\" merged to single register \"reg_a\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[5\] reg_a\[4\] " "Info: Duplicate register \"reg_a\[5\]\" merged to single register \"reg_a\[4\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[4\] reg_a\[3\] " "Info: Duplicate register \"reg_a\[4\]\" merged to single register \"reg_a\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[3\] reg_a\[0\] " "Info: Duplicate register \"reg_a\[3\]\" merged to single register \"reg_a\[0\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_a\[0\] reg_b\[30\] " "Info: Duplicate register \"reg_a\[0\]\" merged to single register \"reg_b\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[30\] reg_b\[28\] " "Info: Duplicate register \"reg_b\[30\]\" merged to single register \"reg_b\[28\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[28\] reg_b\[25\] " "Info: Duplicate register \"reg_b\[28\]\" merged to single register \"reg_b\[25\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[25\] reg_b\[24\] " "Info: Duplicate register \"reg_b\[25\]\" merged to single register \"reg_b\[24\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[24\] reg_b\[22\] " "Info: Duplicate register \"reg_b\[24\]\" merged to single register \"reg_b\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[22\] reg_b\[21\] " "Info: Duplicate register \"reg_b\[22\]\" merged to single register \"reg_b\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[21\] reg_b\[19\] " "Info: Duplicate register \"reg_b\[21\]\" merged to single register \"reg_b\[19\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[19\] reg_b\[18\] " "Info: Duplicate register \"reg_b\[19\]\" merged to single register \"reg_b\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[18\] reg_b\[17\] " "Info: Duplicate register \"reg_b\[18\]\" merged to single register \"reg_b\[17\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[17\] reg_b\[16\] " "Info: Duplicate register \"reg_b\[17\]\" merged to single register \"reg_b\[16\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[16\] reg_b\[14\] " "Info: Duplicate register \"reg_b\[16\]\" merged to single register \"reg_b\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[14\] reg_b\[9\] " "Info: Duplicate register \"reg_b\[14\]\" merged to single register \"reg_b\[9\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[9\] reg_b\[8\] " "Info: Duplicate register \"reg_b\[9\]\" merged to single register \"reg_b\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[8\] reg_b\[5\] " "Info: Duplicate register \"reg_b\[8\]\" merged to single register \"reg_b\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_b\[5\] reg_c\[30\] " "Info: Duplicate register \"reg_b\[5\]\" merged to single register \"reg_c\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[30\] reg_c\[24\] " "Info: Duplicate register \"reg_c\[30\]\" merged to single register \"reg_c\[24\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[24\] reg_c\[22\] " "Info: Duplicate register \"reg_c\[24\]\" merged to single register \"reg_c\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[22\] reg_c\[20\] " "Info: Duplicate register \"reg_c\[22\]\" merged to single register \"reg_c\[20\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[20\] reg_c\[17\] " "Info: Duplicate register \"reg_c\[20\]\" merged to single register \"reg_c\[17\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[17\] reg_c\[14\] " "Info: Duplicate register \"reg_c\[17\]\" merged to single register \"reg_c\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[14\] reg_c\[11\] " "Info: Duplicate register \"reg_c\[14\]\" merged to single register \"reg_c\[11\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[11\] reg_c\[10\] " "Info: Duplicate register \"reg_c\[11\]\" merged to single register \"reg_c\[10\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[10\] reg_c\[8\] " "Info: Duplicate register \"reg_c\[10\]\" merged to single register \"reg_c\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[8\] reg_c\[5\] " "Info: Duplicate register \"reg_c\[8\]\" merged to single register \"reg_c\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[5\] reg_c\[4\] " "Info: Duplicate register \"reg_c\[5\]\" merged to single register \"reg_c\[4\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[4\] reg_c\[3\] " "Info: Duplicate register \"reg_c\[4\]\" merged to single register \"reg_c\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[3\] reg_c\[0\] " "Info: Duplicate register \"reg_c\[3\]\" merged to single register \"reg_c\[0\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_c\[0\] reg_d\[29\] " "Info: Duplicate register \"reg_c\[0\]\" merged to single register \"reg_d\[29\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[29\] reg_d\[28\] " "Info: Duplicate register \"reg_d\[29\]\" merged to single register \"reg_d\[28\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[28\] reg_d\[25\] " "Info: Duplicate register \"reg_d\[28\]\" merged to single register \"reg_d\[25\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[25\] reg_d\[21\] " "Info: Duplicate register \"reg_d\[25\]\" merged to single register \"reg_d\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[21\] reg_d\[20\] " "Info: Duplicate register \"reg_d\[21\]\" merged to single register \"reg_d\[20\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[20\] reg_d\[18\] " "Info: Duplicate register \"reg_d\[20\]\" merged to single register \"reg_d\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[18\] reg_d\[17\] " "Info: Duplicate register \"reg_d\[18\]\" merged to single register \"reg_d\[17\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[17\] reg_d\[14\] " "Info: Duplicate register \"reg_d\[17\]\" merged to single register \"reg_d\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[14\] reg_d\[10\] " "Info: Duplicate register \"reg_d\[14\]\" merged to single register \"reg_d\[10\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[10\] reg_d\[8\] " "Info: Duplicate register \"reg_d\[10\]\" merged to single register \"reg_d\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[8\] reg_d\[6\] " "Info: Duplicate register \"reg_d\[8\]\" merged to single register \"reg_d\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[6\] reg_d\[3\] " "Info: Duplicate register \"reg_d\[6\]\" merged to single register \"reg_d\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[3\] reg_d\[1\] " "Info: Duplicate register \"reg_d\[3\]\" merged to single register \"reg_d\[1\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_d\[1\] reg_e\[30\] " "Info: Duplicate register \"reg_d\[1\]\" merged to single register \"reg_e\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[30\] reg_e\[27\] " "Info: Duplicate register \"reg_e\[30\]\" merged to single register \"reg_e\[27\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[27\] reg_e\[22\] " "Info: Duplicate register \"reg_e\[27\]\" merged to single register \"reg_e\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[22\] reg_e\[21\] " "Info: Duplicate register \"reg_e\[22\]\" merged to single register \"reg_e\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[21\] reg_e\[20\] " "Info: Duplicate register \"reg_e\[21\]\" merged to single register \"reg_e\[20\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[20\] reg_e\[18\] " "Info: Duplicate register \"reg_e\[20\]\" merged to single register \"reg_e\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[18\] reg_e\[16\] " "Info: Duplicate register \"reg_e\[18\]\" merged to single register \"reg_e\[16\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[16\] reg_e\[14\] " "Info: Duplicate register \"reg_e\[16\]\" merged to single register \"reg_e\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[14\] reg_e\[13\] " "Info: Duplicate register \"reg_e\[14\]\" merged to single register \"reg_e\[13\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[13\] reg_e\[11\] " "Info: Duplicate register \"reg_e\[13\]\" merged to single register \"reg_e\[11\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[11\] reg_e\[8\] " "Info: Duplicate register \"reg_e\[11\]\" merged to single register \"reg_e\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[8\] reg_e\[6\] " "Info: Duplicate register \"reg_e\[8\]\" merged to single register \"reg_e\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[6\] reg_e\[5\] " "Info: Duplicate register \"reg_e\[6\]\" merged to single register \"reg_e\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[5\] reg_e\[3\] " "Info: Duplicate register \"reg_e\[5\]\" merged to single register \"reg_e\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[3\] reg_e\[2\] " "Info: Duplicate register \"reg_e\[3\]\" merged to single register \"reg_e\[2\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[2\] reg_e\[1\] " "Info: Duplicate register \"reg_e\[2\]\" merged to single register \"reg_e\[1\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_e\[1\] reg_f\[30\] " "Info: Duplicate register \"reg_e\[1\]\" merged to single register \"reg_f\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[30\] reg_f\[29\] " "Info: Duplicate register \"reg_f\[30\]\" merged to single register \"reg_f\[29\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[29\] reg_f\[28\] " "Info: Duplicate register \"reg_f\[29\]\" merged to single register \"reg_f\[28\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[28\] reg_f\[25\] " "Info: Duplicate register \"reg_f\[28\]\" merged to single register \"reg_f\[25\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[25\] reg_f\[24\] " "Info: Duplicate register \"reg_f\[25\]\" merged to single register \"reg_f\[24\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[24\] reg_f\[21\] " "Info: Duplicate register \"reg_f\[24\]\" merged to single register \"reg_f\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[21\] reg_f\[14\] " "Info: Duplicate register \"reg_f\[21\]\" merged to single register \"reg_f\[14\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[14\] reg_f\[9\] " "Info: Duplicate register \"reg_f\[14\]\" merged to single register \"reg_f\[9\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[9\] reg_f\[8\] " "Info: Duplicate register \"reg_f\[9\]\" merged to single register \"reg_f\[8\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[8\] reg_f\[6\] " "Info: Duplicate register \"reg_f\[8\]\" merged to single register \"reg_f\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[6\] reg_f\[5\] " "Info: Duplicate register \"reg_f\[6\]\" merged to single register \"reg_f\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[5\] reg_f\[3\] " "Info: Duplicate register \"reg_f\[5\]\" merged to single register \"reg_f\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[3\] reg_f\[2\] " "Info: Duplicate register \"reg_f\[3\]\" merged to single register \"reg_f\[2\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[2\] reg_f\[1\] " "Info: Duplicate register \"reg_f\[2\]\" merged to single register \"reg_f\[1\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[1\] reg_f\[0\] " "Info: Duplicate register \"reg_f\[1\]\" merged to single register \"reg_f\[0\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_f\[0\] reg_g\[29\] " "Info: Duplicate register \"reg_f\[0\]\" merged to single register \"reg_g\[29\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[29\] reg_g\[27\] " "Info: Duplicate register \"reg_g\[29\]\" merged to single register \"reg_g\[27\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[27\] reg_g\[26\] " "Info: Duplicate register \"reg_g\[27\]\" merged to single register \"reg_g\[26\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[26\] reg_g\[25\] " "Info: Duplicate register \"reg_g\[26\]\" merged to single register \"reg_g\[25\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[25\] reg_g\[21\] " "Info: Duplicate register \"reg_g\[25\]\" merged to single register \"reg_g\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[21\] reg_g\[19\] " "Info: Duplicate register \"reg_g\[21\]\" merged to single register \"reg_g\[19\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[19\] reg_g\[18\] " "Info: Duplicate register \"reg_g\[19\]\" merged to single register \"reg_g\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[18\] reg_g\[13\] " "Info: Duplicate register \"reg_g\[18\]\" merged to single register \"reg_g\[13\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[13\] reg_g\[6\] " "Info: Duplicate register \"reg_g\[13\]\" merged to single register \"reg_g\[6\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[6\] reg_g\[5\] " "Info: Duplicate register \"reg_g\[6\]\" merged to single register \"reg_g\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[5\] reg_g\[3\] " "Info: Duplicate register \"reg_g\[5\]\" merged to single register \"reg_g\[3\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[3\] reg_g\[2\] " "Info: Duplicate register \"reg_g\[3\]\" merged to single register \"reg_g\[2\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_g\[2\] reg_h\[30\] " "Info: Duplicate register \"reg_g\[2\]\" merged to single register \"reg_h\[30\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[30\] reg_h\[29\] " "Info: Duplicate register \"reg_h\[30\]\" merged to single register \"reg_h\[29\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[29\] reg_h\[28\] " "Info: Duplicate register \"reg_h\[29\]\" merged to single register \"reg_h\[28\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[28\] reg_h\[26\] " "Info: Duplicate register \"reg_h\[28\]\" merged to single register \"reg_h\[26\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[26\] reg_h\[22\] " "Info: Duplicate register \"reg_h\[26\]\" merged to single register \"reg_h\[22\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[22\] reg_h\[21\] " "Info: Duplicate register \"reg_h\[22\]\" merged to single register \"reg_h\[21\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[21\] reg_h\[18\] " "Info: Duplicate register \"reg_h\[21\]\" merged to single register \"reg_h\[18\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[18\] reg_h\[13\] " "Info: Duplicate register \"reg_h\[18\]\" merged to single register \"reg_h\[13\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[13\] reg_h\[11\] " "Info: Duplicate register \"reg_h\[13\]\" merged to single register \"reg_h\[11\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[11\] reg_h\[10\] " "Info: Duplicate register \"reg_h\[11\]\" merged to single register \"reg_h\[10\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[10\] reg_h\[9\] " "Info: Duplicate register \"reg_h\[10\]\" merged to single register \"reg_h\[9\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "reg_h\[9\] reg_h\[5\] " "Info: Duplicate register \"reg_h\[9\]\" merged to single register \"reg_h\[5\]\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|easy_charlcd\|lcd_mode 13 " "Info: State machine \"\|easy_charlcd\|lcd_mode\" contains 13 states" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|easy_charlcd\|lcd_mode " "Info: Selected Auto state machine encoding method for state machine \"\|easy_charlcd\|lcd_mode\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|easy_charlcd\|lcd_mode " "Info: Encoding result for state machine \"\|easy_charlcd\|lcd_mode\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "13 " "Info: Completed encoding using 13 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01100 " "Info: Encoded state bit \"lcd_mode.01100\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01011 " "Info: Encoded state bit \"lcd_mode.01011\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01010 " "Info: Encoded state bit \"lcd_mode.01010\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01000 " "Info: Encoded state bit \"lcd_mode.01000\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00111 " "Info: Encoded state bit \"lcd_mode.00111\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00110 " "Info: Encoded state bit \"lcd_mode.00110\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00101 " "Info: Encoded state bit \"lcd_mode.00101\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00100 " "Info: Encoded state bit \"lcd_mode.00100\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00011 " "Info: Encoded state bit \"lcd_mode.00011\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00010 " "Info: Encoded state bit \"lcd_mode.00010\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00001 " "Info: Encoded state bit \"lcd_mode.00001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.01001 " "Info: Encoded state bit \"lcd_mode.01001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "lcd_mode.00000 " "Info: Encoded state bit \"lcd_mode.00000\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00000 0000000000000 " "Info: State \"\|easy_charlcd\|lcd_mode.00000\" uses code string \"0000000000000\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01001 0000000000011 " "Info: State \"\|easy_charlcd\|lcd_mode.01001\" uses code string \"0000000000011\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00001 0000000000101 " "Info: State \"\|easy_charlcd\|lcd_mode.00001\" uses code string \"0000000000101\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00010 0000000001001 " "Info: State \"\|easy_charlcd\|lcd_mode.00010\" uses code string \"0000000001001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00011 0000000010001 " "Info: State \"\|easy_charlcd\|lcd_mode.00011\" uses code string \"0000000010001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00100 0000000100001 " "Info: State \"\|easy_charlcd\|lcd_mode.00100\" uses code string \"0000000100001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00101 0000001000001 " "Info: State \"\|easy_charlcd\|lcd_mode.00101\" uses code string \"0000001000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00110 0000010000001 " "Info: State \"\|easy_charlcd\|lcd_mode.00110\" uses code string \"0000010000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.00111 0000100000001 " "Info: State \"\|easy_charlcd\|lcd_mode.00111\" uses code string \"0000100000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01000 0001000000001 " "Info: State \"\|easy_charlcd\|lcd_mode.01000\" uses code string \"0001000000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01010 0010000000001 " "Info: State \"\|easy_charlcd\|lcd_mode.01010\" uses code string \"0010000000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01011 0100000000001 " "Info: State \"\|easy_charlcd\|lcd_mode.01011\" uses code string \"0100000000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|easy_charlcd\|lcd_mode.01100 1000000000001 " "Info: State \"\|easy_charlcd\|lcd_mode.01100\" uses code string \"1000000000001\"" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[9\] " "Warning: Latch set_data\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr0 " "Warning: Ports D and ENA on the latch are fed by the same signal WideOr0" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[0\] " "Warning: Latch set_data\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00110 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.00110" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[1\] " "Warning: Latch set_data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00011 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[2\] " "Warning: Latch set_data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00011 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[3\] " "Warning: Latch set_data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.00001 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[4\] " "Warning: Latch set_data\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA always2~157 " "Warning: Ports D and ENA on the latch are fed by the same signal always2~157" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[5\] " "Warning: Latch set_data\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA always2~157 " "Warning: Ports D and ENA on the latch are fed by the same signal always2~157" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[6\] " "Warning: Latch set_data\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.01001 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.01001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "set_data\[7\] " "Warning: Latch set_data\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_mode.01001 " "Warning: Ports D and ENA on the latch are fed by the same signal lcd_mode.01001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_rw GND " "Warning: Pin \"lcd_rw\" stuck at GND" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 107 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~46 " "Info: Register \"lcd_mode~46\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~47 " "Info: Register \"lcd_mode~47\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~48 " "Info: Register \"lcd_mode~48\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~49 " "Info: Register \"lcd_mode~49\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode~50 " "Info: Register \"lcd_mode~50\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "lcd_mode.00000 " "Info: Register \"lcd_mode.00000\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Info: Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "170 " "Info: Implemented 170 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 219 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 219 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 08 13:32:48 2007 " "Info: Processing ended: Sat Sep 08 13:32:48 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 08 13:32:50 2007 " "Info: Processing started: Sat Sep 08 13:32:50 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off st2soc -c st2soc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "st2soc EP2C50F672C8 " "Info: Selected device EP2C50F672C8 for design \"st2soc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Info: Device EP2C70F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS142p/nCEO~ AE24 " "Info: Pin ~LVDS142p/nCEO~ is reserved at location AE24" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcdclk (placed in PIN N1 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node lcdclk (placed in PIN N1 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00001 " "Info: Destination node lcd_mode.00001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00001 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00001 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.01001 " "Info: Destination node lcd_mode.01001" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01001 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01001 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00010 " "Info: Destination node lcd_mode.00010" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00010 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00010 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00011 " "Info: Destination node lcd_mode.00011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00011 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00100 " "Info: Destination node lcd_mode.00100" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00100 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00100 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00101 " "Info: Destination node lcd_mode.00101" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00101 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00101 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00110 " "Info: Destination node lcd_mode.00110" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00110 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00110 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.00111 " "Info: Destination node lcd_mode.00111" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00111 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.00111 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.01011 " "Info: Destination node lcd_mode.01011" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01011 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_mode.01100 " "Info: Destination node lcd_mode.01100" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01100 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_mode.01100 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdclk" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector35~170  " "Info: Automatically promoted node Selector35~170 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector35~170 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector35~170 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.892 ns register register " "Info: Estimated most critical path is register to register delay of 7.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count_lcd\[14\] 1 REG LAB_X25_Y22 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y22; Fanout = 4; REG Node = 'count_lcd\[14\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { count_lcd[14] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.370 ns) 1.188 ns Equal3~161 2 COMB LAB_X24_Y22 1 " "Info: 2: + IC(0.818 ns) + CELL(0.370 ns) = 1.188 ns; Loc. = LAB_X24_Y22; Fanout = 1; COMB Node = 'Equal3~161'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.188 ns" { count_lcd[14] Equal3~161 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.370 ns) 2.000 ns Equal3~162 3 COMB LAB_X24_Y22 16 " "Info: 3: + IC(0.442 ns) + CELL(0.370 ns) = 2.000 ns; Loc. = LAB_X24_Y22; Fanout = 16; COMB Node = 'Equal3~162'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Equal3~161 Equal3~162 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.315 ns) + CELL(0.206 ns) 3.521 ns Equal4~94 4 COMB LAB_X24_Y23 8 " "Info: 4: + IC(1.315 ns) + CELL(0.206 ns) = 3.521 ns; Loc. = LAB_X24_Y23; Fanout = 8; COMB Node = 'Equal4~94'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Equal3~162 Equal4~94 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 222 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.370 ns) 5.042 ns WideNor0~103 5 COMB LAB_X23_Y24 1 " "Info: 5: + IC(1.151 ns) + CELL(0.370 ns) = 5.042 ns; Loc. = LAB_X23_Y24; Fanout = 1; COMB Node = 'WideNor0~103'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.521 ns" { Equal4~94 WideNor0~103 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.606 ns) + CELL(0.206 ns) 5.854 ns WideNor0~101 6 COMB LAB_X23_Y24 1 " "Info: 6: + IC(0.606 ns) + CELL(0.206 ns) = 5.854 ns; Loc. = LAB_X23_Y24; Fanout = 1; COMB Node = 'WideNor0~101'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { WideNor0~103 WideNor0~101 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.624 ns) 6.666 ns WideNor0 7 COMB LAB_X23_Y24 12 " "Info: 7: + IC(0.188 ns) + CELL(0.624 ns) = 6.666 ns; Loc. = LAB_X23_Y24; Fanout = 12; COMB Node = 'WideNor0'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { WideNor0~101 WideNor0 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.206 ns) 7.784 ns Selector4~28 8 COMB LAB_X24_Y24 1 " "Info: 8: + IC(0.912 ns) + CELL(0.206 ns) = 7.784 ns; Loc. = LAB_X24_Y24; Fanout = 1; COMB Node = 'Selector4~28'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { WideNor0 Selector4~28 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.892 ns lcd_mode.00011 9 REG LAB_X24_Y24 3 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 7.892 ns; Loc. = LAB_X24_Y24; Fanout = 3; REG Node = 'lcd_mode.00011'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Selector4~28 lcd_mode.00011 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.460 ns ( 31.17 % ) " "Info: Total cell delay = 2.460 ns ( 31.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.432 ns ( 68.83 % ) " "Info: Total interconnect delay = 5.432 ns ( 68.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.892 ns" { count_lcd[14] Equal3~161 Equal3~162 Equal4~94 WideNor0~103 WideNor0~101 WideNor0 Selector4~28 lcd_mode.00011 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Warning" "WFITAPI_FITAPI_WARNING_VPR_VERY_HIGH_HOLD_REQUIREMENTS_DETECTED" "4 539 " "Warning: 4 (of 539) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to achieve hold requirements. Please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 1 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 1%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X23_Y22 X33_Y32 " "Info: The peak interconnect region extends from location X23_Y22 to location X33_Y32" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rs 0 " "Info: Pin \"lcd_rs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_rw 0 " "Info: Pin \"lcd_rw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_en 0 " "Info: Pin \"lcd_en\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[0\] 0 " "Info: Pin \"lcd_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[1\] 0 " "Info: Pin \"lcd_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[2\] 0 " "Info: Pin \"lcd_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[3\] 0 " "Info: Pin \"lcd_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[4\] 0 " "Info: Pin \"lcd_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[5\] 0 " "Info: Pin \"lcd_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[6\] 0 " "Info: Pin \"lcd_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lcd_data\[7\] 0 " "Info: Pin \"lcd_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lcd_rw GND " "Info: Pin lcd_rw has GND driving its datain port" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 107 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd_rw } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/work/now/0.easy/fpga_example/easy_charlcd/st2soc.fit.smsg " "Info: Generated suppressed messages file C:/work/now/0.easy/fpga_example/easy_charlcd/st2soc.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Allocated 266 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 08 13:33:10 2007 " "Info: Processing ended: Sat Sep 08 13:33:10 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 08 13:33:12 2007 " "Info: Processing started: Sat Sep 08 13:33:12 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off st2soc -c st2soc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off st2soc -c st2soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Allocated 225 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 08 13:33:31 2007 " "Info: Processing ended: Sat Sep 08 13:33:31 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Info: Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 08 13:33:32 2007 " "Info: Processing started: Sat Sep 08 13:33:32 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off st2soc -c st2soc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off st2soc -c st2soc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[9\] " "Warning: Node \"set_data\[9\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[0\] " "Warning: Node \"set_data\[0\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[1\] " "Warning: Node \"set_data\[1\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[2\] " "Warning: Node \"set_data\[2\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[3\] " "Warning: Node \"set_data\[3\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[4\] " "Warning: Node \"set_data\[4\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[5\] " "Warning: Node \"set_data\[5\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[6\] " "Warning: Node \"set_data\[6\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[7\] " "Warning: Node \"set_data\[7\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "lcdclk " "Info: Assuming node \"lcdclk\" is an undefined clock" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "79 " "Warning: Found 79 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector35~170 " "Info: Detected gated clock \"Selector35~170\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector35~170" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector35~169 " "Info: Detected gated clock \"Selector35~169\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector35~169" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector13~42 " "Info: Detected gated clock \"Selector13~42\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector13~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2 " "Info: Detected gated clock \"WideNor2\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2~79 " "Info: Detected gated clock \"WideNor2~79\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal31~93 " "Info: Detected gated clock \"Equal31~93\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 294 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal31~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2~78 " "Info: Detected gated clock \"WideNor2~78\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2~77 " "Info: Detected gated clock \"WideNor2~77\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal42~92 " "Info: Detected gated clock \"Equal42~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 305 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal42~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector25~127 " "Info: Detected gated clock \"Selector25~127\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector25~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2~75 " "Info: Detected gated clock \"WideNor2~75\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal38~92 " "Info: Detected gated clock \"Equal38~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 301 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal38~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector34~211 " "Info: Detected gated clock \"Selector34~211\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector34~211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal30~98 " "Info: Detected gated clock \"Equal30~98\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 293 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal30~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal37~100 " "Info: Detected gated clock \"Equal37~100\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 300 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal37~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01010 " "Info: Detected ripple clock \"lcd_mode.01010\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01010" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector13~41 " "Info: Detected gated clock \"Selector13~41\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector13~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~65 " "Info: Detected gated clock \"WideNor1~65\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~64 " "Info: Detected gated clock \"WideNor1~64\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~63 " "Info: Detected gated clock \"WideNor1~63\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal15~99 " "Info: Detected gated clock \"Equal15~99\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 271 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal15~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal14~96 " "Info: Detected gated clock \"Equal14~96\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 270 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal14~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector41~84 " "Info: Detected gated clock \"Selector41~84\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector41~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal15~98 " "Info: Detected gated clock \"Equal15~98\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 271 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal15~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector31~191 " "Info: Detected gated clock \"Selector31~191\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector31~191" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal18~99 " "Info: Detected gated clock \"Equal18~99\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 274 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal18~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal20~88 " "Info: Detected gated clock \"Equal20~88\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal20~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~62 " "Info: Detected gated clock \"WideNor1~62\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal24~93 " "Info: Detected gated clock \"Equal24~93\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 280 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal24~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~61 " "Info: Detected gated clock \"WideNor1~61\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal22~91 " "Info: Detected gated clock \"Equal22~91\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 278 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal22~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01000 " "Info: Detected ripple clock \"lcd_mode.01000\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "always2~272 " "Info: Detected gated clock \"always2~272\" as buffer" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "always2~272" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00110 " "Info: Detected ripple clock \"lcd_mode.00110\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector28~171 " "Info: Detected gated clock \"Selector28~171\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector28~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00010 " "Info: Detected ripple clock \"lcd_mode.00010\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00010" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00001 " "Info: Detected ripple clock \"lcd_mode.00001\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set_data~4 " "Info: Detected gated clock \"set_data~4\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_data~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00111 " "Info: Detected ripple clock \"lcd_mode.00111\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01001 " "Info: Detected ripple clock \"lcd_mode.01001\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector34~210 " "Info: Detected gated clock \"Selector34~210\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector34~210" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01011 " "Info: Detected ripple clock \"lcd_mode.01011\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01011" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal7~91 " "Info: Detected gated clock \"Equal7~91\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 225 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal7~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00101 " "Info: Detected ripple clock \"lcd_mode.00101\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01100 " "Info: Detected ripple clock \"lcd_mode.01100\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector31~190 " "Info: Detected gated clock \"Selector31~190\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector31~190" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00100 " "Info: Detected ripple clock \"lcd_mode.00100\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal7~92 " "Info: Detected gated clock \"Equal7~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 225 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal7~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal5~91 " "Info: Detected gated clock \"Equal5~91\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 223 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal14~95 " "Info: Detected gated clock \"Equal14~95\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 270 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal14~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal29~102 " "Info: Detected gated clock \"Equal29~102\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 292 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal29~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~163 " "Info: Detected gated clock \"Equal3~163\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[9\] " "Info: Detected ripple clock \"count_lcd\[9\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[8\] " "Info: Detected ripple clock \"count_lcd\[8\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[6\] " "Info: Detected ripple clock \"count_lcd\[6\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[7\] " "Info: Detected ripple clock \"count_lcd\[7\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[11\] " "Info: Detected ripple clock \"count_lcd\[11\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[13\] " "Info: Detected ripple clock \"count_lcd\[13\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[10\] " "Info: Detected ripple clock \"count_lcd\[10\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[12\] " "Info: Detected ripple clock \"count_lcd\[12\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[14\] " "Info: Detected ripple clock \"count_lcd\[14\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[15\] " "Info: Detected ripple clock \"count_lcd\[15\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~165 " "Info: Detected gated clock \"Equal3~165\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal4~94 " "Info: Detected gated clock \"Equal4~94\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 222 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~159 " "Info: Detected gated clock \"Equal3~159\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~159" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~160 " "Info: Detected gated clock \"Equal3~160\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~161 " "Info: Detected gated clock \"Equal3~161\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[5\] " "Info: Detected ripple clock \"count_lcd\[5\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal10~92 " "Info: Detected gated clock \"Equal10~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal10~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal9~89 " "Info: Detected gated clock \"Equal9~89\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 227 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal9~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[3\] " "Info: Detected ripple clock \"count_lcd\[3\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[4\] " "Info: Detected ripple clock \"count_lcd\[4\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~162 " "Info: Detected gated clock \"Equal3~162\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[1\] " "Info: Detected ripple clock \"count_lcd\[1\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[0\] " "Info: Detected ripple clock \"count_lcd\[0\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[2\] " "Info: Detected ripple clock \"count_lcd\[2\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~164 " "Info: Detected gated clock \"Equal3~164\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal5~92 " "Info: Detected gated clock \"Equal5~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 223 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00011 " "Info: Detected ripple clock \"lcd_mode.00011\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00011" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lcdclk register delay_lcdclk\[17\] register count_lcd\[2\] 154.66 MHz 6.466 ns Internal " "Info: Clock \"lcdclk\" has Internal fmax of 154.66 MHz between source register \"delay_lcdclk\[17\]\" and destination register \"count_lcd\[2\]\" (period= 6.466 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.242 ns + Longest register register " "Info: + Longest register to register delay is 6.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay_lcdclk\[17\] 1 REG LCFF_X20_Y21_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y21_N11; Fanout = 3; REG Node = 'delay_lcdclk\[17\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay_lcdclk[17] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 1.487 ns Equal1~200 2 COMB LCCOMB_X21_Y21_N24 1 " "Info: 2: + IC(1.117 ns) + CELL(0.370 ns) = 1.487 ns; Loc. = LCCOMB_X21_Y21_N24; Fanout = 1; COMB Node = 'Equal1~200'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { delay_lcdclk[17] Equal1~200 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.615 ns) 2.492 ns Equal1~202 3 COMB LCCOMB_X21_Y21_N22 2 " "Info: 3: + IC(0.390 ns) + CELL(0.615 ns) = 2.492 ns; Loc. = LCCOMB_X21_Y21_N22; Fanout = 2; COMB Node = 'Equal1~202'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Equal1~200 Equal1~202 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.079 ns Equal1~204 4 COMB LCCOMB_X21_Y21_N4 2 " "Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 3.079 ns; Loc. = LCCOMB_X21_Y21_N4; Fanout = 2; COMB Node = 'Equal1~204'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Equal1~202 Equal1~204 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 3.834 ns Equal1~205 5 COMB LCCOMB_X21_Y21_N26 2 " "Info: 5: + IC(0.385 ns) + CELL(0.370 ns) = 3.834 ns; Loc. = LCCOMB_X21_Y21_N26; Fanout = 2; COMB Node = 'Equal1~205'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { Equal1~204 Equal1~205 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 4.415 ns count_lcd\[12\]~740 6 COMB LCCOMB_X21_Y21_N0 16 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 4.415 ns; Loc. = LCCOMB_X21_Y21_N0; Fanout = 16; COMB Node = 'count_lcd\[12\]~740'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Equal1~205 count_lcd[12]~740 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.855 ns) 6.242 ns count_lcd\[2\] 7 REG LCFF_X25_Y22_N5 20 " "Info: 7: + IC(0.972 ns) + CELL(0.855 ns) = 6.242 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 20; REG Node = 'count_lcd\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { count_lcd[12]~740 count_lcd[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 42.01 % ) " "Info: Total cell delay = 2.622 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.620 ns ( 57.99 % ) " "Info: Total interconnect delay = 3.620 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { delay_lcdclk[17] Equal1~200 Equal1~202 Equal1~204 Equal1~205 count_lcd[12]~740 count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.242 ns" { delay_lcdclk[17] Equal1~200 Equal1~202 Equal1~204 Equal1~205 count_lcd[12]~740 count_lcd[2] } { 0.000ns 1.117ns 0.390ns 0.381ns 0.385ns 0.375ns 0.972ns } { 0.000ns 0.370ns 0.615ns 0.206ns 0.370ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.040 ns - Smallest " "Info: - Smallest clock skew is 0.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 3.235 ns + Shortest register " "Info: + Shortest clock path from clock \"lcdclk\" to destination register is 3.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.666 ns) 3.235 ns count_lcd\[2\] 2 REG LCFF_X25_Y22_N5 20 " "Info: 2: + IC(1.469 ns) + CELL(0.666 ns) = 3.235 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 20; REG Node = 'count_lcd\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.59 % ) " "Info: Total cell delay = 1.766 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.469 ns ( 45.41 % ) " "Info: Total interconnect delay = 1.469 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 3.195 ns - Longest register " "Info: - Longest clock path from clock \"lcdclk\" to source register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.000 ns) 1.234 ns lcdclk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.134 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.134 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.666 ns) 3.195 ns delay_lcdclk\[17\] 3 REG LCFF_X20_Y21_N11 3 " "Info: 3: + IC(1.295 ns) + CELL(0.666 ns) = 3.195 ns; Loc. = LCFF_X20_Y21_N11; Fanout = 3; REG Node = 'delay_lcdclk\[17\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { lcdclk~clkctrl delay_lcdclk[17] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 55.27 % ) " "Info: Total cell delay = 1.766 ns ( 55.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.429 ns ( 44.73 % ) " "Info: Total interconnect delay = 1.429 ns ( 44.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { lcdclk lcdclk~clkctrl delay_lcdclk[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { lcdclk lcdclk~combout lcdclk~clkctrl delay_lcdclk[17] } { 0.000ns 0.000ns 0.134ns 1.295ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { lcdclk lcdclk~clkctrl delay_lcdclk[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { lcdclk lcdclk~combout lcdclk~clkctrl delay_lcdclk[17] } { 0.000ns 0.000ns 0.134ns 1.295ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { delay_lcdclk[17] Equal1~200 Equal1~202 Equal1~204 Equal1~205 count_lcd[12]~740 count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.242 ns" { delay_lcdclk[17] Equal1~200 Equal1~202 Equal1~204 Equal1~205 count_lcd[12]~740 count_lcd[2] } { 0.000ns 1.117ns 0.390ns 0.381ns 0.385ns 0.375ns 0.972ns } { 0.000ns 0.370ns 0.615ns 0.206ns 0.370ns 0.206ns 0.855ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { lcdclk lcdclk~clkctrl delay_lcdclk[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { lcdclk lcdclk~combout lcdclk~clkctrl delay_lcdclk[17] } { 0.000ns 0.000ns 0.134ns 1.295ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lcdclk 161 " "Warning: Circuit may not operate. Detected 161 non-operational path(s) clocked by clock \"lcdclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_h\[5\] set_data\[4\] lcdclk 10.813 ns " "Info: Found hold time violation between source  pin or register \"reg_h\[5\]\" and destination pin or register \"set_data\[4\]\" for clock \"lcdclk\" (Hold time is 10.813 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.536 ns + Largest " "Info: + Largest clock skew is 13.536 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 16.736 ns + Longest register " "Info: + Longest clock path from clock \"lcdclk\" to destination register is 16.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.539 ns count_lcd\[12\] 2 REG LCFF_X25_Y22_N25 3 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.539 ns; Loc. = LCFF_X25_Y22_N25; Fanout = 3; REG Node = 'count_lcd\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { lcdclk count_lcd[12] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.534 ns) 5.201 ns Equal3~160 3 COMB LCCOMB_X24_Y22_N4 2 " "Info: 3: + IC(1.128 ns) + CELL(0.534 ns) = 5.201 ns; Loc. = LCCOMB_X24_Y22_N4; Fanout = 2; COMB Node = 'Equal3~160'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { count_lcd[12] Equal3~160 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 5.962 ns Equal3~162 4 COMB LCCOMB_X24_Y22_N22 16 " "Info: 4: + IC(0.391 ns) + CELL(0.370 ns) = 5.962 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 16; COMB Node = 'Equal3~162'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { Equal3~160 Equal3~162 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 6.890 ns Equal7~91 5 COMB LCCOMB_X23_Y22_N16 6 " "Info: 5: + IC(0.722 ns) + CELL(0.206 ns) = 6.890 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 6; COMB Node = 'Equal7~91'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { Equal3~162 Equal7~91 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 225 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.370 ns) 8.368 ns WideNor2~77 6 COMB LCCOMB_X24_Y23_N28 1 " "Info: 6: + IC(1.108 ns) + CELL(0.370 ns) = 8.368 ns; Loc. = LCCOMB_X24_Y23_N28; Fanout = 1; COMB Node = 'WideNor2~77'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { Equal7~91 WideNor2~77 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.370 ns) 9.851 ns WideNor2~78 7 COMB LCCOMB_X24_Y22_N26 1 " "Info: 7: + IC(1.113 ns) + CELL(0.370 ns) = 9.851 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'WideNor2~78'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { WideNor2~77 WideNor2~78 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 10.422 ns WideNor2~79 8 COMB LCCOMB_X24_Y22_N10 2 " "Info: 8: + IC(0.365 ns) + CELL(0.206 ns) = 10.422 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 2; COMB Node = 'WideNor2~79'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { WideNor2~78 WideNor2~79 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.370 ns) 11.932 ns WideNor2 9 COMB LCCOMB_X23_Y24_N26 2 " "Info: 9: + IC(1.140 ns) + CELL(0.370 ns) = 11.932 ns; Loc. = LCCOMB_X23_Y24_N26; Fanout = 2; COMB Node = 'WideNor2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { WideNor2~79 WideNor2 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 12.499 ns Selector35~170 10 COMB LCCOMB_X23_Y24_N12 1 " "Info: 10: + IC(0.361 ns) + CELL(0.206 ns) = 12.499 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 1; COMB Node = 'Selector35~170'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { WideNor2 Selector35~170 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.233 ns) + CELL(0.000 ns) 14.732 ns Selector35~170clkctrl 11 COMB CLKCTRL_G3 8 " "Info: 11: + IC(2.233 ns) + CELL(0.000 ns) = 14.732 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Selector35~170clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { Selector35~170 Selector35~170clkctrl } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.206 ns) 16.736 ns set_data\[4\] 12 REG LCCOMB_X23_Y22_N12 1 " "Info: 12: + IC(1.798 ns) + CELL(0.206 ns) = 16.736 ns; Loc. = LCCOMB_X23_Y22_N12; Fanout = 1; REG Node = 'set_data\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { Selector35~170clkctrl set_data[4] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.908 ns ( 29.33 % ) " "Info: Total cell delay = 4.908 ns ( 29.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.828 ns ( 70.67 % ) " "Info: Total interconnect delay = 11.828 ns ( 70.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.736 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.736 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.798ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 3.200 ns - Shortest register " "Info: - Shortest clock path from clock \"lcdclk\" to source register is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.000 ns) 1.234 ns lcdclk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.134 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.134 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.666 ns) 3.200 ns reg_h\[5\] 3 REG LCFF_X22_Y22_N9 4 " "Info: 3: + IC(1.300 ns) + CELL(0.666 ns) = 3.200 ns; Loc. = LCFF_X22_Y22_N9; Fanout = 4; REG Node = 'reg_h\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { lcdclk~clkctrl reg_h[5] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 55.19 % ) " "Info: Total cell delay = 1.766 ns ( 55.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 44.81 % ) " "Info: Total interconnect delay = 1.434 ns ( 44.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lcdclk lcdclk~clkctrl reg_h[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { lcdclk lcdclk~combout lcdclk~clkctrl reg_h[5] } { 0.000ns 0.000ns 0.134ns 1.300ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.736 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.736 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.798ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lcdclk lcdclk~clkctrl reg_h[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { lcdclk lcdclk~combout lcdclk~clkctrl reg_h[5] } { 0.000ns 0.000ns 0.134ns 1.300ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.419 ns - Shortest register register " "Info: - Shortest register to register delay is 2.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_h\[5\] 1 REG LCFF_X22_Y22_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y22_N9; Fanout = 4; REG Node = 'reg_h\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_h[5] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.651 ns) 1.428 ns Selector25~131 2 COMB LCCOMB_X23_Y22_N26 1 " "Info: 2: + IC(0.777 ns) + CELL(0.651 ns) = 1.428 ns; Loc. = LCCOMB_X23_Y22_N26; Fanout = 1; COMB Node = 'Selector25~131'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { reg_h[5] Selector25~131 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 2.419 ns set_data\[4\] 3 REG LCCOMB_X23_Y22_N12 1 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 2.419 ns; Loc. = LCCOMB_X23_Y22_N12; Fanout = 1; REG Node = 'set_data\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { Selector25~131 set_data[4] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 52.71 % ) " "Info: Total cell delay = 1.275 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 47.29 % ) " "Info: Total interconnect delay = 1.144 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { reg_h[5] Selector25~131 set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.419 ns" { reg_h[5] Selector25~131 set_data[4] } { 0.000ns 0.777ns 0.367ns } { 0.000ns 0.651ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.736 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.736 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.798ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lcdclk lcdclk~clkctrl reg_h[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { lcdclk lcdclk~combout lcdclk~clkctrl reg_h[5] } { 0.000ns 0.000ns 0.134ns 1.300ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { reg_h[5] Selector25~131 set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.419 ns" { reg_h[5] Selector25~131 set_data[4] } { 0.000ns 0.777ns 0.367ns } { 0.000ns 0.651ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "count_lcd\[2\] resetn lcdclk 7.349 ns register " "Info: tsu for register \"count_lcd\[2\]\" (data pin = \"resetn\", clock pin = \"lcdclk\") is 7.349 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.624 ns + Longest pin register " "Info: + Longest pin to register delay is 10.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns resetn 1 PIN PIN_P6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_P6; Fanout = 29; PIN Node = 'resetn'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.460 ns) + CELL(0.370 ns) 8.745 ns count_lcd\[12\]~739 2 COMB LCCOMB_X24_Y24_N18 16 " "Info: 2: + IC(7.460 ns) + CELL(0.370 ns) = 8.745 ns; Loc. = LCCOMB_X24_Y24_N18; Fanout = 16; COMB Node = 'count_lcd\[12\]~739'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.830 ns" { resetn count_lcd[12]~739 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.822 ns) 10.624 ns count_lcd\[2\] 3 REG LCFF_X25_Y22_N5 20 " "Info: 3: + IC(1.057 ns) + CELL(0.822 ns) = 10.624 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 20; REG Node = 'count_lcd\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { count_lcd[12]~739 count_lcd[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 19.83 % ) " "Info: Total cell delay = 2.107 ns ( 19.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.517 ns ( 80.17 % ) " "Info: Total interconnect delay = 8.517 ns ( 80.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.624 ns" { resetn count_lcd[12]~739 count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.624 ns" { resetn resetn~combout count_lcd[12]~739 count_lcd[2] } { 0.000ns 0.000ns 7.460ns 1.057ns } { 0.000ns 0.915ns 0.370ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 3.235 ns - Shortest register " "Info: - Shortest clock path from clock \"lcdclk\" to destination register is 3.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.666 ns) 3.235 ns count_lcd\[2\] 2 REG LCFF_X25_Y22_N5 20 " "Info: 2: + IC(1.469 ns) + CELL(0.666 ns) = 3.235 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 20; REG Node = 'count_lcd\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.59 % ) " "Info: Total cell delay = 1.766 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.469 ns ( 45.41 % ) " "Info: Total interconnect delay = 1.469 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.624 ns" { resetn count_lcd[12]~739 count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.624 ns" { resetn resetn~combout count_lcd[12]~739 count_lcd[2] } { 0.000ns 0.000ns 7.460ns 1.057ns } { 0.000ns 0.915ns 0.370ns 0.822ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "lcdclk lcd_data\[2\] set_data\[2\] 24.921 ns register " "Info: tco from clock \"lcdclk\" to destination pin \"lcd_data\[2\]\" through register \"set_data\[2\]\" is 24.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 16.758 ns + Longest register " "Info: + Longest clock path from clock \"lcdclk\" to source register is 16.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.539 ns count_lcd\[12\] 2 REG LCFF_X25_Y22_N25 3 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.539 ns; Loc. = LCFF_X25_Y22_N25; Fanout = 3; REG Node = 'count_lcd\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { lcdclk count_lcd[12] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.534 ns) 5.201 ns Equal3~160 3 COMB LCCOMB_X24_Y22_N4 2 " "Info: 3: + IC(1.128 ns) + CELL(0.534 ns) = 5.201 ns; Loc. = LCCOMB_X24_Y22_N4; Fanout = 2; COMB Node = 'Equal3~160'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { count_lcd[12] Equal3~160 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 5.962 ns Equal3~162 4 COMB LCCOMB_X24_Y22_N22 16 " "Info: 4: + IC(0.391 ns) + CELL(0.370 ns) = 5.962 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 16; COMB Node = 'Equal3~162'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { Equal3~160 Equal3~162 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 6.890 ns Equal7~91 5 COMB LCCOMB_X23_Y22_N16 6 " "Info: 5: + IC(0.722 ns) + CELL(0.206 ns) = 6.890 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 6; COMB Node = 'Equal7~91'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { Equal3~162 Equal7~91 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 225 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.370 ns) 8.368 ns WideNor2~77 6 COMB LCCOMB_X24_Y23_N28 1 " "Info: 6: + IC(1.108 ns) + CELL(0.370 ns) = 8.368 ns; Loc. = LCCOMB_X24_Y23_N28; Fanout = 1; COMB Node = 'WideNor2~77'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { Equal7~91 WideNor2~77 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.370 ns) 9.851 ns WideNor2~78 7 COMB LCCOMB_X24_Y22_N26 1 " "Info: 7: + IC(1.113 ns) + CELL(0.370 ns) = 9.851 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'WideNor2~78'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { WideNor2~77 WideNor2~78 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 10.422 ns WideNor2~79 8 COMB LCCOMB_X24_Y22_N10 2 " "Info: 8: + IC(0.365 ns) + CELL(0.206 ns) = 10.422 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 2; COMB Node = 'WideNor2~79'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { WideNor2~78 WideNor2~79 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.370 ns) 11.932 ns WideNor2 9 COMB LCCOMB_X23_Y24_N26 2 " "Info: 9: + IC(1.140 ns) + CELL(0.370 ns) = 11.932 ns; Loc. = LCCOMB_X23_Y24_N26; Fanout = 2; COMB Node = 'WideNor2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { WideNor2~79 WideNor2 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 12.499 ns Selector35~170 10 COMB LCCOMB_X23_Y24_N12 1 " "Info: 10: + IC(0.361 ns) + CELL(0.206 ns) = 12.499 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 1; COMB Node = 'Selector35~170'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { WideNor2 Selector35~170 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.233 ns) + CELL(0.000 ns) 14.732 ns Selector35~170clkctrl 11 COMB CLKCTRL_G3 8 " "Info: 11: + IC(2.233 ns) + CELL(0.000 ns) = 14.732 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Selector35~170clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { Selector35~170 Selector35~170clkctrl } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.206 ns) 16.758 ns set_data\[2\] 12 REG LCCOMB_X22_Y22_N30 1 " "Info: 12: + IC(1.820 ns) + CELL(0.206 ns) = 16.758 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 1; REG Node = 'set_data\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { Selector35~170clkctrl set_data[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.908 ns ( 29.29 % ) " "Info: Total cell delay = 4.908 ns ( 29.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.850 ns ( 70.71 % ) " "Info: Total interconnect delay = 11.850 ns ( 70.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.758 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.758 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[2] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.820ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.163 ns + Longest register pin " "Info: + Longest register to pin delay is 8.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set_data\[2\] 1 REG LCCOMB_X22_Y22_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 1; REG Node = 'set_data\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_data[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.937 ns) + CELL(3.226 ns) 8.163 ns lcd_data\[2\] 2 PIN PIN_AC5 0 " "Info: 2: + IC(4.937 ns) + CELL(3.226 ns) = 8.163 ns; Loc. = PIN_AC5; Fanout = 0; PIN Node = 'lcd_data\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.163 ns" { set_data[2] lcd_data[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 39.52 % ) " "Info: Total cell delay = 3.226 ns ( 39.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.937 ns ( 60.48 % ) " "Info: Total interconnect delay = 4.937 ns ( 60.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.163 ns" { set_data[2] lcd_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.163 ns" { set_data[2] lcd_data[2] } { 0.000ns 4.937ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.758 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.758 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[2] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.820ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.163 ns" { set_data[2] lcd_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.163 ns" { set_data[2] lcd_data[2] } { 0.000ns 4.937ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "lcd_mode.00011 resetn lcdclk -3.646 ns register " "Info: th for register \"lcd_mode.00011\" (data pin = \"resetn\", clock pin = \"lcdclk\") is -3.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 5.028 ns + Longest register " "Info: + Longest clock path from clock \"lcdclk\" to destination register is 5.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.262 ns) + CELL(0.666 ns) 5.028 ns lcd_mode.00011 2 REG LCFF_X24_Y24_N21 3 " "Info: 2: + IC(3.262 ns) + CELL(0.666 ns) = 5.028 ns; Loc. = LCFF_X24_Y24_N21; Fanout = 3; REG Node = 'lcd_mode.00011'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.928 ns" { lcdclk lcd_mode.00011 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 35.12 % ) " "Info: Total cell delay = 1.766 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.262 ns ( 64.88 % ) " "Info: Total interconnect delay = 3.262 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { lcdclk lcd_mode.00011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { lcdclk lcdclk~combout lcd_mode.00011 } { 0.000ns 0.000ns 3.262ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.980 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns resetn 1 PIN PIN_P6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_P6; Fanout = 29; PIN Node = 'resetn'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.405 ns) + CELL(0.660 ns) 8.980 ns lcd_mode.00011 2 REG LCFF_X24_Y24_N21 3 " "Info: 2: + IC(7.405 ns) + CELL(0.660 ns) = 8.980 ns; Loc. = LCFF_X24_Y24_N21; Fanout = 3; REG Node = 'lcd_mode.00011'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.065 ns" { resetn lcd_mode.00011 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.575 ns ( 17.54 % ) " "Info: Total cell delay = 1.575 ns ( 17.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.405 ns ( 82.46 % ) " "Info: Total interconnect delay = 7.405 ns ( 82.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { resetn lcd_mode.00011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { resetn resetn~combout lcd_mode.00011 } { 0.000ns 0.000ns 7.405ns } { 0.000ns 0.915ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { lcdclk lcd_mode.00011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { lcdclk lcdclk~combout lcd_mode.00011 } { 0.000ns 0.000ns 3.262ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { resetn lcd_mode.00011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { resetn resetn~combout lcd_mode.00011 } { 0.000ns 0.000ns 7.405ns } { 0.000ns 0.915ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "116 " "Info: Allocated 116 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 08 13:33:34 2007 " "Info: Processing ended: Sat Sep 08 13:33:34 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 235 s " "Info: Quartus II Full Compilation was successful. 0 errors, 235 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
