%\section{Boards}
\label{sec:boards}
The electronics boards developed for the NSW upgrade have several commonalities:
%\begin{itemize}\itemsep-4pt
\begin{itemize}[topsep=2pt, itemsep=0pt, parsep=1pt]
\item DC (non-isolated) Point-of-Load power from FEAST ASICs\,\cite{FEAST2.1} or FEAST modules\,\cite{FEASTMP}
\item SCA ASIC for configuration and monitoring
\item LVDS (Low Voltage Differential Signalling) or Scalable Low Voltage Signaling (SLVS)\cite{slvs} used for most on-board chip-to-chip communication
\item \gls{MiniSAS} twin-ax ribbon cable\,\cite{twin-ax,8F36} used for board-to-board communication, carrying SLVS, LVDS and 4.8\,Gb/s serial signals.
           In all, there are about 40\,km of MiniSAS twin-ax cables.
\item Active water cooling of all boards (except the Serial Repeaters). To prevent leaks, the system runs with less than atmospheric pressure.
\end{itemize}

\subsection{\MM Front-end board -- MMFE8}
\input{sections/mmfe8}

\subsection{sTGC Front-end boards -- sFEB and pFEB}
\input{sections/sfeb_pfeb}

\subsection{Aggregation of several electrical links to optical links -- L1DDC}
\input{sections/l1ddc}

\subsection{\MM trigger data serializer -- ADDC}
\input{sections/addc}

\subsection{sTGC Pad Trigger}
\input{sections/pad_trigger}

\subsection{sTGC Router}
\input{sections/router}

\subsection{Twin-ax serial and LVDS repeaters}
\input{sections/repeaters}

\subsection{Direct low jitter FPGA transceiver reference clock}
\input{sections/directClock}

\subsection{Board and ASIC counts}
%\red{Not sure where this section should go.}   \\
\input{sections/CountsOfBoardAndASICs}
