#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa4d7f05ea0 .scope module, "full_adder_ff_16bits" "full_adder_ff_16bits" 2 4;
 .timescale 0 0;
    .port_info 0 /OUTPUT 17 "unnamed"
    .port_info 1 /INPUT 16 "unnamed"
    .port_info 2 /INPUT 16 "unnamed"
    .port_info 3 /INPUT 1 "c_in"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "reset"
o0x7fa4c801a708 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa4d89236b0_0 .net "a", 15 0, o0x7fa4c801a708;  0 drivers
v0x7fa4d8923750_0 .var "a_q", 15 0;
o0x7fa4c801a768 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x7fa4d89237f0_0 .net "b", 15 0, o0x7fa4c801a768;  0 drivers
v0x7fa4d8923890_0 .var "b_q", 15 0;
v0x7fa4d8923940_0 .net "c", 14 0, L_0x7fa4d882b800;  1 drivers
o0x7fa4c8018098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa4d8923a30_0 .net "c_in", 0 0, o0x7fa4c8018098;  0 drivers
o0x7fa4c801a7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa4d8923ac0_0 .net "clk", 0 0, o0x7fa4c801a7f8;  0 drivers
o0x7fa4c801a828 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fa4d8923b50_0 .net "reset", 0 0, o0x7fa4c801a828;  0 drivers
v0x7fa4d8923bf0_0 .var "sum", 16 0;
v0x7fa4d8923d20_0 .net "sum_d", 16 0, L_0x7fa4d882c2a0;  1 drivers
E_0x7fa4d88285c0 .event negedge, v0x7fa4d8923ac0_0;
L_0x7fa4d8827740 .part v0x7fa4d8923750_0, 0, 1;
L_0x7fa4d8825d50 .part v0x7fa4d8923890_0, 0, 1;
L_0x7fa4d88246e0 .part v0x7fa4d8923750_0, 1, 1;
L_0x7fa4d8823070 .part v0x7fa4d8923890_0, 1, 1;
L_0x7fa4d8821a00 .part L_0x7fa4d882b800, 0, 1;
L_0x7fa4d8820390 .part v0x7fa4d8923750_0, 2, 1;
L_0x7fa4d881ed20 .part v0x7fa4d8923890_0, 2, 1;
L_0x7fa4d8826850 .part L_0x7fa4d882b800, 1, 1;
L_0x7fa4d8822580 .part v0x7fa4d8923750_0, 3, 1;
L_0x7fa4d8820f10 .part v0x7fa4d8923890_0, 3, 1;
L_0x7fa4d881f8a0 .part L_0x7fa4d882b800, 2, 1;
L_0x7fa4d88282d0 .part v0x7fa4d8923750_0, 4, 1;
L_0x7fa4d8827b40 .part v0x7fa4d8923890_0, 4, 1;
L_0x7fa4d8827be0 .part L_0x7fa4d882b800, 3, 1;
L_0x7fa4d8824e60 .part v0x7fa4d8923750_0, 5, 1;
L_0x7fa4d8824f00 .part v0x7fa4d8923890_0, 5, 1;
L_0x7fa4d8823ee0 .part L_0x7fa4d882b800, 4, 1;
L_0x7fa4d8822180 .part v0x7fa4d8923750_0, 6, 1;
L_0x7fa4d8822220 .part v0x7fa4d8923890_0, 6, 1;
L_0x7fa4d88212a0 .part L_0x7fa4d882b800, 5, 1;
L_0x7fa4d881f520 .part v0x7fa4d8923750_0, 7, 1;
L_0x7fa4d8821200 .part v0x7fa4d8923890_0, 7, 1;
L_0x7fa4d882afe0 .part L_0x7fa4d882b800, 6, 1;
L_0x7fa4d8827ea0 .part v0x7fa4d8923750_0, 8, 1;
L_0x7fa4d8827f40 .part v0x7fa4d8923890_0, 8, 1;
L_0x7fa4d881cf20 .part L_0x7fa4d882b800, 7, 1;
L_0x7fa4d8826090 .part v0x7fa4d8923750_0, 9, 1;
L_0x7fa4d8826130 .part v0x7fa4d8923890_0, 9, 1;
L_0x7fa4d88249e0 .part L_0x7fa4d882b800, 8, 1;
L_0x7fa4d8821cd0 .part v0x7fa4d8923750_0, 10, 1;
L_0x7fa4d8821d70 .part v0x7fa4d8923890_0, 10, 1;
L_0x7fa4d88206b0 .part L_0x7fa4d882b800, 9, 1;
L_0x7fa4d8828c50 .part v0x7fa4d8923750_0, 11, 1;
L_0x7fa4d8828e00 .part v0x7fa4d8923890_0, 11, 1;
L_0x7fa4d88205b0 .part L_0x7fa4d882b800, 10, 1;
L_0x7fa4d8827590 .part v0x7fa4d8923750_0, 12, 1;
L_0x7fa4d881d7b0 .part v0x7fa4d8923890_0, 12, 1;
L_0x7fa4d88050a0 .part L_0x7fa4d882b800, 11, 1;
L_0x7fa4d882a390 .part v0x7fa4d8923750_0, 13, 1;
L_0x7fa4d882a430 .part v0x7fa4d8923890_0, 13, 1;
L_0x7fa4d881d850 .part L_0x7fa4d882b800, 12, 1;
LS_0x7fa4d882b800_0_0 .concat8 [ 1 1 1 1], L_0x7fa4d89241a0, L_0x7fa4d8824be0, L_0x7fa4d8821f00, L_0x7fa4d8823c20;
LS_0x7fa4d882b800_0_4 .concat8 [ 1 1 1 1], L_0x7fa4d88292a0, L_0x7fa4d8825550, L_0x7fa4d88228b0, L_0x7fa4d881fc60;
LS_0x7fa4d882b800_0_8 .concat8 [ 1 1 1 1], L_0x7fa4d8829510, L_0x7fa4d8825f70, L_0x7fa4d8823450, L_0x7fa4d881f070;
LS_0x7fa4d882b800_0_12 .concat8 [ 1 1 1 0], L_0x7fa4d8827470, L_0x7fa4d882a250, L_0x7fa4d882b6c0;
L_0x7fa4d882b800 .concat8 [ 4 4 4 3], LS_0x7fa4d882b800_0_0, LS_0x7fa4d882b800_0_4, LS_0x7fa4d882b800_0_8, LS_0x7fa4d882b800_0_12;
L_0x7fa4d882bce0 .part v0x7fa4d8923750_0, 14, 1;
L_0x7fa4d882b2f0 .part v0x7fa4d8923890_0, 14, 1;
L_0x7fa4d882b390 .part L_0x7fa4d882b800, 13, 1;
LS_0x7fa4d882c2a0_0_0 .concat8 [ 1 1 1 1], L_0x7fa4d8924040, L_0x7fa4d8826250, L_0x7fa4d8824780, L_0x7fa4d8825260;
LS_0x7fa4d882c2a0_0_4 .concat8 [ 1 1 1 1], L_0x7fa4d881cae0, L_0x7fa4d88264d0, L_0x7fa4d8823860, L_0x7fa4d8820bf0;
LS_0x7fa4d882c2a0_0_8 .concat8 [ 1 1 1 1], L_0x7fa4d882af30, L_0x7fa4d8826bc0, L_0x7fa4d8824940, L_0x7fa4d8824ac0;
LS_0x7fa4d882c2a0_0_12 .concat8 [ 1 1 1 1], L_0x7fa4d8805200, L_0x7fa4d881da40, L_0x7fa4d882b500, L_0x7fa4d882c050;
LS_0x7fa4d882c2a0_0_16 .concat8 [ 1 0 0 0], L_0x7fa4d882c1b0;
LS_0x7fa4d882c2a0_1_0 .concat8 [ 4 4 4 4], LS_0x7fa4d882c2a0_0_0, LS_0x7fa4d882c2a0_0_4, LS_0x7fa4d882c2a0_0_8, LS_0x7fa4d882c2a0_0_12;
LS_0x7fa4d882c2a0_1_4 .concat8 [ 1 0 0 0], LS_0x7fa4d882c2a0_0_16;
L_0x7fa4d882c2a0 .concat8 [ 16 1 0 0], LS_0x7fa4d882c2a0_1_0, LS_0x7fa4d882c2a0_1_4;
L_0x7fa4d882c810 .part v0x7fa4d8923750_0, 15, 1;
L_0x7fa4d881e520 .part v0x7fa4d8923890_0, 15, 1;
L_0x7fa4d882ab90 .part L_0x7fa4d882b800, 14, 1;
S_0x7fa4d88298c0 .scope module, "fa0" "full_adder_1bit" 2 16, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d8923e60 .functor XOR 1, L_0x7fa4d8827740, L_0x7fa4d8825d50, C4<0>, C4<0>;
L_0x7fa4d8923f10 .functor AND 1, L_0x7fa4d8827740, L_0x7fa4d8825d50, C4<1>, C4<1>;
L_0x7fa4d8924040 .functor XOR 1, L_0x7fa4d8923e60, o0x7fa4c8018098, C4<0>, C4<0>;
L_0x7fa4d8924130 .functor AND 1, L_0x7fa4d8923e60, o0x7fa4c8018098, C4<1>, C4<1>;
L_0x7fa4d89241a0 .functor XOR 1, L_0x7fa4d8924130, L_0x7fa4d8923f10, C4<0>, C4<0>;
v0x7fa4d890d7c0_0 .net "a", 0 0, L_0x7fa4d8827740;  1 drivers
v0x7fa4b00040a0_0 .net "b", 0 0, L_0x7fa4d8825d50;  1 drivers
v0x7fa4d891bab0_0 .net "c1", 0 0, L_0x7fa4d8923f10;  1 drivers
v0x7fa4d891bb40_0 .net "c_in", 0 0, o0x7fa4c8018098;  alias, 0 drivers
v0x7fa4d891bbe0_0 .net "c_out", 0 0, L_0x7fa4d89241a0;  1 drivers
v0x7fa4d891bcc0_0 .net "s1", 0 0, L_0x7fa4d8923e60;  1 drivers
v0x7fa4d891bd60_0 .net "s2", 0 0, L_0x7fa4d8924130;  1 drivers
v0x7fa4d891be00_0 .net "sum", 0 0, L_0x7fa4d8924040;  1 drivers
S_0x7fa4d891bf20 .scope module, "fa1" "full_adder_1bit" 2 17, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d8825df0 .functor XOR 1, L_0x7fa4d88246e0, L_0x7fa4d8823070, C4<0>, C4<0>;
L_0x7fa4d88277e0 .functor AND 1, L_0x7fa4d88246e0, L_0x7fa4d8823070, C4<1>, C4<1>;
L_0x7fa4d8826250 .functor XOR 1, L_0x7fa4d8825df0, L_0x7fa4d8821a00, C4<0>, C4<0>;
L_0x7fa4d881d580 .functor AND 1, L_0x7fa4d8825df0, L_0x7fa4d8821a00, C4<1>, C4<1>;
L_0x7fa4d8824be0 .functor XOR 1, L_0x7fa4d881d580, L_0x7fa4d88277e0, C4<0>, C4<0>;
v0x7fa4d891c150_0 .net "a", 0 0, L_0x7fa4d88246e0;  1 drivers
v0x7fa4d891c1f0_0 .net "b", 0 0, L_0x7fa4d8823070;  1 drivers
v0x7fa4d891c290_0 .net "c1", 0 0, L_0x7fa4d88277e0;  1 drivers
v0x7fa4d891c340_0 .net "c_in", 0 0, L_0x7fa4d8821a00;  1 drivers
v0x7fa4d891c3e0_0 .net "c_out", 0 0, L_0x7fa4d8824be0;  1 drivers
v0x7fa4d891c4c0_0 .net "s1", 0 0, L_0x7fa4d8825df0;  1 drivers
v0x7fa4d891c560_0 .net "s2", 0 0, L_0x7fa4d881d580;  1 drivers
v0x7fa4d891c600_0 .net "sum", 0 0, L_0x7fa4d8826250;  1 drivers
S_0x7fa4d891c720 .scope module, "fa10" "full_adder_1bit" 2 26, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d881ce50 .functor XOR 1, L_0x7fa4d8821cd0, L_0x7fa4d8821d70, C4<0>, C4<0>;
L_0x7fa4d8823290 .functor AND 1, L_0x7fa4d8821cd0, L_0x7fa4d8821d70, C4<1>, C4<1>;
L_0x7fa4d8824940 .functor XOR 1, L_0x7fa4d881ce50, L_0x7fa4d88206b0, C4<0>, C4<0>;
L_0x7fa4d8823380 .functor AND 1, L_0x7fa4d881ce50, L_0x7fa4d88206b0, C4<1>, C4<1>;
L_0x7fa4d8823450 .functor XOR 1, L_0x7fa4d8823380, L_0x7fa4d8823290, C4<0>, C4<0>;
v0x7fa4d891c950_0 .net "a", 0 0, L_0x7fa4d8821cd0;  1 drivers
v0x7fa4d891c9f0_0 .net "b", 0 0, L_0x7fa4d8821d70;  1 drivers
v0x7fa4d891ca90_0 .net "c1", 0 0, L_0x7fa4d8823290;  1 drivers
v0x7fa4d891cb40_0 .net "c_in", 0 0, L_0x7fa4d88206b0;  1 drivers
v0x7fa4d891cbe0_0 .net "c_out", 0 0, L_0x7fa4d8823450;  1 drivers
v0x7fa4d891ccc0_0 .net "s1", 0 0, L_0x7fa4d881ce50;  1 drivers
v0x7fa4d891cd60_0 .net "s2", 0 0, L_0x7fa4d8823380;  1 drivers
v0x7fa4d891ce00_0 .net "sum", 0 0, L_0x7fa4d8824940;  1 drivers
S_0x7fa4d891cf20 .scope module, "fa11" "full_adder_1bit" 2 27, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d8821e10 .functor XOR 1, L_0x7fa4d8828c50, L_0x7fa4d8828e00, C4<0>, C4<0>;
L_0x7fa4d8820750 .functor AND 1, L_0x7fa4d8828c50, L_0x7fa4d8828e00, C4<1>, C4<1>;
L_0x7fa4d8824ac0 .functor XOR 1, L_0x7fa4d8821e10, L_0x7fa4d88205b0, C4<0>, C4<0>;
L_0x7fa4d881ef80 .functor AND 1, L_0x7fa4d8821e10, L_0x7fa4d88205b0, C4<1>, C4<1>;
L_0x7fa4d881f070 .functor XOR 1, L_0x7fa4d881ef80, L_0x7fa4d8820750, C4<0>, C4<0>;
v0x7fa4d891d150_0 .net "a", 0 0, L_0x7fa4d8828c50;  1 drivers
v0x7fa4d891d1e0_0 .net "b", 0 0, L_0x7fa4d8828e00;  1 drivers
v0x7fa4d891d280_0 .net "c1", 0 0, L_0x7fa4d8820750;  1 drivers
v0x7fa4d891d330_0 .net "c_in", 0 0, L_0x7fa4d88205b0;  1 drivers
v0x7fa4d891d3d0_0 .net "c_out", 0 0, L_0x7fa4d881f070;  1 drivers
v0x7fa4d891d4b0_0 .net "s1", 0 0, L_0x7fa4d8821e10;  1 drivers
v0x7fa4d891d550_0 .net "s2", 0 0, L_0x7fa4d881ef80;  1 drivers
v0x7fa4d891d5f0_0 .net "sum", 0 0, L_0x7fa4d8824ac0;  1 drivers
S_0x7fa4d891d710 .scope module, "fa12" "full_adder_1bit" 2 28, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d8828cf0 .functor XOR 1, L_0x7fa4d8827590, L_0x7fa4d881d7b0, C4<0>, C4<0>;
L_0x7fa4d8828d60 .functor AND 1, L_0x7fa4d8827590, L_0x7fa4d881d7b0, C4<1>, C4<1>;
L_0x7fa4d8805200 .functor XOR 1, L_0x7fa4d8828cf0, L_0x7fa4d88050a0, C4<0>, C4<0>;
L_0x7fa4d88273c0 .functor AND 1, L_0x7fa4d8828cf0, L_0x7fa4d88050a0, C4<1>, C4<1>;
L_0x7fa4d8827470 .functor XOR 1, L_0x7fa4d88273c0, L_0x7fa4d8828d60, C4<0>, C4<0>;
v0x7fa4d891d980_0 .net "a", 0 0, L_0x7fa4d8827590;  1 drivers
v0x7fa4d891da10_0 .net "b", 0 0, L_0x7fa4d881d7b0;  1 drivers
v0x7fa4d891dab0_0 .net "c1", 0 0, L_0x7fa4d8828d60;  1 drivers
v0x7fa4d891db40_0 .net "c_in", 0 0, L_0x7fa4d88050a0;  1 drivers
v0x7fa4d891dbe0_0 .net "c_out", 0 0, L_0x7fa4d8827470;  1 drivers
v0x7fa4d891dcc0_0 .net "s1", 0 0, L_0x7fa4d8828cf0;  1 drivers
v0x7fa4d891dd60_0 .net "s2", 0 0, L_0x7fa4d88273c0;  1 drivers
v0x7fa4d891de00_0 .net "sum", 0 0, L_0x7fa4d8805200;  1 drivers
S_0x7fa4d891df20 .scope module, "fa13" "full_adder_1bit" 2 29, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d8805140 .functor XOR 1, L_0x7fa4d882a390, L_0x7fa4d882a430, C4<0>, C4<0>;
L_0x7fa4d8827650 .functor AND 1, L_0x7fa4d882a390, L_0x7fa4d882a430, C4<1>, C4<1>;
L_0x7fa4d881da40 .functor XOR 1, L_0x7fa4d8805140, L_0x7fa4d881d850, C4<0>, C4<0>;
L_0x7fa4d882a180 .functor AND 1, L_0x7fa4d8805140, L_0x7fa4d881d850, C4<1>, C4<1>;
L_0x7fa4d882a250 .functor XOR 1, L_0x7fa4d882a180, L_0x7fa4d8827650, C4<0>, C4<0>;
v0x7fa4d891e150_0 .net "a", 0 0, L_0x7fa4d882a390;  1 drivers
v0x7fa4d891e1e0_0 .net "b", 0 0, L_0x7fa4d882a430;  1 drivers
v0x7fa4d891e280_0 .net "c1", 0 0, L_0x7fa4d8827650;  1 drivers
v0x7fa4d891e330_0 .net "c_in", 0 0, L_0x7fa4d881d850;  1 drivers
v0x7fa4d891e3d0_0 .net "c_out", 0 0, L_0x7fa4d882a250;  1 drivers
v0x7fa4d891e4b0_0 .net "s1", 0 0, L_0x7fa4d8805140;  1 drivers
v0x7fa4d891e550_0 .net "s2", 0 0, L_0x7fa4d882a180;  1 drivers
v0x7fa4d891e5f0_0 .net "sum", 0 0, L_0x7fa4d881da40;  1 drivers
S_0x7fa4d891e710 .scope module, "fa14" "full_adder_1bit" 2 30, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d882a4d0 .functor XOR 1, L_0x7fa4d882bce0, L_0x7fa4d882b2f0, C4<0>, C4<0>;
L_0x7fa4d881d910 .functor AND 1, L_0x7fa4d882bce0, L_0x7fa4d882b2f0, C4<1>, C4<1>;
L_0x7fa4d882b500 .functor XOR 1, L_0x7fa4d882a4d0, L_0x7fa4d882b390, C4<0>, C4<0>;
L_0x7fa4d882b5d0 .functor AND 1, L_0x7fa4d882a4d0, L_0x7fa4d882b390, C4<1>, C4<1>;
L_0x7fa4d882b6c0 .functor XOR 1, L_0x7fa4d882b5d0, L_0x7fa4d881d910, C4<0>, C4<0>;
v0x7fa4d891e940_0 .net "a", 0 0, L_0x7fa4d882bce0;  1 drivers
v0x7fa4d891e9d0_0 .net "b", 0 0, L_0x7fa4d882b2f0;  1 drivers
v0x7fa4d891ea70_0 .net "c1", 0 0, L_0x7fa4d881d910;  1 drivers
v0x7fa4d891eb20_0 .net "c_in", 0 0, L_0x7fa4d882b390;  1 drivers
v0x7fa4d891ebc0_0 .net "c_out", 0 0, L_0x7fa4d882b6c0;  1 drivers
v0x7fa4d891eca0_0 .net "s1", 0 0, L_0x7fa4d882a4d0;  1 drivers
v0x7fa4d891ed40_0 .net "s2", 0 0, L_0x7fa4d882b5d0;  1 drivers
v0x7fa4d891ede0_0 .net "sum", 0 0, L_0x7fa4d882b500;  1 drivers
S_0x7fa4d891ef00 .scope module, "fa15" "full_adder_1bit" 2 31, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d882bef0 .functor XOR 1, L_0x7fa4d882c810, L_0x7fa4d881e520, C4<0>, C4<0>;
L_0x7fa4d882bf60 .functor AND 1, L_0x7fa4d882c810, L_0x7fa4d881e520, C4<1>, C4<1>;
L_0x7fa4d882c050 .functor XOR 1, L_0x7fa4d882bef0, L_0x7fa4d882ab90, C4<0>, C4<0>;
L_0x7fa4d882c100 .functor AND 1, L_0x7fa4d882bef0, L_0x7fa4d882ab90, C4<1>, C4<1>;
L_0x7fa4d882c1b0 .functor XOR 1, L_0x7fa4d882c100, L_0x7fa4d882bf60, C4<0>, C4<0>;
v0x7fa4d891f130_0 .net "a", 0 0, L_0x7fa4d882c810;  1 drivers
v0x7fa4d891f1c0_0 .net "b", 0 0, L_0x7fa4d881e520;  1 drivers
v0x7fa4d891f260_0 .net "c1", 0 0, L_0x7fa4d882bf60;  1 drivers
v0x7fa4d891f310_0 .net "c_in", 0 0, L_0x7fa4d882ab90;  1 drivers
v0x7fa4d891f3b0_0 .net "c_out", 0 0, L_0x7fa4d882c1b0;  1 drivers
v0x7fa4d891f490_0 .net "s1", 0 0, L_0x7fa4d882bef0;  1 drivers
v0x7fa4d891f530_0 .net "s2", 0 0, L_0x7fa4d882c100;  1 drivers
v0x7fa4d891f5d0_0 .net "sum", 0 0, L_0x7fa4d882c050;  1 drivers
S_0x7fa4d891f6f0 .scope module, "fa2" "full_adder_1bit" 2 18, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d8821aa0 .functor XOR 1, L_0x7fa4d8820390, L_0x7fa4d881ed20, C4<0>, C4<0>;
L_0x7fa4d8823110 .functor AND 1, L_0x7fa4d8820390, L_0x7fa4d881ed20, C4<1>, C4<1>;
L_0x7fa4d8824780 .functor XOR 1, L_0x7fa4d8821aa0, L_0x7fa4d8826850, C4<0>, C4<0>;
L_0x7fa4d8823570 .functor AND 1, L_0x7fa4d8821aa0, L_0x7fa4d8826850, C4<1>, C4<1>;
L_0x7fa4d8821f00 .functor XOR 1, L_0x7fa4d8823570, L_0x7fa4d8823110, C4<0>, C4<0>;
v0x7fa4d891f9a0_0 .net "a", 0 0, L_0x7fa4d8820390;  1 drivers
v0x7fa4d891fa30_0 .net "b", 0 0, L_0x7fa4d881ed20;  1 drivers
v0x7fa4d891fad0_0 .net "c1", 0 0, L_0x7fa4d8823110;  1 drivers
v0x7fa4d891fb60_0 .net "c_in", 0 0, L_0x7fa4d8826850;  1 drivers
v0x7fa4d891fbf0_0 .net "c_out", 0 0, L_0x7fa4d8821f00;  1 drivers
v0x7fa4d891fcc0_0 .net "s1", 0 0, L_0x7fa4d8821aa0;  1 drivers
v0x7fa4d891fd60_0 .net "s2", 0 0, L_0x7fa4d8823570;  1 drivers
v0x7fa4d891fe00_0 .net "sum", 0 0, L_0x7fa4d8824780;  1 drivers
S_0x7fa4d891ff20 .scope module, "fa3" "full_adder_1bit" 2 19, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d8828a90 .functor XOR 1, L_0x7fa4d8822580, L_0x7fa4d8820f10, C4<0>, C4<0>;
L_0x7fa4d88268f0 .functor AND 1, L_0x7fa4d8822580, L_0x7fa4d8820f10, C4<1>, C4<1>;
L_0x7fa4d8825260 .functor XOR 1, L_0x7fa4d8828a90, L_0x7fa4d881f8a0, C4<0>, C4<0>;
L_0x7fa4d8823b70 .functor AND 1, L_0x7fa4d8828a90, L_0x7fa4d881f8a0, C4<1>, C4<1>;
L_0x7fa4d8823c20 .functor XOR 1, L_0x7fa4d8823b70, L_0x7fa4d88268f0, C4<0>, C4<0>;
v0x7fa4d8920150_0 .net "a", 0 0, L_0x7fa4d8822580;  1 drivers
v0x7fa4d89201e0_0 .net "b", 0 0, L_0x7fa4d8820f10;  1 drivers
v0x7fa4d8920280_0 .net "c1", 0 0, L_0x7fa4d88268f0;  1 drivers
v0x7fa4d8920330_0 .net "c_in", 0 0, L_0x7fa4d881f8a0;  1 drivers
v0x7fa4d89203d0_0 .net "c_out", 0 0, L_0x7fa4d8823c20;  1 drivers
v0x7fa4d89204b0_0 .net "s1", 0 0, L_0x7fa4d8828a90;  1 drivers
v0x7fa4d8920550_0 .net "s2", 0 0, L_0x7fa4d8823b70;  1 drivers
v0x7fa4d89205f0_0 .net "sum", 0 0, L_0x7fa4d8825260;  1 drivers
S_0x7fa4d8920710 .scope module, "fa4" "full_adder_1bit" 2 20, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d881ca00 .functor XOR 1, L_0x7fa4d88282d0, L_0x7fa4d8827b40, C4<0>, C4<0>;
L_0x7fa4d881ca70 .functor AND 1, L_0x7fa4d88282d0, L_0x7fa4d8827b40, C4<1>, C4<1>;
L_0x7fa4d881cae0 .functor XOR 1, L_0x7fa4d881ca00, L_0x7fa4d8827be0, C4<0>, C4<0>;
L_0x7fa4d88291f0 .functor AND 1, L_0x7fa4d881ca00, L_0x7fa4d8827be0, C4<1>, C4<1>;
L_0x7fa4d88292a0 .functor XOR 1, L_0x7fa4d88291f0, L_0x7fa4d881ca70, C4<0>, C4<0>;
v0x7fa4d8920940_0 .net "a", 0 0, L_0x7fa4d88282d0;  1 drivers
v0x7fa4d89209d0_0 .net "b", 0 0, L_0x7fa4d8827b40;  1 drivers
v0x7fa4d8920a70_0 .net "c1", 0 0, L_0x7fa4d881ca70;  1 drivers
v0x7fa4d8920b20_0 .net "c_in", 0 0, L_0x7fa4d8827be0;  1 drivers
v0x7fa4d8920bc0_0 .net "c_out", 0 0, L_0x7fa4d88292a0;  1 drivers
v0x7fa4d8920ca0_0 .net "s1", 0 0, L_0x7fa4d881ca00;  1 drivers
v0x7fa4d8920d40_0 .net "s2", 0 0, L_0x7fa4d88291f0;  1 drivers
v0x7fa4d8920de0_0 .net "sum", 0 0, L_0x7fa4d881cae0;  1 drivers
S_0x7fa4d8920f00 .scope module, "fa5" "full_adder_1bit" 2 21, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d8826c40 .functor XOR 1, L_0x7fa4d8824e60, L_0x7fa4d8824f00, C4<0>, C4<0>;
L_0x7fa4d8826cb0 .functor AND 1, L_0x7fa4d8824e60, L_0x7fa4d8824f00, C4<1>, C4<1>;
L_0x7fa4d88264d0 .functor XOR 1, L_0x7fa4d8826c40, L_0x7fa4d8823ee0, C4<0>, C4<0>;
L_0x7fa4d8826580 .functor AND 1, L_0x7fa4d8826c40, L_0x7fa4d8823ee0, C4<1>, C4<1>;
L_0x7fa4d8825550 .functor XOR 1, L_0x7fa4d8826580, L_0x7fa4d8826cb0, C4<0>, C4<0>;
v0x7fa4d8921130_0 .net "a", 0 0, L_0x7fa4d8824e60;  1 drivers
v0x7fa4d89211c0_0 .net "b", 0 0, L_0x7fa4d8824f00;  1 drivers
v0x7fa4d8921260_0 .net "c1", 0 0, L_0x7fa4d8826cb0;  1 drivers
v0x7fa4d8921310_0 .net "c_in", 0 0, L_0x7fa4d8823ee0;  1 drivers
v0x7fa4d89213b0_0 .net "c_out", 0 0, L_0x7fa4d8825550;  1 drivers
v0x7fa4d8921490_0 .net "s1", 0 0, L_0x7fa4d8826c40;  1 drivers
v0x7fa4d8921530_0 .net "s2", 0 0, L_0x7fa4d8826580;  1 drivers
v0x7fa4d89215d0_0 .net "sum", 0 0, L_0x7fa4d88264d0;  1 drivers
S_0x7fa4d89216f0 .scope module, "fa6" "full_adder_1bit" 2 22, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d881edc0 .functor XOR 1, L_0x7fa4d8822180, L_0x7fa4d8822220, C4<0>, C4<0>;
L_0x7fa4d88237f0 .functor AND 1, L_0x7fa4d8822180, L_0x7fa4d8822220, C4<1>, C4<1>;
L_0x7fa4d8823860 .functor XOR 1, L_0x7fa4d881edc0, L_0x7fa4d88212a0, C4<0>, C4<0>;
L_0x7fa4d88238d0 .functor AND 1, L_0x7fa4d881edc0, L_0x7fa4d88212a0, C4<1>, C4<1>;
L_0x7fa4d88228b0 .functor XOR 1, L_0x7fa4d88238d0, L_0x7fa4d88237f0, C4<0>, C4<0>;
v0x7fa4d8921920_0 .net "a", 0 0, L_0x7fa4d8822180;  1 drivers
v0x7fa4d89219b0_0 .net "b", 0 0, L_0x7fa4d8822220;  1 drivers
v0x7fa4d8921a50_0 .net "c1", 0 0, L_0x7fa4d88237f0;  1 drivers
v0x7fa4d8921b00_0 .net "c_in", 0 0, L_0x7fa4d88212a0;  1 drivers
v0x7fa4d8921ba0_0 .net "c_out", 0 0, L_0x7fa4d88228b0;  1 drivers
v0x7fa4d8921c80_0 .net "s1", 0 0, L_0x7fa4d881edc0;  1 drivers
v0x7fa4d8921d20_0 .net "s2", 0 0, L_0x7fa4d88238d0;  1 drivers
v0x7fa4d8921dc0_0 .net "sum", 0 0, L_0x7fa4d8823860;  1 drivers
S_0x7fa4d8921ee0 .scope module, "fa7" "full_adder_1bit" 2 23, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d8820b10 .functor XOR 1, L_0x7fa4d881f520, L_0x7fa4d8821200, C4<0>, C4<0>;
L_0x7fa4d8820b80 .functor AND 1, L_0x7fa4d881f520, L_0x7fa4d8821200, C4<1>, C4<1>;
L_0x7fa4d8820bf0 .functor XOR 1, L_0x7fa4d8820b10, L_0x7fa4d882afe0, C4<0>, C4<0>;
L_0x7fa4d881fb90 .functor AND 1, L_0x7fa4d8820b10, L_0x7fa4d882afe0, C4<1>, C4<1>;
L_0x7fa4d881fc60 .functor XOR 1, L_0x7fa4d881fb90, L_0x7fa4d8820b80, C4<0>, C4<0>;
v0x7fa4d8922110_0 .net "a", 0 0, L_0x7fa4d881f520;  1 drivers
v0x7fa4d89221a0_0 .net "b", 0 0, L_0x7fa4d8821200;  1 drivers
v0x7fa4d8922240_0 .net "c1", 0 0, L_0x7fa4d8820b80;  1 drivers
v0x7fa4d89222f0_0 .net "c_in", 0 0, L_0x7fa4d882afe0;  1 drivers
v0x7fa4d8922390_0 .net "c_out", 0 0, L_0x7fa4d881fc60;  1 drivers
v0x7fa4d8922470_0 .net "s1", 0 0, L_0x7fa4d8820b10;  1 drivers
v0x7fa4d8922510_0 .net "s2", 0 0, L_0x7fa4d881fb90;  1 drivers
v0x7fa4d89225b0_0 .net "sum", 0 0, L_0x7fa4d8820bf0;  1 drivers
S_0x7fa4d89226d0 .scope module, "fa8" "full_adder_1bit" 2 24, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d882ac90 .functor XOR 1, L_0x7fa4d8827ea0, L_0x7fa4d8827f40, C4<0>, C4<0>;
L_0x7fa4d881e620 .functor AND 1, L_0x7fa4d8827ea0, L_0x7fa4d8827f40, C4<1>, C4<1>;
L_0x7fa4d882af30 .functor XOR 1, L_0x7fa4d882ac90, L_0x7fa4d881cf20, C4<0>, C4<0>;
L_0x7fa4d882a8f0 .functor AND 1, L_0x7fa4d882ac90, L_0x7fa4d881cf20, C4<1>, C4<1>;
L_0x7fa4d8829510 .functor XOR 1, L_0x7fa4d882a8f0, L_0x7fa4d881e620, C4<0>, C4<0>;
v0x7fa4d8922900_0 .net "a", 0 0, L_0x7fa4d8827ea0;  1 drivers
v0x7fa4d8922990_0 .net "b", 0 0, L_0x7fa4d8827f40;  1 drivers
v0x7fa4d8922a30_0 .net "c1", 0 0, L_0x7fa4d881e620;  1 drivers
v0x7fa4d8922ae0_0 .net "c_in", 0 0, L_0x7fa4d881cf20;  1 drivers
v0x7fa4d8922b80_0 .net "c_out", 0 0, L_0x7fa4d8829510;  1 drivers
v0x7fa4d8922c60_0 .net "s1", 0 0, L_0x7fa4d882ac90;  1 drivers
v0x7fa4d8922d00_0 .net "s2", 0 0, L_0x7fa4d882a8f0;  1 drivers
v0x7fa4d8922da0_0 .net "sum", 0 0, L_0x7fa4d882af30;  1 drivers
S_0x7fa4d8922ec0 .scope module, "fa9" "full_adder_1bit" 2 25, 3 4 0, S_0x7fa4d7f05ea0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x7fa4d881e260 .functor XOR 1, L_0x7fa4d8826090, L_0x7fa4d8826130, C4<0>, C4<0>;
L_0x7fa4d882a830 .functor AND 1, L_0x7fa4d8826090, L_0x7fa4d8826130, C4<1>, C4<1>;
L_0x7fa4d8826bc0 .functor XOR 1, L_0x7fa4d881e260, L_0x7fa4d88249e0, C4<0>, C4<0>;
L_0x7fa4d881de50 .functor AND 1, L_0x7fa4d881e260, L_0x7fa4d88249e0, C4<1>, C4<1>;
L_0x7fa4d8825f70 .functor XOR 1, L_0x7fa4d881de50, L_0x7fa4d882a830, C4<0>, C4<0>;
v0x7fa4d89230f0_0 .net "a", 0 0, L_0x7fa4d8826090;  1 drivers
v0x7fa4d8923180_0 .net "b", 0 0, L_0x7fa4d8826130;  1 drivers
v0x7fa4d8923220_0 .net "c1", 0 0, L_0x7fa4d882a830;  1 drivers
v0x7fa4d89232d0_0 .net "c_in", 0 0, L_0x7fa4d88249e0;  1 drivers
v0x7fa4d8923370_0 .net "c_out", 0 0, L_0x7fa4d8825f70;  1 drivers
v0x7fa4d8923450_0 .net "s1", 0 0, L_0x7fa4d881e260;  1 drivers
v0x7fa4d89234f0_0 .net "s2", 0 0, L_0x7fa4d881de50;  1 drivers
v0x7fa4d8923590_0 .net "sum", 0 0, L_0x7fa4d8826bc0;  1 drivers
    .scope S_0x7fa4d7f05ea0;
T_0 ;
    %wait E_0x7fa4d88285c0;
    %load/vec4 v0x7fa4d8923b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa4d8923750_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fa4d8923890_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa4d89236b0_0;
    %assign/vec4 v0x7fa4d8923750_0, 0;
    %load/vec4 v0x7fa4d89237f0_0;
    %assign/vec4 v0x7fa4d8923890_0, 0;
    %load/vec4 v0x7fa4d8923d20_0;
    %assign/vec4 v0x7fa4d8923bf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "full_adder_ff_16bits.v";
    "./full_adder_1bit.v";
