--------------------------------------------------------------------------------
Release 6.2.02i Trace G.28
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Programmer/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml fpga_debug
fpga_debug.ncd -o fpga_debug.twr fpga_debug.pcf


Design file:              fpga_debug.ncd
Physical constraint file: fpga_debug.pcf
Device,speed:             xc2s300e,-6 (PRODUCTION 1.17 2003-12-13)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:2666 - Constraint ignored: PATH "FROM U_CLK TO D_CLK"  TIG ;
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" TO TIMEGRP "J_CLK" 30 nS  ; 

 3468 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  11.926ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 nS  ; 

 18 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.997ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 nS  ; 

 1 item analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.269ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "FROM U_CLK TO D_CLK"  TIG ;

 0 items analyzed, 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "FROM J_CLK TO D_CLK"  TIG ;

 701 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "FROM D_CLK TO J_CLK"  TIG ;

 606 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 4794 paths, 0 nets, and 1165 connections

Design statistics:
   Minimum period:  11.926ns (Maximum frequency:  83.850MHz)
   Maximum path delay from/to any node:  11.926ns


Analysis completed Mon May 17 09:34:07 2004
--------------------------------------------------------------------------------

Peak Memory Usage: 50 MB
