\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def}{}\section{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def Struct Reference}
\label{struct_r_c_c___p_l_l_i2_s_init_type_def}\index{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}}


P\+L\+L\+I2S Clock structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_ab220aca5b6209623b23f0e4216d7fc6d}{P\+L\+L\+I2\+SM}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a1edb776fccb621edb1405b3502ebc8eb}{P\+L\+L\+I2\+SN}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a74f0f0ff8f1a603a598776745e384f5f}{P\+L\+L\+I2\+SP}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_a158ad7609d011d8f976556479cccb646}{P\+L\+L\+I2\+SQ}
\item 
uint32\+\_\+t \hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def_ad49056bf464bd58c0c0692c36b70b473}{P\+L\+L\+I2\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+L\+L\+I2S Clock structure definition. 

\subsection{Member Data Documentation}
\index{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}!P\+L\+L\+I2\+SM@{P\+L\+L\+I2\+SM}}
\index{P\+L\+L\+I2\+SM@{P\+L\+L\+I2\+SM}!R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+I2\+SM}{PLLI2SM}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def\+::\+P\+L\+L\+I2\+SM}\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_ab220aca5b6209623b23f0e4216d7fc6d}{}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_ab220aca5b6209623b23f0e4216d7fc6d}
Specifies division factor for P\+LL V\+CO input clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 63 \index{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}!P\+L\+L\+I2\+SN@{P\+L\+L\+I2\+SN}}
\index{P\+L\+L\+I2\+SN@{P\+L\+L\+I2\+SN}!R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+I2\+SN}{PLLI2SN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def\+::\+P\+L\+L\+I2\+SN}\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_a1edb776fccb621edb1405b3502ebc8eb}{}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_a1edb776fccb621edb1405b3502ebc8eb}
Specifies the multiplication factor for P\+L\+L\+I2S V\+CO output clock. This parameter must be a number between Min\+\_\+\+Data = 192 and Max\+\_\+\+Data = 432 \index{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}!P\+L\+L\+I2\+SP@{P\+L\+L\+I2\+SP}}
\index{P\+L\+L\+I2\+SP@{P\+L\+L\+I2\+SP}!R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+I2\+SP}{PLLI2SP}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def\+::\+P\+L\+L\+I2\+SP}\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_a74f0f0ff8f1a603a598776745e384f5f}{}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_a74f0f0ff8f1a603a598776745e384f5f}
Specifies division factor for S\+P\+D\+I\+F\+RX Clock. This parameter must be a value of \hyperlink{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider}{R\+CC P\+L\+L\+I2\+SP Clock Divider} \index{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}!P\+L\+L\+I2\+SQ@{P\+L\+L\+I2\+SQ}}
\index{P\+L\+L\+I2\+SQ@{P\+L\+L\+I2\+SQ}!R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+I2\+SQ}{PLLI2SQ}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def\+::\+P\+L\+L\+I2\+SQ}\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_a158ad7609d011d8f976556479cccb646}{}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_a158ad7609d011d8f976556479cccb646}
Specifies the division factor for S\+AI clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 15. This parameter will be used only when P\+L\+L\+I2S is selected as Clock Source S\+AI \index{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}!P\+L\+L\+I2\+SR@{P\+L\+L\+I2\+SR}}
\index{P\+L\+L\+I2\+SR@{P\+L\+L\+I2\+SR}!R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def@{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+L\+L\+I2\+SR}{PLLI2SR}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def\+::\+P\+L\+L\+I2\+SR}\hypertarget{struct_r_c_c___p_l_l_i2_s_init_type_def_ad49056bf464bd58c0c0692c36b70b473}{}\label{struct_r_c_c___p_l_l_i2_s_init_type_def_ad49056bf464bd58c0c0692c36b70b473}
Specifies the division factor for I2S clock. This parameter must be a number between Min\+\_\+\+Data = 2 and Max\+\_\+\+Data = 7. This parameter will be used only when P\+L\+L\+I2S is selected as Clock Source I2S 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Dynamixel-\/\+M\+X106/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+N\+U\+C\+L\+E\+O\+\_\+\+F446\+R\+E/\hyperlink{stm32f4xx__hal__rcc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}\end{DoxyCompactItemize}
