Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd
COMP96 Compile Package "xd_adapter_pkg"
COMP96 Compile Package Body "xd_adapter_pkg"
COMP96 Compile Entity "synchronizer_ff"
COMP96 Compile Architecture "xilinx" of Entity "synchronizer_ff"
COMP96 Compile Entity "clk_x_pntrs"
COMP96 Compile Architecture "xilinx" of Entity "clk_x_pntrs"
COMP96 Compile Entity "axis_acc_adapter_cdc_sync"
COMP96 Compile Architecture "implementation" of Entity "axis_acc_adapter_cdc_sync"
COMP96 Compile Entity "symmetric_dp_bank_v6"
COMP96 Compile Architecture "rtl" of Entity "symmetric_dp_bank_v6"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_tdpram". (No entity named "xpm_memory_tdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd" 2124 0
COMP96 Compile Entity "dp_bank_sdp_v6"
COMP96 Compile Architecture "rtl" of Entity "dp_bank_sdp_v6"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_sdpram". (No entity named "xpm_memory_sdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd" 3089 0
COMP96 Compile Entity "asymmetric_dp_bank_v6"
COMP96 Compile Architecture "rtl" of Entity "asymmetric_dp_bank_v6"
ELAB1 WARNING ELAB1_0026: "There is no default binding for component "xpm_memory_tdpram". (No entity named "xpm_memory_tdpram" was found)." "C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axis_accelerator_adapter_v2_1\hdl\axis_accelerator_adapter_v2_1_rfs.vhd" 3648 0
COMP96 Compile Entity "arg_mem_bank_v6"
COMP96 Compile Architecture "rtl" of Entity "arg_mem_bank_v6"
COMP96 Compile Entity "arg_mem_bank"
COMP96 Compile Architecture "rtl" of Entity "arg_mem_bank"
COMP96 Compile Entity "srl_fifo_32_wt"
COMP96 Compile Architecture "rtl" of Entity "srl_fifo_32_wt"
COMP96 Compile Entity "oarg_columnized_mem_bank"
COMP96 Compile Architecture "rtl" of Entity "oarg_columnized_mem_bank"
COMP96 Compile Entity "iarg_columnized_mem_bank"
COMP96 Compile Architecture "rtl" of Entity "iarg_columnized_mem_bank"
COMP96 Compile Entity "xd_s2m_memory_dc"
COMP96 Compile Architecture "rtl" of Entity "xd_s2m_memory_dc"
COMP96 Compile Entity "xd_s2m_converter"
COMP96 Compile Architecture "rtl" of Entity "xd_s2m_converter"
COMP96 Compile Entity "xd_m2s_memory_dc"
COMP96 Compile Architecture "rtl" of Entity "xd_m2s_memory_dc"
COMP96 Compile Entity "xd_m2s_converter"
COMP96 Compile Architecture "rtl" of Entity "xd_m2s_converter"
COMP96 Compile Entity "s2s_async_fifo_wt"
COMP96 Compile Architecture "rtl" of Entity "s2s_async_fifo_wt"
COMP96 Compile Entity "xd_s2m_adapter"
COMP96 Compile Architecture "rtl" of Entity "xd_s2m_adapter"
COMP96 Compile Entity "xd_output_scalars_fifo"
COMP96 Compile Architecture "rtl" of Entity "xd_output_scalars_fifo"
COMP96 Compile Entity "xd_oarg_s2s_adapter"
COMP96 Compile Architecture "rtl" of Entity "xd_oarg_s2s_adapter"
COMP96 Compile Entity "xd_m2s_adapter"
COMP96 Compile Architecture "rtl" of Entity "xd_m2s_adapter"
COMP96 Compile Entity "xd_input_scalars_fifo"
COMP96 Compile Architecture "rtl" of Entity "xd_input_scalars_fifo"
COMP96 Compile Entity "xd_iarg_s2s_adapter"
COMP96 Compile Architecture "rtl" of Entity "xd_iarg_s2s_adapter"
COMP96 Compile Entity "sync_ap_status"
COMP96 Compile Architecture "rtl" of Entity "sync_ap_status"
COMP96 Compile Entity "async_fifo_dist_wt"
COMP96 Compile Architecture "rtl" of Entity "async_fifo_dist_wt"
COMP96 Compile Entity "async_fifo_dist_inst"
COMP96 Compile Architecture "rtl" of Entity "async_fifo_dist_inst"
COMP96 Compile Entity "xd_sync_module"
COMP96 Compile Architecture "rtl" of Entity "xd_sync_module"
COMP96 Compile Entity "xd_output_scalars_module"
COMP96 Compile Architecture "rtl" of Entity "xd_output_scalars_module"
COMP96 Compile Entity "xd_output_args_module"
COMP96 Compile Architecture "rtl" of Entity "xd_output_args_module"
COMP96 Compile Entity "xd_input_scalars_module"
COMP96 Compile Architecture "rtl" of Entity "xd_input_scalars_module"
COMP96 Compile Entity "xd_input_args_module"
COMP96 Compile Architecture "rtl" of Entity "xd_input_args_module"
COMP96 Compile Entity "axi_lite_adapter"
COMP96 Compile Architecture "rtl" of Entity "axi_lite_adapter"
COMP96 Compile Entity "axis_accelerator_adapter_core"
COMP96 Compile Architecture "rtl" of Entity "axis_accelerator_adapter_core"
COMP96 Compile Entity "axis_accelerator_adapter"
COMP96 Compile Architecture "rtl" of Entity "axis_accelerator_adapter"
COMP96 Compile success 0 Errors 3 Warnings  Analysis time :  1.0 [s]
