// Seed: 1772167490
module module_0 ();
  tri0 id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  wire id_2, id_3;
  wire id_4;
  id_5(
      .id_0(1), .id_1(id_3), .id_2(1 & 1), .id_3(id_1)
  );
  tri1 id_7;
  assign module_1.id_6 = 0;
  assign id_7 = 1;
endmodule
module module_1 (
    output tri0 id_0
    , id_8,
    input  wire id_1,
    input  tri0 id_2,
    input  wire id_3,
    input  wor  id_4,
    input  wire id_5,
    output tri1 id_6
);
  wire id_9, id_10;
  module_0 modCall_1 ();
endmodule
