// Seed: 1745248236
module module_0 (
    output tri1 id_0,
    input supply0 id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    output tri id_2,
    output uwire id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wire id_6,
    input wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input supply1 id_12,
    output wor id_13,
    input tri1 id_14
);
  assign id_2 = id_6;
  module_0(
      id_13, id_11
  );
endmodule
