Warning (10268): Verilog HDL information at axis_async_fifo.v(383): always construct contains both blocking and non-blocking assignments File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 383
Warning (10268): Verilog HDL information at axis_async_fifo.v(647): always construct contains both blocking and non-blocking assignments File: /home/luisfercrtez/Documents/Master/Clases/Digital_Desing/PMT/firmware/ethernet/verilog-ethernet/verilog-ethernet-edited/example/DE2-115/fpga/lib/eth/lib/axis/rtl/axis_async_fifo.v Line: 647
