# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../reg8file_v2.ip_user_files/bd/reg8file_ip/ipshared/38c8/src/dffe.v"
verilog xil_defaultlib  "../../../reg8file_v2.ip_user_files/bd/reg8file_ip/ipshared/38c8/src/reg8.v"
verilog xil_defaultlib  "../../../reg8file_v2.ip_user_files/bd/reg8file_ip/ipshared/38c8/src/reg8file.v"
verilog xil_defaultlib  "../../../reg8file_v2.ip_user_files/bd/reg8file_ip/ip/reg8file_ip_reg8file_0_0/sim/reg8file_ip_reg8file_0_0.v"
verilog xil_defaultlib  "../../../reg8file_v2.ip_user_files/bd/reg8file_ip/hdl/reg8file_ip.v"
verilog xil_defaultlib  "../../../reg8file_v2.srcs/sim_1/new/reg8file_sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
