#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Tools\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Tools\iverilog\lib\ivl\va_math.vpi";
S_000001ce0bef40f0 .scope module, "systolic_array_tb" "systolic_array_tb" 2 7;
 .timescale -9 -12;
P_000001ce0bf0f5d0 .param/l "AW" 0 2 11, +C4<00000000000000000000000000100000>;
P_000001ce0bf0f608 .param/l "DW" 0 2 10, +C4<00000000000000000000000000010000>;
P_000001ce0bf0f640 .param/l "N" 0 2 9, +C4<00000000000000000000000000000100>;
v000001ce0bf7b650_0 .var "act_in", 63 0;
v000001ce0bf7ba10_0 .var "clk", 0 0;
v000001ce0bf7b6f0_0 .var/i "fail_count", 31 0;
v000001ce0bf7b790_0 .var "load_weight", 0 0;
v000001ce0bf7b830_0 .var/i "pass_count", 31 0;
v000001ce0bf7bf10_0 .net "result_out", 127 0, L_000001ce0bf7c410;  1 drivers
v000001ce0bf7bfb0_0 .var "rst", 0 0;
v000001ce0bf7c0f0_0 .var "valid_in", 0 0;
v000001ce0bf7c370_0 .net "valid_out", 0 0, v000001ce0bf7c550_0;  1 drivers
v000001ce0bf7c230_0 .var "weight_col", 1 0;
v000001ce0bf7c2d0_0 .var "weight_data", 15 0;
v000001ce0bf7b8d0_0 .var "weight_row", 1 0;
S_000001ce0bf2ab80 .scope task, "load_w" "load_w" 2 35, 2 35 0, S_000001ce0bef40f0;
 .timescale -9 -12;
v000001ce0beeaec0_0 .var "c", 1 0;
v000001ce0beea2a0_0 .var "r", 1 0;
v000001ce0bad7110_0 .var "val", 15 0;
E_000001ce0bf21fc0 .event negedge, v000001ce0beeed10_0;
TD_systolic_array_tb.load_w ;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce0bf7b790_0, 0, 1;
    %load/vec4 v000001ce0beea2a0_0;
    %store/vec4 v000001ce0bf7b8d0_0, 0, 2;
    %load/vec4 v000001ce0beeaec0_0;
    %store/vec4 v000001ce0bf7c230_0, 0, 2;
    %load/vec4 v000001ce0bad7110_0;
    %store/vec4 v000001ce0bf7c2d0_0, 0, 16;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0bf7b790_0, 0, 1;
    %end;
S_000001ce0bad6960 .scope module, "uut" "systolic_array" 2 22, 3 9 0, S_000001ce0bef40f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 2 "weight_row";
    .port_info 4 /INPUT 2 "weight_col";
    .port_info 5 /INPUT 16 "weight_data";
    .port_info 6 /INPUT 1 "valid_in";
    .port_info 7 /INPUT 64 "act_in";
    .port_info 8 /OUTPUT 128 "result_out";
    .port_info 9 /OUTPUT 1 "valid_out";
P_000001ce0bf24910 .param/l "ACC_WIDTH" 0 3 12, +C4<00000000000000000000000000100000>;
P_000001ce0bf24948 .param/l "ARRAY_SIZE" 0 3 10, +C4<00000000000000000000000000000100>;
P_000001ce0bf24980 .param/l "DATA_WIDTH" 0 3 11, +C4<00000000000000000000000000010000>;
v000001ce0bf28ef0 .array "accum", 3 0, 31 0;
v000001ce0beeec70_0 .net "act_in", 63 0, v000001ce0bf7b650_0;  1 drivers
v000001ce0beeed10_0 .net "clk", 0 0, v000001ce0bf7ba10_0;  1 drivers
v000001ce0beef790_0 .var "computing", 0 0;
v000001ce0beef830_0 .var/i "i", 31 0;
v000001ce0bf7c4b0_0 .var/i "j", 31 0;
v000001ce0bf7bd30_0 .net "load_weight", 0 0, v000001ce0bf7b790_0;  1 drivers
v000001ce0bf7bbf0_0 .var "product", 31 0;
v000001ce0bf7bab0_0 .net "result_out", 127 0, L_000001ce0bf7c410;  alias, 1 drivers
v000001ce0bf7bb50_0 .net "rst", 0 0, v000001ce0bf7bfb0_0;  1 drivers
v000001ce0bf7c050_0 .net "valid_in", 0 0, v000001ce0bf7c0f0_0;  1 drivers
v000001ce0bf7c550_0 .var "valid_out", 0 0;
v000001ce0bf7bc90_0 .net "weight_col", 1 0, v000001ce0bf7c230_0;  1 drivers
v000001ce0bf7bdd0_0 .net "weight_data", 15 0, v000001ce0bf7c2d0_0;  1 drivers
v000001ce0bf7be70_0 .net "weight_row", 1 0, v000001ce0bf7b8d0_0;  1 drivers
v000001ce0bf7c190 .array "weights", 15 0, 15 0;
E_000001ce0bf22380 .event posedge, v000001ce0beeed10_0;
v000001ce0bf28ef0_0 .array/port v000001ce0bf28ef0, 0;
v000001ce0bf28ef0_1 .array/port v000001ce0bf28ef0, 1;
v000001ce0bf28ef0_2 .array/port v000001ce0bf28ef0, 2;
v000001ce0bf28ef0_3 .array/port v000001ce0bf28ef0, 3;
L_000001ce0bf7c410 .concat8 [ 32 32 32 32], v000001ce0bf28ef0_0, v000001ce0bf28ef0_1, v000001ce0bf28ef0_2, v000001ce0bf28ef0_3;
S_000001ce0bad6af0 .scope generate, "pack_out[0]" "pack_out[0]" 3 87, 3 87 0, S_000001ce0bad6960;
 .timescale 0 0;
P_000001ce0bf22000 .param/l "g" 0 3 87, +C4<00>;
v000001ce0bad6fc0_0 .net *"_ivl_2", 31 0, v000001ce0bf28ef0_0;  1 drivers
S_000001ce0bf28a40 .scope generate, "pack_out[1]" "pack_out[1]" 3 87, 3 87 0, S_000001ce0bad6960;
 .timescale 0 0;
P_000001ce0bf22040 .param/l "g" 0 3 87, +C4<01>;
v000001ce0badb330_0 .net *"_ivl_2", 31 0, v000001ce0bf28ef0_1;  1 drivers
S_000001ce0bf28bd0 .scope generate, "pack_out[2]" "pack_out[2]" 3 87, 3 87 0, S_000001ce0bad6960;
 .timescale 0 0;
P_000001ce0bf22140 .param/l "g" 0 3 87, +C4<010>;
v000001ce0bad6c80_0 .net *"_ivl_2", 31 0, v000001ce0bf28ef0_2;  1 drivers
S_000001ce0bf28d60 .scope generate, "pack_out[3]" "pack_out[3]" 3 87, 3 87 0, S_000001ce0bad6960;
 .timescale 0 0;
P_000001ce0bf21400 .param/l "g" 0 3 87, +C4<011>;
v000001ce0bad6d20_0 .net *"_ivl_2", 31 0, v000001ce0bf28ef0_3;  1 drivers
    .scope S_000001ce0bad6960;
T_1 ;
    %wait E_000001ce0bf22380;
    %load/vec4 v000001ce0bf7bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0beef830_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001ce0beef830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0bf7c4b0_0, 0, 32;
T_1.4 ;
    %load/vec4 v000001ce0bf7c4b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.5, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001ce0beef830_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001ce0bf7c4b0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce0bf7c190, 0, 4;
    %load/vec4 v000001ce0bf7c4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0bf7c4b0_0, 0, 32;
    %jmp T_1.4;
T_1.5 ;
    %load/vec4 v000001ce0beef830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0beef830_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ce0bf7bd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v000001ce0bf7bdd0_0;
    %load/vec4 v000001ce0bf7be70_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v000001ce0bf7bc90_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce0bf7c190, 0, 4;
T_1.6 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ce0bad6960;
T_2 ;
    %wait E_000001ce0bf22380;
    %load/vec4 v000001ce0bf7bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0beef830_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001ce0beef830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ce0beef830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ce0bf28ef0, 0, 4;
    %load/vec4 v000001ce0beef830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0beef830_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce0bf7c550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce0beef790_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ce0bf7c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0bf7c4b0_0, 0, 32;
T_2.6 ;
    %load/vec4 v000001ce0bf7c4b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001ce0bf7c4b0_0;
    %store/vec4a v000001ce0bf28ef0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0beef830_0, 0, 32;
T_2.8 ;
    %load/vec4 v000001ce0beef830_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.9, 5;
    %load/vec4 v000001ce0beeec70_0;
    %load/vec4 v000001ce0beef830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pad/u 32;
    %load/vec4 v000001ce0beef830_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001ce0bf7c4b0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ce0bf7c190, 4;
    %pad/u 32;
    %mul;
    %store/vec4 v000001ce0bf7bbf0_0, 0, 32;
    %load/vec4 v000001ce0beeec70_0;
    %load/vec4 v000001ce0beef830_0;
    %muli 16, 0, 32;
    %part/s 16;
    %cmpi/ne 0, 0, 16;
    %flag_get/vec4 4;
    %jmp/0 T_2.12, 4;
    %load/vec4 v000001ce0beef830_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v000001ce0bf7c4b0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v000001ce0bf7c190, 4;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %ix/getv/s 4, v000001ce0bf7c4b0_0;
    %load/vec4a v000001ce0bf28ef0, 4;
    %load/vec4 v000001ce0bf7bbf0_0;
    %add;
    %ix/getv/s 4, v000001ce0bf7c4b0_0;
    %store/vec4a v000001ce0bf28ef0, 4, 0;
T_2.10 ;
    %load/vec4 v000001ce0beef830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0beef830_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v000001ce0bf7c4b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0bf7c4b0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ce0bf7c550_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ce0bf7c550_0, 0;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ce0bef40f0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0bf7b830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ce0bf7b6f0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000001ce0bef40f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0bf7ba10_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001ce0bef40f0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000001ce0bf7ba10_0;
    %inv;
    %store/vec4 v000001ce0bf7ba10_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001ce0bef40f0;
T_6 ;
    %vpi_call 2 48 "$dumpfile", "sim/waveforms/systolic_array.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ce0bef40f0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001ce0bef40f0;
T_7 ;
    %vpi_call 2 53 "$display", "============================================" {0 0 0};
    %vpi_call 2 54 "$display", "  Systolic Array (4x4) Testbench" {0 0 0};
    %vpi_call 2 55 "$display", "============================================" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce0bf7bfb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0bf7b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0bf7c0f0_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001ce0bf7b650_0, 0, 64;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0bf7b8d0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0bf7c230_0, 0, 2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001ce0bf7c2d0_0, 0, 16;
    %delay 25000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0bf7bfb0_0, 0, 1;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %delay 10000, 0;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 2684385280, 0, 42;
    %concati/vec4 1310730, 0, 22;
    %store/vec4 v000001ce0bf7b650_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce0bf7c0f0_0, 0, 1;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0bf7c0f0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001ce0bf7c370_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.5, 12;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.4, 11;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 90, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 160, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 2 87 "$display", "[PASS] Diagonal matrix: [10,40,90,160]" {0 0 0};
    %load/vec4 v000001ce0bf7b830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0bf7b830_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 90 "$display", "[FAIL] Diagonal matrix | got=[%0d,%0d,%0d,%0d]", &PV<v000001ce0bf7bf10_0, 0, 32>, &PV<v000001ce0bf7bf10_0, 32, 32>, &PV<v000001ce0bf7bf10_0, 64, 32>, &PV<v000001ce0bf7bf10_0, 96, 32> {0 0 0};
    %load/vec4 v000001ce0bf7b6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0bf7b6f0_0, 0, 32;
T_7.1 ;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce0bf7bfb0_0, 0, 1;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0bf7bfb0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 9, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 11, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 13, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beea2a0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001ce0beeaec0_0, 0, 2;
    %pushi/vec4 16, 0, 16;
    %store/vec4 v000001ce0bad7110_0, 0, 16;
    %fork TD_systolic_array_tb.load_w, S_000001ce0bf2ab80;
    %join;
    %delay 10000, 0;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 2147516416, 0, 47;
    %concati/vec4 65537, 0, 17;
    %store/vec4 v000001ce0bf7b650_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce0bf7c0f0_0, 0, 1;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0bf7c0f0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001ce0bf7c370_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.11, 12;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 28, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.10, 11;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.9, 10;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 36, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 40, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %vpi_call 2 123 "$display", "[PASS] Full matrix col sums: [28,32,36,40]" {0 0 0};
    %load/vec4 v000001ce0bf7b830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0bf7b830_0, 0, 32;
    %jmp T_7.7;
T_7.6 ;
    %vpi_call 2 126 "$display", "[FAIL] Full matrix | got=[%0d,%0d,%0d,%0d]", &PV<v000001ce0bf7bf10_0, 0, 32>, &PV<v000001ce0bf7bf10_0, 32, 32>, &PV<v000001ce0bf7bf10_0, 64, 32>, &PV<v000001ce0bf7bf10_0, 96, 32> {0 0 0};
    %load/vec4 v000001ce0bf7b6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0bf7b6f0_0, 0, 32;
T_7.7 ;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 65536, 0, 64;
    %store/vec4 v000001ce0bf7b650_0, 0, 64;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ce0bf7c0f0_0, 0, 1;
    %wait E_000001ce0bf21fc0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ce0bf7c0f0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001ce0bf7c370_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_7.17, 12;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_7.16, 11;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.16;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.15, 10;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v000001ce0bf7bf10_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %vpi_call 2 145 "$display", "[PASS] Sparse activation [0,1,0,0]: [5,6,7,8]" {0 0 0};
    %load/vec4 v000001ce0bf7b830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0bf7b830_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %vpi_call 2 148 "$display", "[FAIL] Sparse activation | got=[%0d,%0d,%0d,%0d]", &PV<v000001ce0bf7bf10_0, 0, 32>, &PV<v000001ce0bf7bf10_0, 32, 32>, &PV<v000001ce0bf7bf10_0, 64, 32>, &PV<v000001ce0bf7bf10_0, 96, 32> {0 0 0};
    %load/vec4 v000001ce0bf7b6f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ce0bf7b6f0_0, 0, 32;
T_7.13 ;
    %delay 20000, 0;
    %vpi_call 2 154 "$display", "============================================" {0 0 0};
    %vpi_call 2 155 "$display", "  Results: %0d PASSED, %0d FAILED", v000001ce0bf7b830_0, v000001ce0bf7b6f0_0 {0 0 0};
    %vpi_call 2 156 "$display", "============================================" {0 0 0};
    %vpi_call 2 157 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb/compute/systolic_array_tb.v";
    "rtl/compute/systolic_array.v";
