

================================================================
== Vitis HLS Report for 'gemm_stage_0_1'
================================================================
* Date:           Mon Jan 12 11:44:50 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.211 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524294|   524294|  5.243 ms|  5.243 ms|  524294|  524294|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_i_0_i_l_S_j_0_j_l_S_k_0_k  |   524292|   524292|         7|          2|          1|  262144|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      263|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      256|      417|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      217|    -|
|Register             |        -|     -|      230|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      486|      929|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_no_dsp_1_U14   |fadd_32ns_32ns_32_3_no_dsp_1   |        0|   0|  128|  340|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U15  |fmul_32ns_32ns_32_2_max_dsp_1  |        0|   3|  128|   77|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  256|  417|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_1_fu_166_p2              |         +|   0|  0|  26|          19|           1|
    |add_ln24_fu_184_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln25_1_fu_327_p2              |         +|   0|  0|  21|          14|           1|
    |add_ln25_fu_242_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln29_fu_312_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln31_fu_278_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln32_fu_301_p2                |         +|   0|  0|  19|          12|          12|
    |and_ln24_fu_236_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_201                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_160_p2               |      icmp|   0|  0|  14|          19|          20|
    |icmp_ln25_fu_190_p2               |      icmp|   0|  0|  12|          14|          13|
    |icmp_ln29_1_fu_318_p2             |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln29_fu_230_p2               |      icmp|   0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln25_fu_248_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_117_p0                     |    select|   0|  0|  32|           1|           1|
    |select_ln24_1_fu_204_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln24_fu_196_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln25_2_fu_262_p3           |    select|   0|  0|   7|           1|           7|
    |select_ln25_3_fu_333_p3           |    select|   0|  0|  14|           1|           1|
    |select_ln25_fu_254_p3             |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_224_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 263|         138|         105|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  14|          3|    1|          3|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter1_reg              |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_k_load                 |   9|          2|    7|         14|
    |ap_sig_allocacmp_v10_load               |  14|          3|   32|         96|
    |i_fu_76                                 |   9|          2|    7|         14|
    |indvar_flatten14_fu_80                  |   9|          2|   19|         38|
    |indvar_flatten_fu_72                    |   9|          2|   14|         28|
    |j_fu_68                                 |   9|          2|    7|         14|
    |k_fu_64                                 |   9|          2|    7|         14|
    |real_start                              |   9|          2|    1|          2|
    |v10_fu_60                               |   9|          2|   32|         64|
    |v411_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 217|         48|  196|        425|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |i_fu_76                           |   7|   0|    7|          0|
    |icmp_ln24_reg_429                 |   1|   0|    1|          0|
    |icmp_ln24_reg_429_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln29_1_reg_448               |   1|   0|    1|          0|
    |indvar_flatten14_fu_80            |  19|   0|   19|          0|
    |indvar_flatten_fu_72              |  14|   0|   14|          0|
    |j_fu_68                           |   7|   0|    7|          0|
    |k_fu_64                           |   7|   0|    7|          0|
    |or_ln25_reg_433                   |   1|   0|    1|          0|
    |or_ln25_reg_433_pp0_iter1_reg     |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v10_fu_60                         |  32|   0|   32|          0|
    |v11_reg_472                       |  32|   0|   32|          0|
    |v9_reg_462                        |  32|   0|   32|          0|
    |icmp_ln29_1_reg_448               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 230|  32|  167|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|start_full_n  |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|start_out     |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|start_write   |  out|    1|  ap_ctrl_hs|  gemm_stage_0.1|  return value|
|v0_address0   |  out|   12|   ap_memory|              v0|         array|
|v0_ce0        |  out|    1|   ap_memory|              v0|         array|
|v0_q0         |   in|   32|   ap_memory|              v0|         array|
|v1_address0   |  out|   12|   ap_memory|              v1|         array|
|v1_ce0        |  out|    1|   ap_memory|              v1|         array|
|v1_q0         |   in|   32|   ap_memory|              v1|         array|
|v411_din      |  out|   32|     ap_fifo|            v411|       pointer|
|v411_full_n   |   in|    1|     ap_fifo|            v411|       pointer|
|v411_write    |  out|    1|     ap_fifo|            v411|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.79>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%v10 = alloca i32 1"   --->   Operation 10 'alloca' 'v10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten14 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v411, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln24 = store i19 0, i19 %indvar_flatten14" [kernel.cpp:24]   --->   Operation 17 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 0, i7 %i" [kernel.cpp:24]   --->   Operation 18 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln24 = store i14 0, i14 %indvar_flatten" [kernel.cpp:24]   --->   Operation 19 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 0, i7 %j" [kernel.cpp:24]   --->   Operation 20 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 0, i7 %k" [kernel.cpp:24]   --->   Operation 21 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln24 = br void" [kernel.cpp:24]   --->   Operation 23 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten14_load = load i19 %indvar_flatten14" [kernel.cpp:24]   --->   Operation 24 'load' 'indvar_flatten14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.92ns)   --->   "%icmp_ln24 = icmp_eq  i19 %indvar_flatten14_load, i19 262144" [kernel.cpp:24]   --->   Operation 25 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.12ns)   --->   "%add_ln24_1 = add i19 %indvar_flatten14_load, i19 1" [kernel.cpp:24]   --->   Operation 26 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split4, void" [kernel.cpp:24]   --->   Operation 27 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [kernel.cpp:29]   --->   Operation 28 'load' 'k_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [kernel.cpp:24]   --->   Operation 29 'load' 'j_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i14 %indvar_flatten" [kernel.cpp:25]   --->   Operation 30 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [kernel.cpp:24]   --->   Operation 31 'load' 'i_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.85ns)   --->   "%add_ln24 = add i7 %i_load, i7 1" [kernel.cpp:24]   --->   Operation 32 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%icmp_ln25 = icmp_eq  i14 %indvar_flatten_load_1, i14 4096" [kernel.cpp:25]   --->   Operation 33 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.37ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i7 0, i7 %j_load" [kernel.cpp:24]   --->   Operation 34 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.37ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i7 %add_ln24, i7 %i_load" [kernel.cpp:24]   --->   Operation 35 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i7 %select_ln24_1" [kernel.cpp:31]   --->   Operation 36 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln31, i6 0" [kernel.cpp:25]   --->   Operation 37 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln25, i1 1" [kernel.cpp:24]   --->   Operation 38 'xor' 'xor_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.71ns)   --->   "%icmp_ln29 = icmp_eq  i7 %k_load, i7 64" [kernel.cpp:29]   --->   Operation 39 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln29, i1 %xor_ln24" [kernel.cpp:24]   --->   Operation 40 'and' 'and_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.85ns)   --->   "%add_ln25 = add i7 %select_ln24, i7 1" [kernel.cpp:25]   --->   Operation 41 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.14ns)   --->   "%or_ln25 = or i1 %and_ln24, i1 %icmp_ln25" [kernel.cpp:25]   --->   Operation 42 'or' 'or_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.37ns)   --->   "%select_ln25 = select i1 %or_ln25, i7 0, i7 %k_load" [kernel.cpp:25]   --->   Operation 43 'select' 'select_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.37ns)   --->   "%select_ln25_2 = select i1 %and_ln24, i7 %add_ln25, i7 %select_ln24" [kernel.cpp:25]   --->   Operation 44 'select' 'select_ln25_2' <Predicate = (!icmp_ln24)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln25_2" [kernel.cpp:25]   --->   Operation 45 'zext' 'zext_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %select_ln25" [kernel.cpp:31]   --->   Operation 46 'zext' 'zext_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.99ns)   --->   "%add_ln31 = add i12 %tmp_cast, i12 %zext_ln31" [kernel.cpp:31]   --->   Operation 47 'add' 'add_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i12 %add_ln31" [kernel.cpp:31]   --->   Operation 48 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr i32 %v0, i64 0, i64 %zext_ln31_1" [kernel.cpp:31]   --->   Operation 49 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %select_ln25" [kernel.cpp:32]   --->   Operation 50 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 0" [kernel.cpp:32]   --->   Operation 51 'bitconcatenate' 'tmp_6_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.99ns)   --->   "%add_ln32 = add i12 %tmp_6_cast, i12 %zext_ln25" [kernel.cpp:32]   --->   Operation 52 'add' 'add_ln32' <Predicate = (!icmp_ln24)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i12 %add_ln32" [kernel.cpp:32]   --->   Operation 53 'zext' 'zext_ln32' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr i32 %v1, i64 0, i64 %zext_ln32" [kernel.cpp:32]   --->   Operation 54 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.29ns)   --->   "%v7 = load i12 %v0_addr" [kernel.cpp:31]   --->   Operation 55 'load' 'v7' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 56 [2/2] (1.29ns)   --->   "%v8 = load i12 %v1_addr" [kernel.cpp:32]   --->   Operation 56 'load' 'v8' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 57 [1/1] (0.85ns)   --->   "%add_ln29 = add i7 %select_ln25, i7 1" [kernel.cpp:29]   --->   Operation 57 'add' 'add_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.71ns)   --->   "%icmp_ln29_1 = icmp_eq  i7 %add_ln29, i7 64" [kernel.cpp:29]   --->   Operation 58 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln24)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_1, void %ifFalse, void %ifTrue" [kernel.cpp:29]   --->   Operation 59 'br' 'br_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [kernel.cpp:25]   --->   Operation 60 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.05ns)   --->   "%add_ln25_1 = add i14 %indvar_flatten_load, i14 1" [kernel.cpp:25]   --->   Operation 61 'add' 'add_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.41ns)   --->   "%select_ln25_3 = select i1 %icmp_ln25, i14 1, i14 %add_ln25_1" [kernel.cpp:25]   --->   Operation 62 'select' 'select_ln25_3' <Predicate = (!icmp_ln24)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln24 = store i19 %add_ln24_1, i19 %indvar_flatten14" [kernel.cpp:24]   --->   Operation 63 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln24 = store i7 %select_ln24_1, i7 %i" [kernel.cpp:24]   --->   Operation 64 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln25 = store i14 %select_ln25_3, i14 %indvar_flatten" [kernel.cpp:25]   --->   Operation 65 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln25 = store i7 %select_ln25_2, i7 %j" [kernel.cpp:25]   --->   Operation 66 'store' 'store_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.46>
ST_1 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln29 = store i7 %add_ln29, i7 %k" [kernel.cpp:29]   --->   Operation 67 'store' 'store_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 68 [1/2] (1.29ns)   --->   "%v7 = load i12 %v0_addr" [kernel.cpp:31]   --->   Operation 68 'load' 'v7' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 69 [1/2] (1.29ns)   --->   "%v8 = load i12 %v1_addr" [kernel.cpp:32]   --->   Operation 69 'load' 'v8' <Predicate = (!icmp_ln24)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 70 [2/2] (5.91ns)   --->   "%v9 = fmul i32 %v7, i32 %v8" [kernel.cpp:33]   --->   Operation 70 'fmul' 'v9' <Predicate = (!icmp_ln24)> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 71 [1/2] (5.91ns)   --->   "%v9 = fmul i32 %v7, i32 %v8" [kernel.cpp:33]   --->   Operation 71 'fmul' 'v9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.02>
ST_4 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln24 = store i32 0, i32 %v10" [kernel.cpp:24]   --->   Operation 22 'store' 'store_ln24' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%v10_load = load i32 %v10" [kernel.cpp:25]   --->   Operation 72 'load' 'v10_load' <Predicate = (!or_ln25)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.28ns)   --->   "%select_ln25_1 = select i1 %or_ln25, i32 0, i32 %v10_load" [kernel.cpp:25]   --->   Operation 73 'select' 'select_ln25_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [3/3] (6.73ns)   --->   "%v11 = fadd i32 %select_ln25_1, i32 %v9" [kernel.cpp:35]   --->   Operation 74 'fadd' 'v11' <Predicate = true> <Delay = 6.73> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 2> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.73>
ST_5 : Operation 75 [2/3] (6.73ns)   --->   "%v11 = fadd i32 %select_ln25_1, i32 %v9" [kernel.cpp:35]   --->   Operation 75 'fadd' 'v11' <Predicate = true> <Delay = 6.73> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 2> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%ret_ln42 = ret" [kernel.cpp:42]   --->   Operation 87 'ret' 'ret_ln42' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.19>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_0_i_l_S_j_0_j_l_S_k_0_k_str"   --->   Operation 76 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_j_0_j_l_S_k_0_k_str"   --->   Operation 78 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [kernel.cpp:27]   --->   Operation 79 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [kernel.cpp:27]   --->   Operation 80 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/3] (6.73ns)   --->   "%v11 = fadd i32 %select_ln25_1, i32 %v9" [kernel.cpp:35]   --->   Operation 81 'fadd' 'v11' <Predicate = true> <Delay = 6.73> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 2> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.46ns)   --->   "%store_ln35 = store i32 %v11, i32 %v10" [kernel.cpp:35]   --->   Operation 82 'store' 'store_ln35' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %v11" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'bitcast' 'bitcast_ln174' <Predicate = (icmp_ln29_1)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %v411, i32 %bitcast_ln174" [/tmp/sli3079-xilinx-2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'write' 'write_ln174' <Predicate = (icmp_ln29_1)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 86 'br' 'br_ln0' <Predicate = (icmp_ln29_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v411]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v10                   (alloca           ) [ 01111110]
k                     (alloca           ) [ 01000000]
j                     (alloca           ) [ 01000000]
indvar_flatten        (alloca           ) [ 01000000]
i                     (alloca           ) [ 01000000]
indvar_flatten14      (alloca           ) [ 01000000]
specinterface_ln0     (specinterface    ) [ 00000000]
store_ln24            (store            ) [ 00000000]
store_ln24            (store            ) [ 00000000]
store_ln24            (store            ) [ 00000000]
store_ln24            (store            ) [ 00000000]
store_ln24            (store            ) [ 00000000]
store_ln24            (store            ) [ 00000000]
br_ln24               (br               ) [ 00000000]
indvar_flatten14_load (load             ) [ 00000000]
icmp_ln24             (icmp             ) [ 01111100]
add_ln24_1            (add              ) [ 00000000]
br_ln24               (br               ) [ 00000000]
k_load                (load             ) [ 00000000]
j_load                (load             ) [ 00000000]
indvar_flatten_load_1 (load             ) [ 00000000]
i_load                (load             ) [ 00000000]
add_ln24              (add              ) [ 00000000]
icmp_ln25             (icmp             ) [ 00000000]
select_ln24           (select           ) [ 00000000]
select_ln24_1         (select           ) [ 00000000]
trunc_ln31            (trunc            ) [ 00000000]
tmp_cast              (bitconcatenate   ) [ 00000000]
xor_ln24              (xor              ) [ 00000000]
icmp_ln29             (icmp             ) [ 00000000]
and_ln24              (and              ) [ 00000000]
add_ln25              (add              ) [ 00000000]
or_ln25               (or               ) [ 01111000]
select_ln25           (select           ) [ 00000000]
select_ln25_2         (select           ) [ 00000000]
zext_ln25             (zext             ) [ 00000000]
zext_ln31             (zext             ) [ 00000000]
add_ln31              (add              ) [ 00000000]
zext_ln31_1           (zext             ) [ 00000000]
v0_addr               (getelementptr    ) [ 00100000]
trunc_ln32            (trunc            ) [ 00000000]
tmp_6_cast            (bitconcatenate   ) [ 00000000]
add_ln32              (add              ) [ 00000000]
zext_ln32             (zext             ) [ 00000000]
v1_addr               (getelementptr    ) [ 00100000]
add_ln29              (add              ) [ 00000000]
icmp_ln29_1           (icmp             ) [ 01111111]
br_ln29               (br               ) [ 00000000]
indvar_flatten_load   (load             ) [ 00000000]
add_ln25_1            (add              ) [ 00000000]
select_ln25_3         (select           ) [ 00000000]
store_ln24            (store            ) [ 00000000]
store_ln24            (store            ) [ 00000000]
store_ln25            (store            ) [ 00000000]
store_ln25            (store            ) [ 00000000]
store_ln29            (store            ) [ 00000000]
v7                    (load             ) [ 01010000]
v8                    (load             ) [ 01010000]
v9                    (fmul             ) [ 01101110]
v10_load              (load             ) [ 00000000]
select_ln25_1         (select           ) [ 01100110]
specloopname_ln0      (specloopname     ) [ 00000000]
empty                 (speclooptripcount) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
specpipeline_ln27     (specpipeline     ) [ 00000000]
specloopname_ln27     (specloopname     ) [ 00000000]
v11                   (fadd             ) [ 01000001]
store_ln35            (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
bitcast_ln174         (bitcast          ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
ret_ln42              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v411">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v411"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_0_i_l_S_j_0_j_l_S_k_0_k_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_j_0_j_l_S_k_0_k_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="v10_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v10/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="k_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="indvar_flatten14_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten14/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln174_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="v0_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="12" slack="0"/>
<pin id="95" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v1_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v7/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v8/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v11/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v9/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln24_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="19" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln24_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln24_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="14" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln24_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln24_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln24_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="3"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="indvar_flatten14_load_load_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="19" slack="0"/>
<pin id="159" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten14_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln24_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="19" slack="0"/>
<pin id="162" dir="0" index="1" bw="19" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln24_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="19" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="k_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="7" slack="0"/>
<pin id="174" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten_load_1_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="0"/>
<pin id="180" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln24_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln25_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="0"/>
<pin id="192" dir="0" index="1" bw="14" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln24_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln24_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="7" slack="0"/>
<pin id="207" dir="0" index="2" bw="7" slack="0"/>
<pin id="208" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln31_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="12" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="xor_ln24_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln29_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="7" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="and_ln24_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln24/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln25_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="or_ln25_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="select_ln25_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="7" slack="0"/>
<pin id="257" dir="0" index="2" bw="7" slack="0"/>
<pin id="258" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="select_ln25_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="7" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln25_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln31_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln31_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln31_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln32_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_6_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="12" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_cast/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln32_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln32_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln29_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln29_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="indvar_flatten_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="14" slack="0"/>
<pin id="326" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln25_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="14" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="select_ln25_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="14" slack="0"/>
<pin id="336" dir="0" index="2" bw="14" slack="0"/>
<pin id="337" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln24_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="19" slack="0"/>
<pin id="343" dir="0" index="1" bw="19" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln24_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="0" index="1" bw="7" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln25_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="14" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln25_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="7" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="store_ln29_store_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="7" slack="0"/>
<pin id="364" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="v10_load_load_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="3"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v10_load/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln25_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="3"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="32" slack="0"/>
<pin id="373" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln35_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="5"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln174_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln174/7 "/>
</bind>
</comp>

<comp id="386" class="1005" name="v10_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="3"/>
<pin id="388" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="v10 "/>
</bind>
</comp>

<comp id="393" class="1005" name="k_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="7" slack="0"/>
<pin id="395" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="400" class="1005" name="j_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="7" slack="0"/>
<pin id="402" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="407" class="1005" name="indvar_flatten_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="14" slack="0"/>
<pin id="409" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="415" class="1005" name="i_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="7" slack="0"/>
<pin id="417" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="422" class="1005" name="indvar_flatten14_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="19" slack="0"/>
<pin id="424" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten14 "/>
</bind>
</comp>

<comp id="429" class="1005" name="icmp_ln24_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="433" class="1005" name="or_ln25_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="3"/>
<pin id="435" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="or_ln25 "/>
</bind>
</comp>

<comp id="438" class="1005" name="v0_addr_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="1"/>
<pin id="440" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr "/>
</bind>
</comp>

<comp id="443" class="1005" name="v1_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="1"/>
<pin id="445" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="icmp_ln29_1_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="6"/>
<pin id="450" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln29_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="v7_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v7 "/>
</bind>
</comp>

<comp id="457" class="1005" name="v8_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v8 "/>
</bind>
</comp>

<comp id="462" class="1005" name="v9_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v9 "/>
</bind>
</comp>

<comp id="467" class="1005" name="select_ln25_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="v11_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="91" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="98" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="125"><net_src comp="105" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="111" pin="3"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="157" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="157" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="28" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="178" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="175" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="190" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="184" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="181" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="215"><net_src comp="204" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="190" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="172" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="224" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="196" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="190" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="172" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="267"><net_src comp="236" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="242" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="196" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="273"><net_src comp="262" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="254" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="216" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="292"><net_src comp="254" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="34" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="305"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="270" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="316"><net_src comp="254" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="38" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="42" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="190" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="42" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="327" pin="2"/><net_sink comp="333" pin=2"/></net>

<net id="345"><net_src comp="166" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="204" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="333" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="262" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="312" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="374"><net_src comp="22" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="376"><net_src comp="369" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="381"><net_src comp="117" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="382" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="389"><net_src comp="60" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="396"><net_src comp="64" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="403"><net_src comp="68" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="406"><net_src comp="400" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="410"><net_src comp="72" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="414"><net_src comp="407" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="418"><net_src comp="76" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="425"><net_src comp="80" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="428"><net_src comp="422" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="432"><net_src comp="160" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="248" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="441"><net_src comp="91" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="446"><net_src comp="98" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="451"><net_src comp="318" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="105" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="460"><net_src comp="111" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="465"><net_src comp="121" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="470"><net_src comp="369" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="475"><net_src comp="117" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="382" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v411 | {7 }
 - Input state : 
	Port: gemm_stage_0.1 : v0 | {1 2 }
	Port: gemm_stage_0.1 : v1 | {1 2 }
  - Chain level:
	State 1
		store_ln24 : 1
		store_ln24 : 1
		store_ln24 : 1
		store_ln24 : 1
		store_ln24 : 1
		indvar_flatten14_load : 1
		icmp_ln24 : 2
		add_ln24_1 : 2
		br_ln24 : 3
		k_load : 1
		j_load : 1
		indvar_flatten_load_1 : 1
		i_load : 1
		add_ln24 : 2
		icmp_ln25 : 2
		select_ln24 : 3
		select_ln24_1 : 3
		trunc_ln31 : 4
		tmp_cast : 5
		xor_ln24 : 3
		icmp_ln29 : 2
		and_ln24 : 3
		add_ln25 : 4
		or_ln25 : 3
		select_ln25 : 3
		select_ln25_2 : 3
		zext_ln25 : 4
		zext_ln31 : 4
		add_ln31 : 5
		zext_ln31_1 : 6
		v0_addr : 7
		trunc_ln32 : 4
		tmp_6_cast : 5
		add_ln32 : 6
		zext_ln32 : 7
		v1_addr : 8
		v7 : 8
		v8 : 9
		add_ln29 : 4
		icmp_ln29_1 : 5
		br_ln29 : 6
		indvar_flatten_load : 1
		add_ln25_1 : 2
		select_ln25_3 : 3
		store_ln24 : 3
		store_ln24 : 4
		store_ln25 : 4
		store_ln25 : 4
		store_ln29 : 5
	State 2
		v9 : 1
	State 3
	State 4
		select_ln25_1 : 1
		v11 : 2
	State 5
	State 6
		store_ln35 : 1
	State 7
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_117       |    0    |   128   |   340   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_121       |    3    |   128   |    77   |
|----------|-------------------------|---------|---------|---------|
|          |    add_ln24_1_fu_166    |    0    |    0    |    26   |
|          |     add_ln24_fu_184     |    0    |    0    |    14   |
|          |     add_ln25_fu_242     |    0    |    0    |    14   |
|    add   |     add_ln31_fu_278     |    0    |    0    |    19   |
|          |     add_ln32_fu_301     |    0    |    0    |    19   |
|          |     add_ln29_fu_312     |    0    |    0    |    14   |
|          |    add_ln25_1_fu_327    |    0    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|          |    select_ln24_fu_196   |    0    |    0    |    7    |
|          |   select_ln24_1_fu_204  |    0    |    0    |    7    |
|  select  |    select_ln25_fu_254   |    0    |    0    |    7    |
|          |   select_ln25_2_fu_262  |    0    |    0    |    7    |
|          |   select_ln25_3_fu_333  |    0    |    0    |    14   |
|          |   select_ln25_1_fu_369  |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln24_fu_160    |    0    |    0    |    14   |
|   icmp   |     icmp_ln25_fu_190    |    0    |    0    |    12   |
|          |     icmp_ln29_fu_230    |    0    |    0    |    10   |
|          |    icmp_ln29_1_fu_318   |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln24_fu_224     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln24_fu_236     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    or    |      or_ln25_fu_248     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln174_write_fu_84 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln31_fu_212    |    0    |    0    |    0    |
|          |    trunc_ln32_fu_289    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|     tmp_cast_fu_216     |    0    |    0    |    0    |
|          |    tmp_6_cast_fu_293    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln25_fu_270    |    0    |    0    |    0    |
|   zext   |     zext_ln31_fu_274    |    0    |    0    |    0    |
|          |    zext_ln31_1_fu_284   |    0    |    0    |    0    |
|          |     zext_ln32_fu_307    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |   256   |   670   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|        i_reg_415       |    7   |
|    icmp_ln24_reg_429   |    1   |
|   icmp_ln29_1_reg_448  |    1   |
|indvar_flatten14_reg_422|   19   |
| indvar_flatten_reg_407 |   14   |
|        j_reg_400       |    7   |
|        k_reg_393       |    7   |
|     or_ln25_reg_433    |    1   |
|  select_ln25_1_reg_467 |   32   |
|     v0_addr_reg_438    |   12   |
|       v10_reg_386      |   32   |
|       v11_reg_472      |   32   |
|     v1_addr_reg_443    |   12   |
|       v7_reg_452       |   32   |
|       v8_reg_457       |   32   |
|       v9_reg_462       |   32   |
+------------------------+--------+
|          Total         |   273  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_111 |  p0  |   2  |  12  |   24   ||    9    |
|     grp_fu_117    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_121    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_121    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  ||   2.3   ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   256  |   670  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   273  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   529  |   715  |
+-----------+--------+--------+--------+--------+
