// Seed: 2970045748
module module_0 #(
    parameter id_5 = 32'd94
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout tri0 id_1;
  wire _id_5;
  assign id_1 = 1'b0;
  wire [id_5 : id_5] id_6;
  assign id_6 = (id_1);
endmodule
module module_1 #(
    parameter id_1 = 32'd79,
    parameter id_2 = 32'd89
) (
    output wor id_0,
    input supply1 _id_1,
    input tri0 _id_2
);
  wire id_4 = id_2;
  logic [!  id_2 : ""] id_5[id_1 : 1 'b0];
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4
  );
endmodule
