/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_ssg0p9v0c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.9000);
    voltage_map(VSS, 0.0);
    nom_temperature : 0.0000 ;
    nom_voltage : 0.9000 ;
    operating_conditions ( "ssg0p9v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.9000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p9v0c ;
    default_max_transition : 0.567000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0011;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0148");
                }
                fall_power("scalar") {
                    values ("0.0195");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0005;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0148");
                }
                fall_power("scalar") {
                    values ("0.0195");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.5670 ;
        capacitance : 0.0011;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0148");
                }
                fall_power("scalar") {
                    values ("0.0195");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001428 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0148") ;
            }
            fall_power("scalar") {
                values ("0.0195") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076831, 0.086841, 0.098171, 0.118081, 0.173851",\
              "0.066381, 0.076391, 0.087721, 0.107631, 0.163401",\
              "0.054391, 0.064401, 0.075731, 0.095641, 0.151411",\
              "0.039431, 0.049441, 0.060771, 0.080681, 0.136451",\
              "0.019741, 0.029751, 0.041081, 0.060991, 0.116761"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076831, 0.086841, 0.098171, 0.118081, 0.173851",\
              "0.066381, 0.076391, 0.087721, 0.107631, 0.163401",\
              "0.054391, 0.064401, 0.075731, 0.095641, 0.151411",\
              "0.039431, 0.049441, 0.060771, 0.080681, 0.136451",\
              "0.019741, 0.029751, 0.041081, 0.060991, 0.116761"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.077589, 0.068789, 0.060649, 0.047889, 0.020829",\
              "0.090129, 0.081329, 0.073189, 0.060429, 0.033369",\
              "0.103989, 0.095189, 0.087049, 0.074289, 0.047229",\
              "0.122469, 0.113669, 0.105529, 0.092769, 0.065709",\
              "0.151619, 0.142819, 0.134679, 0.121919, 0.094859"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.077589, 0.068789, 0.060649, 0.047889, 0.020829",\
              "0.090129, 0.081329, 0.073189, 0.060429, 0.033369",\
              "0.103989, 0.095189, 0.087049, 0.074289, 0.047229",\
              "0.122469, 0.113669, 0.105529, 0.092769, 0.065709",\
              "0.151619, 0.142819, 0.134679, 0.121919, 0.094859"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001987 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0095") ;
            }
            fall_power("scalar") {
                values ("0.0097") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.011760, 0.023640, 0.036510, 0.063570, 0.142440",\
              "0.010000, 0.012860, 0.025730, 0.052790, 0.131660",\
              "0.010000, 0.010000, 0.013960, 0.041020, 0.119890",\
              "0.010000, 0.010000, 0.010000, 0.024960, 0.103830",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.079300"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.011760, 0.023640, 0.036510, 0.063570, 0.142440",\
              "0.010000, 0.012860, 0.025730, 0.052790, 0.131660",\
              "0.010000, 0.010000, 0.013960, 0.041020, 0.119890",\
              "0.010000, 0.010000, 0.010000, 0.024960, 0.103830",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.079300"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.107228, 0.094248, 0.084018, 0.071478, 0.053108",\
              "0.119218, 0.106238, 0.096008, 0.083468, 0.065098",\
              "0.132088, 0.119108, 0.108878, 0.096338, 0.077968",\
              "0.150238, 0.137258, 0.127028, 0.114488, 0.096118",\
              "0.176968, 0.163988, 0.153758, 0.141218, 0.122848"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.107228, 0.094248, 0.084018, 0.071478, 0.053108",\
              "0.119218, 0.106238, 0.096008, 0.083468, 0.065098",\
              "0.132088, 0.119108, 0.108878, 0.096338, 0.077968",\
              "0.150238, 0.137258, 0.127028, 0.114488, 0.096118",\
              "0.176968, 0.163988, 0.153758, 0.141218, 0.122848"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001976 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0270") ;
            }
            fall_power("scalar") {
                values ("0.0404") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.105798, 0.116138, 0.128898, 0.148918, 0.197758",\
              "0.095238, 0.105578, 0.118338, 0.138358, 0.187198",\
              "0.083688, 0.094028, 0.106788, 0.126808, 0.175648",\
              "0.068508, 0.078848, 0.091608, 0.111628, 0.160468",\
              "0.048928, 0.059268, 0.072028, 0.092048, 0.140888"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.105798, 0.116138, 0.128898, 0.148918, 0.197758",\
              "0.095238, 0.105578, 0.118338, 0.138358, 0.187198",\
              "0.083688, 0.094028, 0.106788, 0.126808, 0.175648",\
              "0.068508, 0.078848, 0.091608, 0.111628, 0.160468",\
              "0.048928, 0.059268, 0.072028, 0.092048, 0.140888"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.076440, 0.066320, 0.057740, 0.048060, 0.031560",\
              "0.088980, 0.078860, 0.070280, 0.060600, 0.044100",\
              "0.102950, 0.092830, 0.084250, 0.074570, 0.058070",\
              "0.121430, 0.111310, 0.102730, 0.093050, 0.076550",\
              "0.150470, 0.140350, 0.131770, 0.122090, 0.105590"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.076440, 0.066320, 0.057740, 0.048060, 0.031560",\
              "0.088980, 0.078860, 0.070280, 0.060600, 0.044100",\
              "0.102950, 0.092830, 0.084250, 0.074570, 0.058070",\
              "0.121430, 0.111310, 0.102730, 0.093050, 0.076550",\
              "0.150470, 0.140350, 0.131770, 0.122090, 0.105590"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002786 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0117") ;
            }
            fall_power("scalar") {
                values ("0.0179") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091901, 0.091901, 0.092011, 0.091901, 0.092011",\
              "0.103561, 0.103561, 0.103671, 0.103561, 0.103671",\
              "0.114121, 0.114121, 0.114231, 0.114121, 0.114231",\
              "0.125341, 0.125341, 0.125451, 0.125341, 0.125451",\
              "0.153281, 0.153281, 0.153391, 0.153281, 0.153391"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091901, 0.091901, 0.092011, 0.091901, 0.092011",\
              "0.103561, 0.103561, 0.103671, 0.103561, 0.103671",\
              "0.114121, 0.114121, 0.114231, 0.114121, 0.114231",\
              "0.125341, 0.125341, 0.125451, 0.125341, 0.125451",\
              "0.153281, 0.153281, 0.153391, 0.153281, 0.153391"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001428 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0054") ;
            }
            fall_power("scalar") {
                values ("0.0099") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.012090, 0.023200, 0.042670, 0.088760",\
              "0.010000, 0.010000, 0.013190, 0.032660, 0.078750",\
              "0.010000, 0.010000, 0.010000, 0.023750, 0.069840",\
              "0.010000, 0.010000, 0.010000, 0.013960, 0.060050",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.053010"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.012090, 0.023200, 0.042670, 0.088760",\
              "0.010000, 0.010000, 0.013190, 0.032660, 0.078750",\
              "0.010000, 0.010000, 0.010000, 0.023750, 0.069840",\
              "0.010000, 0.010000, 0.010000, 0.013960, 0.060050",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.053010"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091901, 0.091901, 0.092011, 0.091901, 0.092011",\
              "0.103561, 0.103561, 0.103671, 0.103561, 0.103671",\
              "0.114121, 0.114121, 0.114231, 0.114121, 0.114231",\
              "0.125341, 0.125341, 0.125451, 0.125341, 0.125451",\
              "0.133921, 0.133921, 0.134031, 0.133921, 0.134031"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091901, 0.091901, 0.092011, 0.091901, 0.092011",\
              "0.103561, 0.103561, 0.103671, 0.103561, 0.103671",\
              "0.114121, 0.114121, 0.114231, 0.114121, 0.114231",\
              "0.125341, 0.125341, 0.125451, 0.125341, 0.125451",\
              "0.133921, 0.133921, 0.134031, 0.133921, 0.134031"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.5670 ;
        capacitance : 0.001987 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0067") ;
            }
            fall_power("scalar") {
                values ("0.0053") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.030692, 0.100212",\
              "0.010000, 0.010000, 0.010000, 0.020792, 0.090312",\
              "0.010000, 0.010000, 0.010000, 0.011772, 0.081292",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.071722",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.064462"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.030692, 0.100212",\
              "0.010000, 0.010000, 0.010000, 0.020792, 0.090312",\
              "0.010000, 0.010000, 0.010000, 0.011772, 0.081292",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.071722",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.064462"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.147158, 0.135608, 0.126588, 0.116688, 0.106238",\
              "0.158158, 0.146608, 0.137588, 0.127688, 0.117238",\
              "0.168058, 0.156508, 0.147488, 0.137588, 0.127138",\
              "0.178728, 0.167178, 0.158158, 0.148258, 0.137808",\
              "0.186538, 0.174988, 0.165968, 0.156068, 0.145618"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.147158, 0.135608, 0.126588, 0.116688, 0.106238",\
              "0.158158, 0.146608, 0.137588, 0.127688, 0.117238",\
              "0.168058, 0.156508, 0.147488, 0.137588, 0.127138",\
              "0.178728, 0.167178, 0.158158, 0.148258, 0.137808",\
              "0.186538, 0.174988, 0.165968, 0.156068, 0.145618"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001976 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0021") ;
            }
            fall_power("scalar") {
                values ("0.0027") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.011540, 0.022100, 0.042120, 0.089970",\
              "0.010000, 0.010000, 0.012090, 0.032110, 0.079960",\
              "0.010000, 0.010000, 0.010000, 0.023090, 0.070940",\
              "0.010000, 0.010000, 0.010000, 0.013300, 0.061150",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.054110"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.011540, 0.022100, 0.042120, 0.089970",\
              "0.010000, 0.010000, 0.012090, 0.032110, 0.079960",\
              "0.010000, 0.010000, 0.010000, 0.023090, 0.070940",\
              "0.010000, 0.010000, 0.010000, 0.013300, 0.061150",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.054110"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.091901, 0.091901, 0.092011, 0.091901, 0.092011",\
              "0.103561, 0.103561, 0.103671, 0.103561, 0.103671",\
              "0.114121, 0.114121, 0.114231, 0.114121, 0.114231",\
              "0.125341, 0.125341, 0.125451, 0.125341, 0.125451",\
              "0.133921, 0.133921, 0.134031, 0.133921, 0.134031"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.091901, 0.091901, 0.092011, 0.091901, 0.092011",\
              "0.103561, 0.103561, 0.103671, 0.103561, 0.103671",\
              "0.114121, 0.114121, 0.114231, 0.114121, 0.114231",\
              "0.125341, 0.125341, 0.125451, 0.125341, 0.125451",\
              "0.133921, 0.133921, 0.134031, 0.133921, 0.134031"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002786 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0079") ;
            }
            fall_power("scalar") {
                values ("0.0147") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149",\
              "0.104979, 0.115759, 0.127309, 0.147439, 0.198149"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091901, 0.091901, 0.092011, 0.091901, 0.092011",\
              "0.103561, 0.103561, 0.103671, 0.103561, 0.103671",\
              "0.114121, 0.114121, 0.114231, 0.114121, 0.114231",\
              "0.125341, 0.125341, 0.125451, 0.125341, 0.125451",\
              "0.133921, 0.133921, 0.134031, 0.133921, 0.134031"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.091901, 0.091901, 0.092011, 0.091901, 0.092011",\
              "0.103561, 0.103561, 0.103671, 0.103561, 0.103671",\
              "0.114121, 0.114121, 0.114231, 0.114121, 0.114231",\
              "0.125341, 0.125341, 0.125451, 0.125341, 0.125451",\
              "0.133921, 0.133921, 0.134031, 0.133921, 0.134031"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.5670 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.011136 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.117101, 0.127881, 0.139871, 0.235000, 0.708750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.117101, 0.127881, 0.139871, 0.235000, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.947800, 0.960983, 0.971063, 0.988540, 1.417500" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "28.2741" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "30.6340" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "31.5621" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "31.0933" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "15.0109" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "16.9925" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "14.4793" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "15.5562" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0189" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.018000, 0.018000, 0.018000, 0.018000, 0.018000" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.012690, 0.012690, 0.012690, 0.012690, 0.012690" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.475080, 0.488966, 0.506562, 0.574614, 0.742518",\
              "0.485786, 0.499672, 0.517268, 0.585320, 0.753224",\
              "0.495538, 0.509424, 0.527020, 0.595072, 0.762976",\
              "0.506880, 0.520766, 0.538362, 0.606414, 0.774318",\
              "0.516738, 0.530624, 0.548220, 0.616272, 0.784176"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.475080, 0.488966, 0.506562, 0.574614, 0.742518",\
              "0.485786, 0.499672, 0.517268, 0.585320, 0.753224",\
              "0.495538, 0.509424, 0.527020, 0.595072, 0.762976",\
              "0.506880, 0.520766, 0.538362, 0.606414, 0.774318",\
              "0.516738, 0.530624, 0.548220, 0.616272, 0.784176"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.325333, 0.333918, 0.343353, 0.379818, 0.470938",\
              "0.333748, 0.342333, 0.351768, 0.388233, 0.479353",\
              "0.341568, 0.350153, 0.359588, 0.396053, 0.487173",\
              "0.349983, 0.358568, 0.368003, 0.404468, 0.495588",\
              "0.356868, 0.365453, 0.374888, 0.411353, 0.502473"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.325333, 0.333918, 0.343353, 0.379818, 0.470938",\
              "0.333748, 0.342333, 0.351768, 0.388233, 0.479353",\
              "0.341568, 0.350153, 0.359588, 0.396053, 0.487173",\
              "0.349983, 0.358568, 0.368003, 0.404468, 0.495588",\
              "0.356868, 0.365453, 0.374888, 0.411353, 0.502473"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.014744, 0.041744, 0.077844, 0.221344, 0.588044" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.014744, 0.041744, 0.077844, 0.221344, 0.588044" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.012656, 0.029256, 0.052256, 0.144556, 0.377256" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.012656, 0.029256, 0.052256, 0.144556, 0.377256" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.018000, 0.018000, 0.018000, 0.018000, 0.018000" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.013050, 0.013050, 0.013050, 0.013050, 0.013050" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.947333, 0.961088, 0.977888, 1.045088, 1.210988",\
              "0.960983, 0.974738, 0.991538, 1.058738, 1.224638",\
              "0.971063, 0.984818, 1.001618, 1.068818, 1.234718",\
              "0.981143, 0.994898, 1.011698, 1.078898, 1.244798",\
              "0.988073, 1.001828, 1.018628, 1.085828, 1.251728"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.947333, 0.961088, 0.977888, 1.045088, 1.210988",\
              "0.960983, 0.974738, 0.991538, 1.058738, 1.224638",\
              "0.971063, 0.984818, 1.001618, 1.068818, 1.234718",\
              "0.981143, 0.994898, 1.011698, 1.078898, 1.244798",\
              "0.988073, 1.001828, 1.018628, 1.085828, 1.251728"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.713556, 0.722141, 0.731661, 0.768296, 0.859246",\
              "0.724266, 0.732851, 0.742371, 0.779006, 0.869956",\
              "0.732171, 0.740756, 0.750276, 0.786911, 0.877861",\
              "0.741776, 0.750361, 0.759881, 0.796516, 0.887466",\
              "0.747216, 0.755801, 0.765321, 0.801956, 0.892906"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.713556, 0.722141, 0.731661, 0.768296, 0.859246",\
              "0.724266, 0.732851, 0.742371, 0.779006, 0.869956",\
              "0.732171, 0.740756, 0.750276, 0.786911, 0.877861",\
              "0.741776, 0.750361, 0.759881, 0.796516, 0.887466",\
              "0.747216, 0.755801, 0.765321, 0.801956, 0.892906"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.014744, 0.041744, 0.077844, 0.221344, 0.588044" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.014744, 0.041744, 0.077844, 0.221344, 0.588044" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.012656, 0.029256, 0.052256, 0.144556, 0.377256" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.012656, 0.029256, 0.052256, 0.144556, 0.377256" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 9.6684;
  } 


}
}


