<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>T. Yoneda | Genetic Logic Lab</title><link>/author/t.-yoneda/</link><atom:link href="/author/t.-yoneda/index.xml" rel="self" type="application/rss+xml"/><description>T. Yoneda</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sat, 01 Dec 2007 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>T. Yoneda</title><link>/author/t.-yoneda/</link></image><item><title>Scheduling Methods for Asynchronous Circuits with Bundled-Data Implementations Based on the Approximation of Start Times</title><link>/publication/saito-scheduling-2007/</link><pubDate>Sat, 01 Dec 2007 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2007/</guid><description/></item><item><title>Verification of timed circuits with failure-directed abstractions</title><link>/publication/hao-zheng-verification-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-verification-2006/</guid><description/></item><item><title>A Scheduling Method for Asynchronous Bundled-Data Implementations Based on The Completion of Data Operations</title><link>/publication/saito-scheduling-2005-1/</link><pubDate>Fri, 01 Jul 2005 00:00:00 +0000</pubDate><guid>/publication/saito-scheduling-2005-1/</guid><description/></item><item><title>High level synthesis of timed asynchronous circuits</title><link>/publication/yoneda-high-2005/</link><pubDate>Tue, 01 Mar 2005 00:00:00 +0000</pubDate><guid>/publication/yoneda-high-2005/</guid><description/></item><item><title>Synthesis of speed independent circuits based on decomposition</title><link>/publication/yoneda-synthesis-2004/</link><pubDate>Thu, 01 Apr 2004 00:00:00 +0000</pubDate><guid>/publication/yoneda-synthesis-2004/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/kitai-level-2002/</guid><description/></item></channel></rss>