# Tiny Tapeout project information
project:        
  title:        "PSM_asic"      # Project title
  author:       "Cristian Valenti"      # Your name
  discord:      "elwoodblues9430"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "It is the implementation of a reduced softmax function for neural networks"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     40000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "4x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_PseudoSM_ASIC"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "PseudoSM_ASIC.v"
    - "Reciprocal_PWL.v"
    - "Input_DEMUX.v"
    - "Final_sub.v"
    - "FLP_adder.v"
    - "stage1_add.v"
    - "stage1_add1.v"
    - "stage1_add2.v"
    - "stage1_add3.v"
    - "stage1_add4.v"
    - "stage2_add.v"
    - "stage2_add1.v"
    - "stage3_add.v"
    - "stage4_add.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "Data_in[0]"
  ui[1]: "Data_in[1]"
  ui[2]: "Data_in[2]"
  ui[3]: "Data_in[3]"
  ui[4]: "Data_in[4]"
  ui[5]: "Data_in[5]"
  ui[6]: "Data_in[6]"
  ui[7]: "Data_in[7]"

  # Outputs
  uo[0]: "Data_out[0]"
  uo[1]: "Data_out[1]"
  uo[2]: "Data_out[2]"
  uo[3]: "Data_out[3]"
  uo[4]: "Data_out[4]"
  uo[5]: "Data_out[5]"
  uo[6]: "Data_out[6]"
  uo[7]: "Data_out[7]"

  # Bidirectional pins
  uio[0]: "Sel_out[0]"
  uio[1]: "Sel_out[1]"
  uio[2]: "Sel_out[2]"
  uio[3]: "Sel_out[3]"
  uio[4]: "Sel_in[0]"
  uio[5]: "Sel_in[1]"
  uio[6]: "Sel_in[2]"
  uio[7]: "Sel_in[3]"
  
#path for sdc files
FALLBACK_SDC_FILE: "src/SYNcostraints.sdc"
PNR_SDC_FILE:      "src/PNRcostraints.sdc"
SIGNOFF_SDC_FILE:  "src/PNRcostraints.sdc"
# Do not change!
yaml_version: 6
