verilog xil_defaultlib --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/ec9e/hdl" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/ec67/hdl" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/8c62/hdl" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ip/VTC_processing_system7_0_0" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/1ddd/hdl/verilog" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/b2d0/hdl/verilog" \
"../../../bd/VTC/sim/VTC.v" \
"../../../bd/VTC/ip/VTC_v_axi4s_vid_out_0_0/sim/VTC_v_axi4s_vid_out_0_0.v" \
"../../../bd/VTC/ip/VTC_util_vector_logic_0_0/sim/VTC_util_vector_logic_0_0.v" \
"../../../bd/VTC/ip/VTC_processing_system7_0_0/sim/VTC_processing_system7_0_0.v" \
"../../../bd/VTC/ip/VTC_auto_pc_0/sim/VTC_auto_pc_0.v" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/ip/ip_0/sim/bd_4917_one_0.v" \

sv xil_defaultlib --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/ec9e/hdl" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/ec67/hdl" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/8c62/hdl" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ip/VTC_processing_system7_0_0" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/1ddd/hdl/verilog" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/b2d0/hdl/verilog" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/ip/ip_2/sim/bd_4917_s00mmu_0.sv" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/ip/ip_3/sim/bd_4917_s00tr_0.sv" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/ip/ip_4/sim/bd_4917_s00sic_0.sv" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/ip/ip_5/sim/bd_4917_s00a2s_0.sv" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/ip/ip_6/sim/bd_4917_sarn_0.sv" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/ip/ip_7/sim/bd_4917_srn_0.sv" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/ip/ip_8/sim/bd_4917_m00s2a_0.sv" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/ip/ip_9/sim/bd_4917_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/ec9e/hdl" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/ec67/hdl" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/8c62/hdl" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ip/VTC_processing_system7_0_0" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/1ddd/hdl/verilog" --include "../../../../VGA_HDMI.srcs/sources_1/bd/VTC/ipshared/b2d0/hdl/verilog" \
"../../../bd/VTC/ip/VTC_axi_smc_0/bd_0/sim/bd_4917.v" \
"../../../bd/VTC/ip/VTC_axi_smc_0/sim/VTC_axi_smc_0.v" \
"../../../bd/VTC/ip/VTC_xlconstant_0_0/sim/VTC_xlconstant_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
