--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adhikara/Documents/6.111things/6.111 project/bobateam/sound_module/sound_module.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.830(F)|    1.379(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+------------------+--------+
              |  Setup to  |  Hold to   |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
button_enter  |   -0.113(R)|    0.385(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0> |    2.495(R)|    1.432(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1> |    2.189(R)|    0.860(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2> |    2.767(R)|    0.261(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3> |    2.328(R)|    0.520(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4> |    2.711(R)|    1.170(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5> |    2.540(R)|    1.448(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6> |    2.380(R)|    1.217(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7> |    2.114(R)|    1.703(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8> |   -1.987(R)|    2.259(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9> |   -1.054(R)|    1.326(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>|   -0.716(R)|    0.988(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>|   -0.727(R)|    0.999(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>|   -1.058(R)|    1.330(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>|   -1.997(R)|    2.269(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>|   -1.760(R)|    2.032(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>|   -0.990(R)|    1.262(R)|clock_27mhz_IBUFG |   0.000|
flash_sts     |    1.730(R)|    0.131(R)|clock_27mhz_IBUFG |   0.000|
switch<5>     |    2.768(R)|   -0.116(R)|clock_27mhz_IBUFG |   0.000|
switch<6>     |    2.844(R)|   -1.150(R)|clock_27mhz_IBUFG |   0.000|
switch<7>     |    4.499(R)|   -2.269(R)|clock_27mhz_IBUFG |   0.000|
user1<24>     |    0.671(R)|   -0.399(R)|clock_27mhz_IBUFG |   0.000|
user1<25>     |    1.149(R)|   -0.877(R)|clock_27mhz_IBUFG |   0.000|
user1<26>     |    0.228(R)|    0.044(R)|clock_27mhz_IBUFG |   0.000|
user1<27>     |   -0.452(R)|    0.724(R)|clock_27mhz_IBUFG |   0.000|
user1<28>     |    0.439(R)|   -0.167(R)|clock_27mhz_IBUFG |   0.000|
user1<29>     |    0.650(R)|   -0.378(R)|clock_27mhz_IBUFG |   0.000|
user1<30>     |    0.172(R)|    0.100(R)|clock_27mhz_IBUFG |   0.000|
user1<31>     |    0.825(R)|   -0.553(R)|clock_27mhz_IBUFG |   0.000|
--------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.910(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   15.545(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   17.004(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   17.249(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.982(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   17.071(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   14.921(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   14.520(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.127(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   16.394(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   14.436(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   14.446(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
-----------------+------------+------------------+--------+
                 | clk (edge) |                  | Clock  |
Destination      |   to PAD   |Internal Clock(s) | Phase  |
-----------------+------------+------------------+--------+
analyzer1_data<0>|   13.022(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_clock  |   16.403(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0>|   13.981(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1>|   14.795(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2>|   12.239(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3>|   14.718(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4>|   15.110(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5>|   14.962(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6>|   14.864(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7>|   15.176(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b    |   13.709(R)|clock_27mhz_IBUFG |   0.000|
disp_ce_b        |    8.714(R)|clock_27mhz_IBUFG |   0.000|
disp_clock       |   10.581(R)|clock_27mhz_IBUFG |   0.000|
disp_data_out    |    8.950(R)|clock_27mhz_IBUFG |   0.000|
disp_reset_b     |    9.470(R)|clock_27mhz_IBUFG |   0.000|
disp_rs          |    8.286(R)|clock_27mhz_IBUFG |   0.000|
flash_address<1> |   10.448(R)|clock_27mhz_IBUFG |   0.000|
flash_address<2> |   10.132(R)|clock_27mhz_IBUFG |   0.000|
flash_address<3> |    9.807(R)|clock_27mhz_IBUFG |   0.000|
flash_address<4> |   10.017(R)|clock_27mhz_IBUFG |   0.000|
flash_address<5> |    9.794(R)|clock_27mhz_IBUFG |   0.000|
flash_address<6> |    9.787(R)|clock_27mhz_IBUFG |   0.000|
flash_address<7> |   10.135(R)|clock_27mhz_IBUFG |   0.000|
flash_address<8> |   10.435(R)|clock_27mhz_IBUFG |   0.000|
flash_address<9> |    9.451(R)|clock_27mhz_IBUFG |   0.000|
flash_address<10>|    9.430(R)|clock_27mhz_IBUFG |   0.000|
flash_address<11>|    9.640(R)|clock_27mhz_IBUFG |   0.000|
flash_address<12>|   10.445(R)|clock_27mhz_IBUFG |   0.000|
flash_address<13>|   10.060(R)|clock_27mhz_IBUFG |   0.000|
flash_address<14>|   10.051(R)|clock_27mhz_IBUFG |   0.000|
flash_address<15>|   10.097(R)|clock_27mhz_IBUFG |   0.000|
flash_address<16>|   10.239(R)|clock_27mhz_IBUFG |   0.000|
flash_address<17>|   10.413(R)|clock_27mhz_IBUFG |   0.000|
flash_address<18>|   10.171(R)|clock_27mhz_IBUFG |   0.000|
flash_address<19>|   10.627(R)|clock_27mhz_IBUFG |   0.000|
flash_address<20>|   10.736(R)|clock_27mhz_IBUFG |   0.000|
flash_address<21>|   10.632(R)|clock_27mhz_IBUFG |   0.000|
flash_address<22>|   11.075(R)|clock_27mhz_IBUFG |   0.000|
flash_address<23>|   10.030(R)|clock_27mhz_IBUFG |   0.000|
flash_ce_b       |   11.373(R)|clock_27mhz_IBUFG |   0.000|
flash_data<0>    |   10.548(R)|clock_27mhz_IBUFG |   0.000|
flash_data<1>    |   10.088(R)|clock_27mhz_IBUFG |   0.000|
flash_data<2>    |   10.833(R)|clock_27mhz_IBUFG |   0.000|
flash_data<3>    |   10.837(R)|clock_27mhz_IBUFG |   0.000|
flash_data<4>    |   10.092(R)|clock_27mhz_IBUFG |   0.000|
flash_data<5>    |   10.091(R)|clock_27mhz_IBUFG |   0.000|
flash_data<6>    |    9.782(R)|clock_27mhz_IBUFG |   0.000|
flash_data<7>    |    9.783(R)|clock_27mhz_IBUFG |   0.000|
flash_data<8>    |   10.675(R)|clock_27mhz_IBUFG |   0.000|
flash_data<9>    |   11.327(R)|clock_27mhz_IBUFG |   0.000|
flash_data<10>   |   10.827(R)|clock_27mhz_IBUFG |   0.000|
flash_data<11>   |   10.833(R)|clock_27mhz_IBUFG |   0.000|
flash_data<12>   |   10.560(R)|clock_27mhz_IBUFG |   0.000|
flash_data<13>   |    9.776(R)|clock_27mhz_IBUFG |   0.000|
flash_data<14>   |    9.778(R)|clock_27mhz_IBUFG |   0.000|
flash_data<15>   |   10.745(R)|clock_27mhz_IBUFG |   0.000|
flash_oe_b       |    8.456(R)|clock_27mhz_IBUFG |   0.000|
flash_we_b       |    8.878(R)|clock_27mhz_IBUFG |   0.000|
led<0>           |   11.633(R)|clock_27mhz_IBUFG |   0.000|
led<1>           |   11.786(R)|clock_27mhz_IBUFG |   0.000|
led<2>           |   11.490(R)|clock_27mhz_IBUFG |   0.000|
led<3>           |   11.619(R)|clock_27mhz_IBUFG |   0.000|
led<4>           |   12.856(R)|clock_27mhz_IBUFG |   0.000|
led<5>           |   13.516(R)|clock_27mhz_IBUFG |   0.000|
led<6>           |   11.726(R)|clock_27mhz_IBUFG |   0.000|
led<7>           |   12.064(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b  |   15.551(R)|clock_65mhz       |   0.000|
vga_out_blue<0>  |   23.697(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.142(R)|clock_65mhz       |   0.000|
vga_out_blue<1>  |   23.388(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.833(R)|clock_65mhz       |   0.000|
vga_out_blue<2>  |   22.432(R)|clock_27mhz_IBUFG |   0.000|
                 |   39.877(R)|clock_65mhz       |   0.000|
vga_out_blue<3>  |   21.524(R)|clock_27mhz_IBUFG |   0.000|
                 |   38.969(R)|clock_65mhz       |   0.000|
vga_out_blue<4>  |   26.667(R)|clock_27mhz_IBUFG |   0.000|
                 |   44.112(R)|clock_65mhz       |   0.000|
vga_out_blue<5>  |   26.769(R)|clock_27mhz_IBUFG |   0.000|
                 |   44.214(R)|clock_65mhz       |   0.000|
vga_out_blue<6>  |   21.992(R)|clock_27mhz_IBUFG |   0.000|
                 |   39.437(R)|clock_65mhz       |   0.000|
vga_out_blue<7>  |   20.784(R)|clock_27mhz_IBUFG |   0.000|
                 |   38.229(R)|clock_65mhz       |   0.000|
vga_out_green<0> |   21.172(R)|clock_27mhz_IBUFG |   0.000|
                 |   38.617(R)|clock_65mhz       |   0.000|
vga_out_green<1> |   23.688(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.133(R)|clock_65mhz       |   0.000|
vga_out_green<2> |   21.472(R)|clock_27mhz_IBUFG |   0.000|
                 |   38.917(R)|clock_65mhz       |   0.000|
vga_out_green<3> |   20.871(R)|clock_27mhz_IBUFG |   0.000|
                 |   38.316(R)|clock_65mhz       |   0.000|
vga_out_green<4> |   25.680(R)|clock_27mhz_IBUFG |   0.000|
                 |   43.125(R)|clock_65mhz       |   0.000|
vga_out_green<5> |   25.314(R)|clock_27mhz_IBUFG |   0.000|
                 |   42.759(R)|clock_65mhz       |   0.000|
vga_out_green<6> |   25.638(R)|clock_27mhz_IBUFG |   0.000|
                 |   43.083(R)|clock_65mhz       |   0.000|
vga_out_green<7> |   26.238(R)|clock_27mhz_IBUFG |   0.000|
                 |   43.683(R)|clock_65mhz       |   0.000|
vga_out_hsync    |   13.209(R)|clock_65mhz       |   0.000|
vga_out_red<0>   |   23.687(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.132(R)|clock_65mhz       |   0.000|
vga_out_red<1>   |   23.058(R)|clock_27mhz_IBUFG |   0.000|
                 |   40.503(R)|clock_65mhz       |   0.000|
vga_out_red<2>   |   23.998(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.443(R)|clock_65mhz       |   0.000|
vga_out_red<3>   |   23.991(R)|clock_27mhz_IBUFG |   0.000|
                 |   41.436(R)|clock_65mhz       |   0.000|
vga_out_red<4>   |   25.320(R)|clock_27mhz_IBUFG |   0.000|
                 |   42.765(R)|clock_65mhz       |   0.000|
vga_out_red<5>   |   26.458(R)|clock_27mhz_IBUFG |   0.000|
                 |   43.903(R)|clock_65mhz       |   0.000|
vga_out_red<6>   |   25.750(R)|clock_27mhz_IBUFG |   0.000|
                 |   43.195(R)|clock_65mhz       |   0.000|
vga_out_red<7>   |   25.234(R)|clock_27mhz_IBUFG |   0.000|
                 |   42.679(R)|clock_65mhz       |   0.000|
vga_out_vsync    |   14.882(R)|clock_65mhz       |   0.000|
-----------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |   10.623|         |   10.797|    3.473|
clock_27mhz    |    2.838|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.197|         |         |         |
clock_27mhz    |   22.767|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
ac97_bit_clock |analyzer1_clock    |   17.015|
ac97_sdata_in  |analyzer1_data<2>  |   14.661|
clock_27mhz    |vga_out_pixel_clock|   11.452|
---------------+-------------------+---------+


Analysis completed Sun Dec 10 17:55:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 578 MB



