var class_f_p_g_a =
[
    [ "FPGA", "class_f_p_g_a.html#a433ca11f4cd42718d4598bcae10d51ed", null ],
    [ "chip_deselect", "class_f_p_g_a.html#af55b40be0ecf22fae18ff4c2811c0d46", null ],
    [ "chip_select", "class_f_p_g_a.html#abfd93a2d6b356b3338b598b8d9c1d5b4", null ],
    [ "configure", "class_f_p_g_a.html#a77752bb708e4d7f5e691110e3e2480e7", null ],
    [ "gate_drivers", "class_f_p_g_a.html#af5c2ce42aaa3ea41c748c66504fe576c", null ],
    [ "git_hash", "class_f_p_g_a.html#ad4634d18d494835c0dab25ed991eff18", null ],
    [ "isReady", "class_f_p_g_a.html#a3a19d0de422731d1686bf8b6d3b0a800", null ],
    [ "motors_en", "class_f_p_g_a.html#a50862f5e33b16109cd2f25e9daf96e2e", null ],
    [ "read_duty_cycles", "class_f_p_g_a.html#a6f7976dddd569c0b75a94c004ecfe478", null ],
    [ "read_encs", "class_f_p_g_a.html#a6e2b0841e4e0eca35b463ccc8f70a26e", null ],
    [ "read_halls", "class_f_p_g_a.html#a767569caa2aa4d2e9423b6f3a6d2a7a8", null ],
    [ "send_config", "class_f_p_g_a.html#afe0325a65f4142784871fb0c63255d75", null ],
    [ "set_duty_cycles", "class_f_p_g_a.html#a4daf6e0acbe3eac9db30a5b0aa39cfad", null ],
    [ "set_duty_get_enc", "class_f_p_g_a.html#af0c136e99ee9117b264291ea7390a7ed", null ],
    [ "watchdog_reset", "class_f_p_g_a.html#aaf55a1decbb2783031f56c99a885f54d", null ]
];