==============================================================
File generated on Mon May 13 01:00:45 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:3:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:3:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
ERROR: [HLS 200-70] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:3:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:3:
./../.\hwcore/hf/helperlib.h:153:8: error: unknown type name 'sc_fixed'
inline sc_fixed<W, p> bv2fixed(const sc_bv<W> &bitvec)
       ^
./../.\hwcore/hf/helperlib.h:153:16: error: expected unqualified-id
inline sc_fixed<W, p> bv2fixed(const sc_bv<W> &bitvec)
               ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:3:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
                template<int pW,int pkeepW=8>
                                    ^      ~
./../.\hwcore/pipes/data_types.h:270:28: error: unknown type name 'sc_fixed'
                inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
                                         ^
./../.\hwcore/pipes/data_types.h:270:36: error: expected ')'
                inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
                                                 ^
./../.\hwcore/pipes/data_types.h:270:27: note: to match this '('
                inline void getDataFixed(sc_fixed<data_W,data_P> out[N])
                                        ^
./../.\hwcore/pipes/data_types.h:281:10: error: unknown type name 'sc_fixed'
                inline sc_fixed<W,data_P> getDataFixed()
                       ^
./../.\hwcore/pipes/data_types.h:281:18: error: expected member name or ';' after declaration specifiers
                inline sc_fixed<W,data_P> getDataFixed()
                ~~~~~~~~~~~~~~~^
./../.\hwcore/pipes/data_types.h:276:5: error: use of undeclared identifier 'out'
                                out[i] = hwcore::hf::bv2fixed<data_W,data_P>(tmp);
                                ^
./../.\hwcore/pipes/data_types.h:276:26: error: no member named 'bv2fixed' in namespace 'hwcore::hf'
                                out[i] = hwcore::hf::bv2fixed<data_W,data_P>(tmp);
                                         ~~~~~~~~~~~~^
./../.\hwcore/pipes/data_types.h:330:1: error: type 'SC_DATA_STREAM_t<8>' is not a direct or virtual base of 'hwcore::pipes::SC_DATA_STREAM_8'
SC_DECL_INTERFACE_STD__(8);
^~~~~~~~~~~~~~~~~~~~~~~~~~
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:45:5: note: expanded from macro 'SC_DECL_INTERFACE'
                        :SC_DATA_STREAM_t<W>()                                                          \
                         ^~~~~~~~~~~~~~~~~~~
./../.\hwcore/pipes/data_types.h:330:1: error: use of undeclared identifier 'data'
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:52:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        data = ref.data;                                                                \
                        ^
./../.\hwcore/pipes/data_types.h:330:1: error: use of undeclared identifier 'tlast'
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:53:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tlast = ref.tlast;                                                              \
                        ^
./../.\hwcore/pipes/data_types.h:330:1: error: use of undeclared identifier 'tkeep'
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:54:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tkeep = ref.tkeep;                                                              \
                        ^
./../.\hwcore/pipes/data_types.h:330:1: error: use of undeclared identifier 'data'
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:59:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        data = ref.data;\
                        ^
./../.\hwcore/pipes/data_types.h:330:1: error: use of undeclared identifier 'tlast'
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:60:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tlast = ref.tlast;\
                        ^
./../.\hwcore/pipes/data_types.h:330:1: error: use of undeclared identifier 'tkeep'
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:61:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tkeep = ref.tkeep;\
                        ^
./../.\hwcore/pipes/data_types.h:330:1: error: use of undeclared identifier 'data'; did you mean 'data_'?
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:66:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        data = data_;\
                        ^
./../.\hwcore/pipes/data_types.h:330:1: note: 'data_' declared here
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:64:24: note: expanded from macro 'SC_DECL_INTERFACE'
                inline name(sc_bv<W> data_, sc_uint<1> tlast_ = 0, sc_uint<W/8> tkeep_ = 0)\
                                     ^
./../.\hwcore/pipes/data_types.h:330:1: error: use of undeclared identifier 'tlast'; did you mean 'tlast_'?
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:67:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tlast = tlast_;\
                        ^
./../.\hwcore/pipes/data_types.h:330:1: note: 'tlast_' declared here
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:64:42: note: expanded from macro 'SC_DECL_INTERFACE'
                inline name(sc_bv<W> data_, sc_uint<1> tlast_ = 0, sc_uint<W/8> tkeep_ = 0)\
                                                       ^
./../.\hwcore/pipes/data_types.h:330:1: error: use of undeclared identifier 'tkeep'; did you mean 'tkeep_'?
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:68:4: note: expanded from macro 'SC_DECL_INTERFACE'
                        tkeep = tkeep_;\
                        ^
./../.\hwcore/pipes/data_types.h:330:1: note: 'tkeep_' declared here
SC_DECL_INTERFACE_STD__(8);
^
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:64:67: note: expanded from macro 'SC_DECL_INTERFACE'
                inline name(sc_bv<W> data_, sc_uint<1> tlast_ = 0, sc_uint<W/8> tkeep_ = 0)\
                                                                                ^
./../.\hwcore/pipes/data_types.h:331:1: error: type 'SC_DATA_STREAM_t<16>' is not a direct or virtual base of 'hwcore::pipes::SC_DATA_STREAM_16'
SC_DECL_INTERFACE_STD__(16);
^~~~~~~~~~~~~~~~~~~~~~~~~~~
./../.\hwcore/pipes/data_types.h:32:36: note: expanded from macro 'SC_DECL_INTERFACE_STD__'
#define SC_DECL_INTERFACE_STD__(W) SC_DECL_INTERFACE(SC_DATA_STREAM_ ## W,W);\
                                   ^
./../.\hwcore/pipes/data_types.h:45:5: note: expanded from macro 'SC_DECL_INTERFACE'
                        :SC_DATA_STREAM_t<W>()                                                          \
                         ^~~~~~~~~~~~~~~~~~~
fatal error: too many errors emitted, stopping now [-ferror-limit=]
2 warnings and 20 errors generated.
==============================================================
File generated on Mon May 13 01:02:27 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 103.965 ; gain = 17.887
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 103.965 ; gain = 17.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 115.613 ; gain = 29.535
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/streamresize_hls.h:16: Argument 'this' of function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:16) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:100: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:16) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 01:05:38 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 104.195 ; gain = 17.992
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 104.195 ; gain = 17.992
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 115.465 ; gain = 29.262
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/streamresize_hls.h:17: Argument 'this' of function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:17) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:100: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 01:08:26 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 103.816 ; gain = 17.801
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 103.816 ; gain = 17.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 115.664 ; gain = 29.648
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/streamresize_hls.h:17: Argument 'this' of function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:17) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:100: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:17) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 01:25:37 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:22:52: error: expected '(' for function-style cast or type construction
     :resize(hwcore::pipes::sc_stream_resize<32,64>)
             ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~^
3 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 01:29:06 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:12:8: error: declaration of 'test' shadows template parameter
struct test : ::sc_core::sc_module
       ^
./../.\hwcore/pipes/streamresize_hls.h:11:14: note: template parameter is declared here
template<int test>
             ^
./../.\hwcore/pipes/streamresize_hls.h:21:13: error: unknown type name 'stream_resize'; did you mean 'std::streamsize'?
    typedef stream_resize SC_CURRENT_USER_MODULE; stream_resize( ::sc_core::sc_module_name )
            ^~~~~~~~~~~~~
            std::streamsize
D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/postypes.h:97:21: note: 'std::streamsize' declared here
  typedef ptrdiff_t streamsize;
                    ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:21:51: error: C++ requires a type specifier for all declarations
    typedef stream_resize SC_CURRENT_USER_MODULE; stream_resize( ::sc_core::sc_module_name )
                                                  ^~~~~~~~~~~~~
./../.\hwcore/pipes/streamresize_hls.h:22:19: error: 'test' does not refer to a value
     :fifo("fifo",test)
                  ^
./../.\hwcore/pipes/streamresize_hls.h:12:8: note: declared here
struct test : ::sc_core::sc_module
       ^
./../.\hwcore/pipes/streamresize_hls.h:22:6: error: only constructors take base initializers
     :fifo("fifo",test)
     ^
./../.\hwcore/pipes/streamresize_hls.h:33:2: error: use of class template test requires template arguments
 test resize;
 ^
./../.\hwcore/pipes/streamresize_hls.h:12:8: note: template is declared here
struct test : ::sc_core::sc_module
       ^
3 warnings and 6 errors generated.
==============================================================
File generated on Mon May 13 01:29:57 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:21:13: error: unknown type name 'stream_resize'; did you mean 'std::streamsize'?
    typedef stream_resize SC_CURRENT_USER_MODULE; stream_resize( ::sc_core::sc_module_name )
            ^~~~~~~~~~~~~
            std::streamsize
D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\bits/postypes.h:97:21: note: 'std::streamsize' declared here
  typedef ptrdiff_t streamsize;
                    ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:21:51: error: C++ requires a type specifier for all declarations
    typedef stream_resize SC_CURRENT_USER_MODULE; stream_resize( ::sc_core::sc_module_name )
                                                  ^~~~~~~~~~~~~
./../.\hwcore/pipes/streamresize_hls.h:22:6: error: only constructors take base initializers
     :fifo("fifo",depth)
     ^
3 warnings and 3 errors generated.
==============================================================
File generated on Mon May 13 01:31:58 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:24:6: error: type 'sc_fifo<hwcore::pipes::SC_DATA_STREAM_T_trait<64>::interface_T>' does not provide a call operator
     fifo(din);
     ^~~~
./../.\hwcore/pipes/streamresize_hls.h:40:7: note: in instantiation of member function 'test<10>::test' requested here
     :resize("resize")
      ^
./../.\hwcore/pipes/streamresize_hls.h:25:6: error: type 'sc_fifo<hwcore::pipes::SC_DATA_STREAM_T_trait<64>::interface_T>' does not provide a call operator
     fifo(dout);
     ^~~~
3 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 01:37:06 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:25:15: error: expected ';' after expression
     din(fifo)
              ^
              ;
3 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 01:37:36 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon May 13 01:40:44 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon May 13 01:44:42 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon May 13 01:47:46 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon May 13 01:54:17 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:24:51: error: constructor for 'stream_resize' must explicitly initialize the member 'resize' which does not have a default constructor
    typedef stream_resize SC_CURRENT_USER_MODULE; stream_resize( ::sc_core::sc_module_name )
                                                  ^
./../.\hwcore/pipes/streamresize_hls.h:18:12: note: member is declared here
 test_test resize;
           ^
./../.\hwcore/pipes/test.h:12:8: note: 'test<10>' declared here
struct test : ::sc_core::sc_module
       ^
3 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 01:54:58 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
./../.\hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:21:3: error: constructor for 'stream_resize' must explicitly initialize the member 'resize' which does not have a default constructor
  stream_resize(::sc_core::sc_module_name )
  ^
./../.\hwcore/pipes/streamresize_hls.h:16:13: note: member is declared here
  test_test resize;
            ^
./../.\hwcore/pipes/test.h:12:8: note: 'test<10>' declared here
struct test {// Module | test
       ^
1 error generated.
==============================================================
File generated on Mon May 13 01:59:36 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:18:3: error: constructor for 'stream_resize' must explicitly initialize the member 'resize' which does not have a default constructor
  stream_resize(::sc_core::sc_module_name )
  ^
./../.\hwcore/pipes/streamresize_hls.h:13:12: note: member is declared here
  test<10> resize;
           ^
./../.\hwcore/pipes/test.h:9:8: note: 'test<10>' declared here
struct test {// Module | test
       ^
1 error generated.
==============================================================
File generated on Mon May 13 02:01:30 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:19:3: error: 'inline' can only appear on functions
  inline explicit typedef test SC_CURRENT_USER_MODULE; test( ::sc_core::sc_module_name )
  ^
./../.\hwcore/pipes/test.h:19:10: error: 'explicit' can only appear on non-static member functions
  inline explicit typedef test SC_CURRENT_USER_MODULE; test( ::sc_core::sc_module_name )
         ^
2 errors generated.
==============================================================
File generated on Mon May 13 02:03:37 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon May 13 02:06:11 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:22:7: error: no matching constructor for initialization of 'test<10>'
     :resize("test")
      ^      ~~~~~~
./../.\hwcore/pipes/test.h:9:8: note: candidate constructor (the implicit copy constructor) not viable: no known conversion from 'const char [5]' to 'const test<10>' for 1st argument; 
struct test : ::sc_core::sc_module
       ^
./../.\hwcore/pipes/test.h:23:19: note: candidate constructor not viable: requires 0 arguments, but 1 was provided
  inline explicit test( )
                  ^
1 error generated.
==============================================================
File generated on Mon May 13 02:06:45 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Warning: Cannot find reset signal in module test.
Analyze module (stream_resize) ... 
Warning: Cannot find reset signal in module stream_resize.
Elaborator Analyzing... 
Dump module(test)...
Exception in thread "main" java.lang.ArrayIndexOutOfBoundsException: 0
	at autopilot.scelaborator.ScConstructorDumper.toString(ScConstructorDumper.java:177)
	at autopilot.scelaborator.ScModule.dumpCtor(ScModule.java:699)
	at autopilot.scelaborator.ScModule.dumpPorts(ScModule.java:627)
	at autopilot.scelaborator.ScModule.dumpHeader(ScModule.java:232)
	at autopilot.scelaborator.ScFile.dump(ScFile.java:225)
	at autopilot.scelaborator.ScParser.main(ScParser.java:239)
==============================================================
File generated on Mon May 13 02:08:37 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:27:30: error: too few arguments provided to function-like macro invocation
        reset_signal_is(reset);
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:27:30: error: too few arguments provided to function-like macro invocation
        reset_signal_is(reset);
                             ^
1 warning and 2 errors generated.
==============================================================
File generated on Mon May 13 02:09:05 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Warning: Cannot find reset signal in module test.
Analyze module (stream_resize) ... 
Warning: Cannot find reset signal in module stream_resize.
Elaborator Analyzing... 
Dump module(test)...
Exception in thread "main" java.lang.ArrayIndexOutOfBoundsException: 0
	at autopilot.scelaborator.ScConstructorDumper.toString(ScConstructorDumper.java:177)
	at autopilot.scelaborator.ScModule.dumpCtor(ScModule.java:699)
	at autopilot.scelaborator.ScModule.dumpPorts(ScModule.java:627)
	at autopilot.scelaborator.ScModule.dumpHeader(ScModule.java:232)
	at autopilot.scelaborator.ScFile.dump(ScFile.java:225)
	at autopilot.scelaborator.ScParser.main(ScParser.java:239)
==============================================================
File generated on Mon May 13 02:12:32 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:25:31: error: too few arguments provided to function-like macro invocation
        SC_CTHREAD(test_thread);
                              ^
1 warning and 1 error generated.
==============================================================
File generated on Mon May 13 02:12:54 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:25:159: error: use of undeclared identifier 'SC_CURRENT_USER_MODULE'
        { ::sc_core::sc_cthread_process* test_thread_handle = simcontext()->register_cthread_process("test_thread", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::test_thread), this ); sensitive.operator() ( test_thread_handle, clk.pos() ); };
                                                                                                                                                              ^
./../.\hwcore/pipes/test.h:34:34: error: expected ';' at end of declaration
            int test = din.read()
                                 ^
                                 ;
2 errors generated.
==============================================================
File generated on Mon May 13 02:13:16 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:25:159: error: use of undeclared identifier 'SC_CURRENT_USER_MODULE'
        { ::sc_core::sc_cthread_process* test_thread_handle = simcontext()->register_cthread_process("test_thread", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::test_thread), this ); sensitive.operator() ( test_thread_handle, clk.pos() ); };
                                                                                                                                                              ^
1 error generated.
==============================================================
File generated on Mon May 13 02:13:47 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Analyze module (stream_resize) ... 
Warning: Cannot find reset signal in module stream_resize.
Elaborator Analyzing... 
Dump module(test)...
Exception in thread "main" java.lang.ArrayIndexOutOfBoundsException: 0
	at autopilot.scelaborator.ScConstructorDumper.toString(ScConstructorDumper.java:177)
	at autopilot.scelaborator.ScModule.dumpCtor(ScModule.java:699)
	at autopilot.scelaborator.ScModule.dumpPorts(ScModule.java:627)
	at autopilot.scelaborator.ScModule.dumpHeader(ScModule.java:232)
	at autopilot.scelaborator.ScFile.dump(ScFile.java:225)
	at autopilot.scelaborator.ScParser.main(ScParser.java:239)
==============================================================
File generated on Mon May 13 02:15:19 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:18:3: error: constructor for 'stream_resize' must explicitly initialize the member 'resize' which does not have a default constructor
  stream_resize(::sc_core::sc_module_name )
  ^
./../.\hwcore/pipes/streamresize_hls.h:13:12: note: member is declared here
  test<10> resize;
           ^
./../.\hwcore/pipes/test.h:9:8: note: 'test<10>' declared here
struct test {// Module | test
       ^
1 error generated.
==============================================================
File generated on Mon May 13 02:17:30 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 103.996 ; gain = 17.980
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 103.996 ; gain = 17.980
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 109.301 ; gain = 23.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 112.750 ; gain = 26.734
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 136.078 ; gain = 50.063
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 147.152 ; gain = 61.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.544 seconds; current allocated memory: 105.401 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 105.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 105.699 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 105.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 105.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 106.015 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 106.080 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 106.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 106.263 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:54 . Memory (MB): peak = 155.648 ; gain = 69.633
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 53.868 seconds; peak allocated memory: 106.263 MB.
==============================================================
File generated on Mon May 13 11:16:27 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Mon May 13 11:16:47 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:30:10: error: delegating constructors are permitted only in C++11
        :test("test")
         ^~~~
./../.\hwcore/pipes/streamresize_hls.h:21:51: note: in instantiation of member function 'test<10>::test' requested here
    typedef stream_resize SC_CURRENT_USER_MODULE; stream_resize( ::sc_core::sc_module_name )
                                                  ^
1 error generated.
==============================================================
File generated on Mon May 13 11:17:40 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Warning: Cannot find reset signal in module test.
Analyze module (stream_resize) ... 
Warning: Cannot find reset signal in module stream_resize.
Elaborator Analyzing... 
Dump module(test)...
Exception in thread "main" java.lang.ArrayIndexOutOfBoundsException: 0
	at autopilot.scelaborator.ScConstructorDumper.toString(ScConstructorDumper.java:177)
	at autopilot.scelaborator.ScModule.dumpCtor(ScModule.java:699)
	at autopilot.scelaborator.ScModule.dumpPorts(ScModule.java:627)
	at autopilot.scelaborator.ScModule.dumpHeader(ScModule.java:232)
	at autopilot.scelaborator.ScFile.dump(ScFile.java:225)
	at autopilot.scelaborator.ScParser.main(ScParser.java:239)
==============================================================
File generated on Mon May 13 11:21:17 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 103.793 ; gain = 17.652
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 103.793 ; gain = 17.652
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 109.301 ; gain = 23.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 112.672 ; gain = 26.531
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 135.992 ; gain = 49.852
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 147.367 ; gain = 61.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.037 seconds; current allocated memory: 105.569 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 105.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 105.868 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 106.029 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.043 seconds; current allocated memory: 106.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 106.168 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 106.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 106.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 106.400 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 155.551 ; gain = 69.410
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 54.412 seconds; peak allocated memory: 106.400 MB.
==============================================================
File generated on Mon May 13 11:23:34 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon May 13 11:39:20 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 103.887 ; gain = 17.938
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 103.887 ; gain = 17.938
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'wrap::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:45).
INFO: [XFORM 203-603] Inlining function 'wrap::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:44).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 109.301 ; gain = 23.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 112.414 ; gain = 26.465
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 136.230 ; gain = 50.281
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 147.730 ; gain = 61.781
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.042 seconds; current allocated memory: 105.597 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 105.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 105.911 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 106.088 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 106.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 106.227 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 106.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 106.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 106.474 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 155.609 ; gain = 69.660
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 61.404 seconds; peak allocated memory: 106.474 MB.
==============================================================
File generated on Mon May 13 11:44:28 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:57:16: error: no member named 'resize' in 'sc_wrap<test<10> >'
        resize.resize.reset(reset); resize.resize.clk(clk);
        ~~~~~~ ^
./../.\hwcore/pipes/streamresize_hls.h:57:44: error: no member named 'resize' in 'sc_wrap<test<10> >'
        resize.resize.reset(reset); resize.resize.clk(clk);
                                    ~~~~~~ ^
2 errors generated.
==============================================================
File generated on Mon May 13 11:46:02 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 103.832 ; gain = 17.582
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 103.832 ; gain = 17.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:61).
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:60).
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59).
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 109.430 ; gain = 23.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 112.813 ; gain = 26.563
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 136.395 ; gain = 50.145
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 147.734 ; gain = 61.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.437 seconds; current allocated memory: 105.641 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 105.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 105.955 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 106.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.041 seconds; current allocated memory: 106.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 106.271 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 106.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.045 seconds; current allocated memory: 106.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 106.519 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 155.918 ; gain = 69.668
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 54.741 seconds; peak allocated memory: 106.519 MB.
==============================================================
File generated on Mon May 13 11:58:40 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:57:17: error: no member named 'basename' in 'test<10>'
        resize->basename
        ~~~~~~  ^
1 error generated.
==============================================================
File generated on Mon May 13 11:59:20 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 104.031 ; gain = 18.051
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 104.031 ; gain = 18.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:61).
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:60).
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59).
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 109.266 ; gain = 23.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 112.531 ; gain = 26.551
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 136.434 ; gain = 50.453
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 147.242 ; gain = 61.262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.49 seconds; current allocated memory: 105.641 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 105.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 105.955 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 106.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.044 seconds; current allocated memory: 106.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 106.271 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 106.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 106.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 106.519 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 155.371 ; gain = 69.391
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 58.836 seconds; peak allocated memory: 106.519 MB.
==============================================================
File generated on Mon May 13 12:01:19 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:48:13: error: too many template arguments for class template 'test'
    sc_wrap<test<10, "test"> > resize;
            ^        ~~~~~~~
./../.\hwcore/pipes/test.h:9:8: note: template is declared here
struct test : ::sc_core::sc_module
       ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:48:32: error: C++ requires a type specifier for all declarations
    sc_wrap<test<10, "test"> > resize;
                               ^~~~~~
2 errors generated.
==============================================================
File generated on Mon May 13 12:01:59 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:48:23: error: non-type template argument does not refer to any declaration
    sc_wrap<test<10>, "test"> > resize;
                      ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:25:24: note: template parameter is declared here
template<class T,char* name>
                       ^
./../.\hwcore/pipes/streamresize_hls.h:48:31: error: expected member name or ';' after declaration specifiers
    sc_wrap<test<10>, "test"> > resize;
    ~~~~~~~~~~~~~~~~~~~~~~~~~ ^
./../.\hwcore/pipes/streamresize_hls.h:58:9: error: use of undeclared identifier 'resize'
        resize->clk(clk);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: error: use of undeclared identifier 'resize'
        resize->reset(reset);
        ^
./../.\hwcore/pipes/streamresize_hls.h:60:9: error: use of undeclared identifier 'resize'
        resize->din(din);
        ^
./../.\hwcore/pipes/streamresize_hls.h:61:9: error: use of undeclared identifier 'resize'
        resize->dout(dout);
        ^
6 errors generated.
==============================================================
File generated on Mon May 13 12:06:12 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 103.707 ; gain = 16.922
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 103.707 ; gain = 16.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:68).
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:67).
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:66).
INFO: [XFORM 203-603] Inlining function 'sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:65).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 109.430 ; gain = 22.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 112.793 ; gain = 26.008
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 136.074 ; gain = 49.289
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 147.410 ; gain = 60.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.822 seconds; current allocated memory: 105.650 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 105.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 105.964 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 106.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 106.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.072 seconds; current allocated memory: 106.280 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 106.346 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.048 seconds; current allocated memory: 106.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 106.528 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:55 . Memory (MB): peak = 155.559 ; gain = 68.773
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 54.987 seconds; peak allocated memory: 106.528 MB.
==============================================================
File generated on Mon May 13 12:18:12 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:62:5: error: use of undeclared identifier 'hf'
    hf::sc_wrap<test<10> > resize;
    ^
./../.\hwcore/pipes/streamresize_hls.h:62:16: error: expected member name or ';' after declaration specifiers
    hf::sc_wrap<test<10> > resize;
    ~~~~~~~~~~~^
./../.\hwcore/pipes/streamresize_hls.h:72:9: error: use of undeclared identifier 'resize'
        resize->clk(clk);
        ^
./../.\hwcore/pipes/streamresize_hls.h:73:9: error: use of undeclared identifier 'resize'
        resize->reset(reset);
        ^
./../.\hwcore/pipes/streamresize_hls.h:74:9: error: use of undeclared identifier 'resize'
        resize->din(din);
        ^
./../.\hwcore/pipes/streamresize_hls.h:75:9: error: use of undeclared identifier 'resize'
        resize->dout(dout);
        ^
6 errors generated.
==============================================================
File generated on Mon May 13 12:18:46 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 104.195 ; gain = 18.051
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 104.195 ; gain = 18.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:73).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:72).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_wrap<test<10> >::operator->' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:71).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 109.359 ; gain = 23.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 112.965 ; gain = 26.820
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 136.434 ; gain = 50.289
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 147.680 ; gain = 61.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.429 seconds; current allocated memory: 105.663 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 105.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 105.977 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 106.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.042 seconds; current allocated memory: 106.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.069 seconds; current allocated memory: 106.293 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 106.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 106.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 106.541 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 155.605 ; gain = 69.461
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 55.783 seconds; peak allocated memory: 106.541 MB.
==============================================================
File generated on Mon May 13 12:24:08 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 104.035 ; gain = 18.051
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 104.035 ; gain = 18.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_wrap<test<10> >::get' into 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' (./../.\hwcore/hf/helperlib.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 109.828 ; gain = 23.844
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 113.324 ; gain = 27.340
INFO: [XFORM 203-101] Partitioning array 'stream_resize.resize_array.mVec._module.clk.m_if.Val' (./../.\hwcore/pipes/streamresize_hls.h:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.resize_array.mVec._module.reset.m_if.Val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.resize_array.mVec._module.din.m_if.Val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.resize_array.mVec._module.dout.m_if.Val'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./../.\hwcore/pipes/test.h:19:5) in function 'test<10>::test.1'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./../.\hwcore/pipes/test.h:19:5) to (./../.\hwcore/pipes/test.h:27:1) in function 'test<10>::test.1'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:44 . Memory (MB): peak = 137.715 ; gain = 51.730
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:34:24) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 149.797 ; gain = 63.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
ERROR: [SCA 200-203] Found inconsistent clock signal 'test/test_test_thread/clk5'.
==============================================================
File generated on Mon May 13 12:31:31 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 103.691 ; gain = 17.078
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 103.691 ; gain = 17.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_wrap<test<10> >::get' into 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' (./../.\hwcore/hf/helperlib.h:128).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 109.555 ; gain = 22.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 113.090 ; gain = 26.477
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:43 . Memory (MB): peak = 136.645 ; gain = 50.031
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
WARNING: [XFORM 203-124] Array  'stream_resize.resize_array.mVec._module.din.m_if.Val' : may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-631] Renaming function 'test<10>::test_thread' to 'test_thread.1' (./../.\hwcore/pipes/test.h:28:9)
WARNING: [XFORM 203-631] Renaming function 'test<10>::test.1' to 'test.1.1' (./../.\hwcore/pipes/test.h:16:1)
WARNING: [XFORM 203-631] Renaming function 'test_thread.1' to 'test_thread.1.1' (./../.\hwcore/pipes/test.h:28:9)
WARNING: [XFORM 203-631] Renaming function 'test.1.1' to 'test.1.1.1' (./../.\hwcore/pipes/test.h:16:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 148.770 ; gain = 62.156
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
ERROR: [SCA 200-203] Unsynthesizable port 'test_10_clk_m_if_Val' with array type; please follow the synthesis guide.
==============================================================
File generated on Mon May 13 12:38:25 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 103.918 ; gain = 17.887
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 103.918 ; gain = 17.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_wrap<test<10> >::get' into 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' (./../.\hwcore/hf/helperlib.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 109.984 ; gain = 23.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 113.402 ; gain = 27.371
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 136.789 ; gain = 50.758
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
WARNING: [XFORM 203-631] Renaming function 'test<10>::test_thread' to 'test_thread.1' (./../.\hwcore/pipes/test.h:28:9)
WARNING: [XFORM 203-631] Renaming function 'test<10>::test.1' to 'test.1.1' (./../.\hwcore/pipes/test.h:16:1)
WARNING: [XFORM 203-631] Renaming function 'test_thread.1' to 'test_thread.1.1' (./../.\hwcore/pipes/test.h:28:9)
WARNING: [XFORM 203-631] Renaming function 'test.1.1' to 'test.1.1.1' (./../.\hwcore/pipes/test.h:16:1)
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
File generated on Mon May 13 12:44:15 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 104.117 ; gain = 18.332
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 104.117 ; gain = 18.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_wrap<test<10> >::get' into 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' (./../.\hwcore/hf/helperlib.h:130).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<test<10>, 2>::operator[]' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 109.668 ; gain = 23.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 113.285 ; gain = 27.500
INFO: [XFORM 203-101] Partitioning array 'stream_resize.resize_array.mVec._module.clk.m_if.Val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.resize_array.mVec._module.reset.m_if.Val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.resize_array.mVec._module.din.m_if.Val'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.resize_array.mVec._module.dout.m_if.Val'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./../.\hwcore/pipes/test.h:19:5) in function 'test<10>::test.1'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./../.\hwcore/pipes/test.h:19:5) to (./../.\hwcore/pipes/test.h:27:1) in function 'test<10>::test.1'... converting 19 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 137.469 ; gain = 51.684
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:34:24) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 149.902 ; gain = 64.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
ERROR: [SCA 200-203] Found inconsistent clock signal 'test/test_test_thread/clk5'.
==============================================================
File generated on Mon May 13 12:59:39 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:4:
./../.\hwcore/hf/helperlib.h:121:11: error: no template named 'sc_vector' in namespace '_ap_sc_::sc_core'; did you mean 'sc_vector'?
 sc_core::sc_vector<T> mVec;
 ~~~~~~~~~^~~~~~~~~
          sc_vector
./../.\hwcore/hf/helperlib.h:116:7: note: 'sc_vector' declared here
class sc_vector
      ^
./../.\hwcore/hf/helperlib.h:121:11: error: too few template arguments for class template 'sc_vector'
 sc_core::sc_vector<T> mVec;
          ^
./../.\hwcore/hf/helperlib.h:116:7: note: template is declared here
class sc_vector
      ^
2 errors generated.
==============================================================
File generated on Mon May 13 13:33:52 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:4:
./../.\hwcore/hf/helperlib.h:180:11: error: no template named 'sc_vector' in namespace '_ap_sc_::sc_core'; did you mean 'sc_vector'?
 sc_core::sc_vector<T> mVec;
 ~~~~~~~~~^~~~~~~~~
          sc_vector
./../.\hwcore/hf/helperlib.h:175:7: note: 'sc_vector' declared here
class sc_vector
      ^
./../.\hwcore/hf/helperlib.h:180:11: error: too few template arguments for class template 'sc_vector'
 sc_core::sc_vector<T> mVec;
          ^
./../.\hwcore/hf/helperlib.h:175:7: note: template is declared here
class sc_vector
      ^
2 errors generated.
==============================================================
File generated on Mon May 13 13:34:45 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 103.844 ; gain = 17.418
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 103.844 ; gain = 17.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 0, 2>::get' into 'hwcore::hf::sc_static_list<test<10>, 1, 1>::get' (./../.\hwcore/hf/helperlib.h:134).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:134).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 109.836 ; gain = 23.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 113.637 ; gain = 27.211
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 137.770 ; gain = 51.344
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 149.695 ; gain = 63.270
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.527 seconds; current allocated memory: 107.603 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 107.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 107.917 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 108.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 108.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 108.217 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 108.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.054 seconds; current allocated memory: 108.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 108.621 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_1_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 158.137 ; gain = 71.711
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 55.866 seconds; peak allocated memory: 108.621 MB.
==============================================================
File generated on Mon May 13 14:09:25 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 103.879 ; gain = 17.324
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 103.879 ; gain = 17.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:134).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<10>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:73).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 109.539 ; gain = 22.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 113.297 ; gain = 26.742
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 136.617 ; gain = 50.063
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:9) in function 'test<10>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:00 . Memory (MB): peak = 149.023 ; gain = 62.469
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.656 seconds; current allocated memory: 107.076 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 107.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 107.390 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 107.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 107.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 107.691 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 107.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.052 seconds; current allocated memory: 107.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 108.036 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_1_U(fifo_w32_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:01:03 . Memory (MB): peak = 157.629 ; gain = 71.074
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 63.427 seconds; peak allocated memory: 108.036 MB.
==============================================================
File generated on Mon May 13 14:12:12 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated on Mon May 13 14:23:22 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:110:9: error: no matching function for call to object of type 'sc_fifo_in<sc_data_stream_t<64> >'
        resize.din(din);
        ^~~~~~~~~~
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_fifo_in<int>' to '_ap_sc_::sc_core::sc_fifo_in_if<hwcore::pipes::SC_DATA_STREAM_64> &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_fifo_in<int>' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_fifo_in<int>' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_in_if<hwcore::pipes::SC_DATA_STREAM_64> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:111:9: error: no matching function for call to object of type 'sc_fifo_out<sc_data_stream_t<64> >'
        resize.dout(dout);
        ^~~~~~~~~~~
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:280:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<int>' to '_ap_sc_::sc_core::sc_fifo_out_if<hwcore::pipes::SC_DATA_STREAM_64> &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( IF& interface_ ) { bind(interface_); }
                                                   ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:284:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<int>' to '_ap_sc_::sc_core::sc_prim_channel &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_prim_channel& ic__ ) { bind(ic__); }
                                                   ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:286:52: note: candidate function not viable: no known conversion from 'sc_fifo_out<int>' to '_ap_sc_::sc_core::sc_port_b<_ap_sc_::sc_core::sc_fifo_out_if<hwcore::pipes::SC_DATA_STREAM_64> > &' for 1st argument; 
        inline __attribute__((always_inline)) void operator () ( sc_port_b& parent_ ) { bind(parent_); }
                                                   ^
3 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 14:43:19 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 104.355 ; gain = 18.043
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 104.355 ; gain = 18.043
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 114.273 ; gain = 27.961
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/streamresize_hls.h:103: Argument 'this' of function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:103) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:34: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:35: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:35: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:35: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:35: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:36: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:36: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:36: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:103) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 14:46:25 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 104.246 ; gain = 18.059
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 104.246 ; gain = 18.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 116.227 ; gain = 30.039
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/streamresize_hls.h:103: Argument 'this' of function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:103) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:100: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:101: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:102: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:103) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 14:54:52 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:16:24: error: no member named 'pipes' in namespace 'hwcore'
    sc_fifo_in<hwcore::pipes::sc_data_stream_t<width> > din;
               ~~~~~~~~^
./../.\hwcore/pipes/test.h:16:55: error: expected member name or ';' after declaration specifiers
    sc_fifo_in<hwcore::pipes::sc_data_stream_t<width> > din;
                                                      ^
./../.\hwcore/pipes/test.h:17:25: error: no member named 'pipes' in namespace 'hwcore'
    sc_fifo_out<hwcore::pipes::sc_data_stream_t<width > > dout;
                ~~~~~~~~^
./../.\hwcore/pipes/test.h:17:57: error: expected member name or ';' after declaration specifiers
    sc_fifo_out<hwcore::pipes::sc_data_stream_t<width > > dout;
                                                        ^
./../.\hwcore/pipes/test.h:35:21: error: no member named 'pipes' in namespace 'hwcore'
            hwcore::pipes::sc_data_stream_t<width> test = din.read();
            ~~~~~~~~^
./../.\hwcore/pipes/test.h:35:52: error: 'test' does not refer to a value
            hwcore::pipes::sc_data_stream_t<width> test = din.read();
                                                   ^
./../.\hwcore/pipes/test.h:9:8: note: declared here
struct test : ::sc_core::sc_module
       ^
./../.\hwcore/pipes/test.h:35:59: error: use of undeclared identifier 'din'
            hwcore::pipes::sc_data_stream_t<width> test = din.read();
                                                          ^
./../.\hwcore/pipes/test.h:36:13: error: use of undeclared identifier 'dout'; did you mean 'cout'?
            dout.write(test);
            ^~~~
            cout
D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:59:18: note: 'cout' declared here
  extern ostream cout;
                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:36:24: error: 'test' does not refer to a value
            dout.write(test);
                       ^
./../.\hwcore/pipes/test.h:9:8: note: declared here
struct test : ::sc_core::sc_module
       ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:6:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:84:29: error: no member named 'din' in 'test<64>'
        resize_array.get(0).din(din);
        ~~~~~~~~~~~~~~~~~~~ ^
./../.\hwcore/pipes/streamresize_hls.h:85:29: error: no member named 'dout' in 'test<64>'
        resize_array.get(0).dout(u0_2_u1);
        ~~~~~~~~~~~~~~~~~~~ ^
./../.\hwcore/pipes/streamresize_hls.h:87:29: error: no member named 'din' in 'test<64>'
        resize_array.get(1).din(u0_2_u1);
        ~~~~~~~~~~~~~~~~~~~ ^
./../.\hwcore/pipes/streamresize_hls.h:88:29: error: no member named 'dout' in 'test<64>'
        resize_array.get(1).dout(dout);
        ~~~~~~~~~~~~~~~~~~~ ^
3 warnings and 13 errors generated.
==============================================================
File generated on Mon May 13 15:13:09 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Error: Cannot recognize data type of port.
	sc_fifo_in<hwcore::pipes::sc_data_stream_t<width> > din; in ./../.\\hwcore/pipes/test.h:17
==============================================================
File generated on Mon May 13 15:18:40 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:14:13: error: missing 'typename' prior to dependent type name 'hwcore::pipes::SC_DATA_STREAM_T_trait<width>::interface_T'
    typedef hwcore::pipes::SC_DATA_STREAM_T_trait<width>::interface_T interface;
            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
            typename 
3 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 15:19:48 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Error: Cannot recognize data type of port.
	sc_fifo_in<interface > din; in ./../.\\hwcore/pipes/test.h:17
==============================================================
File generated on Mon May 13 15:26:15 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 103.957 ; gain = 17.875
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 103.957 ; gain = 17.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 112.242 ; gain = 26.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 118.117 ; gain = 32.035
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 145.746 ; gain = 59.664
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:38:9) in function 'test<64>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:53 . Memory (MB): peak = 156.949 ; gain = 70.867
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.574 seconds; current allocated memory: 114.223 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 114.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 114.590 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 114.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 114.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 114.986 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 115.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 115.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 115.596 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 166.008 ; gain = 79.926
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 56.631 seconds; peak allocated memory: 115.596 MB.
==============================================================
File generated on Mon May 13 15:28:39 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 104.066 ; gain = 18.172
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 104.066 ; gain = 18.172
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 112.480 ; gain = 26.586
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 118.457 ; gain = 32.563
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 145.559 ; gain = 59.664
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:38:9) in function 'test<64>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 157.625 ; gain = 71.730
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.777 seconds; current allocated memory: 114.223 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.087 seconds; current allocated memory: 114.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.091 seconds; current allocated memory: 114.590 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 114.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 114.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 114.986 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 115.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 115.326 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 115.596 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 166.559 ; gain = 80.664
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 51.548 seconds; peak allocated memory: 115.596 MB.
==============================================================
File generated on Mon May 13 15:30:08 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:17:16: error: template argument for template type parameter must be a type
    sc_fifo_in<hwcore::pipes::SC_DATA_STREAM_T_trait<width>::interface_T > din;
               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:476:21: note: template parameter is declared here
    template <class T>
                    ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:18:17: error: template argument for template type parameter must be a type
    sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_T_trait<width>::interface_T > dout;
                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:488:21: note: template parameter is declared here
    template <class T>
                    ^
3 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 15:31:38 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:17:16: error: template argument for template type parameter must be a type
    sc_fifo_in<hwcore::pipes::SC_DATA_STREAM_T_trait<width>::interface_T > din;
               ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:476:21: note: template parameter is declared here
    template <class T>
                    ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:18:17: error: template argument for template type parameter must be a type
    sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_T_trait<width>::interface_T > dout;
                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:488:21: note: template parameter is declared here
    template <class T>
                    ^
3 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 15:34:27 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:18:17: error: template argument for template type parameter must be a type
    sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_T_trait<width>::interface_T > dout;
                ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_core.h:488:21: note: template parameter is declared here
    template <class T>
                    ^
3 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 15:35:04 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Error: Cannot recognize data type of port.
	sc_fifo_in<typename hwcore::pipes::SC_DATA_STREAM_T_trait<width>::interface_T > din; in ./../.\\hwcore/pipes/test.h:17
==============================================================
File generated on Mon May 13 15:37:46 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.195 ; gain = 17.887
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.195 ; gain = 17.887
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 112.441 ; gain = 26.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 118.195 ; gain = 31.887
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 145.813 ; gain = 59.504
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:38:9) in function 'test<64>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 157.219 ; gain = 70.910
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.68 seconds; current allocated memory: 114.223 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.085 seconds; current allocated memory: 114.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 114.590 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 114.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 114.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 114.987 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 115.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 115.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 115.596 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 166.680 ; gain = 80.371
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 50.471 seconds; peak allocated memory: 115.596 MB.
==============================================================
File generated on Mon May 13 15:40:43 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 104.004 ; gain = 17.219
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 104.004 ; gain = 17.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 112.449 ; gain = 25.664
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 118.238 ; gain = 31.453
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 145.895 ; gain = 59.109
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:38:9) in function 'test<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 157.301 ; gain = 70.516
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.343 seconds; current allocated memory: 114.226 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 114.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 114.593 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 114.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 114.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.078 seconds; current allocated memory: 114.990 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 115.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.059 seconds; current allocated memory: 115.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 115.600 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:53 . Memory (MB): peak = 166.328 ; gain = 79.543
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 53.131 seconds; peak allocated memory: 115.600 MB.
==============================================================
File generated on Mon May 13 15:42:21 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 104.012 ; gain = 18.078
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 104.012 ; gain = 18.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 112.453 ; gain = 26.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 118.250 ; gain = 32.316
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 146.176 ; gain = 60.242
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:38:9) in function 'test<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 157.465 ; gain = 71.531
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.81 seconds; current allocated memory: 114.226 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 114.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 114.593 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 114.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.046 seconds; current allocated memory: 114.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 114.990 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 115.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 115.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 115.600 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 166.250 ; gain = 80.316
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 49.591 seconds; peak allocated memory: 115.600 MB.
==============================================================
File generated on Mon May 13 15:43:37 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Error: Cannot recognize data type of port.
	sc_fifo_out<typename hwcore::pipes::SC_DATA_STREAM_T_trait< width >::interface_T > dout; in ./../.\\hwcore/pipes/test.h:18
==============================================================
File generated on Mon May 13 15:44:42 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.188 ; gain = 18.063
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.188 ; gain = 18.063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 112.527 ; gain = 26.402
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 118.387 ; gain = 32.262
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 145.504 ; gain = 59.379
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:38:9) in function 'test<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 157.051 ; gain = 70.926
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.572 seconds; current allocated memory: 114.225 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 114.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 114.592 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 114.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 114.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 114.989 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 115.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.065 seconds; current allocated memory: 115.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.163 seconds; current allocated memory: 115.598 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 165.727 ; gain = 79.602
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 50.366 seconds; peak allocated memory: 115.598 MB.
==============================================================
File generated on Mon May 13 15:48:28 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Error: Cannot recognize data type of port.
	sc_fifo_out<hwcore::pipes::sc_data_stream_t<1*width> > dout; in ./../.\\hwcore/pipes/test.h:19
==============================================================
File generated on Mon May 13 15:50:16 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (test) ... 
Error: Cannot recognize data type of port.
	sc_fifo_out<hwcore::pipes::sc_data_stream_t<1*width> > dout; in ./../.\\hwcore/pipes/test.h:19
==============================================================
File generated on Mon May 13 15:52:00 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 104.102 ; gain = 17.988
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 104.102 ; gain = 17.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 112.633 ; gain = 26.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 117.918 ; gain = 31.805
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 145.316 ; gain = 59.203
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:38:9) in function 'test<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:51 . Memory (MB): peak = 157.180 ; gain = 71.066
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.341 seconds; current allocated memory: 114.225 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 114.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 114.592 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 114.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 114.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 114.989 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 115.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 115.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 115.598 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 166.316 ; gain = 80.203
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 54.16 seconds; peak allocated memory: 115.598 MB.
==============================================================
File generated on Mon May 13 15:55:54 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.023 ; gain = 17.414
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.023 ; gain = 17.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 112.418 ; gain = 25.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 118.238 ; gain = 31.629
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:47 . Memory (MB): peak = 145.902 ; gain = 59.293
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:38:9) in function 'test<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 157.496 ; gain = 70.887
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.794 seconds; current allocated memory: 114.225 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 114.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 114.592 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 114.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.056 seconds; current allocated memory: 114.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 114.989 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 115.101 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.062 seconds; current allocated memory: 115.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 115.598 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 166.938 ; gain = 80.328
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 50.548 seconds; peak allocated memory: 115.598 MB.
==============================================================
File generated on Mon May 13 15:57:36 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:146:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.141 ; gain = 17.875
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.141 ; gain = 17.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 112.605 ; gain = 26.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:45 . Memory (MB): peak = 118.191 ; gain = 31.926
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:46 . Memory (MB): peak = 145.504 ; gain = 59.238
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:38:9) in function 'test<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:47 . Memory (MB): peak = 156.926 ; gain = 70.660
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'test::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'test::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Found SystemC process: 'test_test_thread' 
INFO: [HLS 200-10] Synthesizing 'test_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.349 seconds; current allocated memory: 114.227 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.088 seconds; current allocated memory: 114.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'test_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 114.594 MB.
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 114.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.047 seconds; current allocated memory: 114.889 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.079 seconds; current allocated memory: 114.991 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 115.103 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 115.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 115.600 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 166.496 ; gain = 80.230
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 50.065 seconds; peak allocated memory: 115.600 MB.
==============================================================
File generated on Mon May 13 16:04:27 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:151:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
==============================================================
File generated on Mon May 13 16:07:14 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:151:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 104.309 ; gain = 18.492
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 104.309 ; gain = 18.492
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 115.949 ; gain = 30.133
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/streamresize_hls.h:105: Argument 'this' of function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:105) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:105: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:106: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:106: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:106: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:106: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:107: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:107: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:107: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:105) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 16:10:03 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:151:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 104.191 ; gain = 18.004
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 104.191 ; gain = 18.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:135).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:143).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:145).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:151).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:157).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/data_types.h:173->./../.\hwcore/pipes/streamresize_hls.h:145).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 115.691 ; gain = 29.504
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../hwcore/pipes/data_types.h:201: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 123.664 ; gain = 37.477
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 151.320 ; gain = 65.133
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/streamresize_hls.h:141:18) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 165.809 ; gain = 79.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'sc_stream_resize_up'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_stream_resize_up'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_stream_resize_up'
INFO: [HLS 200-10] Found SystemC process: 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up_thread_sc_stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.314 seconds; current allocated memory: 122.041 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 122.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up_thread_sc_stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 122.665 MB.
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 122.929 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 123.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 123.138 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 123.240 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 123.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 123.570 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 175.422 ; gain = 89.234
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 53.009 seconds; peak allocated memory: 123.570 MB.
==============================================================
File generated on Mon May 13 16:14:26 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:151:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 104.129 ; gain = 17.855
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:43 . Memory (MB): peak = 104.129 ; gain = 17.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 115.582 ; gain = 29.309
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/streamresize_hls.h:180: Argument 'this' of function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:180) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:105: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:106: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:106: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:106: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:106: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:107: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:107: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ../hwcore/pipes/streamresize.h:107: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:180) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 16:18:13 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:23:16: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
    sc_fifo_in<sc_data_stream_t<Win> > din;
               ^~~~~~~~~~~~~~~~
               hwcore::pipes::sc_data_stream_t
../hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:24:17: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
    sc_fifo_out<sc_data_stream_t<Wout> > dout;
                ^~~~~~~~~~~~~~~~
                hwcore::pipes::sc_data_stream_t
../hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:46:13: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
            sc_data_stream_t<Win> tmp_in;
            ^~~~~~~~~~~~~~~~
            hwcore::pipes::sc_data_stream_t
../hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:47:13: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
            sc_data_stream_t<Wout> tmp_out;
            ^~~~~~~~~~~~~~~~
            hwcore::pipes::sc_data_stream_t
../hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:58:21: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
                    sc_data_stream_t<raw_resize_N * Wout> tmp_in_fit;
                    ^~~~~~~~~~~~~~~~
                    hwcore::pipes::sc_data_stream_t
../hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:152:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),sc_stream_resize_down<Win,Wout>, sc_stream_resize_up<Win,Wout> >::type;
                         ^
3 warnings and 5 errors generated.
==============================================================
File generated on Mon May 13 16:20:26 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (sc_stream_resize_down) ... 
Error: Cannot recognize data type of port.
	sc_fifo_in<hwcore::pipes::sc_data_stream_t<Win> > din; in ../hwcore/pipes/streamresize.h:23
==============================================================
File generated on Mon May 13 16:21:54 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (sc_stream_resize_down) ... 
Error: Cannot recognize data type of port.
	sc_fifo_in<hwcore::pipes::sc_data_stream_t<1*Win> > din; in ../hwcore/pipes/streamresize.h:23
==============================================================
File generated on Mon May 13 16:23:13 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 103.805 ; gain = 17.625
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 103.805 ; gain = 17.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:116).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:124).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:126).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:132).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:138).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/data_types.h:173->../hwcore/pipes/streamresize.h:126).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 116.027 ; gain = 29.848
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../hwcore/pipes/data_types.h:201: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 123.477 ; gain = 37.297
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 151.539 ; gain = 65.359
WARNING: [XFORM 203-561] 'Loop-1' (../hwcore/pipes/streamresize.h:122:18) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 165.656 ; gain = 79.477
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'sc_stream_resize_up'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_stream_resize_up'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_stream_resize_up'
INFO: [HLS 200-10] Found SystemC process: 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up_thread_sc_stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.085 seconds; current allocated memory: 122.083 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 122.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up_thread_sc_stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 122.706 MB.
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 122.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 123.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 123.164 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 123.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 123.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 123.580 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:57 . Memory (MB): peak = 175.492 ; gain = 89.313
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 56.709 seconds; peak allocated memory: 123.580 MB.
==============================================================
File generated on Mon May 13 16:24:48 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 103.863 ; gain = 17.859
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 103.863 ; gain = 17.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:116).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:127).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:133).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:139).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/data_types.h:173->../hwcore/pipes/streamresize.h:127).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 115.566 ; gain = 29.563
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../hwcore/pipes/data_types.h:201: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 123.625 ; gain = 37.621
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (../hwcore/pipes/streamresize.h:123) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 152.582 ; gain = 66.578
WARNING: [XFORM 203-561] 'Loop-1' (../hwcore/pipes/streamresize.h:123:18) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 165.691 ; gain = 79.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'sc_stream_resize_up'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_stream_resize_up'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_stream_resize_up'
INFO: [HLS 200-10] Found SystemC process: 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up_thread_sc_stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.603 seconds; current allocated memory: 122.116 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 122.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up_thread_sc_stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 122.798 MB.
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 123.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 123.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up'.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 123.255 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 123.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.075 seconds; current allocated memory: 123.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 123.656 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 175.621 ; gain = 89.617
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 52.022 seconds; peak allocated memory: 123.656 MB.
==============================================================
File generated on Mon May 13 16:39:15 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:23:17: error: unknown type name 'test'
        typedef test SC_CURRENT_USER_MODULE;
                ^
./../.\hwcore/pipes/test.h:27:163: error: expected a class or namespace
            { ::sc_core::sc_cthread_process* test_thread_handle = simcontext()->register_cthread_process("test_thread", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::test_thread), this ); sensitive.operator() ( test_thread_handle, clk.pos() ); };
                                                                                                                                                                  ^
./../.\hwcore/pipes/test.h:68:23: error: expected ';' after expression
        lol.dout(dout):
                      ^
                      ;
2 warnings and 3 errors generated.
==============================================================
File generated on Mon May 13 16:40:47 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:23:17: error: unknown type name 'test'
        typedef test SC_CURRENT_USER_MODULE;
                ^
./../.\hwcore/pipes/test.h:27:163: error: expected a class or namespace
            { ::sc_core::sc_cthread_process* test_thread_handle = simcontext()->register_cthread_process("test_thread", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::test_thread), this ); sensitive.operator() ( test_thread_handle, clk.pos() ); };
                                                                                                                                                                  ^
./../.\hwcore/pipes/test.h:69:23: error: expected ';' after expression
        lol.dout(dout):
                      ^
                      ;
2 warnings and 3 errors generated.
==============================================================
File generated on Mon May 13 16:41:06 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:23:17: error: unknown type name 'test'
        typedef test SC_CURRENT_USER_MODULE;
                ^
./../.\hwcore/pipes/test.h:27:163: error: expected a class or namespace
            { ::sc_core::sc_cthread_process* test_thread_handle = simcontext()->register_cthread_process("test_thread", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::test_thread), this ); sensitive.operator() ( test_thread_handle, clk.pos() ); };
                                                                                                                                                                  ^
2 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 16:41:44 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 104.129 ; gain = 18.137
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 104.129 ; gain = 18.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 112.305 ; gain = 26.313
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/test.h:53: Argument 'this' of function 'test' (./../.\hwcore/pipes/test.h:53) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:25: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:28: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:28: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:28: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:64) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 16:43:22 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:23:25: error: use of class template tester::testname requires template arguments
        typedef tester::testname SC_CURRENT_USER_MODULE;
                        ^
./../.\hwcore/pipes/test.h:10:12: note: template is declared here
    struct testname : ::sc_core::sc_module
           ^
./../.\hwcore/pipes/test.h:27:163: error: expected a class or namespace
            { ::sc_core::sc_cthread_process* test_thread_handle = simcontext()->register_cthread_process("test_thread", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::test_thread), this ); sensitive.operator() ( test_thread_handle, clk.pos() ); };
                                                                                                                                                                  ^
2 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 16:43:59 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.141 ; gain = 17.863
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 104.141 ; gain = 17.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 112.141 ; gain = 25.863
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/test.h:53: Argument 'this' of function 'test' (./../.\hwcore/pipes/test.h:53) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:25: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:28: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:28: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:28: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:64) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 16:46:57 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
2 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 104.129 ; gain = 17.969
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 104.129 ; gain = 17.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 112.363 ; gain = 26.203
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] ./../.\hwcore/pipes/test.h:53: Argument 'this' of function 'test' (./../.\hwcore/pipes/test.h:53) has an unsynthesizable type (possible cause(s): structure variable cannot be decomposed due to (1) unsupported type conversion; (2) memory copy operation; (3) function pointer used in struct; (4) unsupported pointer comparison).
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:25: function '_ap_sc_::sc_core::sc_module::sc_module()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_module::simcontext()' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_simcontext::register_cthread_process(char const*, void (_ap_sc_::sc_core::sc_process_host::*)(), _ap_sc_::sc_core::sc_module*)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_in<bool>::pos() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:27: function '_ap_sc_::sc_core::sc_sensitive::operator()(_ap_sc_::sc_core::sc_cthread_process*, void*&)' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:28: function '_ap_sc_::sc_core::sc_in<bool>::delayed() const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:28: function '_ap_sc_::sc_core::sc_signal_bool_deval::operator==(bool) const' has no function body.
ERROR: [SYNCHK 200-71] ./../.\hwcore/pipes/test.h:28: function '_ap_sc_::sc_core::sc_module::watching(_ap_sc_::sc_core::sc_signal_bool_deval const&)' has no function body.
WARNING: [SYNCHK 200-77] The top function 'stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:64) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 9 error(s), 1 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
==============================================================
File generated on Mon May 13 16:51:19 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:22:17: error: use of undeclared identifier 'tester'
        typedef tester::testname<width,testVal> SC_CURRENT_USER_MODULE;
                ^
./../.\hwcore/pipes/test.h:26:163: error: expected a class or namespace
            { ::sc_core::sc_cthread_process* test_thread_handle = simcontext()->register_cthread_process("test_thread", (void (::sc_core::sc_process_host::*)())(&SC_CURRENT_USER_MODULE::test_thread), this ); sensitive.operator() ( test_thread_handle, clk.pos() ); };
                                                                                                                                                                  ^
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
3 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 16:51:59 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
3 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 103.879 ; gain = 17.836
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:44 . Memory (MB): peak = 103.879 ; gain = 17.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:144).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:45 . Memory (MB): peak = 112.734 ; gain = 26.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 120.234 ; gain = 34.191
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 149.039 ; gain = 62.996
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 169.941 ; gain = 83.898
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.989 seconds; current allocated memory: 126.527 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 126.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 126.894 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 127.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 127.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 127.291 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 127.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.057 seconds; current allocated memory: 127.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 127.653 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 127.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 128.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 128.511 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_3_U(fifo_w64_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_4_U(fifo_w1_d16_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_5_U(fifo_w8_d16_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 179.977 ; gain = 93.934
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 53.623 seconds; peak allocated memory: 128.511 MB.
==============================================================
File generated on Mon May 13 17:00:22 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:269:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = ::sc_stream_resize_up<Win,Wout>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
4 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 104.246 ; gain = 18.281
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:46 . Memory (MB): peak = 104.246 ; gain = 18.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:116).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:127).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:133).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:139).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/data_types.h:173->../hwcore/pipes/streamresize.h:127).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 115.980 ; gain = 30.016
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../hwcore/pipes/data_types.h:201: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 123.707 ; gain = 37.742
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (../hwcore/pipes/streamresize.h:123) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 152.469 ; gain = 66.504
WARNING: [XFORM 203-561] 'Loop-1' (../hwcore/pipes/streamresize.h:123:18) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 165.898 ; gain = 79.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'sc_stream_resize_up'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_stream_resize_up'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_stream_resize_up'
INFO: [HLS 200-10] Found SystemC process: 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up_thread_sc_stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.974 seconds; current allocated memory: 122.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 122.335 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up_thread_sc_stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 122.772 MB.
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 123.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.071 seconds; current allocated memory: 123.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 123.229 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 123.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 123.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 123.661 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 176.227 ; gain = 90.262
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 53.573 seconds; peak allocated memory: 123.661 MB.
==============================================================
File generated on Mon May 13 17:06:08 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:269:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),void, ::sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
4 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 104.023 ; gain = 18.293
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 104.023 ; gain = 18.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:116).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:127).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:133).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:139).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/data_types.h:173->../hwcore/pipes/streamresize.h:127).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 115.953 ; gain = 30.223
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../hwcore/pipes/data_types.h:201: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 123.965 ; gain = 38.234
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (../hwcore/pipes/streamresize.h:123) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 151.734 ; gain = 66.004
WARNING: [XFORM 203-561] 'Loop-1' (../hwcore/pipes/streamresize.h:123:18) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:53 . Memory (MB): peak = 165.828 ; gain = 80.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'sc_stream_resize_up'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_stream_resize_up'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_stream_resize_up'
INFO: [HLS 200-10] Found SystemC process: 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up_thread_sc_stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.629 seconds; current allocated memory: 122.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 122.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up_thread_sc_stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 122.772 MB.
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 123.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.073 seconds; current allocated memory: 123.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up'.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 123.229 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 123.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 123.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 123.661 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:57 . Memory (MB): peak = 176.246 ; gain = 90.516
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 57.349 seconds; peak allocated memory: 123.661 MB.
==============================================================
File generated on Mon May 13 17:09:27 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:273:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),void, ::sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
4 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 104.078 ; gain = 17.918
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 104.078 ; gain = 17.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:120).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:137).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:143).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/data_types.h:173->../hwcore/pipes/streamresize.h:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 115.742 ; gain = 29.582
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../hwcore/pipes/data_types.h:201: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 123.480 ; gain = 37.320
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (../hwcore/pipes/streamresize.h:127) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:58 . Memory (MB): peak = 151.883 ; gain = 65.723
WARNING: [XFORM 203-561] 'Loop-1' (../hwcore/pipes/streamresize.h:127:18) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 165.578 ; gain = 79.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'sc_stream_resize_up'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_stream_resize_up'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_stream_resize_up'
INFO: [HLS 200-10] Found SystemC process: 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up_thread_sc_stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.842 seconds; current allocated memory: 122.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 122.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up_thread_sc_stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 122.772 MB.
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 123.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 123.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up'.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 123.229 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 123.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 123.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 123.661 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:04 . Memory (MB): peak = 175.680 ; gain = 89.520
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 63.694 seconds; peak allocated memory: 123.661 MB.
==============================================================
File generated on Mon May 13 17:11:51 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
../hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
../hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
../hwcore/pipes/streamresize.h:273:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::sc_stream_resize_down<Win,Wout>, ::sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
4 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 104.082 ; gain = 18.336
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 104.082 ; gain = 18.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:120).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:129).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:137).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/streamresize.h:143).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (../hwcore/pipes/data_types.h:173->../hwcore/pipes/streamresize.h:131).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 115.637 ; gain = 29.891
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ../hwcore/pipes/data_types.h:201: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 123.680 ; gain = 37.934
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (../hwcore/pipes/streamresize.h:127) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (../hwcore/pipes/data_types.h:196) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 151.969 ; gain = 66.223
WARNING: [XFORM 203-561] 'Loop-1' (../hwcore/pipes/streamresize.h:127:18) in function 'sc_stream_resize_up<32, 64>::thread_sc_stream_resize' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 165.457 ; gain = 79.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module 'sc_stream_resize_up'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'sc_stream_resize_up::thread_sc_stream_resize': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'sc_stream_resize_up'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'sc_stream_resize_up'
INFO: [HLS 200-10] Found SystemC process: 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up_thread_sc_stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.419 seconds; current allocated memory: 122.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 122.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up_thread_sc_stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 122.774 MB.
INFO: [HLS 200-10] Synthesizing 'sc_stream_resize_up' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 123.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 123.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sc_stream_resize_up/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sc_stream_resize_up'.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 123.231 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 123.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.083 seconds; current allocated memory: 123.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 123.663 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 175.258 ; gain = 89.512
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 52.951 seconds; peak allocated memory: 123.663 MB.
==============================================================
File generated on Mon May 13 17:24:21 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:15:5: error: use of undeclared identifier 'hf'
    hf::sc_vector<sc_fifo_in<sc_data_stream_t<Win> >, N> din;
    ^
./../.\hwcore/pipes/streammerge.h:15:18: error: expected member name or ';' after declaration specifiers
    hf::sc_vector<sc_fifo_in<sc_data_stream_t<Win> >, N> din;
    ~~~~~~~~~~~~~^
./../.\hwcore/pipes/streammerge.h:16:17: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
    sc_fifo_out<sc_data_stream_t<Win * N> > dout;
                ^~~~~~~~~~~~~~~~
                hwcore::pipes::sc_data_stream_t
./../.\hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:38:46: error: use of undeclared identifier 'hf'
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                             ^
./../.\hwcore/pipes/streammerge.h:38:55: error: cannot refer to class template 'sc_biguint' without a template argument list
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                      ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_dt.h:532:12: note: template is declared here
    struct sc_biguint : ap_int_base<_SC_W,false> {
           ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:38:66: error: declaration of 'N' shadows template parameter
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                 ^
./../.\hwcore/pipes/streammerge.h:8:24: note: template parameter is declared here
template <int Win, int N>
                       ^
./../.\hwcore/pipes/streammerge.h:38:67: error: expected ';' at end of declaration
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                  ^
                                                                  ;
./../.\hwcore/pipes/streammerge.h:42:13: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
            sc_data_stream_t<Win * N> tmp_out;
            ^~~~~~~~~~~~~~~~
            hwcore::pipes::sc_data_stream_t
./../.\hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:55:29: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
                            sc_data_stream_t<Win> tmp_in;
                            ^~~~~~~~~~~~~~~~
                            hwcore::pipes::sc_data_stream_t
./../.\hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:56:33: error: use of undeclared identifier 'din'
                            if (din[i].nb_read(tmp_in))
                                ^
./../.\hwcore/pipes/streammerge.h:97:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::sc_stream_merge_raw<Win,N>;
                            ^
./../.\hwcore/pipes/streammerge.h:97:31: error: no template named 'sc_stream_merge_raw' in the global namespace; did you mean '_sc_stream_merge_raw'?
using sc_stream_merge_raw = ::sc_stream_merge_raw<Win,N>;
                            ~~^~~~~~~~~~~~~~~~~~~
                              _sc_stream_merge_raw
./../.\hwcore/pipes/streammerge.h:9:8: note: '_sc_stream_merge_raw' declared here
struct _sc_stream_merge_raw : ::sc_core::sc_module
       ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:17:16: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
    sc_fifo_in<sc_data_stream_t<W_in> > din;
               ^~~~~~~~~~~~~~~~
               hwcore::pipes::sc_data_stream_t
./../.\hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:18:17: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
    sc_fifo_out<sc_data_stream_t<W_out> > dout;
                ^~~~~~~~~~~~~~~~
                hwcore::pipes::sc_data_stream_t
./../.\hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:45:13: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
            sc_data_stream_t<W_in> din_tmp;
            ^~~~~~~~~~~~~~~~
            hwcore::pipes::sc_data_stream_t
./../.\hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:46:13: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
            sc_data_stream_t<W_out> dout_tmp;
            ^~~~~~~~~~~~~~~~
            hwcore::pipes::sc_data_stream_t
./../.\hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:105:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:14:16: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
    sc_fifo_in<sc_data_stream_t<W> > din;
               ^~~~~~~~~~~~~~~~
               hwcore::pipes::sc_data_stream_t
./../.\hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:15:5: error: use of undeclared identifier 'hf'
    hf::sc_vector< sc_fifo_out<sc_data_stream_t<W> >, N > dout;
    ^
./../.\hwcore/pipes/streamsplit.h:15:18: error: expected member name or ';' after declaration specifiers
    hf::sc_vector< sc_fifo_out<sc_data_stream_t<W> >, N > dout;
    ~~~~~~~~~~~~~^
./../.\hwcore/pipes/streamsplit.h:43:2: error: no template named 'sc_data_stream_t'; did you mean 'hwcore::pipes::sc_data_stream_t'?
 sc_data_stream_t<W> tmp_in;
 ^~~~~~~~~~~~~~~~
 hwcore::pipes::sc_data_stream_t
./../.\hwcore/pipes/data_types.h:342:1: note: 'hwcore::pipes::sc_data_stream_t' declared here
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
5 warnings and 20 errors generated.
==============================================================
File generated on Mon May 13 17:32:28 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:17:5: error: use of undeclared identifier 'hf'
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ^
./../.\hwcore/pipes/streammerge.h:17:23: error: expected member name or ';' after declaration specifiers
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ~~~~~~~~~~~~~~~~~~^
./../.\hwcore/pipes/streammerge.h:40:46: error: use of undeclared identifier 'hf'
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                             ^
./../.\hwcore/pipes/streammerge.h:40:55: error: cannot refer to class template 'sc_biguint' without a template argument list
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                      ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_dt.h:532:12: note: template is declared here
    struct sc_biguint : ap_int_base<_SC_W,false> {
           ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:40:66: error: declaration of 'N' shadows template parameter
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                 ^
./../.\hwcore/pipes/streammerge.h:8:24: note: template parameter is declared here
template <int Win, int N>
                       ^
./../.\hwcore/pipes/streammerge.h:40:67: error: expected ';' at end of declaration
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                  ^
                                                                  ;
./../.\hwcore/pipes/streammerge.h:58:33: error: use of undeclared identifier 'din'
                            if (din[i].nb_read(tmp_in))
                                ^
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:16:5: error: use of undeclared identifier 'hf'
    hf::sc_static_list< sc_fifo_out<interface_T >, N > dout;
    ^
./../.\hwcore/pipes/streamsplit.h:16:23: error: expected member name or ';' after declaration specifiers
    hf::sc_static_list< sc_fifo_out<interface_T >, N > dout;
    ~~~~~~~~~~~~~~~~~~^
./../.\hwcore/pipes/streamsplit.h:59:37: error: use of undeclared identifier 'dout'; did you mean 'cout'?
                                    dout[i].write(tmp);
                                    ^~~~
                                    cout
D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:59:18: note: 'cout' declared here
  extern ostream cout;
                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:59:41: error: type 'ostream' (aka 'basic_ostream<char>') does not provide a subscript operator
                                    dout[i].write(tmp);
                                    ~~~~^~
./../.\hwcore/pipes/streamsplit.h:70:2: error: use of undeclared identifier 'dout'; did you mean 'cout'?
 dout[i].write(tmp_in);
 ^~~~
 cout
D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:59:18: note: 'cout' declared here
  extern ostream cout;
                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:70:6: error: type 'ostream' (aka 'basic_ostream<char>') does not provide a subscript operator
 dout[i].write(tmp_in);
 ~~~~^~
./../.\hwcore/pipes/streamsplit.h:76:21: error: use of undeclared identifier 'dout'; did you mean 'cout'?
                    dout[idx].write(tmp_in);
                    ^~~~
                    cout
D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:59:18: note: 'cout' declared here
  extern ostream cout;
                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:76:25: error: type 'ostream' (aka 'basic_ostream<char>') does not provide a subscript operator
                    dout[idx].write(tmp_in);
                    ~~~~^~~~
./../.\hwcore/pipes/streamsplit.h:94:5: error: use of undeclared identifier 'hf'
    hf::sc_static_list< sc_fifo_out<T >, N > dout;
    ^
./../.\hwcore/pipes/streamsplit.h:94:23: error: expected member name or ';' after declaration specifiers
    hf::sc_static_list< sc_fifo_out<T >, N > dout;
    ~~~~~~~~~~~~~~~~~~^
./../.\hwcore/pipes/streamsplit.h:114:2: error: use of undeclared identifier 'dout'; did you mean 'cout'?
 dout[i].write(tmp_in);
 ^~~~
 cout
D:/Xilinx/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\iostream:59:18: note: 'cout' declared here
  extern ostream cout;
                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:114:6: error: type 'ostream' (aka 'basic_ostream<char>') does not provide a subscript operator
 dout[i].write(tmp_in);
 ~~~~^~
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = _sc_stream_router<W>;
                             ^
fatal error: too many errors emitted, stopping now [-ferror-limit=]
8 warnings and 20 errors generated.
==============================================================
File generated on Mon May 13 17:33:46 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:17:5: error: use of undeclared identifier 'hf'
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ^
./../.\hwcore/pipes/streammerge.h:17:23: error: expected member name or ';' after declaration specifiers
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ~~~~~~~~~~~~~~~~~~^
./../.\hwcore/pipes/streammerge.h:40:46: error: use of undeclared identifier 'hf'
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                             ^
./../.\hwcore/pipes/streammerge.h:40:55: error: cannot refer to class template 'sc_biguint' without a template argument list
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                      ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_dt.h:532:12: note: template is declared here
    struct sc_biguint : ap_int_base<_SC_W,false> {
           ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:40:66: error: declaration of 'N' shadows template parameter
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                 ^
./../.\hwcore/pipes/streammerge.h:8:24: note: template parameter is declared here
template <int Win, int N>
                       ^
./../.\hwcore/pipes/streammerge.h:40:67: error: expected ';' at end of declaration
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                  ^
                                                                  ;
./../.\hwcore/pipes/streammerge.h:58:33: error: use of undeclared identifier 'din'
                            if (din[i].nb_read(tmp_in))
                                ^
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:59:15: error: no template named 'bv_merge'; did you mean 'hwcore::hf::bv_merge'?
     buf.exec(bv_merge<1,(W/8)+W>(tmp_in.tlast, bv_merge<W/8,W>(tmp_in.tkeep,tmp_in.data)), high_addr, true);
              ^~~~~~~~
              hwcore::hf::bv_merge
./../.\hwcore/hf/helperlib.h:236:23: note: 'hwcore::hf::bv_merge' declared here
inline sc_bv<W1 + W2> bv_merge(sc_bv<W1> bv1, sc_bv<W2> bv2)
                      ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:59:15: error: no template named 'bv_merge'; did you mean 'hwcore::hf::bv_merge'?
     buf.exec(bv_merge<1,(W/8)+W>(tmp_in.tlast, bv_merge<W/8,W>(tmp_in.tkeep,tmp_in.data)), high_addr, true);
              ^~~~~~~~
              hwcore::hf::bv_merge
./../.\hwcore/hf/helperlib.h:236:23: note: 'hwcore::hf::bv_merge' declared here
inline sc_bv<W1 + W2> bv_merge(sc_bv<W1> bv1, sc_bv<W2> bv2)
                      ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:59:49: error: no template named 'bv_merge'; did you mean 'hwcore::hf::bv_merge'?
     buf.exec(bv_merge<1,(W/8)+W>(tmp_in.tlast, bv_merge<W/8,W>(tmp_in.tkeep,tmp_in.data)), high_addr, true);
                                                ^~~~~~~~
                                                hwcore::hf::bv_merge
./../.\hwcore/hf/helperlib.h:236:23: note: 'hwcore::hf::bv_merge' declared here
inline sc_bv<W1 + W2> bv_merge(sc_bv<W1> bv1, sc_bv<W2> bv2)
                      ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:59:49: error: no template named 'bv_merge'; did you mean 'hwcore::hf::bv_merge'?
     buf.exec(bv_merge<1,(W/8)+W>(tmp_in.tlast, bv_merge<W/8,W>(tmp_in.tkeep,tmp_in.data)), high_addr, true);
                                                ^~~~~~~~
                                                hwcore::hf::bv_merge
./../.\hwcore/hf/helperlib.h:236:23: note: 'hwcore::hf::bv_merge' declared here
inline sc_bv<W1 + W2> bv_merge(sc_bv<W1> bv1, sc_bv<W2> bv2)
                      ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings and 11 errors generated.
==============================================================
File generated on Mon May 13 17:35:35 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:17:5: error: use of undeclared identifier 'hf'
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ^
./../.\hwcore/pipes/streammerge.h:17:23: error: expected member name or ';' after declaration specifiers
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ~~~~~~~~~~~~~~~~~~^
./../.\hwcore/pipes/streammerge.h:40:46: error: use of undeclared identifier 'hf'
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                             ^
./../.\hwcore/pipes/streammerge.h:40:55: error: cannot refer to class template 'sc_biguint' without a template argument list
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                      ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_dt.h:532:12: note: template is declared here
    struct sc_biguint : ap_int_base<_SC_W,false> {
           ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:40:66: error: declaration of 'N' shadows template parameter
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                 ^
./../.\hwcore/pipes/streammerge.h:8:24: note: template parameter is declared here
template <int Win, int N>
                       ^
./../.\hwcore/pipes/streammerge.h:40:67: error: expected ';' at end of declaration
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                  ^
                                                                  ;
./../.\hwcore/pipes/streammerge.h:58:33: error: use of undeclared identifier 'din'
                            if (din[i].nb_read(tmp_in))
                                ^
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:59:15: error: no template named 'bv_merge'; did you mean 'hwcore::hf::bv_merge'?
     buf.exec(bv_merge<1,(W/8)+W>(tmp_in.tlast, hwcore::hf::bv_merge<W/8,W>(tmp_in.tkeep,tmp_in.data)), high_addr, true);
              ^~~~~~~~
              hwcore::hf::bv_merge
./../.\hwcore/hf/helperlib.h:236:23: note: 'hwcore::hf::bv_merge' declared here
inline sc_bv<W1 + W2> bv_merge(sc_bv<W1> bv1, sc_bv<W2> bv2)
                      ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:59:15: error: no template named 'bv_merge'; did you mean 'hwcore::hf::bv_merge'?
     buf.exec(bv_merge<1,(W/8)+W>(tmp_in.tlast, hwcore::hf::bv_merge<W/8,W>(tmp_in.tkeep,tmp_in.data)), high_addr, true);
              ^~~~~~~~
              hwcore::hf::bv_merge
./../.\hwcore/hf/helperlib.h:236:23: note: 'hwcore::hf::bv_merge' declared here
inline sc_bv<W1 + W2> bv_merge(sc_bv<W1> bv1, sc_bv<W2> bv2)
                      ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings and 9 errors generated.
==============================================================
File generated on Mon May 13 17:36:26 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:17:5: error: use of undeclared identifier 'hf'
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ^
./../.\hwcore/pipes/streammerge.h:17:23: error: expected member name or ';' after declaration specifiers
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ~~~~~~~~~~~~~~~~~~^
./../.\hwcore/pipes/streammerge.h:40:46: error: use of undeclared identifier 'hf'
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                             ^
./../.\hwcore/pipes/streammerge.h:40:55: error: cannot refer to class template 'sc_biguint' without a template argument list
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                      ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_dt.h:532:12: note: template is declared here
    struct sc_biguint : ap_int_base<_SC_W,false> {
           ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:40:66: error: declaration of 'N' shadows template parameter
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                 ^
./../.\hwcore/pipes/streammerge.h:8:24: note: template parameter is declared here
template <int Win, int N>
                       ^
./../.\hwcore/pipes/streammerge.h:40:67: error: expected ';' at end of declaration
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                  ^
                                                                  ;
./../.\hwcore/pipes/streammerge.h:58:33: error: use of undeclared identifier 'din'
                            if (din[i].nb_read(tmp_in))
                                ^
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings and 7 errors generated.
==============================================================
File generated on Mon May 13 17:38:17 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:17:5: error: use of undeclared identifier 'hf'
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ^
./../.\hwcore/pipes/streammerge.h:17:23: error: expected member name or ';' after declaration specifiers
    hf::sc_static_list<sc_fifo_in<in_T >, 1*N> din;
    ~~~~~~~~~~~~~~~~~~^
./../.\hwcore/pipes/streammerge.h:40:46: error: use of undeclared identifier 'hf'
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                             ^
./../.\hwcore/pipes/streammerge.h:40:55: error: cannot refer to class template 'sc_biguint' without a template argument list
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                      ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_dt.h:532:12: note: template is declared here
    struct sc_biguint : ap_int_base<_SC_W,false> {
           ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:40:66: error: declaration of 'N' shadows template parameter
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                 ^
./../.\hwcore/pipes/streammerge.h:8:24: note: template parameter is declared here
template <int Win, int N>
                       ^
./../.\hwcore/pipes/streammerge.h:40:67: error: expected ';' at end of declaration
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,N>();
                                                                  ^
                                                                  ;
./../.\hwcore/pipes/streammerge.h:58:33: error: use of undeclared identifier 'din'
                            if (din.get(i).nb_read(tmp_in))
                                ^
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings and 7 errors generated.
==============================================================
File generated on Mon May 13 17:39:37 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:40:46: error: use of undeclared identifier 'hf'
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,1*N>();
                                             ^
./../.\hwcore/pipes/streammerge.h:40:55: error: cannot refer to class template 'sc_biguint' without a template argument list
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,1*N>();
                                                      ^
D:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc/ap_sc_dt.h:532:12: note: template is declared here
    struct sc_biguint : ap_int_base<_SC_W,false> {
           ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:40:66: error: expected unqualified-id
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,1*N>();
                                                                 ^
./../.\hwcore/pipes/streammerge.h:40:66: error: expected ';' at end of declaration
        const sc_biguint<N> READ_DONE_HIGH = hf::HIGH<sc_biguint,1*N>();
                                                                 ^
                                                                 ;
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings and 4 errors generated.
==============================================================
File generated on Mon May 13 17:40:09 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 103.879 ; gain = 17.145
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 103.879 ; gain = 17.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<32, 8>::EOP' into '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize.h:123).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setEOP' into '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize.h:125).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setData<_ap_sc_::sc_dt::sc_bv, 32>' into '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize.h:131).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/streamresize.h:137).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' (./../.\hwcore/pipes/data_types.h:173->./../.\hwcore/pipes/streamresize.h:125).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 115.508 ; gain = 28.773
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./../.\hwcore/pipes/data_types.h:201: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 122.641 ; gain = 35.906
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (./../.\hwcore/pipes/streamresize.h:121) in function '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' for pipelining.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1' (./../.\hwcore/pipes/data_types.h:196) in function '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [HLS 200-489] Unrolling loop with tag "__ssdm_reset__"(./../.\hwcore/pipes/data_types.h:196) in function '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (./../.\hwcore/pipes/data_types.h:196) in function '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (./../.\hwcore/pipes/data_types.h:196) in function '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' completely with a factor of 8.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 150.527 ; gain = 63.793
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/streamresize.h:121:18) in function '_sc_stream_resize_up<32, 64>::thread_sc_stream_resize' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 164.758 ; gain = 78.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_resize_up'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_resize_up::thread_sc_stream_resize': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_resize_up::thread_sc_stream_resize': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_resize_up'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_up_thread_sc_stream_resize' to 'p_sc_stream_resize_up_thread_sc_stream_resize'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_resize_up' to 'p_sc_stream_resize_up'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_resize_up'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_up_thread_sc_stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.373 seconds; current allocated memory: 121.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 121.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_up_thread_sc_stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_up_thread_sc_stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 121.960 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_resize_up' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 122.208 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.074 seconds; current allocated memory: 122.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_resize_up' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_up/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_up/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_up/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_up/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_up/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_up/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_up/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_resize_up/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_resize_up'.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 122.417 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 122.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.086 seconds; current allocated memory: 122.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 122.833 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 174.477 ; gain = 87.742
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 66.176 seconds; peak allocated memory: 122.833 MB.
==============================================================
File generated on Mon May 13 21:21:32 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 104.031 ; gain = 17.781
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 104.031 ; gain = 17.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 112.906 ; gain = 26.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:05 . Memory (MB): peak = 122.305 ; gain = 36.055
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:07 . Memory (MB): peak = 151.078 ; gain = 64.828
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:09 . Memory (MB): peak = 173.145 ; gain = 86.895
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.929 seconds; current allocated memory: 128.979 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 129.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 129.331 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 129.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.097 seconds; current allocated memory: 129.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 129.744 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 129.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 129.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 130.090 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 130.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 130.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on por==============================================================
File generated on Mon May 13 21:24:40 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 104.156 ; gain = 18.027
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 104.156 ; gain = 18.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:06 . Memory (MB): peak = 112.961 ; gain = 26.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:07 . Memory (MB): peak = 121.992 ; gain = 35.863
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:09 . Memory (MB): peak = 151.348 ; gain = 65.219
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:11 . Memory (MB): peak = 173.418 ; gain = 87.289
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 71.378 seconds; current allocated memory: 128.963 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 129.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 129.314 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 129.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 129.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 129.727 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 129.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 129.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 130.073 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 130.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 130.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on por==============================================================
File generated on Mon May 13 21:29:13 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 104.207 ; gain = 17.965
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 104.207 ; gain = 17.965
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 112.801 ; gain = 26.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 121.598 ; gain = 35.355
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:59 . Memory (MB): peak = 150.566 ; gain = 64.324
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 172.027 ; gain = 85.785
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.291 seconds; current allocated memory: 128.333 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 128.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 128.684 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 128.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.081 seconds; current allocated memory: 128.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 129.097 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 20==============================================================
File generated on Mon May 13 21:31:32 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 103.910 ; gain = 17.820
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 103.910 ; gain = 17.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:87).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:86).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:85).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:84).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:82).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 112.742 ; gain = 26.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 122.180 ; gain = 36.090
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 151.695 ; gain = 65.605
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:56 . Memory (MB): peak = 173.996 ; gain = 87.906
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.202 seconds; current allocated memory: 130.035 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 130.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 130.386 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 130.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 130.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 130.799 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 130.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 131.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 131.145 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 131.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 131.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 132.324 MB.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_3_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_4_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_5_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_34_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_45_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_56_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:00 . Memory (MB): peak = 184.633 ; gain = 98.543
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 60.26 seconds; peak allocated memory: 132.324 MB.
==============================================================
File generated on Mon May 13 21:34:03 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 104.043 ; gain = 17.477
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 104.043 ; gain = 17.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:85).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:84).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:83).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:82).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:81).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 112.758 ; gain = 26.191
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 122.148 ; gain = 35.582
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 151.723 ; gain = 65.156
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 173.281 ; gain = 86.715
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.342 seconds; current allocated memory: 129.505 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 129.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 129.857 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 130.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 130.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 130.270 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 130.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 130.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 130.616 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 130.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 131.232 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'a==============================================================
File generated on Mon May 13 21:36:50 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
ERROR: [HLS 200-70] SystemC include path (absolut): D:\Xilinx\Vivado\2018.3\common\technology\autopilot\ap_sysc
SystemC design file: C:/git/school/HLS_core/IP/streamresize/solution1/.autopilot/db/streamresize_hls.scpp.0.cpp
Analyzing streamresize_hls.scpp.0.cpp...
Analyze module (_sc_stream_merge_raw) ... 
Analyze module (_sc_stream_realign) ... 
Analyze module (_sc_stream_resize_down) ... 
Analyze module (_sc_stream_resize_up) ... 
Analyze module (_sc_stream_splitter) ... 
Analyze module (_sc_stream_splitter_clone) ... 
Analyze module (_sc_stream_router) ... 
Analyze module (_sc_stream_buffer) ... 
Analyze module (testname) ... 
Analyze module (test) ... 
Warning: Cannot find reset signal in module test.
Analyze module (stream_resize) ... 
[Data Type] 	resize_array.get(0).clk(clk); in ./../.\\hwcore/pipes/streamresize_hls.h:86
==============================================================
File generated on Mon May 13 21:40:57 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:76:20: error: use of undeclared identifier 'i'
  resize_array.get(i).reset(reset);
                   ^
./../.\hwcore/pipes/streamresize_hls.h:77:3: error: use of undeclared identifier 'i'
  i++;
  ^
2 errors generated.
==============================================================
File generated on Mon May 13 21:45:29 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 104.086 ; gain = 18.051
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 104.086 ; gain = 18.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:80).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:77).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 112.938 ; gain = 26.902
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:54 . Memory (MB): peak = 121.113 ; gain = 35.078
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:56 . Memory (MB): peak = 150.055 ; gain = 64.020
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:58 . Memory (MB): peak = 172.016 ; gain = 85.980
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.859 seconds; current allocated memory: 128.081 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 128.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 128.432 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 128.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 128.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 128.845 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 128.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 129.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 129.191 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 129.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.096 seconds; current allocated memory: 129.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'stream_resize/clk' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'stream_resize/reset' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_0_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_0_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this fun==============================================================
File generated on Mon May 13 21:59:27 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:101:25: error: no member named 'call' in 'faux_unroll<1>'
        faux_unroll<1>::call(resize_array, clk)
        ~~~~~~~~~~~~~~~~^
10 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 22:00:02 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:101:25: error: call to non-static member function without an object argument
        faux_unroll<1>::link(resize_array, clk)
        ~~~~~~~~~~~~~~~~^~~~
10 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 22:01:03 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:101:48: error: expected ';' after expression
        faux_unroll<1>::link(resize_array, clk)
                                               ^
                                               ;
./../.\hwcore/pipes/streamresize_hls.h:57:9: error: member function 'get' not viable: 'this' argument has type 'const hwcore::hf::sc_static_list<test<64, 1>, 3, 0>', but function is not marked const
        f.get(0).clk(t);
        ^
./../.\hwcore/pipes/streamresize_hls.h:101:9: note: in instantiation of function template specialization 'faux_unroll<1>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' requested here
        faux_unroll<1>::link(resize_array, clk)
        ^
./../.\hwcore/hf/helperlib.h:150:12: note: 'get' declared here
 inline T &get(int indx)
           ^
10 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 22:01:37 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:57:9: error: member function 'get' not viable: 'this' argument has type 'const hwcore::hf::sc_static_list<test<64, 1>, 3, 0>', but function is not marked const
        f.get(0).clk(t);
        ^
./../.\hwcore/pipes/streamresize_hls.h:101:9: note: in instantiation of function template specialization 'faux_unroll<1>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' requested here
        faux_unroll<1>::link(resize_array, clk);
        ^
./../.\hwcore/hf/helperlib.h:150:12: note: 'get' declared here
 inline T &get(int indx)
           ^
10 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 22:02:25 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 103.828 ; gain = 17.715
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 103.828 ; gain = 17.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<1u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' (./../.\hwcore/pipes/streamresize_hls.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:93).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:92).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:91).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:90).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:89).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:88).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:87).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:86).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:85).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:84).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:83).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<1u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:82).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 112.324 ; gain = 26.211
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 122.746 ; gain = 36.633
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 152.324 ; gain = 66.211
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:06 . Memory (MB): peak = 174.551 ; gain = 88.438
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.18 seconds; current allocated memory: 130.612 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 130.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 130.963 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 131.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.084 seconds; current allocated memory: 131.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 131.376 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 131.432 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.061 seconds; current allocated memory: 131.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 131.722 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 131.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 132.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 132.901 MB.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_3_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_4_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_5_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_34_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_45_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_56_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:10 . Memory (MB): peak = 185.289 ; gain = 99.176
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 70.417 seconds; peak allocated memory: 132.901 MB.
==============================================================
File generated on Mon May 13 22:06:26 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:110:33: error: expected expression
        faux_unroll_v2<1>::link([&](){
                                ^
10 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 22:07:35 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:110:33: error: expected expression
        faux_unroll_v2<1>::link([&](){
                                ^
10 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 22:13:22 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:58:27: error: no member named 'call' in 'faux_unroll<2>'
        faux_unroll<N-1>::call(f);
        ~~~~~~~~~~~~~~~~~~^
./../.\hwcore/pipes/streamresize_hls.h:109:9: note: in instantiation of function template specialization 'faux_unroll<3>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' requested here
        faux_unroll<3>::link(resize_array, clk);
        ^
10 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 22:14:59 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 104.059 ; gain = 18.273
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 104.059 ; gain = 18.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<1u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' (./../.\hwcore/pipes/streamresize_hls.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<2u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' (./../.\hwcore/pipes/streamresize_hls.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<3u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' (./../.\hwcore/pipes/streamresize_hls.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:105).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:104).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:103).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:102).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:101).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:100).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:98).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<3u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:96).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<2u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:96).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<1u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:96).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<0u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:96).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 112.922 ; gain = 27.137
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 122.879 ; gain = 37.094
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 153.313 ; gain = 67.527
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:06 . Memory (MB): peak = 175.527 ; gain = 89.742
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.394 seconds; current allocated memory: 131.471 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 131.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 131.822 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 132.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 132.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 132.235 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 132.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 132.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 132.581 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 132.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 133.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 133.760 MB.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_3_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_4_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_5_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_34_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_45_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_56_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:10 . Memory (MB): peak = 186.332 ; gain = 100.547
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 70.415 seconds; peak allocated memory: 133.760 MB.
==============================================================
File generated on Mon May 13 22:20:55 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 103.992 ; gain = 17.781
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 103.992 ; gain = 17.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<1u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' (./../.\hwcore/pipes/streamresize_hls.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<2u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' (./../.\hwcore/pipes/streamresize_hls.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<3u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' (./../.\hwcore/pipes/streamresize_hls.h:57).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:103).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:102).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:101).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:100).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:98).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:96).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:95).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:102).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:101).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:100).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<3u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:94).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<2u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:94).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<1u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:94).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<0u>::link<hwcore::hf::sc_static_list<test<64, 1>, 3, 0>, _ap_sc_::sc_core::sc_in<bool> >' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:94).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 113.102 ; gain = 26.891
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 123.855 ; gain = 37.645
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:56 . Memory (MB): peak = 152.348 ; gain = 66.137
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:58 . Memory (MB): peak = 176.629 ; gain = 90.418
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.911 seconds; current allocated memory: 132.051 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 132.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 132.402 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 132.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 132.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 132.815 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 132.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 133.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 133.161 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 133.326 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 133.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 134.346 MB.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_3_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_4_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_5_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_34_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_45_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_56_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:02 . Memory (MB): peak = 186.848 ; gain = 100.637
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 61.789 seconds; peak allocated memory: 134.346 MB.
==============================================================
File generated on Mon May 13 22:47:17 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:58:43: error: expected ';' after expression
        f.resize_array.get(N-1).clk(f.clk)
                                          ^
                                          ;
./../.\hwcore/pipes/streamresize_hls.h:59:34: error: use of undeclared identifier 't'
        faux_unroll<N-1>::link(f,t);
                                 ^
./../.\hwcore/pipes/streamresize_hls.h:64:8: error: partial specialization of 'faux_unroll' does not use any of its template parameters
struct faux_unroll<0> {
       ^
./../.\hwcore/pipes/streamresize_hls.h:119:9: error: no matching function for call to 'link'
        faux_unroll<3>::link(this);
        ^~~~~~~~~~~~~~~~~~~~
./../.\hwcore/pipes/streamresize_hls.h:56:57: note: candidate template ignored: couldn't infer template argument 'T'
    template <typename F,typename T> inline static void link(F & f) {
                                                        ^
10 warnings and 4 errors generated.
==============================================================
File generated on Mon May 13 22:48:20 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:58:43: error: expected ';' after expression
        f.resize_array.get(N-1).clk(f.clk)
                                          ^
                                          ;
./../.\hwcore/pipes/streamresize_hls.h:64:8: error: partial specialization of 'faux_unroll' does not use any of its template parameters
struct faux_unroll<0> {
       ^
./../.\hwcore/pipes/streamresize_hls.h:119:9: error: no matching function for call to 'link'
        faux_unroll<3>::link(this);
        ^~~~~~~~~~~~~~~~~~~~
./../.\hwcore/pipes/streamresize_hls.h:56:46: note: candidate function [with F = stream_resize *] not viable: no known conversion from 'stream_resize *' to 'stream_resize *&' for 1st argument; 
    template <typename F> inline static void link(F & f) {
                                             ^
10 warnings and 3 errors generated.
==============================================================
File generated on Mon May 13 22:48:41 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:64:8: error: partial specialization of 'faux_unroll' does not use any of its template parameters
struct faux_unroll<0> {
       ^
./../.\hwcore/pipes/streamresize_hls.h:119:9: error: no matching function for call to 'link'
        faux_unroll<3>::link(this);
        ^~~~~~~~~~~~~~~~~~~~
./../.\hwcore/pipes/streamresize_hls.h:56:46: note: candidate function [with F = stream_resize *] not viable: no known conversion from 'stream_resize *' to 'stream_resize *&' for 1st argument; 
    template <typename F> inline static void link(F & f) {
                                             ^
10 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 22:49:47 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:64:8: error: partial specialization of 'faux_unroll' does not use any of its template parameters
struct faux_unroll<0> {
       ^
./../.\hwcore/pipes/streamresize_hls.h:119:9: error: no matching function for call to 'link'
        faux_unroll<3>::link(this);
        ^~~~~~~~~~~~~~~~~~~~
./../.\hwcore/pipes/streamresize_hls.h:56:46: note: candidate function [with F = stream_resize *] not viable: no known conversion from 'stream_resize *' to 'stream_resize *&' for 1st argument; 
    template <typename F> inline static void link(F & f) {
                                             ^
10 warnings and 2 errors generated.
==============================================================
File generated on Mon May 13 22:51:13 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 104.098 ; gain = 18.074
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 104.098 ; gain = 18.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<1u>::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:58).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<2u>::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:58).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'faux_unroll<3u>::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:58).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:96).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:95).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:94).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:93).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:92).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:91).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:90).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:89).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:96).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:95).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:94).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:93).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<3u>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:88).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<2u>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:88).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<1u>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:88).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<0u>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:88).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 113.109 ; gain = 27.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:01 . Memory (MB): peak = 123.180 ; gain = 37.156
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 153.844 ; gain = 67.820
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:06 . Memory (MB): peak = 176.355 ; gain = 90.332
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.23 seconds; current allocated memory: 131.625 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 131.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 131.976 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 132.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 132.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 132.389 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 132.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 132.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 132.735 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 132.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 133.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 133.922 MB.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_3_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_4_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_5_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_34_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_45_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_56_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:10 . Memory (MB): peak = 187.043 ; gain = 101.020
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 70.508 seconds; peak allocated memory: 133.922 MB.
==============================================================
File generated on Mon May 13 22:57:29 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:64:8: error: too few template arguments for class template 'faux_unroll'
struct faux_unroll<0> {
       ^
./../.\hwcore/pipes/streamresize_hls.h:55:8: note: template is declared here
struct faux_unroll {
       ^
./../.\hwcore/pipes/streamresize_hls.h:115:38: error: use of undeclared identifier 'N'
                ref.resize_array.get(N-1).clk(ref.clk);
                                     ^
./../.\hwcore/pipes/streamresize_hls.h:120:23: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<3,linker_func>::link(*this);
                      ^~~~~~~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<1, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<0, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<1, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967295, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<0, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<1, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967294, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967295, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<0, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<1, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967293, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967294, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967295, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<0, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<1, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967292, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967293, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967294, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967295, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<0, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<1, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967291, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967292, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967293, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967294, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967295, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<0, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<1, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:113:32: fatal error: recursive template instantiation exceeded maximum depth of 1024
            inline static void link(F & ref,unsigned i)
                               ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294966275, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294966276, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294966277, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294966278, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294966279, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: (skipping 1015 contexts in backtrace; use -ftemplate-backtrace-limit=0 to see all)
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<4294967295, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<0, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<1, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:120:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:58:9: error: no matching function for call to 'link'
        Linker::link(f,N-1);
        ^~~~~~~~~~~~
./../.\hwcore/pipes/streamresize_hls.h:113:32: note: candidate template ignored: substitution exceeded maximum template instantiation depth
            inline static void link(F & ref,unsigned i)
                               ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: fatal error: recursive template instantiation exceeded maximum depth of 1024
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: use -ftemplate-depth=N to increase recursive template instantiation depth
20 warnings and 5 errors generated.
==============================================================
File generated on Mon May 13 23:00:39 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:74:38: error: use of undeclared identifier 'N'
                ref.resize_array.get(N-1).clk(ref.clk);
                                     ^
10 warnings and 1 error generated.
==============================================================
File generated on Mon May 13 23:01:11 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 104.277 ; gain = 18.145
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 104.277 ; gain = 18.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'linker_func::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:75).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'linker_func::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:74).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:106).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:105).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:104).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:103).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:102).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:101).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:100).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:98).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:105).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:104).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:103).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:102).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<3u, linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [XFORM 203-603] Inlining function 'linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<2u, linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [XFORM 203-603] Inlining function 'linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<1u, linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [XFORM 203-603] Inlining function 'linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<0u, linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:97).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 112.586 ; gain = 26.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:53 . Memory (MB): peak = 124.219 ; gain = 38.086
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:55 . Memory (MB): peak = 154.500 ; gain = 68.367
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 177.914 ; gain = 91.781
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.468 seconds; current allocated memory: 132.755 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 132.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 133.106 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 133.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 133.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 133.519 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 133.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.063 seconds; current allocated memory: 133.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 133.865 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 134.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 134.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 135.056 MB.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_3_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_4_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_5_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_34_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_45_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_56_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:01:01 . Memory (MB): peak = 188.160 ; gain = 102.027
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 61.383 seconds; peak allocated memory: 135.056 MB.
==============================================================
File generated on Mon May 13 23:02:41 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:121:23: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<3,linker_func>::link(*this);
                      ^~~~~~~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:121:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:121:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:25: warning: template argument uses local type 'stream_resize::linker_func' [-Wlocal-type-template-args]
        faux_unroll<N-1,Linker>::link(f);
                        ^~~~~~
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<1, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:59:9: note: in instantiation of function template specialization 'faux_unroll<2, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<N-1,Linker>::link(f);
        ^
./../.\hwcore/pipes/streamresize_hls.h:121:9: note: in instantiation of function template specialization 'faux_unroll<3, stream_resize::linker_func>::link<stream_resize>' requested here
        faux_unroll<3,linker_func>::link(*this);
        ^
14 warnings generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
./../.\hwcore/pipes/streamresize_hls.h:89:17: error: use of undeclared identifier 'linker_func'
  faux_unroll<3,linker_func>::link(*this);
                ^
1 error generated.
==============================================================
File generated on Mon May 13 23:04:11 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 104.027 ; gain = 18.035
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:50 . Memory (MB): peak = 104.027 ; gain = 18.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::linker_func::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:79).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::linker_func::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:78).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:108).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:107).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:106).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:105).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:104).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:103).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:102).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:101).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:100).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:158).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:107).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:106).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:105).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:104).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<3u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<2u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<1u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:58->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [XFORM 203-603] Inlining function 'faux_unroll<0u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:59->./../.\hwcore/pipes/streamresize_hls.h:99).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 112.570 ; gain = 26.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 124.707 ; gain = 38.715
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:55 . Memory (MB): peak = 154.578 ; gain = 68.586
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 177.637 ; gain = 91.645
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.416 seconds; current allocated memory: 132.755 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 132.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 133.107 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 133.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 133.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 133.520 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 133.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 133.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 133.866 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 134.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 134.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 135.058 MB.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_3_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_4_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_5_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_34_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_45_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_56_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:01:01 . Memory (MB): peak = 187.969 ; gain = 101.977
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 61.37 seconds; peak allocated memory: 135.058 MB.
==============================================================
File generated on Tue May 14 00:46:04 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 104.148 ; gain = 18.395
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 104.148 ; gain = 18.395
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 1, 2>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' (./../.\hwcore/hf/helperlib.h:174).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 2, 1>::get' into 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' (./../.\hwcore/hf/helperlib.h:174).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::linker_func::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:66).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::linker_func::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:65).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:95).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:94).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:93).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:92).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:91).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:90).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:89).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:88).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<test<64, 1>, 3, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:87).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 1, 1>::get' into 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' (./../.\hwcore/hf/helperlib.h:174).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:94).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:93).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:92).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_static_list<_ap_sc_::sc_core::sc_fifo<hwcore::pipes::SC_DATA_STREAM_64>, 2, 0>::get' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:91).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<3u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:86).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/pipes/streamresize_hls.h:86).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<2u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:86).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:86).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<1u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:86).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:86).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<0u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:86).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 112.633 ; gain = 26.879
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:05 ; elapsed = 00:01:05 . Memory (MB): peak = 124.281 ; gain = 38.527
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:08 . Memory (MB): peak = 153.754 ; gain = 68.000
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/test.h:37:13) in function 'testname<64, 1>::test_thread' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:10 . Memory (MB): peak = 177.367 ; gain = 91.613
INFO: [HLS 200-10] Starting hardware synthesis ...
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'testname'.
WARNING: [SCA 200-202] Found a duplicated SystemC module 'test'.
INFO: [SCA 200-201] Elaborating SystemC module 'testname'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process 'testname::test_thread': 'clk'.
INFO: [SCA 200-201] Found the reset port of process 'testname::test_thread': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'test'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'testname'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Contains sub-module: 'test'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [HLS 200-10] Synthesizing SystemC module 'testname'
INFO: [HLS 200-10] Found SystemC process: 'testname_test_thread' 
INFO: [HLS 200-10] Synthesizing 'testname_test_thread' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.927 seconds; current allocated memory: 132.749 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 132.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname_test_thread' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname_test_thread'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 133.101 MB.
INFO: [HLS 200-10] Synthesizing 'testname' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 133.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.089 seconds; current allocated memory: 133.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'testname' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'testname/dout_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'testname'.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 133.513 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'test'
INFO: [HLS 200-10] Synthesizing 'test' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 133.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.066 seconds; current allocated memory: 133.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'test' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'test/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'test/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'test'.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 133.860 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 134.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 134.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 135.052 MB.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_3_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_4_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_5_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_34_U(fifo_w64_d32_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_45_U(fifo_w1_d32_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sc_fifo_chn_56_U(fifo_w8_d32_A)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:01:14 . Memory (MB): peak = 187.969 ; gain = 102.215
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 74.131 seconds; peak allocated memory: 135.052 MB.
==============================================================
File generated on Tue May 14 09:01:48 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:59:44: error: expected ';' after expression
                                    dout[i]write(tmp);
                                           ^
                                           ;
./../.\hwcore/pipes/streamsplit.h:114:7: error: expected unqualified-id
 dout.[i].write(tmp_in);
      ^
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings and 2 errors generated.
==============================================================
File generated on Tue May 14 09:02:36 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
ERROR: [HLS 200-70] Compilation errors found: In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:114:7: error: expected unqualified-id
 dout.[i].write(tmp_in);
      ^
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings and 1 error generated.
==============================================================
File generated on Tue May 14 09:03:20 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 103.770 ; gain = 17.906
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 103.770 ; gain = 17.906
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.2' (./../.\hwcore/pipes/streamsplit.h:111) in function '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_64>, 16>::operator[]' into '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone' (./../.\hwcore/pipes/streamsplit.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_64>, 16>::operator[]' into 'stream_resize::linker_func::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:19).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<16u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<15u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<14u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<13u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<12u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<11u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<10u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<9u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<8u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<7u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<6u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<5u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<4u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<3u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<2u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<1u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<0u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:40).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 112.531 ; gain = 26.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 119.762 ; gain = 33.898
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./../.\hwcore/pipes/streamsplit.h:109) in function '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./../.\hwcore/pipes/streamsplit.h:111) in function '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.test.dout.mVec.m_if.Val.data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.test.dout.mVec.m_if.Val.tlast.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.test.dout.mVec.m_if.Val.tkeep.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:04 . Memory (MB): peak = 149.352 ; gain = 63.488
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/streamsplit.h:109:18) in function '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:05 . Memory (MB): peak = 164.617 ; gain = 78.754
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_splitter_clone'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_splitter_clone::thread_sc_stream_splitter_clone': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_splitter_clone::thread_sc_stream_splitter_clone': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_splitter_clone'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' to 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_splitter_clone' to 'p_sc_stream_splitter_clone'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_splitter_clone'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 65.76 seconds; current allocated memory: 119.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 119.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 120.059 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_splitter_clone' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_splitter_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 120.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.064 seconds; current allocated memory: 120.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_splitter_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_splitter_clone'.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 121.193 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 121.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 121.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_0' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_1' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_2' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Port 'stream_resize/din_0_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_0_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_0_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/din_0_read' to 0.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_1_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_1_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_1_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/din_1_read' to 0.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_2_dout' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_2_empty_n' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'stream_resize/din_2_read' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/din_2_read' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_1' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_2' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 121.910 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:09 . Memory (MB): peak = 174.711 ; gain = 88.848
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 69.324 seconds; peak allocated memory: 121.910 MB.
==============================================================
File generated on Tue May 14 09:07:10 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 103.828 ; gain = 17.266
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 103.828 ; gain = 17.266
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.2' (./../.\hwcore/pipes/streamsplit.h:111) in function '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_64>, 16>::operator[]' into '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone' (./../.\hwcore/pipes/streamsplit.h:114).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_64>, 16>::operator[]' into 'stream_resize::linker_func::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:19).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<16u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<15u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<14u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<13u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<12u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<11u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<10u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<9u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<8u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<7u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<6u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<5u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<4u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<3u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<2u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<1u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<0u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:42).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 113.184 ; gain = 26.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 119.977 ; gain = 33.414
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./../.\hwcore/pipes/streamsplit.h:109) in function '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./../.\hwcore/pipes/streamsplit.h:111) in function '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.dout.m_if.Val.data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.dout.m_if.Val.tlast.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.dout.m_if.Val.tkeep.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.test.dout.mVec.m_if.Val.data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.test.dout.mVec.m_if.Val.tlast.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.test.dout.mVec.m_if.Val.tkeep.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 152.195 ; gain = 65.633
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/streamsplit.h:109:18) in function '_sc_stream_splitter_clone<hwcore::pipes::SC_DATA_STREAM_64, 16>::thread_sc_stream_splitter_clone' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:03 . Memory (MB): peak = 169.168 ; gain = 82.605
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_splitter_clone'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_splitter_clone::thread_sc_stream_splitter_clone': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_splitter_clone::thread_sc_stream_splitter_clone': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_splitter_clone'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' to 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_splitter_clone' to 'p_sc_stream_splitter_clone'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_splitter_clone'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.38 seconds; current allocated memory: 122.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 122.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_splitter_clone_thread_sc_stream_splitter_clone'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 123.036 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_splitter_clone' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_splitter_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 123.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.067 seconds; current allocated memory: 123.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_splitter_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter_clone/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_splitter_clone'.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 124.170 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 124.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 124.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_0' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_1' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_2' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_3' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_3' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_4' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_4' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_5' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_5' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_6' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_6' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_7' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_7' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_8' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_8' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_9' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_9' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_10' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_10' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_11' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_11' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_12' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_12' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_13' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_13' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_14' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_14' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_15' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_15' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_16' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_16' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_17' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_17' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_18' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_18' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_19' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_19' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_20' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_20' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_21' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_21' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_22' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_22' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_23' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_23' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_24' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_24' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_25' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_25' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_26' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_26' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_27' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_27' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_28' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_28' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_29' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_29' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_30' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_30' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_31' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_31' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_32' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_32' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_33' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_33' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_34' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_34' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_35' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_35' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_36' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_36' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_37' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_37' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_38' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_38' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_39' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_39' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_40' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_40' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_41' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_41' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_42' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_42' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_43' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_43' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_44' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_44' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_45' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_45' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_46' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_46' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_47' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_47' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_1' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_2' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_3' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_4' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_5' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_6' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_7' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_8' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_9' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_10' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_11' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_12' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_13' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_14' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_15' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_16' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_17' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_18' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_19' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_20' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_21' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_22' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_23' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_24' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_25' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_26' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_27' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_28' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_29' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_30' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_31' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_32' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_33' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_34' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_35' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_36' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_37' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_38' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_39' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_40' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_41' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_42' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_43' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_44' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_45' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_46' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_47' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 1.495 seconds; current allocated memory: 125.221 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:08 . Memory (MB): peak = 179.824 ; gain = 93.262
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 68.283 seconds; peak allocated memory: 125.221 MB.
==============================================================
File generated on Tue May 14 09:27:47 +0200 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../hwcore/pipes/streamresize_hls.cpp' ... 
WARNING: [HLS 200-40] ../hwcore/pipes/streamresize_hls.cpp:1:9: warning: #pragma once in main file
#pragma once
        ^
1 warning generated.
WARNING: [HLS 200-40] In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:4:
./../.\hwcore/pipes/data_types.h:116:23: warning: default template arguments for a function template are a C++11 extension [-Wc++11-extensions]
  template<int pW,int pkeepW=8>
                      ^      ~
./../.\hwcore/pipes/data_types.h:342:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_data_stream_t = typename SC_DATA_STREAM_T_trait<1*W>::interface_T;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:5:
./../.\hwcore/pipes/streammerge.h:99:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_merge_raw = ::_sc_stream_merge_raw<Win,N>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:6:
./../.\hwcore/pipes/streamrealign.h:109:29: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_realign=::_sc_stream_realign<W_in,W_out>;
                            ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:7:
./../.\hwcore/pipes/streamresize.h:155:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_resize = typename hwcore::hf::switch_if_t<(Win >= Wout),::_sc_stream_resize_down<Win,Wout>, ::_sc_stream_resize_up<Win,Wout> >::type;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:8:
./../.\hwcore/pipes/streamsplit.h:128:27: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter= ::_sc_stream_splitter<W,N,SendEOP,Unvalid_fill>;
                          ^
./../.\hwcore/pipes/streamsplit.h:131:34: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_splitter_clone = ::_sc_stream_splitter_clone<T,N>;
                                 ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:9:
./../.\hwcore/pipes/streamrouter.h:81:30: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using sc_stream_router = ::_sc_stream_router<W>;
                             ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
In file included from ./../.\hwcore/pipes/test.h:5:
In file included from ./../.\hwcore/pipes/pipes.h:10:
./../.\hwcore/pipes/streambuffer.h:92:26: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
using sc_stream_buffer = ::_sc_stream_buffer<W,stream_while_write,L>;
                         ^
In file included from ../hwcore/pipes/streamresize_hls.cpp:1:
In file included from ../hwcore/pipes/streamresize_hls.cpp:4:
In file included from ./../.\hwcore/pipes/streamresize_hls.h:5:
./../.\hwcore/pipes/test.h:43:22: warning: alias declarations are a C++11 extension [-Wc++11-extensions]
    using testname = ::testname<width,testVal>;
                     ^
10 warnings generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 104.012 ; gain = 18.133
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 104.012 ; gain = 18.133
INFO: [HLS 200-10] Starting code transformations ...
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.2' (./../.\hwcore/pipes/streamsplit.h:52) in function '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
WARNING: [XFORM 203-503] Ignored unroll directive 'Loop-1.3' (./../.\hwcore/pipes/streamsplit.h:67) in function '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter()': multiple loop unroll directives in one loop, use the first one and ignore the rest.
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_64>, 16>::operator[]' into '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' (./../.\hwcore/pipes/streamsplit.h:76).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_64>, 16>::operator[]' into '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' (./../.\hwcore/pipes/streamsplit.h:70).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_64>, 16>::operator[]' into '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' (./../.\hwcore/pipes/streamsplit.h:59).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::sc_vector<_ap_sc_::sc_core::sc_fifo_out<hwcore::pipes::SC_DATA_STREAM_64>, 16>::operator[]' into 'stream_resize::linker_func::link<stream_resize>' (./../.\hwcore/pipes/streamresize_hls.h:19).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::EOP' into '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' (./../.\hwcore/pipes/streamsplit.h:47).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setUnvalid' into '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' (./../.\hwcore/pipes/streamsplit.h:58).
INFO: [XFORM 203-603] Inlining function 'hwcore::pipes::SC_DATA_STREAM_t<64, 8>::setKeep' into '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' (./../.\hwcore/pipes/data_types.h:185->./../.\hwcore/pipes/streamsplit.h:58).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<16u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<15u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<14u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<13u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<12u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<11u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<10u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<9u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<8u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<7u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<6u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<5u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<4u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<3u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<2u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<1u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'stream_resize::linker_func::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:102->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [XFORM 203-603] Inlining function 'hwcore::hf::unroll<0u, stream_resize::linker_func>::link<stream_resize>' into 'stream_resize::stream_resize' (./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/hf/helperlib.h:103->./../.\hwcore/pipes/streamresize_hls.h:43).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 114.523 ; gain = 28.645
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] ./../.\hwcore/pipes/data_types.h:201: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 123.254 ; gain = 37.375
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (./../.\hwcore/pipes/streamsplit.h:45) in function '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (./../.\hwcore/pipes/streamsplit.h:52) in function '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (./../.\hwcore/pipes/data_types.h:196) in function '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (./../.\hwcore/pipes/streamsplit.h:67) in function '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.dout.m_if.Val.data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.dout.m_if.Val.tlast.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.dout.m_if.Val.tkeep.V' (./../.\hwcore/pipes/streamresize_hls.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.test.dout.mVec.m_if.Val.data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.test.dout.mVec.m_if.Val.tlast.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'stream_resize.test.dout.mVec.m_if.Val.tkeep.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:01:06 . Memory (MB): peak = 163.680 ; gain = 77.801
WARNING: [XFORM 203-561] 'Loop-1' (./../.\hwcore/pipes/streamsplit.h:45:18) in function '_sc_stream_splitter<64, 16, true, true>::thread_sc_stream_splitter' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 176.902 ; gain = 91.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [SCA 200-201] Elaborating SystemC module '_sc_stream_splitter'.
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
INFO: [SCA 200-201] Found the clock port of process '_sc_stream_splitter::thread_sc_stream_splitter': 'clk'.
INFO: [SCA 200-201] Found the reset port of process '_sc_stream_splitter::thread_sc_stream_splitter': 'reset'.
INFO: [SCA 200-201] Elaborating SystemC module 'stream_resize'.
INFO: [SCA 200-201] Analyzing the module hierarchy:
INFO: [SCA 200-201] Contains sub-module: '_sc_stream_splitter'
INFO: [SCA 200-201] Performing SystemC synthesis linting.
INFO: [SCA 200-201] Analyzing ports and processes.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_splitter_thread_sc_stream_splitter' to 'p_sc_stream_splitter_thread_sc_stream_splitter'.
WARNING: [SYN 201-103] Legalizing function name '_sc_stream_splitter' to 'p_sc_stream_splitter'.
INFO: [HLS 200-10] Synthesizing SystemC module 'p_sc_stream_splitter'
INFO: [HLS 200-10] Found SystemC process: 'p_sc_stream_splitter_thread_sc_stream_splitter' 
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_splitter_thread_sc_stream_splitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_splitter_thread_sc_stream_splitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'p_sc_stream_splitter_thread_sc_stream_splitter': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between wire write on port 'p_sc_stream_splitter_64_16_true_true_dout_mVec_14_m_if_Val_data_V' (./../.\hwcore/pipes/streamsplit.h:70) and wire write on port 'p_sc_stream_splitter_64_16_true_true_dout_mVec_14_m_if_Val_data_V' (./../.\hwcore/pipes/streamsplit.h:76).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 69.967 seconds; current allocated memory: 129.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 130.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_splitter_thread_sc_stream_splitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_splitter_thread_sc_stream_splitter'.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 131.293 MB.
INFO: [HLS 200-10] Synthesizing 'p_sc_stream_splitter' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_sc_stream_splitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.628 seconds; current allocated memory: 131.705 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 131.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_sc_stream_splitter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'p_sc_stream_splitter/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_sc_stream_splitter'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 132.496 MB.
INFO: [HLS 200-10] Synthesizing SystemC module 'stream_resize'
INFO: [HLS 200-10] Synthesizing 'stream_resize' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 132.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 133.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stream_resize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/clk' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/reset' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_0' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_1' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/din_2' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_0' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_0' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_1' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_1' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_2' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_2' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_3' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_3' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_4' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_4' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_5' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_5' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_6' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_6' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_7' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_7' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_8' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_8' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_9' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_9' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_10' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_10' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_11' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_11' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_12' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_12' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_13' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_13' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_14' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_14' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_15' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_15' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_16' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_16' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_17' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_17' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_18' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_18' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_19' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_19' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_20' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_20' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_21' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_21' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_22' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_22' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_23' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_23' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_24' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_24' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_25' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_25' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_26' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_26' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_27' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_27' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_28' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_28' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_29' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_29' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_30' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_30' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_31' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_31' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_32' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_32' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_33' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_33' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_34' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_34' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_35' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_35' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_36' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_36' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_37' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_37' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_38' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_38' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_39' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_39' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_40' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_40' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_41' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_41' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_42' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_42' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_43' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_43' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_44' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_44' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_45' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_45' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_46' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_46' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'stream_resize/dout_47' to 'ap_fifo'.
WARNING: [RTGEN 206-101] Port 'dout_47' with mode 'ap_fifo' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
WARNING: [RTGEN 206-101] Reset signal 'reset' was already created
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_0' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_1' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_2' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_3' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_4' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_5' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_6' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_7' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_8' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_9' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_10' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_11' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_12' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_13' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_14' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_15' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_16' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_17' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_18' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_19' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_20' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_21' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_22' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_23' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_24' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_25' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_26' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_27' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_28' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_29' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_30' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_31' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_32' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_33' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_34' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_35' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_36' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_37' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_38' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_39' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_40' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_41' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_42' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_43' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_44' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_45' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_46' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'stream_resize/dout_47' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'stream_resize'.
INFO: [HLS 200-111]  Elapsed time: 1.742 seconds; current allocated memory: 133.605 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:18 . Memory (MB): peak = 191.945 ; gain = 106.066
INFO: [SYSC 207-301] Generating SystemC RTL for stream_resize.
INFO: [VHDL 208-304] Generating VHDL RTL for stream_resize.
INFO: [VLOG 209-307] Generating Verilog RTL for stream_resize.
INFO: [HLS 200-112] Total elapsed time: 77.789 seconds; peak allocated memory: 133.605 MB.
