set period [setting CLK_PERIOD 1.0]
set setup_uncertainty [setting SETUP_UNCERTAINTY 0.05]
set hold_uncertainty [setting HOLD_UNCERTAINTY 0.05]
set input_delay [setting INPUT_DELAY 0.20]
set output_delay [setting OUTPUT_DELAY 0.20]
set input_min [setting INPUT_MIN 0.0]
set output_min [setting OUTPUT_MIN 0.0]
set transition [setting INPUT_TRANSITION 0.05]
set load [setting OUTPUT_LOAD 0.01]
foreach name {period setup_uncertainty hold_uncertainty input_delay output_delay input_min output_min transition load} {
    if {![string is double -strict [set $name]] || [set $name] < 0} {error "Invalid constraint $name"}
}
if {$period <= 0 || $input_min > $input_delay || $output_min > $output_delay} {error "Invalid delay budget"}
create_clock -name core_clk -period $period [get_ports clk]
set_clock_uncertainty -setup $setup_uncertainty [get_clocks core_clk]
set_clock_uncertainty -hold $hold_uncertainty [get_clocks core_clk]
set fix_hold [setting FIX_HOLD 1]
if {$fix_hold ni {0 1}} {error "FIX_HOLD must be 0 or 1"}
if {$fix_hold} {set_fix_hold [get_clocks core_clk]}
set_clock_transition $transition [get_clocks core_clk]
set inputs [remove_from_collection [all_inputs] [get_ports clk]]
set_input_delay -max $input_delay -clock core_clk $inputs
set_input_delay -min $input_min -clock core_clk $inputs
set_output_delay -max $output_delay -clock core_clk [all_outputs]
set_output_delay -min $output_min -clock core_clk [all_outputs]
set_input_transition $transition $inputs
set_load $load [all_outputs]
set handle [open [file join [setting DC_RUN_DIR "."] settings.txt] w]
puts $handle "TOP=$top\nTARGET_DB=$target\nDC_CORES=[setting DC_CORES 16]"
foreach name {period setup_uncertainty hold_uncertainty input_delay output_delay input_min output_min transition load fix_hold} {
    puts $handle "$name=[set $name]"
}
puts $handle "No false paths, no multicycle exceptions; synchronous reset is timed."
close $handle
