1. 完成 RTL (sample.v)
2. 完成 test bench (sample_tb.v)

3. `iverilog -o sample_tb.vvp sample_tb.v`
4. `vvp sample_tb.vvp`