Modified versions of VIN and GEN to include them in a FPGA design.   
- Both the VIN and GEN Require a 14MHz input clock.
  VIN uses it to scandoubler.     
  GEN requires it to avoid latching or asyncronous design.    
  The rest os signals are implemented.
