Loading plugins phase: Elapsed time ==> 0s.171ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\CapSense_CSD_WithTuner01.cyprj -d CY8C5888LTI-LP097 -s D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.248ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.031ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  CapSense_CSD_WithTuner01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\CapSense_CSD_WithTuner01.cyprj -dcpsoc3 CapSense_CSD_WithTuner01.v -verilog
======================================================================

======================================================================
Compiling:  CapSense_CSD_WithTuner01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\CapSense_CSD_WithTuner01.cyprj -dcpsoc3 CapSense_CSD_WithTuner01.v -verilog
======================================================================

======================================================================
Compiling:  CapSense_CSD_WithTuner01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\CapSense_CSD_WithTuner01.cyprj -dcpsoc3 -verilog CapSense_CSD_WithTuner01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Feb 14 09:36:05 2022


======================================================================
Compiling:  CapSense_CSD_WithTuner01.v
Program  :   vpp
Options  :    -yv2 -q10 CapSense_CSD_WithTuner01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Feb 14 09:36:05 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'CapSense_CSD_WithTuner01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  CapSense_CSD_WithTuner01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\CapSense_CSD_WithTuner01.cyprj -dcpsoc3 -verilog CapSense_CSD_WithTuner01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Feb 14 09:36:05 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\codegentemp\CapSense_CSD_WithTuner01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\codegentemp\CapSense_CSD_WithTuner01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  CapSense_CSD_WithTuner01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\CapSense_CSD_WithTuner01.cyprj -dcpsoc3 -verilog CapSense_CSD_WithTuner01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Feb 14 09:36:05 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\codegentemp\CapSense_CSD_WithTuner01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\codegentemp\CapSense_CSD_WithTuner01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_AMux_v3_50\CapSense_CSD_AMux_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_MeasureCh_v3_50\CapSense_CSD_MeasureCh_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CapSense_CSD_ClockGen_v3_50\CapSense_CSD_ClockGen_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense_CSD:CompCH0:Net_9\
	\CapSense_CSD:IdacCH0:Net_194\
	\CapSense_CSD:MeasureCH0:cmp_in_inv\
	\CapSense_CSD:ShieldSignal\
	\CapSense_CSD:Net_1358\
	\CapSense_CSD:ClockGen:ch1en\
	\CapSense_CSD:Net_374\
	\CapSense_CSD:Net_458\
	Net_63
	Net_61


Deleted 10 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__Pins_net_0 to tmpOE__Pins_net_1
Aliasing one to tmpOE__Pins_net_1
Aliasing \EzI2C:Net_128\ to zero
Aliasing \EzI2C:Net_190\ to tmpOE__Pins_net_1
Aliasing \EzI2C:Net_145\ to tmpOE__Pins_net_1
Aliasing \CapSense_CSD:CompCH0:clock\ to zero
Aliasing \CapSense_CSD:IdacCH0:Net_125\ to zero
Aliasing \CapSense_CSD:IdacCH0:Net_195\ to zero
Aliasing \CapSense_CSD:tmpOE__CmodCH0_net_0\ to tmpOE__Pins_net_1
Aliasing \CapSense_CSD:tmpOE__PortCH0_net_0\ to zero
Aliasing \CapSense_CSD:Net_375\ to zero
Aliasing \CapSense_CSD:Net_373\ to tmpOE__Pins_net_1
Aliasing \CapSense_CSD:Net_371\ to tmpOE__Pins_net_1
Aliasing \CapSense_CSD:ClockGen:cs_addr_2\ to zero
Aliasing \CapSense_CSD:ClockGen:prs_cs_addr_2\ to \CapSense_CSD:ClockGen:cs_addr_0\
Aliasing \CapSense_CSD:ClockGen:prs_cs_addr_1\ to zero
Aliasing \CapSense_CSD:ClockGen:tmp_ppulse_dly\\D\ to \CapSense_CSD:ClockGen:prescaler\
Removing Lhs of wire tmpOE__Pins_net_0[2] = tmpOE__Pins_net_1[1]
Removing Lhs of wire one[9] = tmpOE__Pins_net_1[1]
Removing Lhs of wire \EzI2C:Net_128\[12] = zero[3]
Removing Lhs of wire \EzI2C:tmpOE__cy_bufoe_1_net_0\[19] = tmpOE__Pins_net_1[1]
Removing Lhs of wire \EzI2C:Net_190\[20] = tmpOE__Pins_net_1[1]
Removing Lhs of wire \EzI2C:tmpOE__cy_bufoe_2_net_0\[22] = tmpOE__Pins_net_1[1]
Removing Lhs of wire \EzI2C:Net_145\[23] = tmpOE__Pins_net_1[1]
Removing Lhs of wire \CapSense_CSD:CompCH0:clock\[32] = zero[3]
Removing Rhs of wire \CapSense_CSD:Cmp_CH0\[34] = \CapSense_CSD:CompCH0:Net_1\[33]
Removing Lhs of wire \CapSense_CSD:IdacCH0:Net_125\[37] = zero[3]
Removing Lhs of wire \CapSense_CSD:IdacCH0:Net_158\[38] = zero[3]
Removing Rhs of wire \CapSense_CSD:IdacCH0:Net_123\[39] = \CapSense_CSD:IdacCH0:Net_157\[42]
Removing Lhs of wire \CapSense_CSD:IdacCH0:Net_195\[45] = zero[3]
Removing Lhs of wire \CapSense_CSD:tmpOE__CmodCH0_net_0\[48] = tmpOE__Pins_net_1[1]
Removing Lhs of wire \CapSense_CSD:tmpOE__PortCH0_net_0\[55] = zero[3]
Removing Rhs of wire \CapSense_CSD:PreChargeClk\[57] = \CapSense_CSD:ClockGen:tmp_pclk\[308]
Removing Lhs of wire \CapSense_CSD:Net_375\[62] = zero[3]
Removing Rhs of wire \CapSense_CSD:clk\[64] = \CapSense_CSD:Net_1644\[317]
Removing Lhs of wire \CapSense_CSD:Net_373\[65] = tmpOE__Pins_net_1[1]
Removing Rhs of wire \CapSense_CSD:DigitalClk\[68] = \CapSense_CSD:ClockGen:tmp_dpulse\[175]
Removing Rhs of wire \CapSense_CSD:mrst\[145] = \CapSense_CSD:ClockGen:cstate_1\[302]
Removing Lhs of wire \CapSense_CSD:MeasureCH0:load_enable\[151] = \CapSense_CSD:MeasureCH0:wndState_0\[148]
Removing Rhs of wire \CapSense_CSD:Net_1603\[155] = \CapSense_CSD:MeasureCH0:wndState_3\[144]
Removing Lhs of wire \CapSense_CSD:Net_371\[157] = tmpOE__Pins_net_1[1]
Removing Rhs of wire \CapSense_CSD:ClockGen:inter_reset\[174] = \CapSense_CSD:ClockGen:cstate_0\[303]
Removing Lhs of wire \CapSense_CSD:ClockGen:cs_addr_2\[177] = zero[3]
Removing Rhs of wire \CapSense_CSD:ClockGen:cs_addr_1\[178] = \CapSense_CSD:ClockGen:z0\[182]
Removing Lhs of wire \CapSense_CSD:ClockGen:cs_addr_0\[179] = \CapSense_CSD:ClockGen:inter_reset\[174]
Removing Lhs of wire \CapSense_CSD:ClockGen:prs_cs_addr_2\[213] = \CapSense_CSD:ClockGen:inter_reset\[174]
Removing Lhs of wire \CapSense_CSD:ClockGen:prs_cs_addr_1\[214] = zero[3]
Removing Lhs of wire \CapSense_CSD:ClockGen:prs_cs_addr_0\[215] = \CapSense_CSD:ClockGen:clock_detect_reg\[162]
Removing Lhs of wire \CapSense_CSD:ClockGen:tmp_ppulse\[299] = \CapSense_CSD:ClockGen:tmp_ppulse_reg\[296]
Removing Lhs of wire \CapSense_CSD:ClockGen:mesen\[304] = \CapSense_CSD:ClockGen:control_1\[171]
Removing Lhs of wire \CapSense_CSD:ClockGen:syncen\[305] = \CapSense_CSD:ClockGen:control_0\[172]
Removing Lhs of wire \CapSense_CSD:ClockGen:prescaler\[306] = \CapSense_CSD:ClockGen:tmp_ppulse_reg\[296]
Removing Lhs of wire \CapSense_CSD:ClockGen:bitstream\[307] = \CapSense_CSD:ClockGen:cmsb_reg\[290]
Removing Lhs of wire \CapSense_CSD:ClockGen:work_en\[310] = \CapSense_CSD:ClockGen:cstate_2\[301]
Removing Lhs of wire \CapSense_CSD:ClockGen:ch0en\[311] = \CapSense_CSD:ClockGen:control_2\[170]
Removing Lhs of wire \CapSense_CSD:ClockGen:clock_detect_reg\\D\[354] = \CapSense_CSD:ClockGen:clock_detect\[300]
Removing Lhs of wire \CapSense_CSD:ClockGen:tmp_ppulse_reg\\D\[355] = \CapSense_CSD:ClockGen:tmp_ppulse_udb\[297]
Removing Lhs of wire \CapSense_CSD:ClockGen:tmp_ppulse_dly\\D\[356] = \CapSense_CSD:ClockGen:tmp_ppulse_reg\[296]

------------------------------------------------------
Aliased 0 equations, 41 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\CapSense_CSD:Ioff_CH0\' (cost = 0):
\CapSense_CSD:Ioff_CH0\ <= (not \CapSense_CSD:MeasureCH0:cmp_in_reg\);

Note:  Expanding virtual equation for '\CapSense_CSD:MeasureCH0:int\' (cost = 5):
\CapSense_CSD:MeasureCH0:int\ <= ((\CapSense_CSD:MeasureCH0:zw0\ and \CapSense_CSD:MeasureCH0:zw1\));

Note:  Expanding virtual equation for '\CapSense_CSD:Net_1350\' (cost = 2):
\CapSense_CSD:Net_1350\ <= ((\CapSense_CSD:ClockGen:control_2\ and \CapSense_CSD:ClockGen:cstate_2\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CapSense_CSD:MeasureCH0:win_enable\' (cost = 8):
\CapSense_CSD:MeasureCH0:win_enable\ <= ((not \CapSense_CSD:MeasureCH0:zw0\ and \CapSense_CSD:MeasureCH0:wndState_2\)
	OR (not \CapSense_CSD:MeasureCH0:zw1\ and \CapSense_CSD:MeasureCH0:wndState_2\));

Note:  Expanding virtual equation for '\CapSense_CSD:MeasureCH0:cnt_enable\' (cost = 6):
\CapSense_CSD:MeasureCH0:cnt_enable\ <= ((not \CapSense_CSD:MeasureCH0:cmp_in_reg\ and not \CapSense_CSD:MeasureCH0:zw0\ and \CapSense_CSD:MeasureCH0:wndState_2\)
	OR (not \CapSense_CSD:MeasureCH0:cmp_in_reg\ and not \CapSense_CSD:MeasureCH0:zw1\ and \CapSense_CSD:MeasureCH0:wndState_2\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 6 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Rhs of wire \CapSense_CSD:IdacCH0:Net_123\[39] = \CapSense_CSD:MeasureCH0:cmp_in_reg\[71]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\CapSense_CSD_WithTuner01.cyprj" -dcpsoc3 CapSense_CSD_WithTuner01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.639ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Monday, 14 February 2022 09:36:06
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Utilisateurs\user\Documents\PSoC Creator\Workspace02\CapSense_CSD_WithTuner01.cydsn\CapSense_CSD_WithTuner01.cyprj -d CY8C5888LTI-LP097 CapSense_CSD_WithTuner01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock CapSense_CSD_Clock_tmp to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CapSense_CSD_IntClock'. Fanout=5, Signal=\CapSense_CSD:clk\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \CapSense_CSD:MeasureCH0:ClkSync\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_CSD:MeasureCH0:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_CSD:ClockGen:ScanSpeed\:count7cell.tc was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: \CapSense_CSD:ClockGen:ScanSpeed\:count7cell.tc
    UDB Clk/Enable \CapSense_CSD:ClockGen:ClkSync1\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_CSD:ClockGen:ClkSync2\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \CapSense_CSD:ClockGen:ClkPrs_TDM\: with output requested to be synchronous
        ClockIn: CapSense_CSD_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \CapSense_CSD:ClockGen:clock_detect_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CapSense_CSD_IntClock, EnableOut: \CapSense_CSD:ClockGen:clock_detect_reg\:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pins(0)
        Attributes:
            Alias: scl
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pins(0)__PA ,
            fb => \EzI2C:Net_175\ ,
            input => \EzI2C:Net_174\ ,
            pad => Pins(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pins(1)
        Attributes:
            Alias: sda
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: True
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: HIGH
            SIO Hyst: ENABLED
            SIO Vtrip: MULTIPLIER_0_4_OR_1
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pins(1)__PA ,
            fb => \EzI2C:Net_181\ ,
            input => \EzI2C:Net_173\ ,
            pad => Pins(1)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:CmodCH0(0)\
        Attributes:
            Alias: Cmod_CH0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:CmodCH0(0)\__PA ,
            analog_term => \CapSense_CSD:Net_1917\ ,
            pad => \CapSense_CSD:CmodCH0(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense_CSD:PortCH0(0)\
        Attributes:
            Alias: ProximitySensor0_0__PROX
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: PULLDOWN
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense_CSD:PortCH0(0)\__PA ,
            pad => \CapSense_CSD:PortCH0(0)_PAD\ ,
            analog_term => \CapSense_CSD:Net_1410\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:MeasureCH0:zw0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_2\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:MeasureCH0:zw0\ * !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_1\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + \CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_0\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_2\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zc0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * \CapSense_CSD:MeasureCH0:zc0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_1\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zc1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * \CapSense_CSD:MeasureCH0:zc1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + \CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_0\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:PreChargeClk\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:ClockGen:control_4\ * 
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\
            + \CapSense_CSD:ClockGen:control_4\ * 
              \CapSense_CSD:ClockGen:cmsb_reg\
        );
        Output = \CapSense_CSD:PreChargeClk\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:Net_1603\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zw1\ * 
              !\CapSense_CSD:mrst\ * \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * \CapSense_CSD:Net_1603\ * 
              \CapSense_CSD:ClockGen:control_2\ * 
              \CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:Net_1603\ (fanout=5)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:DigitalClk\ * !\CapSense_CSD:mrst\ * 
              !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              \CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_2\ (fanout=10)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_CSD:DigitalClk\ * !\CapSense_CSD:mrst\ * 
              !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              \CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:MeasureCH0:zw0\ * !\CapSense_CSD:mrst\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:MeasureCH0:zw1\ * !\CapSense_CSD:mrst\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              \CapSense_CSD:MeasureCH0:wndState_0\ * !\CapSense_CSD:Net_1603\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_1\ (fanout=4)

    MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\ * \CapSense_CSD:ClockGen:control_2\ * 
              \CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_0\ (fanout=10)

    MacroCell: Name=\CapSense_CSD:ClockGen:clock_detect_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_CSD:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_CSD:ClockGen:clock_detect_reg\ (fanout=2)

    MacroCell: Name=\CapSense_CSD:ClockGen:tmp_ppulse_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_CSD:ClockGen:ppulse_equal\ * 
              !\CapSense_CSD:ClockGen:ppulse_less\
        );
        Output = \CapSense_CSD:ClockGen:tmp_ppulse_reg\ (fanout=3)

    MacroCell: Name=\CapSense_CSD:ClockGen:tmp_ppulse_dly\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_CSD:ClockGen:tmp_ppulse_dly\ (fanout=1)

    MacroCell: Name=\CapSense_CSD:ClockGen:cstate_2\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_0\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              \CapSense_CSD:ClockGen:cstate_2\
            + \CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_1\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:ClockGen:cstate_2\ (fanout=5)

    MacroCell: Name=\CapSense_CSD:mrst\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
            + \CapSense_CSD:mrst\ * !\CapSense_CSD:ClockGen:control_1\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:mrst\ (fanout=7)

    MacroCell: Name=\CapSense_CSD:ClockGen:inter_reset\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_0\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:ClockGen:inter_reset\ (fanout=7)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\CapSense_CSD:MeasureCH0:UDB:Window:u0\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_2 => \CapSense_CSD:MeasureCH0:cs_addr_win_2\ ,
            cs_addr_1 => \CapSense_CSD:MeasureCH0:cs_addr_win_1\ ,
            cs_addr_0 => \CapSense_CSD:MeasureCH0:cs_addr_win_0\ ,
            z0_comb => \CapSense_CSD:MeasureCH0:zw0\ ,
            z1_comb => \CapSense_CSD:MeasureCH0:zw1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_CSD:MeasureCH0:UDB:Counter:u0\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_2 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_2\ ,
            cs_addr_1 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_1\ ,
            cs_addr_0 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_0\ ,
            z0_comb => \CapSense_CSD:MeasureCH0:zc0\ ,
            z1_comb => \CapSense_CSD:MeasureCH0:zc1\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "11111111"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
            d0_init = "11111111"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_1 => \CapSense_CSD:ClockGen:cs_addr_1\ ,
            cs_addr_0 => \CapSense_CSD:ClockGen:inter_reset\ ,
            z0_comb => \CapSense_CSD:ClockGen:cs_addr_1\ ,
            ce1_comb => \CapSense_CSD:ClockGen:ppulse_equal\ ,
            cl1_comb => \CapSense_CSD:ClockGen:ppulse_less\ );
        Properties:
        {
            a0_init = "11111111"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\CapSense_CSD:ClockGen:sC16:PRSdp:u0\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_2 => \CapSense_CSD:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_CSD:ClockGen:clock_detect_reg\ ,
            chain_out => \CapSense_CSD:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\

    datapathcell: Name =\CapSense_CSD:ClockGen:sC16:PRSdp:u1\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            cs_addr_2 => \CapSense_CSD:ClockGen:inter_reset\ ,
            cs_addr_0 => \CapSense_CSD:ClockGen:clock_detect_reg\ ,
            cmsb_reg => \CapSense_CSD:ClockGen:cmsb_reg\ ,
            chain_in => \CapSense_CSD:ClockGen:sC16:PRSdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\CapSense_CSD:MeasureCH0:genblk1:SyncCMPR\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            in => \CapSense_CSD:Cmp_CH0\ ,
            out => \CapSense_CSD:IdacCH0:Net_123\ ,
            clk_en => \CapSense_CSD:DigitalClk\ );
        Clock Polarity: Active High
        Clock Enable: PosEdge(\CapSense_CSD:DigitalClk\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            control_7 => \CapSense_CSD:ClockGen:control_7\ ,
            control_6 => \CapSense_CSD:ClockGen:control_6\ ,
            control_5 => \CapSense_CSD:ClockGen:control_5\ ,
            control_4 => \CapSense_CSD:ClockGen:control_4\ ,
            control_3 => \CapSense_CSD:ClockGen:control_3\ ,
            control_2 => \CapSense_CSD:ClockGen:control_2\ ,
            control_1 => \CapSense_CSD:ClockGen:control_1\ ,
            control_0 => \CapSense_CSD:ClockGen:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\CapSense_CSD:ClockGen:ScanSpeed\
        PORT MAP (
            clock => \CapSense_CSD:clk\ ,
            reset => \CapSense_CSD:ClockGen:inter_reset\ ,
            tc => \CapSense_CSD:DigitalClk\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0011111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\EzI2C:isr\
        PORT MAP (
            interrupt => \EzI2C:Net_172\ );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =\CapSense_CSD:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_CSD:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    1 :    1 :    2 : 50.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    7 :   41 :   48 : 14.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   17 :  175 :  192 :  8.85 %
  Unique P-terms              :   29 :  355 :  384 :  7.55 %
  Total P-terms               :   30 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    Sync Cells (x1)           :    1 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    1 :    3 :    4 : 25.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.109ms
Tech mapping phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
[IOP=(12)][IoId=(0)] : Pins(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pins(1) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pins_SIOREF_0 (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \CapSense_CSD:CmodCH0(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CapSense_CSD:PortCH0(0)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense_CSD:BufCH0\
Comparator[3]@[FFB(Comparator,3)] : \CapSense_CSD:CompCH0:ctComp\
VIDAC[0]@[FFB(VIDAC,0)] : \CapSense_CSD:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense_CSD:VrefRefCH0\
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 79% done. (App=cydsfit)
Analog Placement Results:
[IOP=(12)][IoId=(0)] : Pins(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Pins(1) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Pins_SIOREF_0 (fixed)
IO_4@[IOP=(15)][IoId=(4)] : \CapSense_CSD:CmodCH0(0)\ (fixed)
IO_5@[IOP=(0)][IoId=(5)] : \CapSense_CSD:PortCH0(0)\ (fixed)
CsAbuf[0]@[FFB(CsAbuf,0)] : \CapSense_CSD:BufCH0\
Comparator[2]@[FFB(Comparator,2)] : \CapSense_CSD:CompCH0:ctComp\
VIDAC[2]@[FFB(VIDAC,2)] : \CapSense_CSD:IdacCH0:viDAC8\
Vref[3]@[FFB(Vref,3)] : \CapSense_CSD:VrefRefCH0\

Analog Placement phase: Elapsed time ==> 1s.934ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \CapSense_CSD:Net_2072\ {
    amuxbusl
  }
  Net: \CapSense_CSD:Net_1410\ {
    p0_5
  }
  Net: \CapSense_CSD:Net_1917\ {
    p15_4
    agl0_x_p15_4
    agl0
    agl0_x_capsense_0_vin
    capsense_0_vin
  }
  Net: \CapSense_CSD:Net_282\ {
    comp_2_vplus
  }
  Net: \CapSense_CSD:Net_1425\ {
    vidac_2_iout
  }
  Net: Net_62 {
    common_vref_1024
    capsense_0_vref_1024
    capsense_0_vref_x_capsense_0_vref_1024
    capsense_0_vref
    comp_02_vref_1024
    comp_02_vref_1024_x_comp_2_vminus
    comp_2_vminus
  }
  Net: \CapSense_CSD:IdacCH0:Net_124\ {
  }
  Net: AmuxNet::\CapSense_CSD:AMuxCH0\ {
    amuxbusl
    amuxbusl_x_comp_2_vplus
    amuxbusl_x_vidac_2_iout
    amuxbusl_x_p0_5
    amuxbusl_x_p15_4
    comp_2_vplus
    vidac_2_iout
    p0_5
    p15_4
  }
}
Map of item to net {
  p15_4                                            -> \CapSense_CSD:Net_1917\
  agl0_x_p15_4                                     -> \CapSense_CSD:Net_1917\
  agl0                                             -> \CapSense_CSD:Net_1917\
  agl0_x_capsense_0_vin                            -> \CapSense_CSD:Net_1917\
  capsense_0_vin                                   -> \CapSense_CSD:Net_1917\
  common_vref_1024                                 -> Net_62
  capsense_0_vref_1024                             -> Net_62
  capsense_0_vref_x_capsense_0_vref_1024           -> Net_62
  capsense_0_vref                                  -> Net_62
  comp_02_vref_1024                                -> Net_62
  comp_02_vref_1024_x_comp_2_vminus                -> Net_62
  comp_2_vminus                                    -> Net_62
  amuxbusl                                         -> \CapSense_CSD:Net_2072\
  p0_5                                             -> \CapSense_CSD:Net_1410\
  comp_2_vplus                                     -> \CapSense_CSD:Net_282\
  vidac_2_iout                                     -> \CapSense_CSD:Net_1425\
  amuxbusl_x_comp_2_vplus                          -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusl_x_vidac_2_iout                          -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusl_x_p0_5                                  -> AmuxNet::\CapSense_CSD:AMuxCH0\
  amuxbusl_x_p15_4                                 -> AmuxNet::\CapSense_CSD:AMuxCH0\
}
Mux Info {
  Mux: \CapSense_CSD:AMuxCH0\ {
     Mouth: \CapSense_CSD:Net_2072\
     Guts:  AmuxNet::\CapSense_CSD:AMuxCH0\
     IsSingleSwitching: True
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \CapSense_CSD:Net_1410\
      Outer: amuxbusl_x_p0_5
      Inner: __open__
      Path {
        p0_5
        amuxbusl_x_p0_5
        amuxbusl
      }
    }
    Arm: 1 {
      Net:   \CapSense_CSD:Net_1917\
      Outer: amuxbusl_x_p15_4
      Inner: __open__
      Path {
        p15_4
        amuxbusl_x_p15_4
        amuxbusl
      }
    }
    Arm: 2 {
      Net:   \CapSense_CSD:Net_282\
      Outer: amuxbusl_x_comp_2_vplus
      Inner: __open__
      Path {
        comp_2_vplus
        amuxbusl_x_comp_2_vplus
        amuxbusl
      }
    }
    Arm: 3 {
      Net:   \CapSense_CSD:Net_1425\
      Outer: amuxbusl_x_vidac_2_iout
      Inner: __open__
      Path {
        vidac_2_iout
        amuxbusl_x_vidac_2_iout
        amuxbusl
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.265ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :   41 :   48 :  14.58%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.86
                   Pterms :            4.29
               Macrocells :            2.43
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 178, final cost is 178 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       8.40 :       3.40
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:ClockGen:tmp_ppulse_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\CapSense_CSD:ClockGen:ppulse_equal\ * 
              !\CapSense_CSD:ClockGen:ppulse_less\
        );
        Output = \CapSense_CSD:ClockGen:tmp_ppulse_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:mrst\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
            + \CapSense_CSD:mrst\ * !\CapSense_CSD:ClockGen:control_1\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:mrst\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CapSense_CSD:ClockGen:cstate_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_0\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              \CapSense_CSD:ClockGen:cstate_2\
            + \CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_1\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:ClockGen:cstate_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense_CSD:PreChargeClk\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:ClockGen:control_4\ * 
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\
            + \CapSense_CSD:ClockGen:control_4\ * 
              \CapSense_CSD:ClockGen:cmsb_reg\
        );
        Output = \CapSense_CSD:PreChargeClk\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_CSD:ClockGen:UDB:PrescalerDp:u0\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_1 => \CapSense_CSD:ClockGen:cs_addr_1\ ,
        cs_addr_0 => \CapSense_CSD:ClockGen:inter_reset\ ,
        z0_comb => \CapSense_CSD:ClockGen:cs_addr_1\ ,
        ce1_comb => \CapSense_CSD:ClockGen:ppulse_equal\ ,
        cl1_comb => \CapSense_CSD:ClockGen:ppulse_less\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CapSense_CSD:ClockGen:SyncCtrl:CtrlReg\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        control_7 => \CapSense_CSD:ClockGen:control_7\ ,
        control_6 => \CapSense_CSD:ClockGen:control_6\ ,
        control_5 => \CapSense_CSD:ClockGen:control_5\ ,
        control_4 => \CapSense_CSD:ClockGen:control_4\ ,
        control_3 => \CapSense_CSD:ClockGen:control_3\ ,
        control_2 => \CapSense_CSD:ClockGen:control_2\ ,
        control_1 => \CapSense_CSD:ClockGen:control_1\ ,
        control_0 => \CapSense_CSD:ClockGen:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:ClockGen:clock_detect_reg\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\ * 
              !\CapSense_CSD:ClockGen:tmp_ppulse_dly\
        );
        Output = \CapSense_CSD:ClockGen:clock_detect_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\CapSense_CSD:DigitalClk\ * !\CapSense_CSD:mrst\ * 
              !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              \CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:MeasureCH0:zw0\ * !\CapSense_CSD:mrst\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:MeasureCH0:zw1\ * !\CapSense_CSD:mrst\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              \CapSense_CSD:MeasureCH0:wndState_0\ * !\CapSense_CSD:Net_1603\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=11, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:ClockGen:inter_reset\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_CSD:mrst\ * \CapSense_CSD:ClockGen:control_0\ * 
              !\CapSense_CSD:ClockGen:inter_reset\ * 
              !\CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:ClockGen:inter_reset\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:Net_1603\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zw1\ * 
              !\CapSense_CSD:mrst\ * \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
            + !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * \CapSense_CSD:Net_1603\ * 
              \CapSense_CSD:ClockGen:control_2\ * 
              \CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:Net_1603\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense_CSD:ClockGen:sC16:PRSdp:u0\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_2 => \CapSense_CSD:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_CSD:ClockGen:clock_detect_reg\ ,
        chain_out => \CapSense_CSD:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \CapSense_CSD:ClockGen:sC16:PRSdp:u1\

count7cell: Name =\CapSense_CSD:ClockGen:ScanSpeed\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        reset => \CapSense_CSD:ClockGen:inter_reset\ ,
        tc => \CapSense_CSD:DigitalClk\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0011111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\CapSense_CSD:mrst\ * !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\ * \CapSense_CSD:ClockGen:control_2\ * 
              \CapSense_CSD:ClockGen:cstate_2\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:ClockGen:tmp_ppulse_dly\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:ClockGen:tmp_ppulse_reg\
        );
        Output = \CapSense_CSD:ClockGen:tmp_ppulse_dly\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:wndState_2\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\CapSense_CSD:clk\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:DigitalClk\ * !\CapSense_CSD:mrst\ * 
              !\CapSense_CSD:MeasureCH0:wndState_2\ * 
              \CapSense_CSD:MeasureCH0:wndState_1\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\ * 
              !\CapSense_CSD:Net_1603\
        );
        Output = \CapSense_CSD:MeasureCH0:wndState_2\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zc1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * \CapSense_CSD:MeasureCH0:zc1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + \CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_cnt_1\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zc0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:IdacCH0:Net_123\ * 
              !\CapSense_CSD:MeasureCH0:zw1\ * \CapSense_CSD:MeasureCH0:zc0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_cnt_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CapSense_CSD:MeasureCH0:UDB:Counter:u0\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_2 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_2\ ,
        cs_addr_1 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_1\ ,
        cs_addr_0 => \CapSense_CSD:MeasureCH0:cs_addr_cnt_0\ ,
        z0_comb => \CapSense_CSD:MeasureCH0:zc0\ ,
        z1_comb => \CapSense_CSD:MeasureCH0:zc1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\CapSense_CSD:MeasureCH0:genblk1:SyncCMPR\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        in => \CapSense_CSD:Cmp_CH0\ ,
        out => \CapSense_CSD:IdacCH0:Net_123\ ,
        clk_en => \CapSense_CSD:DigitalClk\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\CapSense_CSD:DigitalClk\)

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
datapathcell: Name =\CapSense_CSD:ClockGen:sC16:PRSdp:u1\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_2 => \CapSense_CSD:ClockGen:inter_reset\ ,
        cs_addr_0 => \CapSense_CSD:ClockGen:clock_detect_reg\ ,
        cmsb_reg => \CapSense_CSD:ClockGen:cmsb_reg\ ,
        chain_in => \CapSense_CSD:ClockGen:sC16:PRSdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \CapSense_CSD:ClockGen:sC16:PRSdp:u0\

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:MeasureCH0:zw0\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
            + !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_1\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CapSense_CSD:MeasureCH0:zw0\ * !\CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\ * 
              !\CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\CapSense_CSD:MeasureCH0:cs_addr_win_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\CapSense_CSD:MeasureCH0:zw0\ * \CapSense_CSD:MeasureCH0:zw1\ * 
              \CapSense_CSD:MeasureCH0:wndState_2\
            + \CapSense_CSD:MeasureCH0:wndState_0\
        );
        Output = \CapSense_CSD:MeasureCH0:cs_addr_win_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\CapSense_CSD:MeasureCH0:UDB:Window:u0\
    PORT MAP (
        clock => \CapSense_CSD:clk\ ,
        cs_addr_2 => \CapSense_CSD:MeasureCH0:cs_addr_win_2\ ,
        cs_addr_1 => \CapSense_CSD:MeasureCH0:cs_addr_win_1\ ,
        cs_addr_0 => \CapSense_CSD:MeasureCH0:cs_addr_win_0\ ,
        z0_comb => \CapSense_CSD:MeasureCH0:zw0\ ,
        z1_comb => \CapSense_CSD:MeasureCH0:zw1\ );
    Properties:
    {
        a0_init = "11111111"
        a1_init = "11111111"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"
        d0_init = "11111111"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\CapSense_CSD:IsrCH0\
        PORT MAP (
            interrupt => \CapSense_CSD:Net_1603\ );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\EzI2C:isr\
        PORT MAP (
            interrupt => \EzI2C:Net_172\ );
        Properties:
        {
            int_type = "00"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=5]: 
Pin : Name = \CapSense_CSD:PortCH0(0)\
    Attributes:
        Alias: ProximitySensor0_0__PROX
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: PULLDOWN
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:PortCH0(0)\__PA ,
        pad => \CapSense_CSD:PortCH0(0)_PAD\ ,
        analog_term => \CapSense_CSD:Net_1410\ );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pins(0)
    Attributes:
        Alias: scl
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pins(0)__PA ,
        fb => \EzI2C:Net_175\ ,
        input => \EzI2C:Net_174\ ,
        pad => Pins(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pins(1)
    Attributes:
        Alias: sda
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: True
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: HIGH
        SIO Hyst: ENABLED
        SIO Vtrip: MULTIPLIER_0_4_OR_1
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, SIO, HOTSWAP
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pins(1)__PA ,
        fb => \EzI2C:Net_181\ ,
        input => \EzI2C:Net_173\ ,
        pad => Pins(1)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=4]: 
Pin : Name = \CapSense_CSD:CmodCH0(0)\
    Attributes:
        Alias: Cmod_CH0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense_CSD:CmodCH0(0)\__PA ,
        analog_term => \CapSense_CSD:Net_1917\ ,
        pad => \CapSense_CSD:CmodCH0(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: 
    CapSense Block @ F(CapSense,0): 
    capsensecell: Name =CapSense
        PORT MAP (
            lft => \CapSense_CSD:PreChargeClk\ );
        Properties:
        {
        }
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \CapSense_CSD:clk\ ,
            dclk_0 => \CapSense_CSD:clk_local\ );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\CapSense_CSD:CompCH0:ctComp\
        PORT MAP (
            vplus => \CapSense_CSD:Net_282\ ,
            vminus => Net_62 ,
            out => \CapSense_CSD:Cmp_CH0\ );
        Properties:
        {
            cy_registers = ""
        }
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\EzI2C:I2C_Prim\
        PORT MAP (
            scl_in => \EzI2C:Net_175\ ,
            sda_in => \EzI2C:Net_181\ ,
            scl_out => \EzI2C:Net_174\ ,
            sda_out => \EzI2C:Net_173\ ,
            interrupt => \EzI2C:Net_172\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\CapSense_CSD:IdacCH0:viDAC8\
        PORT MAP (
            ioff => \CapSense_CSD:IdacCH0:Net_123\ ,
            vout => \CapSense_CSD:IdacCH0:Net_124\ ,
            iout => \CapSense_CSD:Net_1425\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: 
    CapSense Buffer @ F(CsAbuf,0): 
    csabufcell: Name =\CapSense_CSD:BufCH0\
        PORT MAP (
            vchan => \CapSense_CSD:Net_1917\ ,
            vref => Net_62 ,
            vout => \CapSense_CSD:Net_2072\ );
        Properties:
        {
            cy_registers = ""
        }
Vref group 0: 
    Vref Block @ F(Vref,3): 
    vrefcell: Name =\CapSense_CSD:VrefRefCH0\
        PORT MAP (
            vout => Net_62 );
        Properties:
        {
            autoenable = 1
            guid = "89B398AD-36A8-4627-9212-707F2986319E"
            ignoresleep = 0
            name = "1.024V"
        }
LPF group 0: empty
SAR ADC group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\CapSense_CSD:AMuxCH0\
        PORT MAP (
            muxin_3 => \CapSense_CSD:Net_1425\ ,
            muxin_2 => \CapSense_CSD:Net_282\ ,
            muxin_1 => \CapSense_CSD:Net_1917\ ,
            muxin_0 => \CapSense_CSD:Net_1410\ ,
            vout => \CapSense_CSD:Net_2072\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "0000"
            muxin_width = 4
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                           | 
Port | Pin | Fixed |      Type |       Drive Mode |                      Name | Connections
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------------------
   0 |   5 |     * |      NONE |    OPEN_DRAIN_LO | \CapSense_CSD:PortCH0(0)\ | Analog(\CapSense_CSD:Net_1410\)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |                   Pins(0) | FB(\EzI2C:Net_175\), In(\EzI2C:Net_174\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |                   Pins(1) | FB(\EzI2C:Net_181\), In(\EzI2C:Net_173\)
-----+-----+-------+-----------+------------------+---------------------------+-----------------------------------------
  15 |   4 |     * |      NONE |      HI_Z_ANALOG | \CapSense_CSD:CmodCH0(0)\ | Analog(\CapSense_CSD:Net_1917\)
------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 0s.889ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.357ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in CapSense_CSD_WithTuner01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.312ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.319ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.335ms
API generation phase: Elapsed time ==> 1s.014ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
