// Seed: 2843250626
module module_0 (
    id_1,
    id_2
);
  output wor id_2;
  buf primCall (id_1, id_3);
  output wire id_1;
  parameter id_3 = 1;
  assign id_1 = id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_1
  );
  logic id_4 = id_4 !== -1'b0;
  assign id_4 = -1;
  wire id_5;
  assign id_2 = id_3;
  assign id_2 = -1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  parameter id_2 = 1;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_0.id_4 = 0;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_5;
  wire  id_6;
  ;
endmodule
