Running: D:\xilin_setup\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/SEMICON_VERILOG_COURCES/week_2/helloworld_verilog/shift_reg_isim_beh.exe -prj D:/SEMICON_VERILOG_COURCES/week_2/helloworld_verilog/shift_reg_beh.prj work.shift_reg work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "D:/SEMICON_VERILOG_COURCES/week_2/helloworld_verilog/../../week_3/module_shift_reg/shift_reg.v" into library work
Analyzing Verilog file "D:/xilin_setup/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module shift_reg
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 2 Verilog Units
Built simulation executable D:/SEMICON_VERILOG_COURCES/week_2/helloworld_verilog/shift_reg_isim_beh.exe
Fuse Memory Usage: 27296 KB
Fuse CPU Usage: 249 ms
