module ir(
	input clk,
	input ld_ir,
	input [7:0]a,
	output reg [7:0]x
);
	initial x=8'b0000_0000;
	always @(negedge clk)begin
		if(ld_ir)
			x<=a;
	end
endmodule 
