# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HDL_Example 4_23_FULL_ADDER_always.srcs/sources_1/imports/HDL Example 4.23 FULL ADDER USING always_process/fulladder_top.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../HDL_Example 4_23_FULL_ADDER_always.srcs/sources_1/imports/HDL Example 4.23 FULL ADDER USING always_process/fulladder.vhd" \

# Do not sort compile order
nosort
