#define_clock -internal  {6} [get_nets {i_LCD1602_Disp.U_Clk_gen_1MHz.clk_o}] -name  {clk_gen_1MHz_work_clock_rtl_1layer0|clk_o_inferred_clock} -ref_rise  {0.0} -ref_fall  {5.091900} -uncertainty  {0.000000} -period  {10.183800} -clockgroup  {Autoconstr_clkgroup_0} -rise  {0.0} -fall  {5.091900} 
#define_clock -internal  {6} [get_ports {clk_50mhz_i}] -name  {clock|clk_50mhz_i} -ref_rise  {0.0} -ref_fall  {4.012200} -uncertainty  {0.000000} -period  {8.024400} -clockgroup  {Autoconstr_clkgroup_1} -rise  {0.0} -fall  {4.012200} 
#define_clock -internal  {6} [get_nets {i_min_counter.s_carry}] -name  {min_counter|s_carry_inferred_clock} -ref_rise  {0.0} -ref_fall  {3.860750} -uncertainty  {0.000000} -period  {7.721500} -clockgroup  {Autoconstr_clkgroup_2} -rise  {0.0} -fall  {3.860750} 
#define_clock -internal  {6} [get_nets {i_sec_counter.s_carry}] -name  {sec_counter|s_carry_inferred_clock} -ref_rise  {0.0} -ref_fall  {3.940150} -uncertainty  {0.000000} -period  {7.880300} -clockgroup  {Autoconstr_clkgroup_3} -rise  {0.0} -fall  {3.940150} 
#define_clock -internal  {6} [get_nets {i_clk_gen_1hz.clk_o}] -name  {clk_gen_1hz_work_clock_rtl_0layer0|clk_o_inferred_clock} -ref_rise  {0.0} -ref_fall  {3.940150} -uncertainty  {0.000000} -period  {7.880300} -clockgroup  {Autoconstr_clkgroup_4} -rise  {0.0} -fall  {3.940150} 
