Warning (10268): Verilog HDL information at shift_reg.v(10): always construct contains both blocking and non-blocking assignments File: C:/Users/tsotnep/Desktop/jengiz/lab2/shift_reg.v Line: 10
