<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA中的IP核 | JERRY'S BLOG</title><meta name="author" content="JERRY LEE,98jerry.lee@gmail.com"><meta name="copyright" content="JERRY LEE"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="FPGA中的IP核一、IP核1.1 IP核是什么1.2 为什么要用IP核1.3 IP核和原语的实质性区别是什么一句话区别：原语是硬件底层资源的最小封装；IP 核是基于原语或行为描述封装的高层可配置逻辑模块。 原语（Primitive）的特点：小 &amp; 底层 &amp; 用户不可配置   底层、固定、不可配置：通常由 FPGA 厂商提供，和芯片架构直接对应。 编译器内置支持，如 Xilinx">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA中的IP核">
<meta property="og:url" content="http://example.com/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/index.html">
<meta property="og:site_name" content="JERRY&#39;S BLOG">
<meta property="og:description" content="FPGA中的IP核一、IP核1.1 IP核是什么1.2 为什么要用IP核1.3 IP核和原语的实质性区别是什么一句话区别：原语是硬件底层资源的最小封装；IP 核是基于原语或行为描述封装的高层可配置逻辑模块。 原语（Primitive）的特点：小 &amp; 底层 &amp; 用户不可配置   底层、固定、不可配置：通常由 FPGA 厂商提供，和芯片架构直接对应。 编译器内置支持，如 Xilinx">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="http://example.com/img/my_logo.png">
<meta property="article:published_time" content="2025-08-07T08:22:50.694Z">
<meta property="article:modified_time" content="2025-08-07T08:45:56.598Z">
<meta property="article:author" content="JERRY LEE">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/my_logo.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.14.0-b2"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>(()=>{
      const saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
      
      window.btf = {
        saveToLocal: saveToLocal,
        getScript: (url, attr = {}) => new Promise((resolve, reject) => {
          const script = document.createElement('script')
          script.src = url
          script.async = true
          script.onerror = reject
          script.onload = script.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            script.onload = script.onreadystatechange = null
            resolve()
          }

          Object.keys(attr).forEach(key => {
            script.setAttribute(key, attr[key])
          })

          document.head.appendChild(script)
        }),

        getCSS: (url, id = false) => new Promise((resolve, reject) => {
          const link = document.createElement('link')
          link.rel = 'stylesheet'
          link.href = url
          if (id) link.id = id
          link.onerror = reject
          link.onload = link.onreadystatechange = function() {
            const loadState = this.readyState
            if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
            link.onload = link.onreadystatechange = null
            resolve()
          }
          document.head.appendChild(link)
        }),

        addGlobalFn: (key, fn, name = false, parent = window) => {
          const pjaxEnable = false
          if (!pjaxEnable && key.startsWith('pjax')) return

          const globalFn = parent.globalFn || {}
          const keyObj = globalFn[key] || {}
    
          if (name && keyObj[name]) return
    
          name = name || Object.keys(keyObj).length
          keyObj[name] = fn
          globalFn[key] = keyObj
          parent.globalFn = globalFn
        }
      }
    
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode
      
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })()</script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA中的IP核',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-08-07 16:45:56'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/my_logo.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">6</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">0</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><hr class="custom-hr"/></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/default_top_img.jpg')"><nav id="nav"><span id="blog-info"><a href="/" title="JERRY'S BLOG"><img class="site-icon" src="/img/my_logo.png" alt="Logo"/><span class="site-name">JERRY'S BLOG</span></a></span><div id="menus"><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">FPGA中的IP核</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-08-07T08:22:50.694Z" title="发表于 2025-08-07 16:22:50">2025-08-07</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-08-07T08:45:56.598Z" title="更新于 2025-08-07 16:45:56">2025-08-07</time></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA中的IP核"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="FPGA中的IP核"><a href="#FPGA中的IP核" class="headerlink" title="FPGA中的IP核"></a>FPGA中的IP核</h1><h2 id="一、IP核"><a href="#一、IP核" class="headerlink" title="一、IP核"></a>一、IP核</h2><h3 id="1-1-IP核是什么"><a href="#1-1-IP核是什么" class="headerlink" title="1.1 IP核是什么"></a>1.1 IP核是什么</h3><h3 id="1-2-为什么要用IP核"><a href="#1-2-为什么要用IP核" class="headerlink" title="1.2 为什么要用IP核"></a>1.2 为什么要用IP核</h3><h3 id="1-3-IP核和原语的实质性区别是什么"><a href="#1-3-IP核和原语的实质性区别是什么" class="headerlink" title="1.3 IP核和原语的实质性区别是什么"></a>1.3 IP核和原语的实质性区别是什么</h3><p>一句话区别：<strong>原语是硬件底层资源的最小封装；IP 核是基于原语或行为描述封装的高层可配置逻辑模块。</strong></p>
<p>原语（Primitive）的特点：小 &amp; 底层 &amp; 用户不可配置 </p>
<ul>
<li><strong>底层、固定、不可配置</strong>：通常由 FPGA 厂商提供，和芯片架构直接对应。</li>
<li><strong>编译器内置支持</strong>，如 Xilinx 的 <code>IBUFDS</code>、<code>BUFG</code>, <code>RAM32X1D</code>, <code>FDRE</code> 等。</li>
<li><strong>不需要生成或综合</strong>，直接通过综合器（如 Vivado Synthesis）映射到物理资源。</li>
<li><strong>作用相当于“门级模块”或“标准单元”</strong>，如 LUT、寄存器、IO buffer、时钟 buffer。</li>
</ul>
<p>IP核（IP Core）的特点：大 &amp; 高层 &amp; 用户可配置</p>
<ul>
<li><strong>高层封装模块</strong>：可以由多个原语、HDL模块、状态机等组合而成。</li>
<li><strong>用户可配置</strong>：通过 Vivado IP Catalog 的 GUI 设定端口数量、参数宽度、行为选项等。</li>
<li><strong>需要先在 Vivado 中 “Generate Output Products”</strong> 才能综合、实现。</li>
<li>通常带有 <code>.xci</code>（Vivado IP 描述文件）、<code>.v</code>（包装模块）、<code>.dcp</code>（综合后网表）等文件。</li>
</ul>
<h2 id="二、IP核两种使用方式"><a href="#二、IP核两种使用方式" class="headerlink" title="二、IP核两种使用方式"></a>二、IP核两种使用方式</h2><ol>
<li><p>在verilog代码中直接写IP核语句：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Clk_Divider#</span><br><span class="line">(</span><br><span class="line"><span class="keyword">parameter</span> DEBUG_ENABLE = <span class="number">1&#x27;b1</span></span><br><span class="line">)</span><br><span class="line">(...</span><br><span class="line">);</span><br><span class="line">...</span><br><span class="line"><span class="keyword">generate</span></span><br><span class="line">  <span class="keyword">if</span> (DEBUG_ENABLE == <span class="number">1&#x27;b1</span>) <span class="keyword">begin</span> : debugcore</span><br><span class="line">    <span class="comment">// 添加 ILA IP，ChipScope 观察信号</span></span><br><span class="line">    ila_0 ila_0_0 (</span><br><span class="line">      <span class="variable">.clk</span>(clk_i),                                 <span class="comment">// ILA 时钟</span></span><br><span class="line">      <span class="variable">.probe0</span>(div2hz_o),                           <span class="comment">// 输入探针 0</span></span><br><span class="line">      <span class="variable">.probe1</span>(&#123;div2_o, div3_o, div4_o, div8_o&#125;)    <span class="comment">// 输入探针 1，宽度为4</span></span><br><span class="line">    );</span><br><span class="line">  <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endgenerate</span></span><br></pre></td></tr></table></figure>

<p>在这里使用了一个generate if语句来实现测试的时候，我加上ILA这个IP，来进行对信号的实时监测，而工程落地后，我可以选择将DEBUG_ENABLE置0来实现让ILA这个IP核不工作。</p>
</li>
<li><p>在Block Design中，使用 Vivado 的 IP Integrator图形化添加IP核：</p>
<ol>
<li>打开 Block Design，点击 “Add IP”，搜索并添加 <code>ILA</code>。</li>
<li>自动配置探针宽度、数量，并连接到需要监控的信号。</li>
<li>启用 Debug Bridge（如有 JTAG 接入需求）。</li>
</ol>
</li>
</ol>
<h2 id="三、常见的IP公版IP核"><a href="#三、常见的IP公版IP核" class="headerlink" title="三、常见的IP公版IP核"></a>三、常见的IP公版IP核</h2><h3 id="3-1-ila-0"><a href="#3-1-ila-0" class="headerlink" title="3.1 ila_0"></a>3.1 ila_0</h3><p>功能：ILA（Integrated Logic Analyzer）是 Vivado 提供的一个调试 IP 核，能够：</p>
<ul>
<li>实时采集并缓存 FPGA 内部信号</li>
<li>通过 JTAG 与 Vivado Hardware Manager 建立通信</li>
<li>显示波形、设置触发条件，进行逻辑行为分析</li>
</ul>
<p>它相当于<strong>FPGA 内嵌的逻辑分析仪</strong>。</p>
<p>例化示例：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">ila_0 ila_0_0 (</span><br><span class="line">    <span class="variable">.clk</span>(clk_i),                                      <span class="comment">// ILA采样时钟</span></span><br><span class="line">    <span class="variable">.probe0</span>(div2hz_o),                                <span class="comment">// 1位信号</span></span><br><span class="line">    <span class="variable">.probe1</span>(&#123;div2_o, div3_o, div4_o, div8_o&#125;)         <span class="comment">// 4位信号</span></span><br><span class="line">);</span><br></pre></td></tr></table></figure>

<table>
<thead>
<tr>
<th>端口名称</th>
<th>类型</th>
<th>说明</th>
</tr>
</thead>
<tbody><tr>
<td><code>.clk</code></td>
<td><code>input</code></td>
<td>采样时钟，所有探针数据在此时钟下同步采样</td>
</tr>
<tr>
<td><code>.probe0</code></td>
<td><code>input [0:0]</code></td>
<td>单位宽信号，可用于控制信号、标志位</td>
</tr>
<tr>
<td><code>.probe1</code></td>
<td><code>input [3:0]</code></td>
<td>4位并行信号，典型用法是多个分频信号或控制信号组合</td>
</tr>
<tr>
<td><code>.trigger</code></td>
<td><code>input</code>（可选）</td>
<td>外部触发条件，通常配合 Hardware Manager 设置</td>
</tr>
<tr>
<td><code>.capture</code></td>
<td><code>input</code>（可选）</td>
<td>控制是否采样数据</td>
</tr>
<tr>
<td><code>.resetn</code></td>
<td><code>input</code>（可选）</td>
<td>对 ILA 内部状态机进行复位</td>
</tr>
<tr>
<td><code>.qual</code></td>
<td><code>input</code>（可选）</td>
<td>数据限定条件控制，只在 qual 有效时采样</td>
</tr>
</tbody></table>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">JERRY LEE</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/">http://example.com/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">JERRY'S BLOG</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"></div><div class="post_share"><div class="social-share" data-image="/img/my_logo.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2025/09/02/FPGA-FIFO/" title="FPGA-FIFO"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">FPGA-FIFO</div></div></a></div><div class="next-post pull-right"><a href="/2025/07/21/FPGA%E4%B8%AD%E7%9A%84%E5%8E%9F%E8%AF%AD/" title="FPGA中的原语"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">FPGA中的原语</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/my_logo.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">JERRY LEE</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">6</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">0</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">0</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/xxxxxx"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/98Jerrylee" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="/98jerry.lee@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8"><span class="toc-number">1.</span> <span class="toc-text">FPGA中的IP核</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80%E3%80%81IP%E6%A0%B8"><span class="toc-number">1.1.</span> <span class="toc-text">一、IP核</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#1-1-IP%E6%A0%B8%E6%98%AF%E4%BB%80%E4%B9%88"><span class="toc-number">1.1.1.</span> <span class="toc-text">1.1 IP核是什么</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-2-%E4%B8%BA%E4%BB%80%E4%B9%88%E8%A6%81%E7%94%A8IP%E6%A0%B8"><span class="toc-number">1.1.2.</span> <span class="toc-text">1.2 为什么要用IP核</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#1-3-IP%E6%A0%B8%E5%92%8C%E5%8E%9F%E8%AF%AD%E7%9A%84%E5%AE%9E%E8%B4%A8%E6%80%A7%E5%8C%BA%E5%88%AB%E6%98%AF%E4%BB%80%E4%B9%88"><span class="toc-number">1.1.3.</span> <span class="toc-text">1.3 IP核和原语的实质性区别是什么</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C%E3%80%81IP%E6%A0%B8%E4%B8%A4%E7%A7%8D%E4%BD%BF%E7%94%A8%E6%96%B9%E5%BC%8F"><span class="toc-number">1.2.</span> <span class="toc-text">二、IP核两种使用方式</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%89%E3%80%81%E5%B8%B8%E8%A7%81%E7%9A%84IP%E5%85%AC%E7%89%88IP%E6%A0%B8"><span class="toc-number">1.3.</span> <span class="toc-text">三、常见的IP公版IP核</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#3-1-ila-0"><span class="toc-number">1.3.1.</span> <span class="toc-text">3.1 ila_0</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/09/02/FPGA-FIFO/" title="FPGA-FIFO">FPGA-FIFO</a><time datetime="2025-09-02T09:48:24.063Z" title="发表于 2025-09-02 17:48:24">2025-09-02</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/08/07/FPGA%E4%B8%AD%E7%9A%84IP%E6%A0%B8/" title="FPGA中的IP核">FPGA中的IP核</a><time datetime="2025-08-07T08:22:50.694Z" title="发表于 2025-08-07 16:22:50">2025-08-07</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/07/21/FPGA%E4%B8%AD%E7%9A%84%E5%8E%9F%E8%AF%AD/" title="FPGA中的原语">FPGA中的原语</a><time datetime="2025-07-21T11:06:04.562Z" title="发表于 2025-07-21 19:06:04">2025-07-21</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/07/20/Vivado%E6%93%8D%E4%BD%9C%E5%A4%87%E6%B3%A8/" title="Vivado操作备注">Vivado操作备注</a><time datetime="2025-07-20T03:04:38.075Z" title="发表于 2025-07-20 11:04:38">2025-07-20</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/07/10/Verilog%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/" title="Verilog语法整理">Verilog语法整理</a><time datetime="2025-07-10T02:24:51.537Z" title="发表于 2025-07-10 10:24:51">2025-07-10</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/default_top_img.jpg')"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2025 By JERRY LEE</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.14.0-b2"></script><script src="/js/main.js?v=4.14.0-b2"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.35/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>(() => {
  const runMermaid = (ele) => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    Array.from(ele).forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
      const mermaidID = 'mermaid-' + index
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)

      const renderV10 = () => {
        renderFn.then(({svg}) => {
          mermaidSrc.insertAdjacentHTML('afterend', svg)
        })
      }

      const renderV9 = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      typeof renderFn === 'string' ? renderV9(renderFn) : renderV10()
    })
  }

  const codeToMermaid = () => {
    const codeMermaidEle = document.querySelectorAll('pre > code.mermaid')
    if (codeMermaidEle.length === 0) return
    
    codeMermaidEle.forEach(ele => {
      const newEle = document.createElement('div')
      newEle.className = 'mermaid-wrap'
      newEle.innerHTML = `<pre class="mermaid-src" hidden>${ele.textContent}</pre>`
      ele.parentNode.replaceWith(newEle)
    })
  }

  const loadMermaid = () => {
    if (false) codeToMermaid()
    const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
    if ($mermaid.length === 0) return

    const runMermaidFn = () => runMermaid($mermaid)
    btf.addGlobalFn('themeChange', runMermaidFn, 'mermaid')
    window.loadMermaid ? runMermaidFn() : btf.getScript('https://cdn.jsdelivr.net/npm/mermaid@10.9.0/dist/mermaid.min.js').then(runMermaidFn)
  }
  
  btf.addGlobalFn('encrypt', loadMermaid, 'mermaid')
  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script></div><canvas class="fireworks" mobile="false"></canvas><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/fireworks.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>