<?xml version="1.0" encoding="UTF-8"?>
<!-- This file was autogenerated by Socrates Bitwise, Duolog Technologies Ltd. -->
<module id="GPTIMER" HW_revision="" XML_version="1.0" description="Register fields should be considered static unless otherwise noted as dynamic." xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="CFG" width="32" description="GPTM configuration
This register configures the global operation of the GPTM. The value written to this register determines whether the GPTM is in 32-bit mode (concatenated timers) or in 16-bit mode (individual, split timers)." id="CFG" offset="0x0" >
        <bitfield range="" begin="31" width="29" end="3" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="3" end="0" rwaccess="RW" description="GPTM configuration
The GPTMCFG values are defined as follows:
0x0: 32-bit timer configuration.
0x1: 32-bit real-time clock
0x2: Reserved
0x3: Reserved
0x4: 16-bit timer configuration.
The function is controlled by bits [1:0] of GPTMTAMR and GPTMTBMR.
0x5-0x7: Reserved" id="GPTMCFG" resetval="" >
        </bitfield>
    </register>
    <register acronym="TAMR" width="32" description="GPTM Timer A mode
This register configures the GPTM based on the configuration selected in the CFG register.
This register controls the modes for Timer A when it is used individually. When Timer A and Timer B are concatenated, this register controls the modes for both Timer A and Timer B, and the contents of TBMR are ignored." id="TAMR" offset="0x4" >
        <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Reserved" id="Reserved12" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Legacy PWM operation
0: Legacy operation
1: CCP is set to 1 on time-out." id="TAPLO" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Timer A match register update mode
0: Update GPTMAMATCHR and GPTMAPR if used on the next cycle.
1: Update GPTMAMATCHR and GPTMAPR if used on the next
time-out. If the timer is disabled (TAEN is clear) when this bit is set, GPTMTAMATCHR and GPTMTAPR are updated when the timer is
enabled. If the timer is stalled (TASTALL is set), GPTMTAMATCHR and GPTMTAPR are updated according to the configuration of this bit." id="TAMRSU" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="GPTM Timer A PWM interrupt enable
This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output.
0: Interrupt is disabled.
1: Interrupt is enabled.
This bit is valid only in PWM mode." id="TAPWMIE" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPTM Timer A PWM interval load write
0: Update the GPTMTAR register with the value in the GPTMTAILR register on the next cycle. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next cycle.
1: Update the GPTMTAR register with the value in the GPTMTAILR register on the next cycle. If the prescaler is used, update the GPTMTAPS register with the value in the GPTMTAPR register on the next time-out." id="TAILD" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="GPTM Timer A snap-shot mode
0: Snap-shot mode is disabled.
1: If Timer A is configured in periodic mode, the actual free-running value of Timer A is loaded at the time-out event into the GPTM Timer A (GPTMTAR) register." id="TASNAPS" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="GPTM Timer A wait-on-trigger
0: Timer A begins counting as soon as it is enabled.
1: If Timer A is enabled (TAEN is set in the GPTMCTL register), Timer A does not begin counting until it receives a trigger from the Timer in the previous position in the daisy-chain. This bit must be clear for GP Timer module 0, Timer A." id="TAWOT" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="GPTM Timer A match interrupt enable
0: The match interrupt is disabled.
1: An interrupt is generated when the match value in the GPTMTAMATCHR register is reached in the one-shot and periodic
modes." id="TAMIE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="GPTM Timer A count direction
0: The timer counts down.
1: The timer counts up. When counting up, the timer starts from a value of 0x0." id="TACDIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="GPTM Timer A alternate mode
0: Capture mode is enabled.
1: PWM mode is enabled.
Note: To enable PWM mode, the TACM bit must be cleared and the TAMR field must be configured to 0x2." id="TAAMS" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="GPTM Timer A capture mode
0: Edge-count mode
1: Edge-time mode" id="TACMR" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="GPTM Timer A mode
0x0: Reserved
0x1: One-shot mode
0x2: Periodic mode
0x3: Capture mode
The timer mode is based on the timer configuration defined by bits [2:0] in the GPTMCFG register." id="TAMR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TBMR" width="32" description="GPTM Timer B mode
This register configures the GPTM based on the configuration selected in the CFG register.
This register controls the modes for Timer B when it is used individually. When Timer A and Timer B are concatenated, this register is ignored and TBMR controls the modes for both Timer A and Timer B." id="TBMR" offset="0x8" >
        <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Reserved" id="Reserved12" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Legacy PWM operation
0: Legacy operation
1: CCP is set to 1 on time-out." id="TBPLO" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Timer B match register update mode
0: Update the GPTMBMATCHR and the GPTMBPR, if used on the next cycle.
1: Update the GPTMBMATCHR and the GPTMBPR, if used on the next time-out. If the timer is disabled (TAEN is clear) when this bit is set, GPTMTBMATCHR and GPTMTBPR are updated when the timer is enabled. If the timer is stalled (TBSTALL is set), GPTMTBMATCHR and GPTMTBPR are updated according to the configuration of this bit." id="TBMRSU" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="GPTM Timer B PWM interrupt enable
This bit enables interrupts in PWM mode on rising, falling, or both edges of the CCP output.
0: Interrupt is disabled.
1: Interrupt is enabled.
This bit is valid only in PWM mode." id="TBPWMIE" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPTM Timer B PWM interval load write
0: Update the GPTMTBR register with the value in the GPTMTBILR register on the next cycle. If the prescaler is used, update the GPTMTBPS register with the value in the GPTMTBPR register on the next cycle.
1: Update the GPTMTBR register with the value in the GPTMTBILR register on the next cycle. If the prescaler is used, update the GPTMTBPS register with the value in the GPTMTBPR register on the next time-out." id="TBILD" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="GPTM Timer B snap-shot mode
0: Snap-shot mode is disabled.
1: If Timer B is configured in the periodic mode, the actual free-running value of Timer A is loaded into the GPTM Timer B (GPTMTBR) register at the time-out event." id="TBSNAPS" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="GPTM Timer B wait-on-trigger
0: Timer B begins counting as soon as it is enabled.
1: If Timer B is enabled (TBEN is set in the GPTMCTL register), Timer B does not begin counting until it receives a trigger from the timer in the previous position in the daisy-chain." id="TBWOT" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="GPTM Timer B match interrupt enable
0: The match interrupt is disabled.
1: An interrupt is generated when the match value in the GPTMTBMATCHR register is reached in the one-shot and periodic
modes." id="TBMIE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="GPTM Timer B count direction
0: The timer counts down.
1: The timer counts up. When counting up, the timer starts from a value of 0x0." id="TBCDIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="GPTM Timer B alternate mode
0: Capture mode is enabled.
1: PWM mode is enabled.
Note: To enable PWM mode, the TBCM bit must be cleared and the
TBMR field must be configured to 0x2." id="TBAMS" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="GPTM Timer B capture mode
0: Edge-count mode
1: Edge-time mode" id="TBCMR" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="GPTM Timer B mode
0x0: Reserved
0x1: One-shot timer mode
0x2: Periodic timer mode
0x3: Capture mode
The timer mode is based on the timer configuration defined by bits [2:0] in the GPTMCFG register." id="TBMR" resetval="" >
        </bitfield>
    </register>
    <register acronym="CTL" width="32" description="GPTM control
This register is used alongside the CFG and TnMR registers to fine-tune the timer configuration, and to enable other features such as timer stall." id="CTL" offset="0xc" >
        <bitfield range="" begin="31" width="17" end="15" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="GPTM Timer B PWM output level
0: Output is unaffected.
1: Output is inverted." id="TBPWML" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="GPTM Timer B output trigger enable
0: The ADC trigger of output Timer B is disabled.
1: The ADC trigger of output Timer B is enabled." id="TBOTE" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved13" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="GPTM Timer B event mode
0x0: Positive edge
0x1: Negative edge
0x2: Reserved
0x3: Both edges" id="TBEVENT" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="GPTM Timer B stall enable
0: Timer B continues counting while the processor is halted by the debugger.
1: Timer B freezes counting while the processor is halted by the debugger." id="TBSTALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPTM Timer B enable
0: Timer B is disabled.
1: Timer B is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register." id="TBEN" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="GPTM Timer A PWM output level
0: Output is unaffected.
1: Output is inverted." id="TAPWML" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="GPTM Timer A output trigger enable
0: The ADC trigger of output Timer A is disabled.
1: The ADC trigger of output Timer A is enabled." id="TAOTE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved4" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="2" end="2" rwaccess="RW" description="GPTM Timer A event mode
0x0: Positive edge
0x1: Negative edge
0x2: Reserved
0x3: Both edges" id="TAEVENT" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="GPTM Timer A stall enable
0: Timer A continues counting while the processor is halted by the debugger.
1: Timer A freezes counting while the processor is halted by the debugger." id="TASTALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="GPTM Timer A enable
0: Timer A is disabled.
1: Timer A is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register." id="TAEN" resetval="" >
        </bitfield>
    </register>
    <register acronym="SYNC" width="32" description="GPTM synchronize
Note: This register is implemented on GPTM 0 base address only.
This register does however, allow software to synchronize a number of timers." id="SYNC" offset="0x10" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="2" end="6" rwaccess="RW" description="Synchronize GPTM3
0x0: GPTM3 is not affected.
0x1: A time-out event for Timer A of GPTM3 is triggered.
0x2: A time-out event for Timer B of GPTM3 is triggered.
0x3: A time-out event for Timer A and Timer B of GPTM3 is triggered." id="SYNC3" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="RW" description="Synchronize GPTM2
0x0: GPTM2 is not affected.
0x1: A time-out event for Timer A of GPTM2 is triggered.
0x2: A time-out event for Timer B of GPTM2 is triggered.
0x3: A time-out event for Timer A and Timer B of GPTM2 is triggered." id="SYNC2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="2" end="2" rwaccess="RW" description="Synchronize GPTM1
0x0: GPTM1 is not affected.
0x1: A time-out event for Timer A of GPTM1 is triggered.
0x2: A time-out event for Timer B of GPTM1 is triggered.
0x3: A time-out event for Timer A and Timer B of GPTM1 is triggered." id="SYNC1" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="Synchronize GPTM0
0x0: GPTM0 is not affected.
0x1: A time-out event for Timer A of GPTM0 is triggered.
0x2: A time-out event for Timer B of GPTM0 is triggered.
0x3: A time-out event for Timer A and Timer B of GPTM0 is triggered." id="SYNC0" resetval="" >
        </bitfield>
    </register>
    <register acronym="IMR" width="32" description="GPTM interrupt mask
This register allows software to enable and disable GPTM controller-level interrupts. Setting a bit enables the corresponding interrupt, while clearing a bit disables it." id="IMR" offset="0x18" >
        <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="GPTM Timer B match interrupt mask
0: Interrupt is disabled.
1: Interrupt is enabled." id="TBMIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="GPTM Timer B capture event interrupt mask
0: Interrupt is disabled.
1: Interrupt is enabled." id="CBEIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="GPTM Timer B capture match interrupt mask
0: Interrupt is disabled.
1: Interrupt is enabled." id="CBMIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPTM Timer B time-out interrupt mask
0: Interrupt is disabled.
1: Interrupt is enabled." id="TBTOIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="GPTM Timer A match interrupt mask
0: Interrupt is disabled.
1: Interrupt is enabled." id="TAMIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="GPTM Timer A capture event interrupt mask
0: Interrupt is disabled.
1: Interrupt is enabled." id="CAEIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="GPTM Timer A capture match interrupt mask
0: Interrupt is disabled.
1: Interrupt is enabled." id="CAMIM" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="GPTM Timer A time-out interrupt mask
0: Interrupt is disabled.
1: Interrupt is enabled." id="TATOIM" resetval="" >
        </bitfield>
    </register>
    <register acronym="RIS" width="32" description="GPTM raw interrupt status
This register shows the state of the GPTM internal interrupt signal. These bits are set whether or not the interrupt is masked in the IMR register. Each bit can be cleared by writing 1 to its corresponding bit in ICR." id="RIS" offset="0x1c" >
        <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved16" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="GPTM Timer B match raw interrupt" id="TBMRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RO" description="GPTM Timer B capture event raw interrupt" id="CBERIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="GPTM Timer B capture match raw interrupt" id="CBMRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="GPTM Timer B time-out raw interrupt" id="TBTORIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="GPTM Timer A match raw interrupt" id="TAMRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved" id="Reserved3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="GPTM Timer A capture event raw interrupt" id="CAERIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="GPTM Timer A capture match raw interrupt" id="CAMRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="GPTM Timer A time-out raw interrupt" id="TATORIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="MIS" width="32" description="GPTM masked interrupt status
This register shows the state of the GPTM controller-level interrupt. If an interrupt is unmasked in IMR, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing 1 to the corresponding bit in ICR." id="MIS" offset="0x20" >
        <bitfield range="" begin="31" width="20" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RO" description="GPTM Timer B match masked interrupt" id="TBMMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RO" description="GPTM Timer B capture event masked interrupt" id="CBEMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RO" description="GPTM Timer B capture match masked interrupt" id="CBMMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RO" description="GPTM Timer B time-out masked interrupt" id="TBTOMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="GPTM Timer A match raw interrupt" id="TAMRIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RO" description="Reserved" id="Reserved3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RO" description="GPTM Timer A capture event raw interrupt" id="CAEMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RO" description="GPTM Timer A capture match raw interrupt" id="CAMMIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RO" description="GPTM Timer A time-out raw interrupt" id="TATOMIS" resetval="" >
        </bitfield>
    </register>
    <register acronym="ICR" width="32" description="GPTM interrupt clear
This register is used to clear the status bits in the RIS and MIS registers. Writing 1 to a bit clears the corresponding bit in the RIS and MIS registers." id="ICR" offset="0x24" >
        <bitfield range="" begin="31" width="15" end="17" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="GPTM write update error interrupt clear" id="WUECINT" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved16" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="GPTM Timer B match interrupt clear" id="TBMCINT" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="GPTM Timer B capture event Interrupt clear" id="CBECINT" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="GPTM Timer B capture match interrupt clear" id="CBMCINT" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="GPTM Timer B time-out interrupt clear" id="TBTOCINT" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="3" end="5" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved8" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="GPTM Timer A match interrupt clear" id="TAMCINT" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved3" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="GPTM Timer A capture event Interrupt clear" id="CAECINT" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="GPTM Timer A capture match interrupt clear" id="CAMCINT" resetval="" >
        </bitfield>
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="GPTM Timer A time-out interrupt clear" id="TATOCINT" resetval="" >
        </bitfield>
    </register>
    <register acronym="TAILR" width="32" description="GPTM Timer A interval load
When the Timer is counting down, this register is used to load the starting count value into the Timer. When the Timer is counting up, this register sets the upper bound for the timeout event.
When a GPTM is configured to one of the 32-bit modes, TAILR appears as a 32-bit register (the upper 16-bits correspond to the contents of the GPTM Timer B Interval Load (TBILR) register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of TBILR." id="TAILR" offset="0x28" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="GPTM A interval load register" id="TAILR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TBILR" width="32" description="GPTM Timer B interval load
When the Timer is counting down, this register is used to load the starting count value into the Timer. When the Timer is counting up, this register sets the upper bound for the time-out event.
When a GPTM is configured to one of the 32-bit modes, the contents of bits [15:0] in this register are loaded into the upper 16 bits of the TAILR register. Reads from this register return the current value of Timer B and writes are ignored. In a 16-bit mode, bits [15:0] are used for the load value. Bits [31:16] are reserved in both cases." id="TBILR" offset="0x2c" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="GPTM B interval load register" id="TBILR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TAMATCHR" width="32" description="GPTM Timer A match
This register is loaded with a match value. Interrupts can be generated when the Timer value is equal to the value in this register in one-shot or periodic mode.
When a GPTM is configured to one of the 32-bit modes, TAMATCHR appears as a 32-bit register (the upper 16-bits correspond to the contents of the GPTM Timer B match (GPTMTBMATCHR) register). In a 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of TBMATCHR." id="TAMATCHR" offset="0x30" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="GPTM Timer A match register" id="TAMR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TBMATCHR" width="32" description="PTM Timer B match
This register is loaded with a match value. Interrupts can be generated when the Timer value is equal to the value in this register in one-shot or periodic mode.
When a GPTM is configured to one of the 32-bit modes, the contents of bits [15:0] in this register are loaded into the upper 16 bits of the TAMATCHR register. Reads from this register return the current match value of Timer B and writes are ignored. In a 16-bit mode, bits [15:0] are used for the match value. Bits [31:16] are reserved in both cases." id="TBMATCHR" offset="0x34" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="GPTM Timer B match register" id="TBMR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TAPR" width="32" description="GPTM Timer A prescale
This register allows software to extend the range of the 16-bit Timers in periodic and one-shot modes." id="TAPR" offset="0x38" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="GPTM Timer A prescale" id="TAPSR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TBPR" width="32" description="GPTM Timer B prescale
This register allows software to extend the range of the 16-bit Timers in periodic and one-shot modes." id="TBPR" offset="0x3c" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="GPTM Timer B prescale" id="TBPSR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TAPMR" width="32" description="GPTM Timer A prescale match
This register effectively extends the range of TAMATCHR to 24 bits when operating in 16-bit, one-shot or periodic mode." id="TAPMR" offset="0x40" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="GPTM Timer A prescale match" id="TAPSR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TBPMR" width="32" description="GPTM Timer B prescale match
This register effectively extends the range ofMTBMATCHR to 24 bits when operating in 16-bit, one-shot or periodic mode." id="TBPMR" offset="0x44" >
        <bitfield range="" begin="31" width="24" end="8" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="GPTM Timer B prescale match" id="TBPSR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TAR" width="32" description="GPTM Timer A
This register shows the current value of the Timer A counter.
When a GPTM is configured to one of the 32-bit modes, TAR appears as a 32-bit register (the upper 16-bits correspond to the contents of the GPTM Timer B (TBR) register). In the16-bit Input edge count, input edge time, and PWM modes, bits [15:0] contain the value of the counter and bits 23:16 contain the value of the prescaler, which is the upper 8 bits of the count. Bits [31:24] always read as 0. To read the value of the prescaler in 16-bit, one-shot and periodic modes, read bits [23:16] in the TAV register." id="TAR" offset="0x48" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RO" description="GPTM Timer A register" id="TAR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TBR" width="32" description="GPTM Timer B
This register shows the current value of the Timer B counter.
When a GPTM is configured to one of the 32-bit modes, the contents of bits [15:0] in this register are loaded into the upper 16 bits of the TAR register. Reads from this register return the current value of Timer B. In a 16-bit mode, bits 15:0 contain the value of the counter and bits [23:16] contain the value of the prescaler in Input edge count, input edge time, and PWM modes, which is the upper 8 bits of the count. Bits [31:24] always read as 0. To read the value of the prescaler in 16-bit, one-shot and periodic modes, read bits [23:16] in the TBV register." id="TBR" offset="0x4c" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="GPTM Timer B register" id="TBR" resetval="" >
        </bitfield>
    </register>
    <register acronym="TAV" width="32" description="GPTM Timer A value
When read, this register shows the current, free-running value of Timer A in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry when using the snapshot feature with the periodic operating mode. When written, the value written into this register is loaded into the TAR register on the next clock cycle.
When a GPTM is configured to one of the 32-bit modes, TAV appears as a 32-bit register (the upper 16-bits correspond to the contents of the GPTM Timer B Value (TBV) register). In a 16-bit mode, bits [15:0] contain the value of the counter and bits [23:16] contain the current, free-running value of the prescaler, which is the upper 8 bits of the count in input edge count, input edge time, PWM and one-shot or periodic up count modes. In one-shot or periodic down count modes, the prescaler stored in [23:16] is a true prescaler, meaning bits [23:16] count down before decrementing the value in bits [15:0]. The prescaler its [31:24] always read as 0." id="TAV" offset="0x50" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="GPTM Timer A register" id="TAV" resetval="" >
        </bitfield>
    </register>
    <register acronym="TBV" width="32" description="GPTM Timer B value
When read, this register shows the current, free-running value of Timer B in all modes. Software can use this value to determine the time elapsed between an interrupt and the ISR entry. When written, the value written into this register is loaded into the TBR register on the next clock cycle.
When a GPTM is configured to one of the 32-bit modes, the contents of bits 15:0 in this register are loaded into the upper 16 bits of the TAV register. Reads from this register return the current free-running value of Timer B. In a 16-bit mode, bits [15:0] contain the value of the counter and bits [23:16] contain the current, free-running value of the prescaler, which is the upper 8 bits of the count in input edge count, input edge time, PWM and one-shot or periodic up count modes. In one-shot or periodic down count modes, the prescaler stored in [23:16] is a true prescaler, meaning bits [23:16] count down before decrementing the value in bits [15:0]. The prescaler its [31:24] always read as 0." id="TBV" offset="0x54" >
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RO" description="GPTM Timer B register" id="RESERVED" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RO" description="GPTM Timer B prescale register (16-bit mode)" id="PRE" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="GPTM Timer B register" id="TBV" resetval="" >
        </bitfield>
    </register>
    <register acronym="TAPS" width="32" description="GPTM Timer A prescale snapshot
For the 32-bit wide GPTM, this register shows the current value of the Timer A prescaler in the 32-bit modes. This register is ununsed in 16-bit GPTM mode." id="TAPS" offset="0x5c" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="GPTM Timer A prescaler" id="PSS" resetval="" >
        </bitfield>
    </register>
    <register acronym="TBPS" width="32" description="GPTM Timer B prescale snapshot
For the 32-bit wide GPTM, this register shows the current value of the Timer B prescaler in the 32-bit modes. This register is ununsed in 16-bit GPTM mode." id="TBPS" offset="0x60" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="GPTM Timer B prescaler" id="PSS" resetval="" >
        </bitfield>
    </register>
    <register acronym="TAPV" width="32" description="GPTM Timer A prescale value
For the 32-bit wide GPTM, this register shows the current free-running value of the Timer A prescaler in the 32-bit modes. Software can use this value in conjunction with the TAV register to determine the time elapsed between an interrupt and the ISR entry. This register is ununsed in 16- or 32-bit GPTM mode." id="TAPV" offset="0x64" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="GPTM Timer A prescaler value" id="PSV" resetval="" >
        </bitfield>
    </register>
    <register acronym="TBPV" width="32" description="GPTM Timer B prescale value
For the 32-bit wide GPTM, this register shows the current free-running value of the Timer B prescaler in the 32-bit modes. Software can use this value in conjunction with the TBV register to determine the time elapsed between an interrupt and the ISR entry. This register is ununsed in 16- or 32-bit GPTM mode." id="TBPV" offset="0x68" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RO" description="GPTM Timer B prescaler value" id="PSV" resetval="" >
        </bitfield>
    </register>
    <register acronym="PP" width="32" description="GPTM peripheral properties
The PP register provides information regarding the properties of the general-purpose Timer module." id="PP" offset="0xfc0" >
        <bitfield range="" begin="31" width="25" end="7" rwaccess="RO" description="Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation." id="Reserved32" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RO" description="Alternate clock source
0: Timer is not capable of using an alternate clock.
1: Timer is capable of using an alternate clock." id="ALTCLK" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RO" description="Synchronized start
0: Timer is not capable of synchronizing the count value with other timers.
1: Timer is capable of synchronizing the count value with other timers." id="SYNCNT" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RO" description="Chain with other timers
0: Timer is not capable of chaining with previously numbered Timers.
1: Timer is capable of chaining with previously numbered timers." id="CHAIN" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RO" description="Timer size
0: Timer A and Timer B are 16 bits wide with 8-bit prescale.
1: Timer A and Timer B are 32 bits wide with 16-bit prescale." id="SIZE" resetval="" >
        </bitfield>
    </register>
</module>
