Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 23 19:21:20 2025
| Host         : DESKTOP-789A4L0 running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/convex_hull_accel_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_0_0/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_0_0/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[0]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_10_10/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_10_10/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_11_11/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_11_11/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[11]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[11]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[11]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_12_12/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_12_12/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[12]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[12]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[12]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_13_13/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_13_13/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[13]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[13]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[13]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_14_14/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_14_14/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[14]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[14]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[14]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_15_15/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_15_15/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[15]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[15]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_16_16/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_16_16/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[16]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[16]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[16]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_17_17/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_17_17/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[17]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[17]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[17]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    

Slack (VIOLATED) :        -0.751ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.651ns  (logic 2.913ns (27.350%)  route 7.738ns (72.650%))
  Logic Levels:           13  (CARRY4=4 LUT4=1 LUT5=1 LUT6=6 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.973     0.973    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep/Q
                         net (fo=115, unplaced)       0.844     2.335    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/k_62_reg_12086_reg[0]_rep_n_2
                         LUT4 (Prop_lut4_I1_O)        0.319     2.654 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0/O
                         net (fo=1, unplaced)         0.000     2.654    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm[486]_i_54__0_n_2
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.230 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37/CO[3]
                         net (fo=1, unplaced)         0.009     3.239    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_37_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.356 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23/CO[3]
                         net (fo=1, unplaced)         0.000     3.356    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_23_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.473 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     3.473    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_9_n_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.590 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ap_CS_fsm_reg[486]_i_3__0/CO[3]
                         net (fo=7, unplaced)         0.953     4.543    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/icmp_ln122_44_fu_10574_p2
                         LUT5 (Prop_lut5_I4_O)        0.124     4.667 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189/O
                         net (fo=13, unplaced)        1.161     5.828    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/q0[31]_i_189_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     5.952 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423/O
                         net (fo=5, unplaced)         0.930     6.882    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_423_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     7.006 f  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417/O
                         net (fo=1, unplaced)         0.449     7.455    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_417_n_2
                         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149/O
                         net (fo=8, unplaced)         1.149     8.728    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_149_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     8.852 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59/O
                         net (fo=1, unplaced)         0.419     9.271    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_59_n_2
                         LUT6 (Prop_lut6_I2_O)        0.124     9.395 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668/ram_reg_0_15_0_0_i_20__0/O
                         net (fo=1, unplaced)         0.449     9.844    bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/grp_convex_hull_accel_Pipeline_VITIS_LOOP_118_13_fu_668_hull_y_1_address0[1]
                         LUT6 (Prop_lut6_I3_O)        0.124     9.968 r  bd_0_i/hls_inst/inst/grp_convex_hull_accel_Pipeline_VITIS_LOOP_104_11_fu_646/ram_reg_0_15_0_0_i_4__1/O
                         net (fo=64, unplaced)        1.042    11.010    bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_18_18/A1
                         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.281    11.291 r  bd_0_i/hls_inst/inst/hull_x_1_U/ram_reg_0_15_18_18/SP/O
                         net (fo=1, unplaced)         0.333    11.624    bd_0_i/hls_inst/inst/hull_x_1_U/q00__10[18]
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=17263, unset)        0.924    10.924    bd_0_i/hls_inst/inst/hull_x_1_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
                         FDRE (Setup_fdre_C_D)       -0.016    10.873    bd_0_i/hls_inst/inst/hull_x_1_U/q0_reg[18]
  -------------------------------------------------------------------
                         required time                         10.873    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -0.751    




