# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/6d39f373/hdl/axi_controller_v1_1_M00_AXI.v"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/6d39f373/hdl/axi_controller_v1_1.v"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_controller_0_0/sim/design_1_axi_controller_0_0.v"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/axi_controller_testbench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
