{
  "Top": "FIR_HLS",
  "RtlTop": "FIR_HLS",
  "RtlPrefix": "",
  "RtlSubPrefix": "FIR_HLS_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "input_r",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "output": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_fixed<16, 1, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "output_r",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "FIR_HLS"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "88",
    "Latency": "99"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "FIR_HLS",
    "Version": "1.0",
    "DisplayName": "Fir_hls",
    "Revision": "2114309129",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_FIR_HLS_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/FIR_HLS.cpp",
      "..\/..\/FIR_HLS.h",
      "..\/..\/..\/..\/Matlab\/FIR_multirate_HLS.h"
    ],
    "TestBench": [
      "..\/..\/FIR_HLS_TB.cpp",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate.dat",
      "..\/..\/..\/..\/Matlab\/TS_HLS_multirate.res"
    ],
    "Vhdl": [
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_8s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_am_addmul_17s_17s_6s_23_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_FIR_filter.vhd",
      "impl\/vhdl\/FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_16s_8s_24_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_16s_12s_27_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_mul_16s_13ns_28_1_1.vhd",
      "impl\/vhdl\/FIR_HLS_regslice_both.vhd",
      "impl\/vhdl\/FIR_HLS.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_8ns_25_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_8s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_8s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_9ns_27_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_10ns_28_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_10s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_10s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_11ns_29_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_11s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_13ns_29_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_13ns_30_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_16s_16s_14ns_31_4_1.v",
      "impl\/verilog\/FIR_HLS_am_addmul_17s_17s_6s_23_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_4ns_23s_23_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_6ns_31s_31_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_7ns_24s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_7ns_25s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_7s_24s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_7s_25s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_24s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_29s_29_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8ns_30s_30_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8s_25s_25_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_8s_26s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9ns_22s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9ns_24s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9ns_27s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9s_25s_26_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_9s_27s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_10ns_28s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_11s_28s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_11s_31s_31_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_12s_29s_29_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_12s_30s_30_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_16s_16s_13s_29s_30_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_addmuladd_17s_17s_10ns_27s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_ama_submuladd_18s_16s_6ns_22s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_FIR_filter.v",
      "impl\/verilog\/FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W.dat",
      "impl\/verilog\/FIR_HLS_FIR_filter_H_filter_FIR_kernel_RAM_AUTO_1R1W.v",
      "impl\/verilog\/FIR_HLS_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/FIR_HLS_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/FIR_HLS_mac_mul_sub_16s_15ns_16s_31_4_1.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_6ns_24s_24_4_1.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_8ns_27s_27_4_1.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_10s_28s_28_4_1.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_13ns_27s_29_4_1.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_13ns_27s_30_4_1.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_13ns_28s_29_4_1.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_13ns_28s_30_4_1.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_14ns_24s_29_4_1.v",
      "impl\/verilog\/FIR_HLS_mac_muladd_16s_14ns_24s_30_4_1.v",
      "impl\/verilog\/FIR_HLS_mul_16s_8s_24_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_16s_12s_27_1_1.v",
      "impl\/verilog\/FIR_HLS_mul_16s_13ns_28_1_1.v",
      "impl\/verilog\/FIR_HLS_regslice_both.v",
      "impl\/verilog\/FIR_HLS.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/FIR_HLS.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "input_r:output_r",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "input_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "16",
      "portPrefix": "input_r_",
      "ports": [
        "input_r_TDATA",
        "input_r_TREADY",
        "input_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "input"
        }]
    },
    "output_r": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "output_r_",
      "ports": [
        "output_r_TDATA",
        "output_r_TREADY",
        "output_r_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "output"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TDATA": {
      "dir": "in",
      "width": "16"
    },
    "input_r_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "input_r_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "output_r_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "output_r_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "FIR_HLS",
      "BindInstances": "mac_muladd_16s_6ns_24s_24_4_1_U103 mac_muladd_16s_6ns_24s_24_4_1_U103 mul_16s_8s_24_1_1_U90 mac_muladd_16s_14ns_24s_30_4_1_U107 mul_16s_8s_24_1_1_U87 mac_muladd_16s_6ns_24s_24_4_1_U99 mac_muladd_16s_6ns_24s_24_4_1_U99 mac_muladd_16s_6ns_24s_24_4_1_U103 mac_muladd_16s_6ns_24s_24_4_1_U99 mac_muladd_16s_14ns_24s_30_4_1_U107 add_ln66_74_fu_683_p2 mac_muladd_16s_6ns_24s_24_4_1_U117 mac_muladd_16s_6ns_24s_24_4_1_U117 mul_16s_8s_24_1_1_U96 mac_muladd_16s_14ns_24s_29_4_1_U114 mul_16s_8s_24_1_1_U93 mac_muladd_16s_6ns_24s_24_4_1_U111 mac_muladd_16s_6ns_24s_24_4_1_U111 mac_muladd_16s_6ns_24s_24_4_1_U117 mac_muladd_16s_6ns_24s_24_4_1_U111 mac_muladd_16s_14ns_24s_29_4_1_U114 add_ln66_78_fu_863_p2 mac_muladd_16s_10s_28s_28_4_1_U104 mac_muladd_16s_10s_28s_28_4_1_U104 mul_16s_13ns_28_1_1_U91 mac_muladd_16s_13ns_27s_30_4_1_U108 mul_16s_12s_27_1_1_U88 mac_muladd_16s_8ns_27s_27_4_1_U100 mac_muladd_16s_8ns_27s_27_4_1_U100 mac_muladd_16s_10s_28s_28_4_1_U104 mac_muladd_16s_8ns_27s_27_4_1_U100 mac_muladd_16s_13ns_27s_30_4_1_U108 add_ln66_66_fu_710_p2 mac_muladd_16s_8ns_27s_27_4_1_U118 mac_muladd_16s_8ns_27s_27_4_1_U118 mul_16s_12s_27_1_1_U97 mac_muladd_16s_13ns_28s_29_4_1_U115 mul_16s_13ns_28_1_1_U94 mac_muladd_16s_10s_28s_28_4_1_U112 mac_muladd_16s_10s_28s_28_4_1_U112 mac_muladd_16s_8ns_27s_27_4_1_U118 mac_muladd_16s_10s_28s_28_4_1_U112 mac_muladd_16s_13ns_28s_29_4_1_U115 add_ln66_70_fu_871_p2 mac_muladd_16s_8ns_27s_27_4_1_U105 mac_muladd_16s_8ns_27s_27_4_1_U105 mul_16s_12s_27_1_1_U92 mac_muladd_16s_13ns_28s_30_4_1_U109 mul_16s_13ns_28_1_1_U89 mac_muladd_16s_10s_28s_28_4_1_U101 mac_muladd_16s_10s_28s_28_4_1_U101 mac_muladd_16s_8ns_27s_27_4_1_U105 mac_muladd_16s_10s_28s_28_4_1_U101 mac_muladd_16s_13ns_28s_30_4_1_U109 add_ln66_58_fu_737_p2 mac_muladd_16s_10s_28s_28_4_1_U119 mac_muladd_16s_10s_28s_28_4_1_U119 mul_16s_13ns_28_1_1_U98 mac_muladd_16s_13ns_27s_29_4_1_U116 mul_16s_12s_27_1_1_U95 mac_muladd_16s_8ns_27s_27_4_1_U113 mac_muladd_16s_8ns_27s_27_4_1_U113 mac_muladd_16s_10s_28s_28_4_1_U119 mac_muladd_16s_8ns_27s_27_4_1_U113 mac_muladd_16s_13ns_27s_29_4_1_U116 add_ln66_62_fu_879_p2 am_addmul_16s_16s_13ns_30_4_1_U102 am_addmul_16s_16s_13ns_30_4_1_U102 am_addmul_16s_16s_13ns_30_4_1_U102 ama_addmuladd_16s_16s_12s_30s_30_4_1_U110 ama_addmuladd_16s_16s_12s_30s_30_4_1_U110 ama_addmuladd_16s_16s_12s_30s_30_4_1_U110 ama_addmuladd_16s_16s_12s_30s_30_4_1_U110 ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106 ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106 ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106 ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106 ama_addmuladd_16s_16s_8ns_30s_30_4_1_U106 ama_addmuladd_16s_16s_12s_30s_30_4_1_U110 add_ln24_1_fu_804_p2 am_addmul_16s_16s_13ns_29_4_1_U120 am_addmul_16s_16s_13ns_29_4_1_U120 am_addmul_16s_16s_13ns_29_4_1_U120 ama_addmuladd_16s_16s_12s_29s_29_4_1_U122 ama_addmuladd_16s_16s_12s_29s_29_4_1_U122 ama_addmuladd_16s_16s_12s_29s_29_4_1_U122 ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121 ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121 ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121 ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121 ama_addmuladd_16s_16s_8ns_29s_29_4_1_U121 ama_addmuladd_16s_16s_12s_29s_29_4_1_U122",
      "Instances": [{
          "ModuleName": "FIR_filter",
          "InstanceName": "grp_FIR_filter_fu_188",
          "BindInstances": "mac_mul_sub_16s_15ns_16s_31_4_1_U35 tmp4_fu_1023_p2 tmp5_fu_1033_p2 ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28 ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28 ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28 tmp6_fu_1547_p2 tmp12_fu_1557_p2 tmp610_fu_1567_p2 tmp115_fu_915_p2 tmp116_fu_925_p2 am_addmul_17s_17s_6s_23_4_1_U17 am_addmul_17s_17s_6s_23_4_1_U17 am_addmul_17s_17s_6s_23_4_1_U17 tmp13_fu_1351_p2 grp_fu_2214_p0 ama_submuladd_18s_16s_6ns_22s_24_4_1_U42 ama_submuladd_18s_16s_6ns_22s_24_4_1_U42 ama_submuladd_18s_16s_6ns_22s_24_4_1_U42 tmp117_fu_1690_p2 tmp118_fu_1700_p2 tmp19_fu_1710_p2 grp_fu_2236_p3 am_addmul_16s_16s_14ns_31_4_1_U10 am_addmul_16s_16s_14ns_31_4_1_U10 am_addmul_16s_16s_14ns_31_4_1_U10 ama_addmuladd_16s_16s_11s_31s_31_4_1_U23 ama_addmuladd_16s_16s_11s_31s_31_4_1_U23 ama_addmuladd_16s_16s_11s_31s_31_4_1_U23 ama_addmuladd_16s_16s_11s_31s_31_4_1_U23 ama_addmuladd_16s_16s_13s_29s_30_4_1_U24 ama_addmuladd_16s_16s_13s_29s_30_4_1_U24 ama_addmuladd_16s_16s_13s_29s_30_4_1_U24 am_addmul_16s_16s_11ns_29_4_1_U1 am_addmul_16s_16s_11ns_29_4_1_U1 am_addmul_16s_16s_11ns_29_4_1_U1 ama_addmuladd_16s_16s_11s_29s_29_4_1_U11 ama_addmuladd_16s_16s_11s_29s_29_4_1_U11 ama_addmuladd_16s_16s_11s_29s_29_4_1_U11 ama_addmuladd_16s_16s_11s_29s_29_4_1_U11 ama_addmuladd_16s_16s_12s_28s_29_4_1_U25 ama_addmuladd_16s_16s_12s_28s_29_4_1_U25 ama_addmuladd_16s_16s_12s_28s_29_4_1_U25 am_addmul_16s_16s_10ns_28_4_1_U2 am_addmul_16s_16s_10ns_28_4_1_U2 am_addmul_16s_16s_10ns_28_4_1_U2 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12 ama_addmuladd_16s_16s_11s_28s_28_4_1_U26 ama_addmuladd_16s_16s_11s_28s_28_4_1_U26 ama_addmuladd_16s_16s_11s_28s_28_4_1_U26 am_addmul_16s_16s_11s_28_4_1_U3 am_addmul_16s_16s_11s_28_4_1_U3 am_addmul_16s_16s_11s_28_4_1_U3 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 am_addmul_16s_16s_10s_27_4_1_U4 am_addmul_16s_16s_10s_27_4_1_U4 am_addmul_16s_16s_10s_27_4_1_U4 ama_addmuladd_16s_16s_10s_27s_27_4_1_U15 ama_addmuladd_16s_16s_10s_27s_27_4_1_U15 ama_addmuladd_16s_16s_10s_27s_27_4_1_U15 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29 am_addmul_16s_16s_9ns_27_4_1_U5 am_addmul_16s_16s_9ns_27_4_1_U5 am_addmul_16s_16s_9ns_27_4_1_U5 ama_addmuladd_16s_16s_10s_27s_27_4_1_U18 ama_addmuladd_16s_16s_10s_27s_27_4_1_U18 ama_addmuladd_16s_16s_10s_27s_27_4_1_U18 ama_addmuladd_16s_16s_9s_27s_27_4_1_U31 ama_addmuladd_16s_16s_9s_27s_27_4_1_U31 ama_addmuladd_16s_16s_9s_27s_27_4_1_U31 ama_addmuladd_16s_16s_9s_27s_27_4_1_U31 am_addmul_16s_16s_9ns_27_4_1_U6 am_addmul_16s_16s_9ns_27_4_1_U6 am_addmul_16s_16s_9ns_27_4_1_U6 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19 am_addmul_16s_16s_10s_26_4_1_U14 am_addmul_16s_16s_10s_26_4_1_U14 am_addmul_16s_16s_10s_26_4_1_U14 ama_addmuladd_16s_16s_8s_26s_26_4_1_U27 ama_addmuladd_16s_16s_8s_26s_26_4_1_U27 ama_addmuladd_16s_16s_8s_26s_26_4_1_U27 ama_addmuladd_16s_16s_8s_26s_26_4_1_U27 ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39 ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39 ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39 tmp65_fu_1288_p2 tmp66_fu_1318_p2 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33 ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33 ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33 tmp71_fu_1130_p2 ama_addmuladd_16s_16s_9s_25s_26_4_1_U38 ama_addmuladd_16s_16s_9s_25s_26_4_1_U38 ama_addmuladd_16s_16s_9s_25s_26_4_1_U38 am_addmul_16s_16s_8ns_25_4_1_U7 am_addmul_16s_16s_8ns_25_4_1_U7 am_addmul_16s_16s_8ns_25_4_1_U7 ama_addmuladd_16s_16s_7s_25s_25_4_1_U20 ama_addmuladd_16s_16s_7s_25s_25_4_1_U20 ama_addmuladd_16s_16s_7s_25s_25_4_1_U20 ama_addmuladd_16s_16s_7s_25s_25_4_1_U20 ama_addmuladd_16s_16s_9s_25s_26_4_1_U37 ama_addmuladd_16s_16s_9s_25s_26_4_1_U37 ama_addmuladd_16s_16s_9s_25s_26_4_1_U37 tmp81_fu_1184_p2 tmp82_fu_1206_p2 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34 tmp85_fu_1367_p2 am_addmul_16s_16s_8s_25_4_1_U16 am_addmul_16s_16s_8s_25_4_1_U16 am_addmul_16s_16s_8s_25_4_1_U16 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30 ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40 ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40 ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40 ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40 am_addmul_16s_16s_8s_25_4_1_U8 am_addmul_16s_16s_8s_25_4_1_U8 am_addmul_16s_16s_8s_25_4_1_U8 ama_addmuladd_16s_16s_8s_25s_25_4_1_U21 ama_addmuladd_16s_16s_8s_25s_25_4_1_U21 ama_addmuladd_16s_16s_8s_25s_25_4_1_U21 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43 am_addmul_16s_16s_8s_24_4_1_U9 am_addmul_16s_16s_8s_24_4_1_U9 am_addmul_16s_16s_8s_24_4_1_U9 ama_addmuladd_16s_16s_7s_24s_24_4_1_U22 ama_addmuladd_16s_16s_7s_24s_24_4_1_U22 ama_addmuladd_16s_16s_7s_24s_24_4_1_U22 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41 tmp105_fu_1585_p2 p_neg_fu_1607_p2 ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32 ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32 ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32 ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32 tmp109_fu_1640_p2 tmp110_fu_1658_p2 ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45 ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45 ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45 ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45 ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 mac_mul_sub_16s_15ns_16s_31_4_1_U35 ama_addmuladd_16s_16s_11s_31s_31_4_1_U23 ama_addmuladd_16s_16s_11s_29s_29_4_1_U11 ama_addmuladd_16s_16s_13s_29s_30_4_1_U24 ama_addmuladd_16s_16s_10ns_28s_28_4_1_U12 ama_addmuladd_16s_16s_12s_28s_29_4_1_U25 ama_addmuladd_16s_16s_9ns_28s_28_4_1_U13 ama_addmuladd_16s_16s_11s_28s_28_4_1_U26 add_ln66_9_fu_1057_p2 ama_addmuladd_16s_16s_10s_27s_27_4_1_U15 ama_addmuladd_17s_17s_10ns_27s_28_4_1_U28 ama_addmuladd_16s_16s_10s_27s_27_4_1_U18 ama_addmuladd_16s_16s_9ns_27s_28_4_1_U29 add_ln66_15_fu_1098_p2 ama_addmuladd_16s_16s_8ns_27s_27_4_1_U19 ama_addmuladd_16s_16s_9s_27s_27_4_1_U31 ama_addmuladd_16s_16s_8s_26s_26_4_1_U27 ama_addmuladd_16s_16s_9ns_24s_26_4_1_U39 add_ln66_20_fu_1433_p2 add_ln66_21_fu_1443_p2 add_ln66_22_fu_1453_p2 ama_addmuladd_16s_16s_9ns_22s_26_4_1_U33 ama_addmuladd_16s_16s_10s_26s_27_4_1_U36 ama_addmuladd_16s_16s_7s_25s_25_4_1_U20 ama_addmuladd_16s_16s_9s_25s_26_4_1_U38 ama_addmuladd_16s_16s_8ns_24s_25_4_1_U34 ama_addmuladd_16s_16s_9s_25s_26_4_1_U37 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U30 add_ln66_32_fu_1487_p2 add_ln66_33_fu_1497_p2 ama_addmuladd_16s_16s_8s_25s_25_4_1_U21 ama_addmuladd_16s_16s_7ns_25s_26_4_1_U40 ama_addmuladd_16s_16s_7s_24s_24_4_1_U22 ama_addmuladd_16s_16s_7ns_24s_25_4_1_U43 add_ln66_39_fu_1782_p2 ama_addmuladd_16s_16s_7ns_25s_25_4_1_U41 ama_addmuladd_16s_16s_4ns_23s_23_4_1_U32 ama_submuladd_18s_16s_6ns_22s_24_4_1_U42 add_ln66_44_fu_1728_p2 add_ln66_45_fu_1738_p2 add_ln66_46_fu_1794_p2 add_ln66_47_fu_1804_p2 ama_addmuladd_16s_16s_6ns_31s_31_4_1_U45 ama_addmuladd_16s_16s_8s_25s_25_4_1_U44 FIR_accu32_fu_1828_p2 H_filter_FIR_kernel_U"
        }]
    },
    "Info": {
      "FIR_filter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "FIR_HLS": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "FIR_filter": {
        "Latency": {
          "LatencyBest": "87",
          "LatencyAvg": "87",
          "LatencyWorst": "87",
          "PipelineII": "88",
          "PipelineDepth": "88",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.482"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "45",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "3",
          "FF": "2346",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "3284",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "FIR_HLS": {
        "Latency": {
          "LatencyBest": "99",
          "LatencyAvg": "99",
          "LatencyWorst": "99",
          "PipelineII": "88",
          "PipelineDepth": "100",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.482"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "~0",
          "DSP": "81",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "6",
          "FF": "4016",
          "AVAIL_FF": "234240",
          "UTIL_FF": "1",
          "LUT": "4156",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-18 16:29:46 +0200",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
