Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Sat Dec 14 20:40:42 2024
| Host         : MDD-ECE-HHPG853 running 64-bit major release  (build 9200)
| Command      : report_methodology -file take2_wrapper_methodology_drc_routed.rpt -pb take2_wrapper_methodology_drc_routed.pb -rpx take2_wrapper_methodology_drc_routed.rpx
| Design       : take2_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 75
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                                                           | Violations |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                                                           | 45         |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                                                             | 1          |
| TIMING-54 | Critical Warning | Scoped false path, clock group or max delay datapath only constraint between clocks                   | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                                                          | 4          |
| TIMING-9  | Warning          | Unknown CDC Logic                                                                                     | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                                                                      | 1          |
| TIMING-18 | Warning          | Missing input or output delay                                                                         | 17         |
| TIMING-47 | Warning          | False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks | 4          |
+-----------+------------------+-------------------------------------------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/col_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hCnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/hs_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/row_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vCnt_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin take2_i/vga_driver_0/U0/vs_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock take2_i/clk_wiz_1/inst/clk_in1 is created on an inappropriate internal pin take2_i/clk_wiz_1/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-54#1 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks take2_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q and clk_out1_take2_clk_wiz_1_1 (see constraint position 17 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

TIMING-54#2 Critical Warning
Scoped false path, clock group or max delay datapath only constraint between clocks  
A scoped Clock Group timing constraint is set between clocks take2_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q and clk_out1_take2_clk_wiz_1_1 (see constraint position 18 in the Timing Constraint window in Vivado IDE). It is not recommended to define such scoped constraints between clocks as the constraint impacts timing paths outside of the scope.
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg[30]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/PRE,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_11/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_12/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/CLR,
take2_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/CLR
 (the first 15 of 23 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell take2_i/mdm_1/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) take2_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell take2_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Dbg_Reg_Access.No_BSCANID.update_reset_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) take2_i/mdm_1/U0/Use_Dbg_Reg_Access.No_BSCANID.jtag_busy_reg/CLR
take2_i/mdm_1/U0/Use_Dbg_Reg_Access.No_BSCANID.update_reset_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[0] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[1] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[2] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on push_buttons_4bits_tri_i[3] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on b[0] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on b[1] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on b[2] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on b[3] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on g[0] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on g[1] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on g[2] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on g[3] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on r[0] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on r[1] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on r[2] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on r[3] relative to the rising and/or falling clock edge(s) of take2_i/clk_wiz_1/inst/clk_in1.
Related violations: <none>

TIMING-47#1 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_out1_take2_clk_wiz_1_1 and take2_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q (see constraint position 17 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#2 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks clk_out1_take2_clk_wiz_1_1 and take2_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q (see constraint position 18 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#3 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks take2_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q and clk_out1_take2_clk_wiz_1_1 (see constraint position 17 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>

TIMING-47#4 Warning
False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  
A Clock Group timing constraint is set between synchronous clocks take2_i/mdm_1/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q and clk_out1_take2_clk_wiz_1_1 (see constraint position 18 in the Timing Constraint window in Vivado IDE). Masking entire synchronous clock domains via  set_false_path, set_clock_groups or set_max_delay -datapath_only may result in failure in hardware.
Related violations: <none>


