// Seed: 821815632
module module_0 ();
  wire id_1;
  assign module_3.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout uwire id_4;
  inout wire id_3;
  input wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  wire id_5;
endmodule
module module_2 (
    output tri0 id_0,
    input uwire id_1,
    output supply1 id_2
);
  assign id_2 = -1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output logic id_0,
    output wor   id_1,
    output wor   id_2,
    input  tri1  id_3
);
  initial assert (id_3);
  module_0 modCall_1 ();
  always id_0 <= -1;
endmodule
