<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › dvb › frontends › au8522_priv.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>au8522_priv.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm">    Auvitek AU8522 QAM/8VSB demodulator driver</span>

<span class="cm">    Copyright (C) 2008 Steven Toth &lt;stoth@linuxtv.org&gt;</span>
<span class="cm">    Copyright (C) 2008 Devin Heitmueller &lt;dheitmueller@linuxtv.org&gt;</span>
<span class="cm">    Copyright (C) 2005-2008 Auvitek International, Ltd.</span>

<span class="cm">    This program is free software; you can redistribute it and/or modify</span>
<span class="cm">    it under the terms of the GNU General Public License as published by</span>
<span class="cm">    the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm">    (at your option) any later version.</span>

<span class="cm">    This program is distributed in the hope that it will be useful,</span>
<span class="cm">    but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm">    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm">    GNU General Public License for more details.</span>

<span class="cm">    You should have received a copy of the GNU General Public License</span>
<span class="cm">    along with this program; if not, write to the Free Software</span>
<span class="cm">    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>

<span class="cm">*/</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/videodev2.h&gt;</span>
<span class="cp">#include &lt;media/v4l2-device.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &quot;dvb_frontend.h&quot;</span>
<span class="cp">#include &quot;au8522.h&quot;</span>
<span class="cp">#include &quot;tuner-i2c.h&quot;</span>

<span class="cp">#define AU8522_ANALOG_MODE 0</span>
<span class="cp">#define AU8522_DIGITAL_MODE 1</span>

<span class="k">struct</span> <span class="n">au8522_state</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">i2c_client</span> <span class="o">*</span><span class="n">c</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">operational_mode</span><span class="p">;</span>

	<span class="cm">/* Used for sharing of the state between analog and digital mode */</span>
	<span class="k">struct</span> <span class="n">tuner_i2c_props</span> <span class="n">i2c_props</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">hybrid_tuner_instance_list</span><span class="p">;</span>

	<span class="cm">/* configuration settings */</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">au8522_config</span> <span class="o">*</span><span class="n">config</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="n">frontend</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">current_frequency</span><span class="p">;</span>
	<span class="n">fe_modulation_t</span> <span class="n">current_modulation</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">fe_status</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">led_state</span><span class="p">;</span>

	<span class="cm">/* Analog settings */</span>
	<span class="k">struct</span> <span class="n">v4l2_subdev</span> <span class="n">sd</span><span class="p">;</span>
	<span class="n">v4l2_std_id</span> <span class="n">std</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">vid_input</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">aud_input</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rev</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">brightness</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">contrast</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">saturation</span><span class="p">;</span>
	<span class="n">s16</span> <span class="n">hue</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* These are routines shared by both the VSB/QAM demodulator and the analog</span>
<span class="cm">   decoder */</span>
<span class="kt">int</span> <span class="n">au8522_writereg</span><span class="p">(</span><span class="k">struct</span> <span class="n">au8522_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u8</span> <span class="n">data</span><span class="p">);</span>
<span class="n">u8</span> <span class="n">au8522_readreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">au8522_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="n">u16</span> <span class="n">reg</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">au8522_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">au8522_sleep</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">au8522_get_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">au8522_state</span> <span class="o">**</span><span class="n">state</span><span class="p">,</span> <span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">,</span>
		     <span class="n">u8</span> <span class="n">client_address</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">au8522_release_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">au8522_state</span> <span class="o">*</span><span class="n">state</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">au8522_i2c_gate_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">dvb_frontend</span> <span class="o">*</span><span class="n">fe</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">au8522_led_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">au8522_state</span> <span class="o">*</span><span class="n">state</span><span class="p">,</span> <span class="kt">int</span> <span class="n">led</span><span class="p">);</span>

<span class="cm">/* REGISTERS */</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H			0x081</span>
<span class="cp">#define AU8522_PGA_CONTROL_REG082H			0x082</span>
<span class="cp">#define AU8522_CLAMPING_CONTROL_REG083H			0x083</span>

<span class="cp">#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H		0x0A3</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H		0x0A4</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H		0x0A5</span>
<span class="cp">#define AU8522_AGC_CONTROL_RANGE_REG0A6H		0x0A6</span>
<span class="cp">#define AU8522_SYSTEM_GAIN_CONTROL_REG0A7H		0x0A7</span>
<span class="cp">#define AU8522_TUNER_AGC_RF_STOP_REG0A8H  		0x0A8</span>
<span class="cp">#define AU8522_TUNER_AGC_RF_START_REG0A9H		0x0A9</span>
<span class="cp">#define AU8522_TUNER_RF_AGC_DEFAULT_REG0AAH		0x0AA</span>
<span class="cp">#define AU8522_TUNER_AGC_IF_STOP_REG0ABH		0x0AB</span>
<span class="cp">#define AU8522_TUNER_AGC_IF_START_REG0ACH		0x0AC</span>
<span class="cp">#define AU8522_TUNER_AGC_IF_DEFAULT_REG0ADH		0x0AD</span>
<span class="cp">#define AU8522_TUNER_AGC_STEP_REG0AEH			0x0AE</span>
<span class="cp">#define AU8522_TUNER_GAIN_STEP_REG0AFH			0x0AF</span>

<span class="cm">/* Receiver registers */</span>
<span class="cp">#define AU8522_FRMREGTHRD1_REG0B0H			0x0B0</span>
<span class="cp">#define AU8522_FRMREGAGC1H_REG0B1H 			0x0B1</span>
<span class="cp">#define AU8522_FRMREGSHIFT1_REG0B2H 			0x0B2</span>
<span class="cp">#define AU8522_TOREGAGC1_REG0B3H 			0x0B3</span>
<span class="cp">#define AU8522_TOREGASHIFT1_REG0B4H 			0x0B4</span>
<span class="cp">#define AU8522_FRMREGBBH_REG0B5H			0x0B5</span>
<span class="cp">#define AU8522_FRMREGBBM_REG0B6H 			0x0B6</span>
<span class="cp">#define AU8522_FRMREGBBL_REG0B7H     			0x0B7</span>
<span class="cm">/* 0xB8 TO 0xD7 are the filter coefficients */</span>
<span class="cp">#define AU8522_FRMREGTHRD2_REG0D8H 			0x0D8</span>
<span class="cp">#define AU8522_FRMREGAGC2H_REG0D9H 			0x0D9</span>
<span class="cp">#define AU8522_TOREGAGC2_REG0DAH 			0x0DA</span>
<span class="cp">#define AU8522_TOREGSHIFT2_REG0DBH 			0x0DB</span>
<span class="cp">#define AU8522_FRMREGPILOTH_REG0DCH			0x0DC</span>
<span class="cp">#define AU8522_FRMREGPILOTM_REG0DDH			0x0DD</span>
<span class="cp">#define AU8522_FRMREGPILOTL_REG0DEH			0x0DE</span>
<span class="cp">#define AU8522_TOREGFREQ_REG0DFH			0x0DF</span>

<span class="cp">#define AU8522_RX_PGA_RFOUT_REG0EBH			0x0EB</span>
<span class="cp">#define AU8522_RX_PGA_IFOUT_REG0ECH			0x0EC</span>
<span class="cp">#define AU8522_RX_PGA_PGAOUT_REG0EDH			0x0ED</span>

<span class="cp">#define AU8522_CHIP_MODE_REG0FEH			0x0FE</span>

<span class="cm">/* I2C bus control registers */</span>
<span class="cp">#define AU8522_I2C_CONTROL_REG0_REG090H    		0x090</span>
<span class="cp">#define AU8522_I2C_CONTROL_REG1_REG091H    		0x091</span>
<span class="cp">#define AU8522_I2C_STATUS_REG092H          		0x092</span>
<span class="cp">#define AU8522_I2C_WR_DATA0_REG093H			0x093</span>
<span class="cp">#define AU8522_I2C_WR_DATA1_REG094H			0x094</span>
<span class="cp">#define AU8522_I2C_WR_DATA2_REG095H			0x095</span>
<span class="cp">#define AU8522_I2C_WR_DATA3_REG096H			0x096</span>
<span class="cp">#define AU8522_I2C_WR_DATA4_REG097H			0x097</span>
<span class="cp">#define AU8522_I2C_WR_DATA5_REG098H			0x098</span>
<span class="cp">#define AU8522_I2C_WR_DATA6_REG099H			0x099</span>
<span class="cp">#define AU8522_I2C_WR_DATA7_REG09AH			0x09A</span>
<span class="cp">#define AU8522_I2C_RD_DATA0_REG09BH			0x09B</span>
<span class="cp">#define AU8522_I2C_RD_DATA1_REG09CH			0x09C</span>
<span class="cp">#define AU8522_I2C_RD_DATA2_REG09DH			0x09D</span>
<span class="cp">#define AU8522_I2C_RD_DATA3_REG09EH			0x09E</span>
<span class="cp">#define AU8522_I2C_RD_DATA4_REG09FH			0x09F</span>
<span class="cp">#define AU8522_I2C_RD_DATA5_REG0A0H			0x0A0</span>
<span class="cp">#define AU8522_I2C_RD_DATA6_REG0A1H			0x0A1</span>
<span class="cp">#define AU8522_I2C_RD_DATA7_REG0A2H			0x0A2</span>

<span class="cp">#define AU8522_ENA_USB_REG101H				0x101</span>

<span class="cp">#define AU8522_I2S_CTRL_0_REG110H  			0x110</span>
<span class="cp">#define AU8522_I2S_CTRL_1_REG111H 			0x111</span>
<span class="cp">#define AU8522_I2S_CTRL_2_REG112H 			0x112</span>

<span class="cp">#define AU8522_FRMREGFFECONTROL_REG121H    		0x121</span>
<span class="cp">#define AU8522_FRMREGDFECONTROL_REG122H    		0x122</span>

<span class="cp">#define AU8522_CARRFREQOFFSET0_REG201H 			0x201</span>
<span class="cp">#define AU8522_CARRFREQOFFSET1_REG202H			0x202</span>

<span class="cp">#define AU8522_DECIMATION_GAIN_REG21AH			0x21A</span>
<span class="cp">#define AU8522_FRMREGIFSLP_REG21BH 			0x21B</span>
<span class="cp">#define AU8522_FRMREGTHRDL2_REG21CH 			0x21C</span>
<span class="cp">#define AU8522_FRMREGSTEP3DB_REG21DH 			0x21D</span>
<span class="cp">#define AU8522_DAGC_GAIN_ADJUSTMENT_REG21EH		0x21E</span>
<span class="cp">#define AU8522_FRMREGPLLMODE_REG21FH 			0x21F</span>
<span class="cp">#define AU8522_FRMREGCSTHRD_REG220H 			0x220</span>
<span class="cp">#define AU8522_FRMREGCRLOCKDMAX_REG221H 		0x221</span>
<span class="cp">#define AU8522_FRMREGCRPERIODMASK_REG222H 		0x222</span>
<span class="cp">#define AU8522_FRMREGCRLOCK0THH_REG223H 		0x223</span>
<span class="cp">#define AU8522_FRMREGCRLOCK1THH_REG224H 		0x224</span>
<span class="cp">#define AU8522_FRMREGCRLOCK0THL_REG225H 		0x225</span>
<span class="cp">#define AU8522_FRMREGCRLOCK1THL_REG226H 		0x226</span>
<span class="cp">#define AU_FRMREGPLLACQPHASESCL_REG227H			0x227</span>
<span class="cp">#define AU8522_FRMREGFREQFBCTRL_REG228H 		0x228</span>

<span class="cm">/* Analog TV Decoder */</span>
<span class="cp">#define AU8522_TVDEC_STATUS_REG000H			0x000</span>
<span class="cp">#define AU8522_TVDEC_INT_STATUS_REG001H			0x001</span>
<span class="cp">#define AU8522_TVDEC_MACROVISION_STATUS_REG002H 	0x002</span>
<span class="cp">#define AU8522_TVDEC_SHARPNESSREG009H			0x009</span>
<span class="cp">#define AU8522_TVDEC_BRIGHTNESS_REG00AH			0x00A</span>
<span class="cp">#define AU8522_TVDEC_CONTRAST_REG00BH			0x00B</span>
<span class="cp">#define AU8522_TVDEC_SATURATION_CB_REG00CH		0x00C</span>
<span class="cp">#define AU8522_TVDEC_SATURATION_CR_REG00DH		0x00D</span>
<span class="cp">#define AU8522_TVDEC_HUE_H_REG00EH			0x00E</span>
<span class="cp">#define AU8522_TVDEC_HUE_L_REG00FH                   	0x00F</span>
<span class="cp">#define AU8522_TVDEC_INT_MASK_REG010H			0x010</span>
<span class="cp">#define AU8522_VIDEO_MODE_REG011H			0x011</span>
<span class="cp">#define AU8522_TVDEC_PGA_REG012H			0x012</span>
<span class="cp">#define AU8522_TVDEC_COMB_MODE_REG015H			0x015</span>
<span class="cp">#define AU8522_REG016H                            	0x016</span>
<span class="cp">#define AU8522_TVDED_DBG_MODE_REG060H			0x060</span>
<span class="cp">#define AU8522_TVDEC_FORMAT_CTRL1_REG061H		0x061</span>
<span class="cp">#define AU8522_TVDEC_FORMAT_CTRL2_REG062H		0x062</span>
<span class="cp">#define AU8522_TVDEC_VCR_DET_LLIM_REG063H		0x063</span>
<span class="cp">#define AU8522_TVDEC_VCR_DET_HLIM_REG064H		0x064</span>
<span class="cp">#define AU8522_TVDEC_COMB_VDIF_THR1_REG065H		0x065</span>
<span class="cp">#define AU8522_TVDEC_COMB_VDIF_THR2_REG066H		0x066</span>
<span class="cp">#define AU8522_TVDEC_COMB_VDIF_THR3_REG067H		0x067</span>
<span class="cp">#define AU8522_TVDEC_COMB_NOTCH_THR_REG068H		0x068</span>
<span class="cp">#define AU8522_TVDEC_COMB_HDIF_THR1_REG069H   		0x069</span>
<span class="cp">#define AU8522_TVDEC_COMB_HDIF_THR2_REG06AH		0x06A</span>
<span class="cp">#define AU8522_TVDEC_COMB_HDIF_THR3_REG06BH   		0x06B</span>
<span class="cp">#define AU8522_TVDEC_COMB_DCDIF_THR1_REG06CH  		0x06C</span>
<span class="cp">#define AU8522_TVDEC_COMB_DCDIF_THR2_REG06DH 		0x06D</span>
<span class="cp">#define AU8522_TVDEC_COMB_DCDIF_THR3_REG06EH       	0x06E</span>
<span class="cp">#define AU8522_TVDEC_UV_SEP_THR_REG06FH  		0x06F</span>
<span class="cp">#define AU8522_TVDEC_COMB_DC_THR1_NTSC_REG070H		0x070</span>
<span class="cp">#define AU8522_TVDEC_COMB_DC_THR2_NTSC_REG073H		0x073</span>
<span class="cp">#define AU8522_TVDEC_DCAGC_CTRL_REG077H			0x077</span>
<span class="cp">#define AU8522_TVDEC_PIC_START_ADJ_REG078H		0x078</span>
<span class="cp">#define AU8522_TVDEC_AGC_HIGH_LIMIT_REG079H		0x079</span>
<span class="cp">#define AU8522_TVDEC_MACROVISION_SYNC_THR_REG07AH	0x07A</span>
<span class="cp">#define AU8522_TVDEC_INTRP_CTRL_REG07BH			0x07B</span>
<span class="cp">#define AU8522_TVDEC_PLL_STATUS_REG07EH			0x07E</span>
<span class="cp">#define AU8522_TVDEC_FSC_FREQ_REG07FH			0x07F</span>

<span class="cp">#define AU8522_TVDEC_AGC_LOW_LIMIT_REG0E4H		0x0E4</span>
<span class="cp">#define AU8522_TOREGAAGC_REG0E5H			0x0E5</span>

<span class="cp">#define AU8522_TVDEC_CHROMA_AGC_REG401H		0x401</span>
<span class="cp">#define AU8522_TVDEC_CHROMA_SFT_REG402H		0x402</span>
<span class="cp">#define AU8522_FILTER_COEF_R410     		0x410</span>
<span class="cp">#define AU8522_FILTER_COEF_R411     		0x411</span>
<span class="cp">#define AU8522_FILTER_COEF_R412     		0x412</span>
<span class="cp">#define AU8522_FILTER_COEF_R413     		0x413</span>
<span class="cp">#define AU8522_FILTER_COEF_R414     		0x414</span>
<span class="cp">#define AU8522_FILTER_COEF_R415     		0x415</span>
<span class="cp">#define AU8522_FILTER_COEF_R416     		0x416</span>
<span class="cp">#define AU8522_FILTER_COEF_R417     		0x417</span>
<span class="cp">#define AU8522_FILTER_COEF_R418     		0x418</span>
<span class="cp">#define AU8522_FILTER_COEF_R419     		0x419</span>
<span class="cp">#define AU8522_FILTER_COEF_R41A     		0x41A</span>
<span class="cp">#define AU8522_FILTER_COEF_R41B     		0x41B</span>
<span class="cp">#define AU8522_FILTER_COEF_R41C     		0x41C</span>
<span class="cp">#define AU8522_FILTER_COEF_R41D     		0x41D</span>
<span class="cp">#define AU8522_FILTER_COEF_R41E     		0x41E</span>
<span class="cp">#define AU8522_FILTER_COEF_R41F     		0x41F</span>
<span class="cp">#define AU8522_FILTER_COEF_R420     		0x420</span>
<span class="cp">#define AU8522_FILTER_COEF_R421     		0x421</span>
<span class="cp">#define AU8522_FILTER_COEF_R422     		0x422</span>
<span class="cp">#define AU8522_FILTER_COEF_R423     		0x423</span>
<span class="cp">#define AU8522_FILTER_COEF_R424     		0x424</span>
<span class="cp">#define AU8522_FILTER_COEF_R425     		0x425</span>
<span class="cp">#define AU8522_FILTER_COEF_R426     		0x426</span>
<span class="cp">#define AU8522_FILTER_COEF_R427     		0x427</span>
<span class="cp">#define AU8522_FILTER_COEF_R428     		0x428</span>
<span class="cp">#define AU8522_FILTER_COEF_R429     		0x429</span>
<span class="cp">#define AU8522_FILTER_COEF_R42A     		0x42A</span>
<span class="cp">#define AU8522_FILTER_COEF_R42B     		0x42B</span>
<span class="cp">#define AU8522_FILTER_COEF_R42C     		0x42C</span>
<span class="cp">#define AU8522_FILTER_COEF_R42D     		0x42D</span>

<span class="cm">/* VBI Control Registers */</span>
<span class="cp">#define AU8522_TVDEC_VBI_RX_FIFO_CONTAIN_REG004H  	0x004</span>
<span class="cp">#define AU8522_TVDEC_VBI_TX_FIFO_CONTAIN_REG005H  	0x005</span>
<span class="cp">#define AU8522_TVDEC_VBI_RX_FIFO_READ_REG006H      	0x006</span>
<span class="cp">#define AU8522_TVDEC_VBI_FIFO_STATUS_REG007H       	0x007</span>
<span class="cp">#define AU8522_TVDEC_VBI_CTRL_H_REG017H			0x017</span>
<span class="cp">#define AU8522_TVDEC_VBI_CTRL_L_REG018H			0x018</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_TOTAL_BITS_REG019H	0x019</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_TUNIT_H_REG01AH		0x01A</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_TUNIT_L_REG01BH		0x01B</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_THRESH1_REG01CH		0x01C</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_FRAME_PAT2_REG01EH	0x01E</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_FRAME_PAT1_REG01FH   	0x01F</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_FRAME_PAT0_REG020H   	0x020</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_FRAME_MASK2_REG021H 	0x021</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_FRAME_MASK1_REG022H  	0x022</span>
<span class="cp">#define AU8522_TVDEC_VBI_USER_FRAME_MASK0_REG023H	0x023</span>

<span class="cp">#define AU8522_REG071H					0x071</span>
<span class="cp">#define AU8522_REG072H					0x072</span>
<span class="cp">#define AU8522_REG074H					0x074</span>
<span class="cp">#define AU8522_REG075H					0x075</span>

<span class="cm">/* Digital Demodulator Registers */</span>
<span class="cp">#define AU8522_FRAME_COUNT0_REG084H			0x084</span>
<span class="cp">#define AU8522_RS_STATUS_G0_REG085H			0x085</span>
<span class="cp">#define AU8522_RS_STATUS_B0_REG086H			0x086</span>
<span class="cp">#define AU8522_RS_STATUS_E_REG087H			0x087</span>
<span class="cp">#define AU8522_DEMODULATION_STATUS_REG088H		0x088</span>
<span class="cp">#define AU8522_TOREGTRESTATUS_REG0E6H			0x0E6</span>
<span class="cp">#define AU8522_TSPORT_CONTROL_REG10BH			0x10B</span>
<span class="cp">#define AU8522_TSTHES_REG10CH				0x10C</span>
<span class="cp">#define AU8522_FRMREGDFEKEEP_REG301H			0x301</span>
<span class="cp">#define AU8522_DFE_AVERAGE_REG302H			0x302</span>
<span class="cp">#define AU8522_FRMREGEQLERRWIN_REG303H			0x303</span>
<span class="cp">#define AU8522_FRMREGFFEKEEP_REG304H			0x304</span>
<span class="cp">#define AU8522_FRMREGDFECONTROL1_REG305H		0x305</span>
<span class="cp">#define AU8522_FRMREGEQLERRLOW_REG306H			0x306</span>

<span class="cp">#define AU8522_REG42EH				0x42E</span>
<span class="cp">#define AU8522_REG42FH				0x42F</span>
<span class="cp">#define AU8522_REG430H				0x430</span>
<span class="cp">#define AU8522_REG431H				0x431</span>
<span class="cp">#define AU8522_REG432H				0x432</span>
<span class="cp">#define AU8522_REG433H				0x433</span>
<span class="cp">#define AU8522_REG434H				0x434</span>
<span class="cp">#define AU8522_REG435H				0x435</span>
<span class="cp">#define AU8522_REG436H				0x436</span>

<span class="cm">/* GPIO Registers */</span>
<span class="cp">#define AU8522_GPIO_CONTROL_REG0E0H			0x0E0</span>
<span class="cp">#define AU8522_GPIO_STATUS_REG0E1H			0x0E1</span>
<span class="cp">#define AU8522_GPIO_DATA_REG0E2H			0x0E2</span>

<span class="cm">/* Audio Control Registers */</span>
<span class="cp">#define AU8522_AUDIOAGC_REG0EEH 			0x0EE</span>
<span class="cp">#define AU8522_AUDIO_STATUS_REG0F0H 			0x0F0</span>
<span class="cp">#define AU8522_AUDIO_MODE_REG0F1H 			0x0F1</span>
<span class="cp">#define AU8522_AUDIO_VOLUME_L_REG0F2H 			0x0F2</span>
<span class="cp">#define AU8522_AUDIO_VOLUME_R_REG0F3H 			0x0F3</span>
<span class="cp">#define AU8522_AUDIO_VOLUME_REG0F4H 			0x0F4</span>
<span class="cp">#define AU8522_FRMREGAUPHASE_REG0F7H 			0x0F7</span>
<span class="cp">#define AU8522_REG0F9H					0x0F9</span>

<span class="cp">#define AU8522_AUDIOAGC2_REG605H 			0x605</span>
<span class="cp">#define AU8522_AUDIOFREQ_REG606H 			0x606</span>


<span class="cm">/**************************************************************/</span>

<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_ATSC               	0xC4</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_ATVRF			0xC4</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_ATVRF13			0xC4</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_J83B64             	0xC4</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_J83B256            	0xC4</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_CVBS               	0x20</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH1			0xA2</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH2			0xA0</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH3			0x69</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH4			0x68</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_CVBS_CH4_SIF        	0x28</span>
<span class="cm">/* CH1 AS Y,CH3 AS C */</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_SVIDEO_CH13        	0x23</span>
<span class="cm">/* CH2 AS Y,CH4 AS C */</span>
<span class="cp">#define AU8522_INPUT_CONTROL_REG081H_SVIDEO_CH24        	0x20</span>
<span class="cp">#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_ATSC        	0x0C</span>
<span class="cp">#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_J83B64      	0x09</span>
<span class="cp">#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_J83B256    		0x09</span>
<span class="cp">#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_CVBS        	0x12</span>
<span class="cp">#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_ATVRF       	0x1A</span>
<span class="cp">#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_ATVRF13		0x1A</span>
<span class="cp">#define AU8522_MODULE_CLOCK_CONTROL_REG0A3H_SVIDEO		0x02</span>

<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_CLEAR		0x00</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_SVIDEO		0x9C</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_CVBS     	0x9D</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_ATSC		0xE8</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_J83B256 		0xCA</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_J83B64  		0xCA</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_ATVRF   		0xDD</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_ATVRF13		0xDD</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_PAL		0xDD</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_0_REG0A4H_FM		0xDD</span>

<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_ATSC		0x80</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_J83B256 		0x80</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_J83B64  		0x80</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_ATSC	0x40</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_J83B256	0x40</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_J83B64	0x40</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_DONGLE_CLEAR	0x00</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_ATVRF		0x01</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_ATVRF13		0x01</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_SVIDEO  		0x04</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_CVBS		0x01</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_PWM     		0x03</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_IIS      	0x09</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_PAL		0x01</span>
<span class="cp">#define AU8522_SYSTEM_MODULE_CONTROL_1_REG0A5H_FM		0x01</span>

<span class="cm">/* STILL NEED TO BE REFACTORED @@@@@@@@@@@@@@ */</span>
<span class="cp">#define AU8522_TVDEC_CONTRAST_REG00BH_CVBS			0x79</span>
<span class="cp">#define AU8522_TVDEC_SATURATION_CB_REG00CH_CVBS			0x80</span>
<span class="cp">#define AU8522_TVDEC_SATURATION_CR_REG00DH_CVBS			0x80</span>
<span class="cp">#define AU8522_TVDEC_HUE_H_REG00EH_CVBS				0x00</span>
<span class="cp">#define AU8522_TVDEC_HUE_L_REG00FH_CVBS				0x00</span>
<span class="cp">#define AU8522_TVDEC_PGA_REG012H_CVBS				0x0F</span>
<span class="cp">#define AU8522_TVDEC_COMB_MODE_REG015H_CVBS			0x00</span>
<span class="cp">#define AU8522_REG016H_CVBS					0x00</span>
<span class="cp">#define AU8522_TVDED_DBG_MODE_REG060H_CVBS			0x00</span>
<span class="cp">#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_CVBS			0x0B</span>
<span class="cp">#define AU8522_TVDEC_FORMAT_CTRL1_REG061H_CVBS13		0x03</span>
<span class="cp">#define AU8522_TVDEC_FORMAT_CTRL2_REG062H_CVBS13		0x00</span>
<span class="cp">#define AU8522_TVDEC_VCR_DET_LLIM_REG063H_CVBS			0x19</span>
<span class="cp">#define AU8522_REG0F9H_AUDIO					0x20</span>
<span class="cp">#define AU8522_TVDEC_VCR_DET_HLIM_REG064H_CVBS			0xA7</span>
<span class="cp">#define AU8522_TVDEC_COMB_VDIF_THR1_REG065H_CVBS		0x0A</span>
<span class="cp">#define AU8522_TVDEC_COMB_VDIF_THR2_REG066H_CVBS		0x32</span>
<span class="cp">#define AU8522_TVDEC_COMB_VDIF_THR3_REG067H_CVBS		0x19</span>
<span class="cp">#define AU8522_TVDEC_COMB_NOTCH_THR_REG068H_CVBS		0x23</span>
<span class="cp">#define AU8522_TVDEC_COMB_HDIF_THR1_REG069H_CVBS		0x41</span>
<span class="cp">#define AU8522_TVDEC_COMB_HDIF_THR2_REG06AH_CVBS		0x0A</span>
<span class="cp">#define AU8522_TVDEC_COMB_HDIF_THR3_REG06BH_CVBS		0x32</span>
<span class="cp">#define AU8522_TVDEC_COMB_DCDIF_THR1_REG06CH_CVBS		0x34</span>
<span class="cp">#define AU8522_TVDEC_COMB_DCDIF_THR1_REG06CH_SVIDEO		0x2a</span>
<span class="cp">#define AU8522_TVDEC_COMB_DCDIF_THR2_REG06DH_CVBS		0x05</span>
<span class="cp">#define AU8522_TVDEC_COMB_DCDIF_THR2_REG06DH_SVIDEO		0x15</span>
<span class="cp">#define AU8522_TVDEC_COMB_DCDIF_THR3_REG06EH_CVBS		0x6E</span>
<span class="cp">#define AU8522_TVDEC_UV_SEP_THR_REG06FH_CVBS			0x0F</span>
<span class="cp">#define AU8522_TVDEC_COMB_DC_THR1_NTSC_REG070H_CVBS		0x80</span>
<span class="cp">#define AU8522_REG071H_CVBS					0x18</span>
<span class="cp">#define AU8522_REG072H_CVBS					0x30</span>
<span class="cp">#define AU8522_TVDEC_COMB_DC_THR2_NTSC_REG073H_CVBS		0xF0</span>
<span class="cp">#define AU8522_REG074H_CVBS					0x80</span>
<span class="cp">#define AU8522_REG075H_CVBS					0xF0</span>
<span class="cp">#define AU8522_TVDEC_DCAGC_CTRL_REG077H_CVBS			0xFB</span>
<span class="cp">#define AU8522_TVDEC_PIC_START_ADJ_REG078H_CVBS			0x04</span>
<span class="cp">#define AU8522_TVDEC_AGC_HIGH_LIMIT_REG079H_CVBS		0x00</span>
<span class="cp">#define AU8522_TVDEC_MACROVISION_SYNC_THR_REG07AH_CVBS		0x00</span>
<span class="cp">#define AU8522_TVDEC_INTRP_CTRL_REG07BH_CVBS			0xEE</span>
<span class="cp">#define AU8522_TVDEC_AGC_LOW_LIMIT_REG0E4H_CVBS			0xFE</span>
<span class="cp">#define AU8522_TOREGAAGC_REG0E5H_CVBS				0x00</span>
<span class="cp">#define AU8522_TVDEC_VBI6A_REG035H_CVBS				0x40</span>

<span class="cm">/* Enables Closed captioning */</span>
<span class="cp">#define AU8522_TVDEC_VBI_CTRL_H_REG017H_CCON			0x21</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
